-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn is
generic (
    C_M_AXI_I1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_I1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_I1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_I1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_W1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_W1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_W1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_I2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_I2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_I2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_W2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_W2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_W2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I3_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_I3_ID_WIDTH : INTEGER := 1;
    C_M_AXI_I3_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I3_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_I3_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I3_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I3_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_I3_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W3_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_W3_ID_WIDTH : INTEGER := 1;
    C_M_AXI_W3_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W3_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_W3_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W3_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W3_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_W3_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_O_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_O_ID_WIDTH : INTEGER := 1;
    C_M_AXI_O_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_O_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_O_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_O_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_O_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_O_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_I1_USER_VALUE : INTEGER := 0;
    C_M_AXI_I1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_I1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_I2_USER_VALUE : INTEGER := 0;
    C_M_AXI_I2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_I2_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_I3_USER_VALUE : INTEGER := 0;
    C_M_AXI_I3_PROT_VALUE : INTEGER := 0;
    C_M_AXI_I3_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_O_USER_VALUE : INTEGER := 0;
    C_M_AXI_O_PROT_VALUE : INTEGER := 0;
    C_M_AXI_O_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_W1_USER_VALUE : INTEGER := 0;
    C_M_AXI_W1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_W1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_W2_USER_VALUE : INTEGER := 0;
    C_M_AXI_W2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_W2_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_W3_USER_VALUE : INTEGER := 0;
    C_M_AXI_W3_PROT_VALUE : INTEGER := 0;
    C_M_AXI_W3_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_i1_AWVALID : OUT STD_LOGIC;
    m_axi_i1_AWREADY : IN STD_LOGIC;
    m_axi_i1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_I1_ADDR_WIDTH-1 downto 0);
    m_axi_i1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_I1_ID_WIDTH-1 downto 0);
    m_axi_i1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_i1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_I1_AWUSER_WIDTH-1 downto 0);
    m_axi_i1_WVALID : OUT STD_LOGIC;
    m_axi_i1_WREADY : IN STD_LOGIC;
    m_axi_i1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_I1_DATA_WIDTH-1 downto 0);
    m_axi_i1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_I1_DATA_WIDTH/8-1 downto 0);
    m_axi_i1_WLAST : OUT STD_LOGIC;
    m_axi_i1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_I1_ID_WIDTH-1 downto 0);
    m_axi_i1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_I1_WUSER_WIDTH-1 downto 0);
    m_axi_i1_ARVALID : OUT STD_LOGIC;
    m_axi_i1_ARREADY : IN STD_LOGIC;
    m_axi_i1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_I1_ADDR_WIDTH-1 downto 0);
    m_axi_i1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_I1_ID_WIDTH-1 downto 0);
    m_axi_i1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_i1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_I1_ARUSER_WIDTH-1 downto 0);
    m_axi_i1_RVALID : IN STD_LOGIC;
    m_axi_i1_RREADY : OUT STD_LOGIC;
    m_axi_i1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_I1_DATA_WIDTH-1 downto 0);
    m_axi_i1_RLAST : IN STD_LOGIC;
    m_axi_i1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_I1_ID_WIDTH-1 downto 0);
    m_axi_i1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_I1_RUSER_WIDTH-1 downto 0);
    m_axi_i1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i1_BVALID : IN STD_LOGIC;
    m_axi_i1_BREADY : OUT STD_LOGIC;
    m_axi_i1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_I1_ID_WIDTH-1 downto 0);
    m_axi_i1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_I1_BUSER_WIDTH-1 downto 0);
    m_axi_w1_AWVALID : OUT STD_LOGIC;
    m_axi_w1_AWREADY : IN STD_LOGIC;
    m_axi_w1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_W1_ADDR_WIDTH-1 downto 0);
    m_axi_w1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_W1_ID_WIDTH-1 downto 0);
    m_axi_w1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_w1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_W1_AWUSER_WIDTH-1 downto 0);
    m_axi_w1_WVALID : OUT STD_LOGIC;
    m_axi_w1_WREADY : IN STD_LOGIC;
    m_axi_w1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_W1_DATA_WIDTH-1 downto 0);
    m_axi_w1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_W1_DATA_WIDTH/8-1 downto 0);
    m_axi_w1_WLAST : OUT STD_LOGIC;
    m_axi_w1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_W1_ID_WIDTH-1 downto 0);
    m_axi_w1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_W1_WUSER_WIDTH-1 downto 0);
    m_axi_w1_ARVALID : OUT STD_LOGIC;
    m_axi_w1_ARREADY : IN STD_LOGIC;
    m_axi_w1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_W1_ADDR_WIDTH-1 downto 0);
    m_axi_w1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_W1_ID_WIDTH-1 downto 0);
    m_axi_w1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_w1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_W1_ARUSER_WIDTH-1 downto 0);
    m_axi_w1_RVALID : IN STD_LOGIC;
    m_axi_w1_RREADY : OUT STD_LOGIC;
    m_axi_w1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_W1_DATA_WIDTH-1 downto 0);
    m_axi_w1_RLAST : IN STD_LOGIC;
    m_axi_w1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_W1_ID_WIDTH-1 downto 0);
    m_axi_w1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_W1_RUSER_WIDTH-1 downto 0);
    m_axi_w1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_BVALID : IN STD_LOGIC;
    m_axi_w1_BREADY : OUT STD_LOGIC;
    m_axi_w1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_W1_ID_WIDTH-1 downto 0);
    m_axi_w1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_W1_BUSER_WIDTH-1 downto 0);
    m_axi_i2_AWVALID : OUT STD_LOGIC;
    m_axi_i2_AWREADY : IN STD_LOGIC;
    m_axi_i2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_I2_ADDR_WIDTH-1 downto 0);
    m_axi_i2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_I2_ID_WIDTH-1 downto 0);
    m_axi_i2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_i2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_I2_AWUSER_WIDTH-1 downto 0);
    m_axi_i2_WVALID : OUT STD_LOGIC;
    m_axi_i2_WREADY : IN STD_LOGIC;
    m_axi_i2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_I2_DATA_WIDTH-1 downto 0);
    m_axi_i2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_I2_DATA_WIDTH/8-1 downto 0);
    m_axi_i2_WLAST : OUT STD_LOGIC;
    m_axi_i2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_I2_ID_WIDTH-1 downto 0);
    m_axi_i2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_I2_WUSER_WIDTH-1 downto 0);
    m_axi_i2_ARVALID : OUT STD_LOGIC;
    m_axi_i2_ARREADY : IN STD_LOGIC;
    m_axi_i2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_I2_ADDR_WIDTH-1 downto 0);
    m_axi_i2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_I2_ID_WIDTH-1 downto 0);
    m_axi_i2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_i2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_I2_ARUSER_WIDTH-1 downto 0);
    m_axi_i2_RVALID : IN STD_LOGIC;
    m_axi_i2_RREADY : OUT STD_LOGIC;
    m_axi_i2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_I2_DATA_WIDTH-1 downto 0);
    m_axi_i2_RLAST : IN STD_LOGIC;
    m_axi_i2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_I2_ID_WIDTH-1 downto 0);
    m_axi_i2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_I2_RUSER_WIDTH-1 downto 0);
    m_axi_i2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i2_BVALID : IN STD_LOGIC;
    m_axi_i2_BREADY : OUT STD_LOGIC;
    m_axi_i2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_I2_ID_WIDTH-1 downto 0);
    m_axi_i2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_I2_BUSER_WIDTH-1 downto 0);
    m_axi_w2_AWVALID : OUT STD_LOGIC;
    m_axi_w2_AWREADY : IN STD_LOGIC;
    m_axi_w2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_W2_ADDR_WIDTH-1 downto 0);
    m_axi_w2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_W2_ID_WIDTH-1 downto 0);
    m_axi_w2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_w2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_W2_AWUSER_WIDTH-1 downto 0);
    m_axi_w2_WVALID : OUT STD_LOGIC;
    m_axi_w2_WREADY : IN STD_LOGIC;
    m_axi_w2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_W2_DATA_WIDTH-1 downto 0);
    m_axi_w2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_W2_DATA_WIDTH/8-1 downto 0);
    m_axi_w2_WLAST : OUT STD_LOGIC;
    m_axi_w2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_W2_ID_WIDTH-1 downto 0);
    m_axi_w2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_W2_WUSER_WIDTH-1 downto 0);
    m_axi_w2_ARVALID : OUT STD_LOGIC;
    m_axi_w2_ARREADY : IN STD_LOGIC;
    m_axi_w2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_W2_ADDR_WIDTH-1 downto 0);
    m_axi_w2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_W2_ID_WIDTH-1 downto 0);
    m_axi_w2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_w2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_W2_ARUSER_WIDTH-1 downto 0);
    m_axi_w2_RVALID : IN STD_LOGIC;
    m_axi_w2_RREADY : OUT STD_LOGIC;
    m_axi_w2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_W2_DATA_WIDTH-1 downto 0);
    m_axi_w2_RLAST : IN STD_LOGIC;
    m_axi_w2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_W2_ID_WIDTH-1 downto 0);
    m_axi_w2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_W2_RUSER_WIDTH-1 downto 0);
    m_axi_w2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w2_BVALID : IN STD_LOGIC;
    m_axi_w2_BREADY : OUT STD_LOGIC;
    m_axi_w2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_W2_ID_WIDTH-1 downto 0);
    m_axi_w2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_W2_BUSER_WIDTH-1 downto 0);
    m_axi_i3_AWVALID : OUT STD_LOGIC;
    m_axi_i3_AWREADY : IN STD_LOGIC;
    m_axi_i3_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_I3_ADDR_WIDTH-1 downto 0);
    m_axi_i3_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_I3_ID_WIDTH-1 downto 0);
    m_axi_i3_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_i3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i3_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_I3_AWUSER_WIDTH-1 downto 0);
    m_axi_i3_WVALID : OUT STD_LOGIC;
    m_axi_i3_WREADY : IN STD_LOGIC;
    m_axi_i3_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_I3_DATA_WIDTH-1 downto 0);
    m_axi_i3_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_I3_DATA_WIDTH/8-1 downto 0);
    m_axi_i3_WLAST : OUT STD_LOGIC;
    m_axi_i3_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_I3_ID_WIDTH-1 downto 0);
    m_axi_i3_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_I3_WUSER_WIDTH-1 downto 0);
    m_axi_i3_ARVALID : OUT STD_LOGIC;
    m_axi_i3_ARREADY : IN STD_LOGIC;
    m_axi_i3_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_I3_ADDR_WIDTH-1 downto 0);
    m_axi_i3_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_I3_ID_WIDTH-1 downto 0);
    m_axi_i3_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_i3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_i3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_i3_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_I3_ARUSER_WIDTH-1 downto 0);
    m_axi_i3_RVALID : IN STD_LOGIC;
    m_axi_i3_RREADY : OUT STD_LOGIC;
    m_axi_i3_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_I3_DATA_WIDTH-1 downto 0);
    m_axi_i3_RLAST : IN STD_LOGIC;
    m_axi_i3_RID : IN STD_LOGIC_VECTOR (C_M_AXI_I3_ID_WIDTH-1 downto 0);
    m_axi_i3_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_I3_RUSER_WIDTH-1 downto 0);
    m_axi_i3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i3_BVALID : IN STD_LOGIC;
    m_axi_i3_BREADY : OUT STD_LOGIC;
    m_axi_i3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_i3_BID : IN STD_LOGIC_VECTOR (C_M_AXI_I3_ID_WIDTH-1 downto 0);
    m_axi_i3_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_I3_BUSER_WIDTH-1 downto 0);
    m_axi_w3_AWVALID : OUT STD_LOGIC;
    m_axi_w3_AWREADY : IN STD_LOGIC;
    m_axi_w3_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_W3_ADDR_WIDTH-1 downto 0);
    m_axi_w3_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_W3_ID_WIDTH-1 downto 0);
    m_axi_w3_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_w3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w3_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_W3_AWUSER_WIDTH-1 downto 0);
    m_axi_w3_WVALID : OUT STD_LOGIC;
    m_axi_w3_WREADY : IN STD_LOGIC;
    m_axi_w3_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_W3_DATA_WIDTH-1 downto 0);
    m_axi_w3_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_W3_DATA_WIDTH/8-1 downto 0);
    m_axi_w3_WLAST : OUT STD_LOGIC;
    m_axi_w3_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_W3_ID_WIDTH-1 downto 0);
    m_axi_w3_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_W3_WUSER_WIDTH-1 downto 0);
    m_axi_w3_ARVALID : OUT STD_LOGIC;
    m_axi_w3_ARREADY : IN STD_LOGIC;
    m_axi_w3_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_W3_ADDR_WIDTH-1 downto 0);
    m_axi_w3_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_W3_ID_WIDTH-1 downto 0);
    m_axi_w3_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_w3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w3_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_W3_ARUSER_WIDTH-1 downto 0);
    m_axi_w3_RVALID : IN STD_LOGIC;
    m_axi_w3_RREADY : OUT STD_LOGIC;
    m_axi_w3_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_W3_DATA_WIDTH-1 downto 0);
    m_axi_w3_RLAST : IN STD_LOGIC;
    m_axi_w3_RID : IN STD_LOGIC_VECTOR (C_M_AXI_W3_ID_WIDTH-1 downto 0);
    m_axi_w3_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_W3_RUSER_WIDTH-1 downto 0);
    m_axi_w3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w3_BVALID : IN STD_LOGIC;
    m_axi_w3_BREADY : OUT STD_LOGIC;
    m_axi_w3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w3_BID : IN STD_LOGIC_VECTOR (C_M_AXI_W3_ID_WIDTH-1 downto 0);
    m_axi_w3_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_W3_BUSER_WIDTH-1 downto 0);
    m_axi_o_AWVALID : OUT STD_LOGIC;
    m_axi_o_AWREADY : IN STD_LOGIC;
    m_axi_o_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_O_ADDR_WIDTH-1 downto 0);
    m_axi_o_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_O_ID_WIDTH-1 downto 0);
    m_axi_o_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_o_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_o_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_o_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_o_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_o_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_o_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_o_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_o_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_O_AWUSER_WIDTH-1 downto 0);
    m_axi_o_WVALID : OUT STD_LOGIC;
    m_axi_o_WREADY : IN STD_LOGIC;
    m_axi_o_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_O_DATA_WIDTH-1 downto 0);
    m_axi_o_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_O_DATA_WIDTH/8-1 downto 0);
    m_axi_o_WLAST : OUT STD_LOGIC;
    m_axi_o_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_O_ID_WIDTH-1 downto 0);
    m_axi_o_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_O_WUSER_WIDTH-1 downto 0);
    m_axi_o_ARVALID : OUT STD_LOGIC;
    m_axi_o_ARREADY : IN STD_LOGIC;
    m_axi_o_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_O_ADDR_WIDTH-1 downto 0);
    m_axi_o_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_O_ID_WIDTH-1 downto 0);
    m_axi_o_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_o_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_o_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_o_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_o_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_o_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_o_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_o_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_o_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_O_ARUSER_WIDTH-1 downto 0);
    m_axi_o_RVALID : IN STD_LOGIC;
    m_axi_o_RREADY : OUT STD_LOGIC;
    m_axi_o_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_O_DATA_WIDTH-1 downto 0);
    m_axi_o_RLAST : IN STD_LOGIC;
    m_axi_o_RID : IN STD_LOGIC_VECTOR (C_M_AXI_O_ID_WIDTH-1 downto 0);
    m_axi_o_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_O_RUSER_WIDTH-1 downto 0);
    m_axi_o_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_o_BVALID : IN STD_LOGIC;
    m_axi_o_BREADY : OUT STD_LOGIC;
    m_axi_o_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_o_BID : IN STD_LOGIC_VECTOR (C_M_AXI_O_ID_WIDTH-1 downto 0);
    m_axi_o_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_O_BUSER_WIDTH-1 downto 0);
    conv1_biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv1_biases_ce0 : OUT STD_LOGIC;
    conv1_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv2_biases_ce0 : OUT STD_LOGIC;
    conv2_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_biases : IN STD_LOGIC_VECTOR (31 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of srcnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "srcnn_srcnn,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck24-ubva530-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.360400,HLS_SYN_LAT=499241031,HLS_SYN_TPT=none,HLS_SYN_MEM=357,HLS_SYN_DSP=0,HLS_SYN_FF=27287,HLS_SYN_LUT=59570,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_ftmap : STD_LOGIC_VECTOR (63 downto 0);
    signal conv1_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal conv1_output_ftmap : STD_LOGIC_VECTOR (63 downto 0);
    signal conv2_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal conv2_output_ftmap : STD_LOGIC_VECTOR (63 downto 0);
    signal conv3_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal output_ftmap : STD_LOGIC_VECTOR (63 downto 0);
    signal output_ftmap_read_reg_370 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv3_weights_read_reg_375 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv2_output_ftmap_read_reg_380 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv2_weights_read_reg_386 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv1_output_ftmap_read_reg_391 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv1_weights_read_reg_397 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_ftmap_read_reg_402 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_365_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_407 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_conv1_fu_236_ap_start : STD_LOGIC;
    signal grp_conv1_fu_236_ap_done : STD_LOGIC;
    signal grp_conv1_fu_236_ap_idle : STD_LOGIC;
    signal grp_conv1_fu_236_ap_ready : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i1_AWVALID : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_WVALID : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_WLAST : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARVALID : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i1_RREADY : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i1_BREADY : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_w1_AWVALID : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_w1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_WVALID : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_w1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_WLAST : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_w1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARVALID : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_w1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_w1_RREADY : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_w1_BREADY : STD_LOGIC;
    signal grp_conv1_fu_236_conv1_biases_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_conv1_fu_236_conv1_biases_ce0 : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i2_AWVALID : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_WVALID : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_WLAST : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARVALID : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_fu_236_m_axi_i2_RREADY : STD_LOGIC;
    signal grp_conv1_fu_236_m_axi_i2_BREADY : STD_LOGIC;
    signal grp_conv1_fu_236_grp_fu_412_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_grp_fu_412_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_grp_fu_412_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_grp_fu_412_p_ce : STD_LOGIC;
    signal grp_conv1_fu_236_grp_fu_416_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_grp_fu_416_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_grp_fu_416_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_236_grp_fu_416_p_ce : STD_LOGIC;
    signal grp_conv1_fu_236_grp_fu_420_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_grp_fu_420_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_grp_fu_420_p_ce : STD_LOGIC;
    signal grp_conv1_fu_236_grp_fu_424_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_grp_fu_424_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_grp_fu_424_p_ce : STD_LOGIC;
    signal grp_conv1_fu_236_grp_fu_428_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_grp_fu_428_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_236_grp_fu_428_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_fu_236_grp_fu_428_p_ce : STD_LOGIC;
    signal grp_conv2_fu_312_ap_start : STD_LOGIC;
    signal grp_conv2_fu_312_ap_done : STD_LOGIC;
    signal grp_conv2_fu_312_ap_idle : STD_LOGIC;
    signal grp_conv2_fu_312_ap_ready : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i2_AWVALID : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_WVALID : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_WLAST : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARVALID : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i2_RREADY : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i2_BREADY : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_w2_AWVALID : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_w2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_WVALID : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_w2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_WLAST : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_w2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARVALID : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_w2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_w2_RREADY : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_w2_BREADY : STD_LOGIC;
    signal grp_conv2_fu_312_conv2_biases_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_fu_312_conv2_biases_ce0 : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i3_AWVALID : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_WVALID : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i3_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_WLAST : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARVALID : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_fu_312_m_axi_i3_RREADY : STD_LOGIC;
    signal grp_conv2_fu_312_m_axi_i3_BREADY : STD_LOGIC;
    signal grp_conv2_fu_312_grp_fu_428_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_grp_fu_428_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_grp_fu_428_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_fu_312_grp_fu_428_p_ce : STD_LOGIC;
    signal grp_conv2_fu_312_grp_fu_412_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_grp_fu_412_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_grp_fu_412_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_312_grp_fu_412_p_ce : STD_LOGIC;
    signal grp_conv2_fu_312_grp_fu_420_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_grp_fu_420_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_312_grp_fu_420_p_ce : STD_LOGIC;
    signal grp_conv3_fu_333_ap_start : STD_LOGIC;
    signal grp_conv3_fu_333_ap_done : STD_LOGIC;
    signal grp_conv3_fu_333_ap_idle : STD_LOGIC;
    signal grp_conv3_fu_333_ap_ready : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_i3_AWVALID : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_i3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_WVALID : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_i3_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_WLAST : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_i3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARVALID : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_i3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_i3_RREADY : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_i3_BREADY : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_w3_AWVALID : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_w3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_WVALID : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_w3_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_WLAST : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_w3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARVALID : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_w3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_w3_RREADY : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_w3_BREADY : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_o_AWVALID : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_o_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_fu_333_m_axi_o_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_o_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_m_axi_o_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_o_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_o_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_o_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_o_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_o_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_o_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_o_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_o_WVALID : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_o_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_m_axi_o_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_o_WLAST : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_o_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_o_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARVALID : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_o_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_fu_333_m_axi_o_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_fu_333_m_axi_o_RREADY : STD_LOGIC;
    signal grp_conv3_fu_333_m_axi_o_BREADY : STD_LOGIC;
    signal grp_conv3_fu_333_grp_fu_412_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_grp_fu_412_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_grp_fu_412_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_grp_fu_412_p_ce : STD_LOGIC;
    signal grp_conv3_fu_333_grp_fu_416_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_grp_fu_416_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_grp_fu_416_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_333_grp_fu_416_p_ce : STD_LOGIC;
    signal grp_conv3_fu_333_grp_fu_420_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_grp_fu_420_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_grp_fu_420_p_ce : STD_LOGIC;
    signal grp_conv3_fu_333_grp_fu_424_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_grp_fu_424_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_grp_fu_424_p_ce : STD_LOGIC;
    signal grp_conv3_fu_333_grp_fu_428_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_grp_fu_428_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_333_grp_fu_428_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_fu_333_grp_fu_428_p_ce : STD_LOGIC;
    signal i1_AWREADY : STD_LOGIC;
    signal i1_WREADY : STD_LOGIC;
    signal i1_ARVALID : STD_LOGIC;
    signal i1_ARREADY : STD_LOGIC;
    signal i1_RVALID : STD_LOGIC;
    signal i1_RREADY : STD_LOGIC;
    signal i1_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal i1_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal i1_BVALID : STD_LOGIC;
    signal i2_AWVALID : STD_LOGIC;
    signal i2_AWREADY : STD_LOGIC;
    signal i2_WVALID : STD_LOGIC;
    signal i2_WREADY : STD_LOGIC;
    signal i2_ARVALID : STD_LOGIC;
    signal i2_ARREADY : STD_LOGIC;
    signal i2_RVALID : STD_LOGIC;
    signal i2_RREADY : STD_LOGIC;
    signal i2_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal i2_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal i2_BVALID : STD_LOGIC;
    signal i2_BREADY : STD_LOGIC;
    signal i3_AWVALID : STD_LOGIC;
    signal i3_AWREADY : STD_LOGIC;
    signal i3_WVALID : STD_LOGIC;
    signal i3_WREADY : STD_LOGIC;
    signal i3_ARVALID : STD_LOGIC;
    signal i3_ARREADY : STD_LOGIC;
    signal i3_RVALID : STD_LOGIC;
    signal i3_RREADY : STD_LOGIC;
    signal i3_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal i3_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal i3_BVALID : STD_LOGIC;
    signal i3_BREADY : STD_LOGIC;
    signal o_AWVALID : STD_LOGIC;
    signal o_AWREADY : STD_LOGIC;
    signal o_WVALID : STD_LOGIC;
    signal o_WREADY : STD_LOGIC;
    signal o_ARREADY : STD_LOGIC;
    signal o_RVALID : STD_LOGIC;
    signal o_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal o_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal o_BVALID : STD_LOGIC;
    signal o_BREADY : STD_LOGIC;
    signal w1_AWREADY : STD_LOGIC;
    signal w1_WREADY : STD_LOGIC;
    signal w1_ARVALID : STD_LOGIC;
    signal w1_ARREADY : STD_LOGIC;
    signal w1_RVALID : STD_LOGIC;
    signal w1_RREADY : STD_LOGIC;
    signal w1_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal w1_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal w1_BVALID : STD_LOGIC;
    signal w2_AWREADY : STD_LOGIC;
    signal w2_WREADY : STD_LOGIC;
    signal w2_ARVALID : STD_LOGIC;
    signal w2_ARREADY : STD_LOGIC;
    signal w2_RVALID : STD_LOGIC;
    signal w2_RREADY : STD_LOGIC;
    signal w2_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal w2_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal w2_BVALID : STD_LOGIC;
    signal w3_AWREADY : STD_LOGIC;
    signal w3_WREADY : STD_LOGIC;
    signal w3_ARVALID : STD_LOGIC;
    signal w3_ARREADY : STD_LOGIC;
    signal w3_RVALID : STD_LOGIC;
    signal w3_RREADY : STD_LOGIC;
    signal w3_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal w3_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal w3_BVALID : STD_LOGIC;
    signal grp_conv1_fu_236_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_conv2_fu_312_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_conv3_fu_333_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_412_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_412_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_412_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_412_ce : STD_LOGIC;
    signal grp_fu_416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_416_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_416_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_416_ce : STD_LOGIC;
    signal grp_fu_420_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_420_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_420_ce : STD_LOGIC;
    signal grp_fu_424_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_424_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_424_ce : STD_LOGIC;
    signal grp_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_428_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_428_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_428_ce : STD_LOGIC;
    signal grp_fu_428_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_conv1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_i1_AWVALID : OUT STD_LOGIC;
        m_axi_i1_AWREADY : IN STD_LOGIC;
        m_axi_i1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_i1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i1_WVALID : OUT STD_LOGIC;
        m_axi_i1_WREADY : IN STD_LOGIC;
        m_axi_i1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i1_WLAST : OUT STD_LOGIC;
        m_axi_i1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i1_ARVALID : OUT STD_LOGIC;
        m_axi_i1_ARREADY : IN STD_LOGIC;
        m_axi_i1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_i1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i1_RVALID : IN STD_LOGIC;
        m_axi_i1_RREADY : OUT STD_LOGIC;
        m_axi_i1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i1_RLAST : IN STD_LOGIC;
        m_axi_i1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i1_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_i1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i1_BVALID : IN STD_LOGIC;
        m_axi_i1_BREADY : OUT STD_LOGIC;
        m_axi_i1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        input_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_w1_AWVALID : OUT STD_LOGIC;
        m_axi_w1_AWREADY : IN STD_LOGIC;
        m_axi_w1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_w1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w1_WVALID : OUT STD_LOGIC;
        m_axi_w1_WREADY : IN STD_LOGIC;
        m_axi_w1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w1_WLAST : OUT STD_LOGIC;
        m_axi_w1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w1_ARVALID : OUT STD_LOGIC;
        m_axi_w1_ARREADY : IN STD_LOGIC;
        m_axi_w1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_w1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w1_RVALID : IN STD_LOGIC;
        m_axi_w1_RREADY : OUT STD_LOGIC;
        m_axi_w1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w1_RLAST : IN STD_LOGIC;
        m_axi_w1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w1_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_w1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w1_BVALID : IN STD_LOGIC;
        m_axi_w1_BREADY : OUT STD_LOGIC;
        m_axi_w1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        conv1_biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_biases_ce0 : OUT STD_LOGIC;
        conv1_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i2_AWVALID : OUT STD_LOGIC;
        m_axi_i2_AWREADY : IN STD_LOGIC;
        m_axi_i2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_i2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_WVALID : OUT STD_LOGIC;
        m_axi_i2_WREADY : IN STD_LOGIC;
        m_axi_i2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_WLAST : OUT STD_LOGIC;
        m_axi_i2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_ARVALID : OUT STD_LOGIC;
        m_axi_i2_ARREADY : IN STD_LOGIC;
        m_axi_i2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_i2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_RVALID : IN STD_LOGIC;
        m_axi_i2_RREADY : OUT STD_LOGIC;
        m_axi_i2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i2_RLAST : IN STD_LOGIC;
        m_axi_i2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_i2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_BVALID : IN STD_LOGIC;
        m_axi_i2_BREADY : OUT STD_LOGIC;
        m_axi_i2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        output_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_412_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_412_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_412_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_412_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_412_p_ce : OUT STD_LOGIC;
        grp_fu_416_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_416_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_416_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_416_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_416_p_ce : OUT STD_LOGIC;
        grp_fu_420_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_420_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_420_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_420_p_ce : OUT STD_LOGIC;
        grp_fu_424_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_424_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_424_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_424_p_ce : OUT STD_LOGIC;
        grp_fu_428_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_428_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_428_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_428_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_i2_AWVALID : OUT STD_LOGIC;
        m_axi_i2_AWREADY : IN STD_LOGIC;
        m_axi_i2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_i2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_WVALID : OUT STD_LOGIC;
        m_axi_i2_WREADY : IN STD_LOGIC;
        m_axi_i2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_WLAST : OUT STD_LOGIC;
        m_axi_i2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_ARVALID : OUT STD_LOGIC;
        m_axi_i2_ARREADY : IN STD_LOGIC;
        m_axi_i2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_i2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_RVALID : IN STD_LOGIC;
        m_axi_i2_RREADY : OUT STD_LOGIC;
        m_axi_i2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i2_RLAST : IN STD_LOGIC;
        m_axi_i2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_i2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_BVALID : IN STD_LOGIC;
        m_axi_i2_BREADY : OUT STD_LOGIC;
        m_axi_i2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        input_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_w2_AWVALID : OUT STD_LOGIC;
        m_axi_w2_AWREADY : IN STD_LOGIC;
        m_axi_w2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_w2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w2_WVALID : OUT STD_LOGIC;
        m_axi_w2_WREADY : IN STD_LOGIC;
        m_axi_w2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w2_WLAST : OUT STD_LOGIC;
        m_axi_w2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w2_ARVALID : OUT STD_LOGIC;
        m_axi_w2_ARREADY : IN STD_LOGIC;
        m_axi_w2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_w2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w2_RVALID : IN STD_LOGIC;
        m_axi_w2_RREADY : OUT STD_LOGIC;
        m_axi_w2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w2_RLAST : IN STD_LOGIC;
        m_axi_w2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w2_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_w2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w2_BVALID : IN STD_LOGIC;
        m_axi_w2_BREADY : OUT STD_LOGIC;
        m_axi_w2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        conv2_biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_biases_ce0 : OUT STD_LOGIC;
        conv2_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i3_AWVALID : OUT STD_LOGIC;
        m_axi_i3_AWREADY : IN STD_LOGIC;
        m_axi_i3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_i3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_WVALID : OUT STD_LOGIC;
        m_axi_i3_WREADY : IN STD_LOGIC;
        m_axi_i3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_WLAST : OUT STD_LOGIC;
        m_axi_i3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_ARVALID : OUT STD_LOGIC;
        m_axi_i3_ARREADY : IN STD_LOGIC;
        m_axi_i3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_i3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_RVALID : IN STD_LOGIC;
        m_axi_i3_RREADY : OUT STD_LOGIC;
        m_axi_i3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i3_RLAST : IN STD_LOGIC;
        m_axi_i3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_i3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_BVALID : IN STD_LOGIC;
        m_axi_i3_BREADY : OUT STD_LOGIC;
        m_axi_i3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        output_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_428_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_428_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_428_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_428_p_ce : OUT STD_LOGIC;
        grp_fu_412_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_412_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_412_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_412_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_412_p_ce : OUT STD_LOGIC;
        grp_fu_420_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_420_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_420_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_420_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_i3_AWVALID : OUT STD_LOGIC;
        m_axi_i3_AWREADY : IN STD_LOGIC;
        m_axi_i3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_i3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_WVALID : OUT STD_LOGIC;
        m_axi_i3_WREADY : IN STD_LOGIC;
        m_axi_i3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_WLAST : OUT STD_LOGIC;
        m_axi_i3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_ARVALID : OUT STD_LOGIC;
        m_axi_i3_ARREADY : IN STD_LOGIC;
        m_axi_i3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_i3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_i3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_i3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_RVALID : IN STD_LOGIC;
        m_axi_i3_RREADY : OUT STD_LOGIC;
        m_axi_i3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_i3_RLAST : IN STD_LOGIC;
        m_axi_i3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_i3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_BVALID : IN STD_LOGIC;
        m_axi_i3_BREADY : OUT STD_LOGIC;
        m_axi_i3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_i3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_i3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        input_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_w3_AWVALID : OUT STD_LOGIC;
        m_axi_w3_AWREADY : IN STD_LOGIC;
        m_axi_w3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_w3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w3_WVALID : OUT STD_LOGIC;
        m_axi_w3_WREADY : IN STD_LOGIC;
        m_axi_w3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w3_WLAST : OUT STD_LOGIC;
        m_axi_w3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w3_ARVALID : OUT STD_LOGIC;
        m_axi_w3_ARREADY : IN STD_LOGIC;
        m_axi_w3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_w3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_w3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_w3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w3_RVALID : IN STD_LOGIC;
        m_axi_w3_RREADY : OUT STD_LOGIC;
        m_axi_w3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_w3_RLAST : IN STD_LOGIC;
        m_axi_w3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w3_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_w3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w3_BVALID : IN STD_LOGIC;
        m_axi_w3_BREADY : OUT STD_LOGIC;
        m_axi_w3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_w3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_w3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        conv3_biases_0_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_o_AWVALID : OUT STD_LOGIC;
        m_axi_o_AWREADY : IN STD_LOGIC;
        m_axi_o_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_o_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_o_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_o_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_o_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_o_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_o_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_o_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_o_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_o_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_o_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_o_WVALID : OUT STD_LOGIC;
        m_axi_o_WREADY : IN STD_LOGIC;
        m_axi_o_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_o_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_o_WLAST : OUT STD_LOGIC;
        m_axi_o_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_o_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_o_ARVALID : OUT STD_LOGIC;
        m_axi_o_ARREADY : IN STD_LOGIC;
        m_axi_o_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_o_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_o_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_o_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_o_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_o_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_o_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_o_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_o_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_o_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_o_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_o_RVALID : IN STD_LOGIC;
        m_axi_o_RREADY : OUT STD_LOGIC;
        m_axi_o_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_o_RLAST : IN STD_LOGIC;
        m_axi_o_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_o_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_o_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_o_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_o_BVALID : IN STD_LOGIC;
        m_axi_o_BREADY : OUT STD_LOGIC;
        m_axi_o_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_o_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_o_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        output_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_412_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_412_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_412_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_412_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_412_p_ce : OUT STD_LOGIC;
        grp_fu_416_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_416_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_416_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_416_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_416_p_ce : OUT STD_LOGIC;
        grp_fu_420_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_420_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_420_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_420_p_ce : OUT STD_LOGIC;
        grp_fu_424_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_424_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_424_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_424_p_ce : OUT STD_LOGIC;
        grp_fu_428_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_428_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_428_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_428_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component srcnn_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_ftmap : OUT STD_LOGIC_VECTOR (63 downto 0);
        conv1_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        conv1_output_ftmap : OUT STD_LOGIC_VECTOR (63 downto 0);
        conv2_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        conv2_output_ftmap : OUT STD_LOGIC_VECTOR (63 downto 0);
        conv3_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_ftmap : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component srcnn_i1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component srcnn_i2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component srcnn_i3_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component srcnn_o_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component srcnn_w1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component srcnn_w2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component srcnn_w3_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_conv1_fu_236 : component srcnn_conv1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv1_fu_236_ap_start,
        ap_done => grp_conv1_fu_236_ap_done,
        ap_idle => grp_conv1_fu_236_ap_idle,
        ap_ready => grp_conv1_fu_236_ap_ready,
        m_axi_i1_AWVALID => grp_conv1_fu_236_m_axi_i1_AWVALID,
        m_axi_i1_AWREADY => ap_const_logic_0,
        m_axi_i1_AWADDR => grp_conv1_fu_236_m_axi_i1_AWADDR,
        m_axi_i1_AWID => grp_conv1_fu_236_m_axi_i1_AWID,
        m_axi_i1_AWLEN => grp_conv1_fu_236_m_axi_i1_AWLEN,
        m_axi_i1_AWSIZE => grp_conv1_fu_236_m_axi_i1_AWSIZE,
        m_axi_i1_AWBURST => grp_conv1_fu_236_m_axi_i1_AWBURST,
        m_axi_i1_AWLOCK => grp_conv1_fu_236_m_axi_i1_AWLOCK,
        m_axi_i1_AWCACHE => grp_conv1_fu_236_m_axi_i1_AWCACHE,
        m_axi_i1_AWPROT => grp_conv1_fu_236_m_axi_i1_AWPROT,
        m_axi_i1_AWQOS => grp_conv1_fu_236_m_axi_i1_AWQOS,
        m_axi_i1_AWREGION => grp_conv1_fu_236_m_axi_i1_AWREGION,
        m_axi_i1_AWUSER => grp_conv1_fu_236_m_axi_i1_AWUSER,
        m_axi_i1_WVALID => grp_conv1_fu_236_m_axi_i1_WVALID,
        m_axi_i1_WREADY => ap_const_logic_0,
        m_axi_i1_WDATA => grp_conv1_fu_236_m_axi_i1_WDATA,
        m_axi_i1_WSTRB => grp_conv1_fu_236_m_axi_i1_WSTRB,
        m_axi_i1_WLAST => grp_conv1_fu_236_m_axi_i1_WLAST,
        m_axi_i1_WID => grp_conv1_fu_236_m_axi_i1_WID,
        m_axi_i1_WUSER => grp_conv1_fu_236_m_axi_i1_WUSER,
        m_axi_i1_ARVALID => grp_conv1_fu_236_m_axi_i1_ARVALID,
        m_axi_i1_ARREADY => i1_ARREADY,
        m_axi_i1_ARADDR => grp_conv1_fu_236_m_axi_i1_ARADDR,
        m_axi_i1_ARID => grp_conv1_fu_236_m_axi_i1_ARID,
        m_axi_i1_ARLEN => grp_conv1_fu_236_m_axi_i1_ARLEN,
        m_axi_i1_ARSIZE => grp_conv1_fu_236_m_axi_i1_ARSIZE,
        m_axi_i1_ARBURST => grp_conv1_fu_236_m_axi_i1_ARBURST,
        m_axi_i1_ARLOCK => grp_conv1_fu_236_m_axi_i1_ARLOCK,
        m_axi_i1_ARCACHE => grp_conv1_fu_236_m_axi_i1_ARCACHE,
        m_axi_i1_ARPROT => grp_conv1_fu_236_m_axi_i1_ARPROT,
        m_axi_i1_ARQOS => grp_conv1_fu_236_m_axi_i1_ARQOS,
        m_axi_i1_ARREGION => grp_conv1_fu_236_m_axi_i1_ARREGION,
        m_axi_i1_ARUSER => grp_conv1_fu_236_m_axi_i1_ARUSER,
        m_axi_i1_RVALID => i1_RVALID,
        m_axi_i1_RREADY => grp_conv1_fu_236_m_axi_i1_RREADY,
        m_axi_i1_RDATA => i1_RDATA,
        m_axi_i1_RLAST => ap_const_logic_0,
        m_axi_i1_RID => ap_const_lv1_0,
        m_axi_i1_RFIFONUM => i1_RFIFONUM,
        m_axi_i1_RUSER => ap_const_lv1_0,
        m_axi_i1_RRESP => ap_const_lv2_0,
        m_axi_i1_BVALID => ap_const_logic_0,
        m_axi_i1_BREADY => grp_conv1_fu_236_m_axi_i1_BREADY,
        m_axi_i1_BRESP => ap_const_lv2_0,
        m_axi_i1_BID => ap_const_lv1_0,
        m_axi_i1_BUSER => ap_const_lv1_0,
        input_ftmap => input_ftmap_read_reg_402,
        m_axi_w1_AWVALID => grp_conv1_fu_236_m_axi_w1_AWVALID,
        m_axi_w1_AWREADY => ap_const_logic_0,
        m_axi_w1_AWADDR => grp_conv1_fu_236_m_axi_w1_AWADDR,
        m_axi_w1_AWID => grp_conv1_fu_236_m_axi_w1_AWID,
        m_axi_w1_AWLEN => grp_conv1_fu_236_m_axi_w1_AWLEN,
        m_axi_w1_AWSIZE => grp_conv1_fu_236_m_axi_w1_AWSIZE,
        m_axi_w1_AWBURST => grp_conv1_fu_236_m_axi_w1_AWBURST,
        m_axi_w1_AWLOCK => grp_conv1_fu_236_m_axi_w1_AWLOCK,
        m_axi_w1_AWCACHE => grp_conv1_fu_236_m_axi_w1_AWCACHE,
        m_axi_w1_AWPROT => grp_conv1_fu_236_m_axi_w1_AWPROT,
        m_axi_w1_AWQOS => grp_conv1_fu_236_m_axi_w1_AWQOS,
        m_axi_w1_AWREGION => grp_conv1_fu_236_m_axi_w1_AWREGION,
        m_axi_w1_AWUSER => grp_conv1_fu_236_m_axi_w1_AWUSER,
        m_axi_w1_WVALID => grp_conv1_fu_236_m_axi_w1_WVALID,
        m_axi_w1_WREADY => ap_const_logic_0,
        m_axi_w1_WDATA => grp_conv1_fu_236_m_axi_w1_WDATA,
        m_axi_w1_WSTRB => grp_conv1_fu_236_m_axi_w1_WSTRB,
        m_axi_w1_WLAST => grp_conv1_fu_236_m_axi_w1_WLAST,
        m_axi_w1_WID => grp_conv1_fu_236_m_axi_w1_WID,
        m_axi_w1_WUSER => grp_conv1_fu_236_m_axi_w1_WUSER,
        m_axi_w1_ARVALID => grp_conv1_fu_236_m_axi_w1_ARVALID,
        m_axi_w1_ARREADY => w1_ARREADY,
        m_axi_w1_ARADDR => grp_conv1_fu_236_m_axi_w1_ARADDR,
        m_axi_w1_ARID => grp_conv1_fu_236_m_axi_w1_ARID,
        m_axi_w1_ARLEN => grp_conv1_fu_236_m_axi_w1_ARLEN,
        m_axi_w1_ARSIZE => grp_conv1_fu_236_m_axi_w1_ARSIZE,
        m_axi_w1_ARBURST => grp_conv1_fu_236_m_axi_w1_ARBURST,
        m_axi_w1_ARLOCK => grp_conv1_fu_236_m_axi_w1_ARLOCK,
        m_axi_w1_ARCACHE => grp_conv1_fu_236_m_axi_w1_ARCACHE,
        m_axi_w1_ARPROT => grp_conv1_fu_236_m_axi_w1_ARPROT,
        m_axi_w1_ARQOS => grp_conv1_fu_236_m_axi_w1_ARQOS,
        m_axi_w1_ARREGION => grp_conv1_fu_236_m_axi_w1_ARREGION,
        m_axi_w1_ARUSER => grp_conv1_fu_236_m_axi_w1_ARUSER,
        m_axi_w1_RVALID => w1_RVALID,
        m_axi_w1_RREADY => grp_conv1_fu_236_m_axi_w1_RREADY,
        m_axi_w1_RDATA => w1_RDATA,
        m_axi_w1_RLAST => ap_const_logic_0,
        m_axi_w1_RID => ap_const_lv1_0,
        m_axi_w1_RFIFONUM => w1_RFIFONUM,
        m_axi_w1_RUSER => ap_const_lv1_0,
        m_axi_w1_RRESP => ap_const_lv2_0,
        m_axi_w1_BVALID => ap_const_logic_0,
        m_axi_w1_BREADY => grp_conv1_fu_236_m_axi_w1_BREADY,
        m_axi_w1_BRESP => ap_const_lv2_0,
        m_axi_w1_BID => ap_const_lv1_0,
        m_axi_w1_BUSER => ap_const_lv1_0,
        conv1_weights => conv1_weights_read_reg_397,
        conv1_biases_address0 => grp_conv1_fu_236_conv1_biases_address0,
        conv1_biases_ce0 => grp_conv1_fu_236_conv1_biases_ce0,
        conv1_biases_q0 => conv1_biases_q0,
        m_axi_i2_AWVALID => grp_conv1_fu_236_m_axi_i2_AWVALID,
        m_axi_i2_AWREADY => i2_AWREADY,
        m_axi_i2_AWADDR => grp_conv1_fu_236_m_axi_i2_AWADDR,
        m_axi_i2_AWID => grp_conv1_fu_236_m_axi_i2_AWID,
        m_axi_i2_AWLEN => grp_conv1_fu_236_m_axi_i2_AWLEN,
        m_axi_i2_AWSIZE => grp_conv1_fu_236_m_axi_i2_AWSIZE,
        m_axi_i2_AWBURST => grp_conv1_fu_236_m_axi_i2_AWBURST,
        m_axi_i2_AWLOCK => grp_conv1_fu_236_m_axi_i2_AWLOCK,
        m_axi_i2_AWCACHE => grp_conv1_fu_236_m_axi_i2_AWCACHE,
        m_axi_i2_AWPROT => grp_conv1_fu_236_m_axi_i2_AWPROT,
        m_axi_i2_AWQOS => grp_conv1_fu_236_m_axi_i2_AWQOS,
        m_axi_i2_AWREGION => grp_conv1_fu_236_m_axi_i2_AWREGION,
        m_axi_i2_AWUSER => grp_conv1_fu_236_m_axi_i2_AWUSER,
        m_axi_i2_WVALID => grp_conv1_fu_236_m_axi_i2_WVALID,
        m_axi_i2_WREADY => i2_WREADY,
        m_axi_i2_WDATA => grp_conv1_fu_236_m_axi_i2_WDATA,
        m_axi_i2_WSTRB => grp_conv1_fu_236_m_axi_i2_WSTRB,
        m_axi_i2_WLAST => grp_conv1_fu_236_m_axi_i2_WLAST,
        m_axi_i2_WID => grp_conv1_fu_236_m_axi_i2_WID,
        m_axi_i2_WUSER => grp_conv1_fu_236_m_axi_i2_WUSER,
        m_axi_i2_ARVALID => grp_conv1_fu_236_m_axi_i2_ARVALID,
        m_axi_i2_ARREADY => ap_const_logic_0,
        m_axi_i2_ARADDR => grp_conv1_fu_236_m_axi_i2_ARADDR,
        m_axi_i2_ARID => grp_conv1_fu_236_m_axi_i2_ARID,
        m_axi_i2_ARLEN => grp_conv1_fu_236_m_axi_i2_ARLEN,
        m_axi_i2_ARSIZE => grp_conv1_fu_236_m_axi_i2_ARSIZE,
        m_axi_i2_ARBURST => grp_conv1_fu_236_m_axi_i2_ARBURST,
        m_axi_i2_ARLOCK => grp_conv1_fu_236_m_axi_i2_ARLOCK,
        m_axi_i2_ARCACHE => grp_conv1_fu_236_m_axi_i2_ARCACHE,
        m_axi_i2_ARPROT => grp_conv1_fu_236_m_axi_i2_ARPROT,
        m_axi_i2_ARQOS => grp_conv1_fu_236_m_axi_i2_ARQOS,
        m_axi_i2_ARREGION => grp_conv1_fu_236_m_axi_i2_ARREGION,
        m_axi_i2_ARUSER => grp_conv1_fu_236_m_axi_i2_ARUSER,
        m_axi_i2_RVALID => ap_const_logic_0,
        m_axi_i2_RREADY => grp_conv1_fu_236_m_axi_i2_RREADY,
        m_axi_i2_RDATA => ap_const_lv32_0,
        m_axi_i2_RLAST => ap_const_logic_0,
        m_axi_i2_RID => ap_const_lv1_0,
        m_axi_i2_RFIFONUM => ap_const_lv13_0,
        m_axi_i2_RUSER => ap_const_lv1_0,
        m_axi_i2_RRESP => ap_const_lv2_0,
        m_axi_i2_BVALID => i2_BVALID,
        m_axi_i2_BREADY => grp_conv1_fu_236_m_axi_i2_BREADY,
        m_axi_i2_BRESP => ap_const_lv2_0,
        m_axi_i2_BID => ap_const_lv1_0,
        m_axi_i2_BUSER => ap_const_lv1_0,
        output_ftmap => conv1_output_ftmap_read_reg_391,
        grp_fu_412_p_din0 => grp_conv1_fu_236_grp_fu_412_p_din0,
        grp_fu_412_p_din1 => grp_conv1_fu_236_grp_fu_412_p_din1,
        grp_fu_412_p_opcode => grp_conv1_fu_236_grp_fu_412_p_opcode,
        grp_fu_412_p_dout0 => grp_fu_412_p2,
        grp_fu_412_p_ce => grp_conv1_fu_236_grp_fu_412_p_ce,
        grp_fu_416_p_din0 => grp_conv1_fu_236_grp_fu_416_p_din0,
        grp_fu_416_p_din1 => grp_conv1_fu_236_grp_fu_416_p_din1,
        grp_fu_416_p_opcode => grp_conv1_fu_236_grp_fu_416_p_opcode,
        grp_fu_416_p_dout0 => grp_fu_416_p2,
        grp_fu_416_p_ce => grp_conv1_fu_236_grp_fu_416_p_ce,
        grp_fu_420_p_din0 => grp_conv1_fu_236_grp_fu_420_p_din0,
        grp_fu_420_p_din1 => grp_conv1_fu_236_grp_fu_420_p_din1,
        grp_fu_420_p_dout0 => grp_fu_420_p2,
        grp_fu_420_p_ce => grp_conv1_fu_236_grp_fu_420_p_ce,
        grp_fu_424_p_din0 => grp_conv1_fu_236_grp_fu_424_p_din0,
        grp_fu_424_p_din1 => grp_conv1_fu_236_grp_fu_424_p_din1,
        grp_fu_424_p_dout0 => grp_fu_424_p2,
        grp_fu_424_p_ce => grp_conv1_fu_236_grp_fu_424_p_ce,
        grp_fu_428_p_din0 => grp_conv1_fu_236_grp_fu_428_p_din0,
        grp_fu_428_p_din1 => grp_conv1_fu_236_grp_fu_428_p_din1,
        grp_fu_428_p_opcode => grp_conv1_fu_236_grp_fu_428_p_opcode,
        grp_fu_428_p_dout0 => grp_fu_428_p2,
        grp_fu_428_p_ce => grp_conv1_fu_236_grp_fu_428_p_ce);

    grp_conv2_fu_312 : component srcnn_conv2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv2_fu_312_ap_start,
        ap_done => grp_conv2_fu_312_ap_done,
        ap_idle => grp_conv2_fu_312_ap_idle,
        ap_ready => grp_conv2_fu_312_ap_ready,
        m_axi_i2_AWVALID => grp_conv2_fu_312_m_axi_i2_AWVALID,
        m_axi_i2_AWREADY => ap_const_logic_0,
        m_axi_i2_AWADDR => grp_conv2_fu_312_m_axi_i2_AWADDR,
        m_axi_i2_AWID => grp_conv2_fu_312_m_axi_i2_AWID,
        m_axi_i2_AWLEN => grp_conv2_fu_312_m_axi_i2_AWLEN,
        m_axi_i2_AWSIZE => grp_conv2_fu_312_m_axi_i2_AWSIZE,
        m_axi_i2_AWBURST => grp_conv2_fu_312_m_axi_i2_AWBURST,
        m_axi_i2_AWLOCK => grp_conv2_fu_312_m_axi_i2_AWLOCK,
        m_axi_i2_AWCACHE => grp_conv2_fu_312_m_axi_i2_AWCACHE,
        m_axi_i2_AWPROT => grp_conv2_fu_312_m_axi_i2_AWPROT,
        m_axi_i2_AWQOS => grp_conv2_fu_312_m_axi_i2_AWQOS,
        m_axi_i2_AWREGION => grp_conv2_fu_312_m_axi_i2_AWREGION,
        m_axi_i2_AWUSER => grp_conv2_fu_312_m_axi_i2_AWUSER,
        m_axi_i2_WVALID => grp_conv2_fu_312_m_axi_i2_WVALID,
        m_axi_i2_WREADY => ap_const_logic_0,
        m_axi_i2_WDATA => grp_conv2_fu_312_m_axi_i2_WDATA,
        m_axi_i2_WSTRB => grp_conv2_fu_312_m_axi_i2_WSTRB,
        m_axi_i2_WLAST => grp_conv2_fu_312_m_axi_i2_WLAST,
        m_axi_i2_WID => grp_conv2_fu_312_m_axi_i2_WID,
        m_axi_i2_WUSER => grp_conv2_fu_312_m_axi_i2_WUSER,
        m_axi_i2_ARVALID => grp_conv2_fu_312_m_axi_i2_ARVALID,
        m_axi_i2_ARREADY => i2_ARREADY,
        m_axi_i2_ARADDR => grp_conv2_fu_312_m_axi_i2_ARADDR,
        m_axi_i2_ARID => grp_conv2_fu_312_m_axi_i2_ARID,
        m_axi_i2_ARLEN => grp_conv2_fu_312_m_axi_i2_ARLEN,
        m_axi_i2_ARSIZE => grp_conv2_fu_312_m_axi_i2_ARSIZE,
        m_axi_i2_ARBURST => grp_conv2_fu_312_m_axi_i2_ARBURST,
        m_axi_i2_ARLOCK => grp_conv2_fu_312_m_axi_i2_ARLOCK,
        m_axi_i2_ARCACHE => grp_conv2_fu_312_m_axi_i2_ARCACHE,
        m_axi_i2_ARPROT => grp_conv2_fu_312_m_axi_i2_ARPROT,
        m_axi_i2_ARQOS => grp_conv2_fu_312_m_axi_i2_ARQOS,
        m_axi_i2_ARREGION => grp_conv2_fu_312_m_axi_i2_ARREGION,
        m_axi_i2_ARUSER => grp_conv2_fu_312_m_axi_i2_ARUSER,
        m_axi_i2_RVALID => i2_RVALID,
        m_axi_i2_RREADY => grp_conv2_fu_312_m_axi_i2_RREADY,
        m_axi_i2_RDATA => i2_RDATA,
        m_axi_i2_RLAST => ap_const_logic_0,
        m_axi_i2_RID => ap_const_lv1_0,
        m_axi_i2_RFIFONUM => i2_RFIFONUM,
        m_axi_i2_RUSER => ap_const_lv1_0,
        m_axi_i2_RRESP => ap_const_lv2_0,
        m_axi_i2_BVALID => ap_const_logic_0,
        m_axi_i2_BREADY => grp_conv2_fu_312_m_axi_i2_BREADY,
        m_axi_i2_BRESP => ap_const_lv2_0,
        m_axi_i2_BID => ap_const_lv1_0,
        m_axi_i2_BUSER => ap_const_lv1_0,
        input_ftmap => conv1_output_ftmap_read_reg_391,
        m_axi_w2_AWVALID => grp_conv2_fu_312_m_axi_w2_AWVALID,
        m_axi_w2_AWREADY => ap_const_logic_0,
        m_axi_w2_AWADDR => grp_conv2_fu_312_m_axi_w2_AWADDR,
        m_axi_w2_AWID => grp_conv2_fu_312_m_axi_w2_AWID,
        m_axi_w2_AWLEN => grp_conv2_fu_312_m_axi_w2_AWLEN,
        m_axi_w2_AWSIZE => grp_conv2_fu_312_m_axi_w2_AWSIZE,
        m_axi_w2_AWBURST => grp_conv2_fu_312_m_axi_w2_AWBURST,
        m_axi_w2_AWLOCK => grp_conv2_fu_312_m_axi_w2_AWLOCK,
        m_axi_w2_AWCACHE => grp_conv2_fu_312_m_axi_w2_AWCACHE,
        m_axi_w2_AWPROT => grp_conv2_fu_312_m_axi_w2_AWPROT,
        m_axi_w2_AWQOS => grp_conv2_fu_312_m_axi_w2_AWQOS,
        m_axi_w2_AWREGION => grp_conv2_fu_312_m_axi_w2_AWREGION,
        m_axi_w2_AWUSER => grp_conv2_fu_312_m_axi_w2_AWUSER,
        m_axi_w2_WVALID => grp_conv2_fu_312_m_axi_w2_WVALID,
        m_axi_w2_WREADY => ap_const_logic_0,
        m_axi_w2_WDATA => grp_conv2_fu_312_m_axi_w2_WDATA,
        m_axi_w2_WSTRB => grp_conv2_fu_312_m_axi_w2_WSTRB,
        m_axi_w2_WLAST => grp_conv2_fu_312_m_axi_w2_WLAST,
        m_axi_w2_WID => grp_conv2_fu_312_m_axi_w2_WID,
        m_axi_w2_WUSER => grp_conv2_fu_312_m_axi_w2_WUSER,
        m_axi_w2_ARVALID => grp_conv2_fu_312_m_axi_w2_ARVALID,
        m_axi_w2_ARREADY => w2_ARREADY,
        m_axi_w2_ARADDR => grp_conv2_fu_312_m_axi_w2_ARADDR,
        m_axi_w2_ARID => grp_conv2_fu_312_m_axi_w2_ARID,
        m_axi_w2_ARLEN => grp_conv2_fu_312_m_axi_w2_ARLEN,
        m_axi_w2_ARSIZE => grp_conv2_fu_312_m_axi_w2_ARSIZE,
        m_axi_w2_ARBURST => grp_conv2_fu_312_m_axi_w2_ARBURST,
        m_axi_w2_ARLOCK => grp_conv2_fu_312_m_axi_w2_ARLOCK,
        m_axi_w2_ARCACHE => grp_conv2_fu_312_m_axi_w2_ARCACHE,
        m_axi_w2_ARPROT => grp_conv2_fu_312_m_axi_w2_ARPROT,
        m_axi_w2_ARQOS => grp_conv2_fu_312_m_axi_w2_ARQOS,
        m_axi_w2_ARREGION => grp_conv2_fu_312_m_axi_w2_ARREGION,
        m_axi_w2_ARUSER => grp_conv2_fu_312_m_axi_w2_ARUSER,
        m_axi_w2_RVALID => w2_RVALID,
        m_axi_w2_RREADY => grp_conv2_fu_312_m_axi_w2_RREADY,
        m_axi_w2_RDATA => w2_RDATA,
        m_axi_w2_RLAST => ap_const_logic_0,
        m_axi_w2_RID => ap_const_lv1_0,
        m_axi_w2_RFIFONUM => w2_RFIFONUM,
        m_axi_w2_RUSER => ap_const_lv1_0,
        m_axi_w2_RRESP => ap_const_lv2_0,
        m_axi_w2_BVALID => ap_const_logic_0,
        m_axi_w2_BREADY => grp_conv2_fu_312_m_axi_w2_BREADY,
        m_axi_w2_BRESP => ap_const_lv2_0,
        m_axi_w2_BID => ap_const_lv1_0,
        m_axi_w2_BUSER => ap_const_lv1_0,
        conv2_weights => conv2_weights_read_reg_386,
        conv2_biases_address0 => grp_conv2_fu_312_conv2_biases_address0,
        conv2_biases_ce0 => grp_conv2_fu_312_conv2_biases_ce0,
        conv2_biases_q0 => conv2_biases_q0,
        m_axi_i3_AWVALID => grp_conv2_fu_312_m_axi_i3_AWVALID,
        m_axi_i3_AWREADY => i3_AWREADY,
        m_axi_i3_AWADDR => grp_conv2_fu_312_m_axi_i3_AWADDR,
        m_axi_i3_AWID => grp_conv2_fu_312_m_axi_i3_AWID,
        m_axi_i3_AWLEN => grp_conv2_fu_312_m_axi_i3_AWLEN,
        m_axi_i3_AWSIZE => grp_conv2_fu_312_m_axi_i3_AWSIZE,
        m_axi_i3_AWBURST => grp_conv2_fu_312_m_axi_i3_AWBURST,
        m_axi_i3_AWLOCK => grp_conv2_fu_312_m_axi_i3_AWLOCK,
        m_axi_i3_AWCACHE => grp_conv2_fu_312_m_axi_i3_AWCACHE,
        m_axi_i3_AWPROT => grp_conv2_fu_312_m_axi_i3_AWPROT,
        m_axi_i3_AWQOS => grp_conv2_fu_312_m_axi_i3_AWQOS,
        m_axi_i3_AWREGION => grp_conv2_fu_312_m_axi_i3_AWREGION,
        m_axi_i3_AWUSER => grp_conv2_fu_312_m_axi_i3_AWUSER,
        m_axi_i3_WVALID => grp_conv2_fu_312_m_axi_i3_WVALID,
        m_axi_i3_WREADY => i3_WREADY,
        m_axi_i3_WDATA => grp_conv2_fu_312_m_axi_i3_WDATA,
        m_axi_i3_WSTRB => grp_conv2_fu_312_m_axi_i3_WSTRB,
        m_axi_i3_WLAST => grp_conv2_fu_312_m_axi_i3_WLAST,
        m_axi_i3_WID => grp_conv2_fu_312_m_axi_i3_WID,
        m_axi_i3_WUSER => grp_conv2_fu_312_m_axi_i3_WUSER,
        m_axi_i3_ARVALID => grp_conv2_fu_312_m_axi_i3_ARVALID,
        m_axi_i3_ARREADY => ap_const_logic_0,
        m_axi_i3_ARADDR => grp_conv2_fu_312_m_axi_i3_ARADDR,
        m_axi_i3_ARID => grp_conv2_fu_312_m_axi_i3_ARID,
        m_axi_i3_ARLEN => grp_conv2_fu_312_m_axi_i3_ARLEN,
        m_axi_i3_ARSIZE => grp_conv2_fu_312_m_axi_i3_ARSIZE,
        m_axi_i3_ARBURST => grp_conv2_fu_312_m_axi_i3_ARBURST,
        m_axi_i3_ARLOCK => grp_conv2_fu_312_m_axi_i3_ARLOCK,
        m_axi_i3_ARCACHE => grp_conv2_fu_312_m_axi_i3_ARCACHE,
        m_axi_i3_ARPROT => grp_conv2_fu_312_m_axi_i3_ARPROT,
        m_axi_i3_ARQOS => grp_conv2_fu_312_m_axi_i3_ARQOS,
        m_axi_i3_ARREGION => grp_conv2_fu_312_m_axi_i3_ARREGION,
        m_axi_i3_ARUSER => grp_conv2_fu_312_m_axi_i3_ARUSER,
        m_axi_i3_RVALID => ap_const_logic_0,
        m_axi_i3_RREADY => grp_conv2_fu_312_m_axi_i3_RREADY,
        m_axi_i3_RDATA => ap_const_lv32_0,
        m_axi_i3_RLAST => ap_const_logic_0,
        m_axi_i3_RID => ap_const_lv1_0,
        m_axi_i3_RFIFONUM => ap_const_lv13_0,
        m_axi_i3_RUSER => ap_const_lv1_0,
        m_axi_i3_RRESP => ap_const_lv2_0,
        m_axi_i3_BVALID => i3_BVALID,
        m_axi_i3_BREADY => grp_conv2_fu_312_m_axi_i3_BREADY,
        m_axi_i3_BRESP => ap_const_lv2_0,
        m_axi_i3_BID => ap_const_lv1_0,
        m_axi_i3_BUSER => ap_const_lv1_0,
        output_ftmap => conv2_output_ftmap_read_reg_380,
        grp_fu_428_p_din0 => grp_conv2_fu_312_grp_fu_428_p_din0,
        grp_fu_428_p_din1 => grp_conv2_fu_312_grp_fu_428_p_din1,
        grp_fu_428_p_opcode => grp_conv2_fu_312_grp_fu_428_p_opcode,
        grp_fu_428_p_dout0 => grp_fu_428_p2,
        grp_fu_428_p_ce => grp_conv2_fu_312_grp_fu_428_p_ce,
        grp_fu_412_p_din0 => grp_conv2_fu_312_grp_fu_412_p_din0,
        grp_fu_412_p_din1 => grp_conv2_fu_312_grp_fu_412_p_din1,
        grp_fu_412_p_opcode => grp_conv2_fu_312_grp_fu_412_p_opcode,
        grp_fu_412_p_dout0 => grp_fu_412_p2,
        grp_fu_412_p_ce => grp_conv2_fu_312_grp_fu_412_p_ce,
        grp_fu_420_p_din0 => grp_conv2_fu_312_grp_fu_420_p_din0,
        grp_fu_420_p_din1 => grp_conv2_fu_312_grp_fu_420_p_din1,
        grp_fu_420_p_dout0 => grp_fu_420_p2,
        grp_fu_420_p_ce => grp_conv2_fu_312_grp_fu_420_p_ce);

    grp_conv3_fu_333 : component srcnn_conv3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv3_fu_333_ap_start,
        ap_done => grp_conv3_fu_333_ap_done,
        ap_idle => grp_conv3_fu_333_ap_idle,
        ap_ready => grp_conv3_fu_333_ap_ready,
        m_axi_i3_AWVALID => grp_conv3_fu_333_m_axi_i3_AWVALID,
        m_axi_i3_AWREADY => ap_const_logic_0,
        m_axi_i3_AWADDR => grp_conv3_fu_333_m_axi_i3_AWADDR,
        m_axi_i3_AWID => grp_conv3_fu_333_m_axi_i3_AWID,
        m_axi_i3_AWLEN => grp_conv3_fu_333_m_axi_i3_AWLEN,
        m_axi_i3_AWSIZE => grp_conv3_fu_333_m_axi_i3_AWSIZE,
        m_axi_i3_AWBURST => grp_conv3_fu_333_m_axi_i3_AWBURST,
        m_axi_i3_AWLOCK => grp_conv3_fu_333_m_axi_i3_AWLOCK,
        m_axi_i3_AWCACHE => grp_conv3_fu_333_m_axi_i3_AWCACHE,
        m_axi_i3_AWPROT => grp_conv3_fu_333_m_axi_i3_AWPROT,
        m_axi_i3_AWQOS => grp_conv3_fu_333_m_axi_i3_AWQOS,
        m_axi_i3_AWREGION => grp_conv3_fu_333_m_axi_i3_AWREGION,
        m_axi_i3_AWUSER => grp_conv3_fu_333_m_axi_i3_AWUSER,
        m_axi_i3_WVALID => grp_conv3_fu_333_m_axi_i3_WVALID,
        m_axi_i3_WREADY => ap_const_logic_0,
        m_axi_i3_WDATA => grp_conv3_fu_333_m_axi_i3_WDATA,
        m_axi_i3_WSTRB => grp_conv3_fu_333_m_axi_i3_WSTRB,
        m_axi_i3_WLAST => grp_conv3_fu_333_m_axi_i3_WLAST,
        m_axi_i3_WID => grp_conv3_fu_333_m_axi_i3_WID,
        m_axi_i3_WUSER => grp_conv3_fu_333_m_axi_i3_WUSER,
        m_axi_i3_ARVALID => grp_conv3_fu_333_m_axi_i3_ARVALID,
        m_axi_i3_ARREADY => i3_ARREADY,
        m_axi_i3_ARADDR => grp_conv3_fu_333_m_axi_i3_ARADDR,
        m_axi_i3_ARID => grp_conv3_fu_333_m_axi_i3_ARID,
        m_axi_i3_ARLEN => grp_conv3_fu_333_m_axi_i3_ARLEN,
        m_axi_i3_ARSIZE => grp_conv3_fu_333_m_axi_i3_ARSIZE,
        m_axi_i3_ARBURST => grp_conv3_fu_333_m_axi_i3_ARBURST,
        m_axi_i3_ARLOCK => grp_conv3_fu_333_m_axi_i3_ARLOCK,
        m_axi_i3_ARCACHE => grp_conv3_fu_333_m_axi_i3_ARCACHE,
        m_axi_i3_ARPROT => grp_conv3_fu_333_m_axi_i3_ARPROT,
        m_axi_i3_ARQOS => grp_conv3_fu_333_m_axi_i3_ARQOS,
        m_axi_i3_ARREGION => grp_conv3_fu_333_m_axi_i3_ARREGION,
        m_axi_i3_ARUSER => grp_conv3_fu_333_m_axi_i3_ARUSER,
        m_axi_i3_RVALID => i3_RVALID,
        m_axi_i3_RREADY => grp_conv3_fu_333_m_axi_i3_RREADY,
        m_axi_i3_RDATA => i3_RDATA,
        m_axi_i3_RLAST => ap_const_logic_0,
        m_axi_i3_RID => ap_const_lv1_0,
        m_axi_i3_RFIFONUM => i3_RFIFONUM,
        m_axi_i3_RUSER => ap_const_lv1_0,
        m_axi_i3_RRESP => ap_const_lv2_0,
        m_axi_i3_BVALID => ap_const_logic_0,
        m_axi_i3_BREADY => grp_conv3_fu_333_m_axi_i3_BREADY,
        m_axi_i3_BRESP => ap_const_lv2_0,
        m_axi_i3_BID => ap_const_lv1_0,
        m_axi_i3_BUSER => ap_const_lv1_0,
        input_ftmap => conv2_output_ftmap_read_reg_380,
        m_axi_w3_AWVALID => grp_conv3_fu_333_m_axi_w3_AWVALID,
        m_axi_w3_AWREADY => ap_const_logic_0,
        m_axi_w3_AWADDR => grp_conv3_fu_333_m_axi_w3_AWADDR,
        m_axi_w3_AWID => grp_conv3_fu_333_m_axi_w3_AWID,
        m_axi_w3_AWLEN => grp_conv3_fu_333_m_axi_w3_AWLEN,
        m_axi_w3_AWSIZE => grp_conv3_fu_333_m_axi_w3_AWSIZE,
        m_axi_w3_AWBURST => grp_conv3_fu_333_m_axi_w3_AWBURST,
        m_axi_w3_AWLOCK => grp_conv3_fu_333_m_axi_w3_AWLOCK,
        m_axi_w3_AWCACHE => grp_conv3_fu_333_m_axi_w3_AWCACHE,
        m_axi_w3_AWPROT => grp_conv3_fu_333_m_axi_w3_AWPROT,
        m_axi_w3_AWQOS => grp_conv3_fu_333_m_axi_w3_AWQOS,
        m_axi_w3_AWREGION => grp_conv3_fu_333_m_axi_w3_AWREGION,
        m_axi_w3_AWUSER => grp_conv3_fu_333_m_axi_w3_AWUSER,
        m_axi_w3_WVALID => grp_conv3_fu_333_m_axi_w3_WVALID,
        m_axi_w3_WREADY => ap_const_logic_0,
        m_axi_w3_WDATA => grp_conv3_fu_333_m_axi_w3_WDATA,
        m_axi_w3_WSTRB => grp_conv3_fu_333_m_axi_w3_WSTRB,
        m_axi_w3_WLAST => grp_conv3_fu_333_m_axi_w3_WLAST,
        m_axi_w3_WID => grp_conv3_fu_333_m_axi_w3_WID,
        m_axi_w3_WUSER => grp_conv3_fu_333_m_axi_w3_WUSER,
        m_axi_w3_ARVALID => grp_conv3_fu_333_m_axi_w3_ARVALID,
        m_axi_w3_ARREADY => w3_ARREADY,
        m_axi_w3_ARADDR => grp_conv3_fu_333_m_axi_w3_ARADDR,
        m_axi_w3_ARID => grp_conv3_fu_333_m_axi_w3_ARID,
        m_axi_w3_ARLEN => grp_conv3_fu_333_m_axi_w3_ARLEN,
        m_axi_w3_ARSIZE => grp_conv3_fu_333_m_axi_w3_ARSIZE,
        m_axi_w3_ARBURST => grp_conv3_fu_333_m_axi_w3_ARBURST,
        m_axi_w3_ARLOCK => grp_conv3_fu_333_m_axi_w3_ARLOCK,
        m_axi_w3_ARCACHE => grp_conv3_fu_333_m_axi_w3_ARCACHE,
        m_axi_w3_ARPROT => grp_conv3_fu_333_m_axi_w3_ARPROT,
        m_axi_w3_ARQOS => grp_conv3_fu_333_m_axi_w3_ARQOS,
        m_axi_w3_ARREGION => grp_conv3_fu_333_m_axi_w3_ARREGION,
        m_axi_w3_ARUSER => grp_conv3_fu_333_m_axi_w3_ARUSER,
        m_axi_w3_RVALID => w3_RVALID,
        m_axi_w3_RREADY => grp_conv3_fu_333_m_axi_w3_RREADY,
        m_axi_w3_RDATA => w3_RDATA,
        m_axi_w3_RLAST => ap_const_logic_0,
        m_axi_w3_RID => ap_const_lv1_0,
        m_axi_w3_RFIFONUM => w3_RFIFONUM,
        m_axi_w3_RUSER => ap_const_lv1_0,
        m_axi_w3_RRESP => ap_const_lv2_0,
        m_axi_w3_BVALID => ap_const_logic_0,
        m_axi_w3_BREADY => grp_conv3_fu_333_m_axi_w3_BREADY,
        m_axi_w3_BRESP => ap_const_lv2_0,
        m_axi_w3_BID => ap_const_lv1_0,
        m_axi_w3_BUSER => ap_const_lv1_0,
        conv3_weights => conv3_weights_read_reg_375,
        conv3_biases_0_0_val => empty_reg_407,
        m_axi_o_AWVALID => grp_conv3_fu_333_m_axi_o_AWVALID,
        m_axi_o_AWREADY => o_AWREADY,
        m_axi_o_AWADDR => grp_conv3_fu_333_m_axi_o_AWADDR,
        m_axi_o_AWID => grp_conv3_fu_333_m_axi_o_AWID,
        m_axi_o_AWLEN => grp_conv3_fu_333_m_axi_o_AWLEN,
        m_axi_o_AWSIZE => grp_conv3_fu_333_m_axi_o_AWSIZE,
        m_axi_o_AWBURST => grp_conv3_fu_333_m_axi_o_AWBURST,
        m_axi_o_AWLOCK => grp_conv3_fu_333_m_axi_o_AWLOCK,
        m_axi_o_AWCACHE => grp_conv3_fu_333_m_axi_o_AWCACHE,
        m_axi_o_AWPROT => grp_conv3_fu_333_m_axi_o_AWPROT,
        m_axi_o_AWQOS => grp_conv3_fu_333_m_axi_o_AWQOS,
        m_axi_o_AWREGION => grp_conv3_fu_333_m_axi_o_AWREGION,
        m_axi_o_AWUSER => grp_conv3_fu_333_m_axi_o_AWUSER,
        m_axi_o_WVALID => grp_conv3_fu_333_m_axi_o_WVALID,
        m_axi_o_WREADY => o_WREADY,
        m_axi_o_WDATA => grp_conv3_fu_333_m_axi_o_WDATA,
        m_axi_o_WSTRB => grp_conv3_fu_333_m_axi_o_WSTRB,
        m_axi_o_WLAST => grp_conv3_fu_333_m_axi_o_WLAST,
        m_axi_o_WID => grp_conv3_fu_333_m_axi_o_WID,
        m_axi_o_WUSER => grp_conv3_fu_333_m_axi_o_WUSER,
        m_axi_o_ARVALID => grp_conv3_fu_333_m_axi_o_ARVALID,
        m_axi_o_ARREADY => ap_const_logic_0,
        m_axi_o_ARADDR => grp_conv3_fu_333_m_axi_o_ARADDR,
        m_axi_o_ARID => grp_conv3_fu_333_m_axi_o_ARID,
        m_axi_o_ARLEN => grp_conv3_fu_333_m_axi_o_ARLEN,
        m_axi_o_ARSIZE => grp_conv3_fu_333_m_axi_o_ARSIZE,
        m_axi_o_ARBURST => grp_conv3_fu_333_m_axi_o_ARBURST,
        m_axi_o_ARLOCK => grp_conv3_fu_333_m_axi_o_ARLOCK,
        m_axi_o_ARCACHE => grp_conv3_fu_333_m_axi_o_ARCACHE,
        m_axi_o_ARPROT => grp_conv3_fu_333_m_axi_o_ARPROT,
        m_axi_o_ARQOS => grp_conv3_fu_333_m_axi_o_ARQOS,
        m_axi_o_ARREGION => grp_conv3_fu_333_m_axi_o_ARREGION,
        m_axi_o_ARUSER => grp_conv3_fu_333_m_axi_o_ARUSER,
        m_axi_o_RVALID => ap_const_logic_0,
        m_axi_o_RREADY => grp_conv3_fu_333_m_axi_o_RREADY,
        m_axi_o_RDATA => ap_const_lv32_0,
        m_axi_o_RLAST => ap_const_logic_0,
        m_axi_o_RID => ap_const_lv1_0,
        m_axi_o_RFIFONUM => ap_const_lv13_0,
        m_axi_o_RUSER => ap_const_lv1_0,
        m_axi_o_RRESP => ap_const_lv2_0,
        m_axi_o_BVALID => o_BVALID,
        m_axi_o_BREADY => grp_conv3_fu_333_m_axi_o_BREADY,
        m_axi_o_BRESP => ap_const_lv2_0,
        m_axi_o_BID => ap_const_lv1_0,
        m_axi_o_BUSER => ap_const_lv1_0,
        output_ftmap => output_ftmap_read_reg_370,
        grp_fu_412_p_din0 => grp_conv3_fu_333_grp_fu_412_p_din0,
        grp_fu_412_p_din1 => grp_conv3_fu_333_grp_fu_412_p_din1,
        grp_fu_412_p_opcode => grp_conv3_fu_333_grp_fu_412_p_opcode,
        grp_fu_412_p_dout0 => grp_fu_412_p2,
        grp_fu_412_p_ce => grp_conv3_fu_333_grp_fu_412_p_ce,
        grp_fu_416_p_din0 => grp_conv3_fu_333_grp_fu_416_p_din0,
        grp_fu_416_p_din1 => grp_conv3_fu_333_grp_fu_416_p_din1,
        grp_fu_416_p_opcode => grp_conv3_fu_333_grp_fu_416_p_opcode,
        grp_fu_416_p_dout0 => grp_fu_416_p2,
        grp_fu_416_p_ce => grp_conv3_fu_333_grp_fu_416_p_ce,
        grp_fu_420_p_din0 => grp_conv3_fu_333_grp_fu_420_p_din0,
        grp_fu_420_p_din1 => grp_conv3_fu_333_grp_fu_420_p_din1,
        grp_fu_420_p_dout0 => grp_fu_420_p2,
        grp_fu_420_p_ce => grp_conv3_fu_333_grp_fu_420_p_ce,
        grp_fu_424_p_din0 => grp_conv3_fu_333_grp_fu_424_p_din0,
        grp_fu_424_p_din1 => grp_conv3_fu_333_grp_fu_424_p_din1,
        grp_fu_424_p_dout0 => grp_fu_424_p2,
        grp_fu_424_p_ce => grp_conv3_fu_333_grp_fu_424_p_ce,
        grp_fu_428_p_din0 => grp_conv3_fu_333_grp_fu_428_p_din0,
        grp_fu_428_p_din1 => grp_conv3_fu_333_grp_fu_428_p_din1,
        grp_fu_428_p_opcode => grp_conv3_fu_333_grp_fu_428_p_opcode,
        grp_fu_428_p_dout0 => grp_fu_428_p2,
        grp_fu_428_p_ce => grp_conv3_fu_333_grp_fu_428_p_ce);

    control_s_axi_U : component srcnn_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_ftmap => input_ftmap,
        conv1_weights => conv1_weights,
        conv1_output_ftmap => conv1_output_ftmap,
        conv2_weights => conv2_weights,
        conv2_output_ftmap => conv2_output_ftmap,
        conv3_weights => conv3_weights,
        output_ftmap => output_ftmap,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    i1_m_axi_U : component srcnn_i1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_I1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_I1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_I1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_I1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_I1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_I1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_I1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_I1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_I1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_I1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_I1_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 13,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_i1_AWVALID,
        AWREADY => m_axi_i1_AWREADY,
        AWADDR => m_axi_i1_AWADDR,
        AWID => m_axi_i1_AWID,
        AWLEN => m_axi_i1_AWLEN,
        AWSIZE => m_axi_i1_AWSIZE,
        AWBURST => m_axi_i1_AWBURST,
        AWLOCK => m_axi_i1_AWLOCK,
        AWCACHE => m_axi_i1_AWCACHE,
        AWPROT => m_axi_i1_AWPROT,
        AWQOS => m_axi_i1_AWQOS,
        AWREGION => m_axi_i1_AWREGION,
        AWUSER => m_axi_i1_AWUSER,
        WVALID => m_axi_i1_WVALID,
        WREADY => m_axi_i1_WREADY,
        WDATA => m_axi_i1_WDATA,
        WSTRB => m_axi_i1_WSTRB,
        WLAST => m_axi_i1_WLAST,
        WID => m_axi_i1_WID,
        WUSER => m_axi_i1_WUSER,
        ARVALID => m_axi_i1_ARVALID,
        ARREADY => m_axi_i1_ARREADY,
        ARADDR => m_axi_i1_ARADDR,
        ARID => m_axi_i1_ARID,
        ARLEN => m_axi_i1_ARLEN,
        ARSIZE => m_axi_i1_ARSIZE,
        ARBURST => m_axi_i1_ARBURST,
        ARLOCK => m_axi_i1_ARLOCK,
        ARCACHE => m_axi_i1_ARCACHE,
        ARPROT => m_axi_i1_ARPROT,
        ARQOS => m_axi_i1_ARQOS,
        ARREGION => m_axi_i1_ARREGION,
        ARUSER => m_axi_i1_ARUSER,
        RVALID => m_axi_i1_RVALID,
        RREADY => m_axi_i1_RREADY,
        RDATA => m_axi_i1_RDATA,
        RLAST => m_axi_i1_RLAST,
        RID => m_axi_i1_RID,
        RUSER => m_axi_i1_RUSER,
        RRESP => m_axi_i1_RRESP,
        BVALID => m_axi_i1_BVALID,
        BREADY => m_axi_i1_BREADY,
        BRESP => m_axi_i1_BRESP,
        BID => m_axi_i1_BID,
        BUSER => m_axi_i1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => i1_ARVALID,
        I_ARREADY => i1_ARREADY,
        I_ARADDR => grp_conv1_fu_236_m_axi_i1_ARADDR,
        I_ARLEN => grp_conv1_fu_236_m_axi_i1_ARLEN,
        I_RVALID => i1_RVALID,
        I_RREADY => i1_RREADY,
        I_RDATA => i1_RDATA,
        I_RFIFONUM => i1_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => i1_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => i1_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => i1_BVALID,
        I_BREADY => ap_const_logic_0);

    i2_m_axi_U : component srcnn_i2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_I2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_I2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_I2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_I2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_I2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_I2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_I2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_I2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_I2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_I2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_I2_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 13,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_i2_AWVALID,
        AWREADY => m_axi_i2_AWREADY,
        AWADDR => m_axi_i2_AWADDR,
        AWID => m_axi_i2_AWID,
        AWLEN => m_axi_i2_AWLEN,
        AWSIZE => m_axi_i2_AWSIZE,
        AWBURST => m_axi_i2_AWBURST,
        AWLOCK => m_axi_i2_AWLOCK,
        AWCACHE => m_axi_i2_AWCACHE,
        AWPROT => m_axi_i2_AWPROT,
        AWQOS => m_axi_i2_AWQOS,
        AWREGION => m_axi_i2_AWREGION,
        AWUSER => m_axi_i2_AWUSER,
        WVALID => m_axi_i2_WVALID,
        WREADY => m_axi_i2_WREADY,
        WDATA => m_axi_i2_WDATA,
        WSTRB => m_axi_i2_WSTRB,
        WLAST => m_axi_i2_WLAST,
        WID => m_axi_i2_WID,
        WUSER => m_axi_i2_WUSER,
        ARVALID => m_axi_i2_ARVALID,
        ARREADY => m_axi_i2_ARREADY,
        ARADDR => m_axi_i2_ARADDR,
        ARID => m_axi_i2_ARID,
        ARLEN => m_axi_i2_ARLEN,
        ARSIZE => m_axi_i2_ARSIZE,
        ARBURST => m_axi_i2_ARBURST,
        ARLOCK => m_axi_i2_ARLOCK,
        ARCACHE => m_axi_i2_ARCACHE,
        ARPROT => m_axi_i2_ARPROT,
        ARQOS => m_axi_i2_ARQOS,
        ARREGION => m_axi_i2_ARREGION,
        ARUSER => m_axi_i2_ARUSER,
        RVALID => m_axi_i2_RVALID,
        RREADY => m_axi_i2_RREADY,
        RDATA => m_axi_i2_RDATA,
        RLAST => m_axi_i2_RLAST,
        RID => m_axi_i2_RID,
        RUSER => m_axi_i2_RUSER,
        RRESP => m_axi_i2_RRESP,
        BVALID => m_axi_i2_BVALID,
        BREADY => m_axi_i2_BREADY,
        BRESP => m_axi_i2_BRESP,
        BID => m_axi_i2_BID,
        BUSER => m_axi_i2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => i2_ARVALID,
        I_ARREADY => i2_ARREADY,
        I_ARADDR => grp_conv2_fu_312_m_axi_i2_ARADDR,
        I_ARLEN => grp_conv2_fu_312_m_axi_i2_ARLEN,
        I_RVALID => i2_RVALID,
        I_RREADY => i2_RREADY,
        I_RDATA => i2_RDATA,
        I_RFIFONUM => i2_RFIFONUM,
        I_AWVALID => i2_AWVALID,
        I_AWREADY => i2_AWREADY,
        I_AWADDR => grp_conv1_fu_236_m_axi_i2_AWADDR,
        I_AWLEN => grp_conv1_fu_236_m_axi_i2_AWLEN,
        I_WVALID => i2_WVALID,
        I_WREADY => i2_WREADY,
        I_WDATA => grp_conv1_fu_236_m_axi_i2_WDATA,
        I_WSTRB => grp_conv1_fu_236_m_axi_i2_WSTRB,
        I_BVALID => i2_BVALID,
        I_BREADY => i2_BREADY);

    i3_m_axi_U : component srcnn_i3_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_I3_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_I3_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_I3_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_I3_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_I3_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_I3_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_I3_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_I3_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_I3_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_I3_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_I3_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 13,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_i3_AWVALID,
        AWREADY => m_axi_i3_AWREADY,
        AWADDR => m_axi_i3_AWADDR,
        AWID => m_axi_i3_AWID,
        AWLEN => m_axi_i3_AWLEN,
        AWSIZE => m_axi_i3_AWSIZE,
        AWBURST => m_axi_i3_AWBURST,
        AWLOCK => m_axi_i3_AWLOCK,
        AWCACHE => m_axi_i3_AWCACHE,
        AWPROT => m_axi_i3_AWPROT,
        AWQOS => m_axi_i3_AWQOS,
        AWREGION => m_axi_i3_AWREGION,
        AWUSER => m_axi_i3_AWUSER,
        WVALID => m_axi_i3_WVALID,
        WREADY => m_axi_i3_WREADY,
        WDATA => m_axi_i3_WDATA,
        WSTRB => m_axi_i3_WSTRB,
        WLAST => m_axi_i3_WLAST,
        WID => m_axi_i3_WID,
        WUSER => m_axi_i3_WUSER,
        ARVALID => m_axi_i3_ARVALID,
        ARREADY => m_axi_i3_ARREADY,
        ARADDR => m_axi_i3_ARADDR,
        ARID => m_axi_i3_ARID,
        ARLEN => m_axi_i3_ARLEN,
        ARSIZE => m_axi_i3_ARSIZE,
        ARBURST => m_axi_i3_ARBURST,
        ARLOCK => m_axi_i3_ARLOCK,
        ARCACHE => m_axi_i3_ARCACHE,
        ARPROT => m_axi_i3_ARPROT,
        ARQOS => m_axi_i3_ARQOS,
        ARREGION => m_axi_i3_ARREGION,
        ARUSER => m_axi_i3_ARUSER,
        RVALID => m_axi_i3_RVALID,
        RREADY => m_axi_i3_RREADY,
        RDATA => m_axi_i3_RDATA,
        RLAST => m_axi_i3_RLAST,
        RID => m_axi_i3_RID,
        RUSER => m_axi_i3_RUSER,
        RRESP => m_axi_i3_RRESP,
        BVALID => m_axi_i3_BVALID,
        BREADY => m_axi_i3_BREADY,
        BRESP => m_axi_i3_BRESP,
        BID => m_axi_i3_BID,
        BUSER => m_axi_i3_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => i3_ARVALID,
        I_ARREADY => i3_ARREADY,
        I_ARADDR => grp_conv3_fu_333_m_axi_i3_ARADDR,
        I_ARLEN => grp_conv3_fu_333_m_axi_i3_ARLEN,
        I_RVALID => i3_RVALID,
        I_RREADY => i3_RREADY,
        I_RDATA => i3_RDATA,
        I_RFIFONUM => i3_RFIFONUM,
        I_AWVALID => i3_AWVALID,
        I_AWREADY => i3_AWREADY,
        I_AWADDR => grp_conv2_fu_312_m_axi_i3_AWADDR,
        I_AWLEN => grp_conv2_fu_312_m_axi_i3_AWLEN,
        I_WVALID => i3_WVALID,
        I_WREADY => i3_WREADY,
        I_WDATA => grp_conv2_fu_312_m_axi_i3_WDATA,
        I_WSTRB => grp_conv2_fu_312_m_axi_i3_WSTRB,
        I_BVALID => i3_BVALID,
        I_BREADY => i3_BREADY);

    o_m_axi_U : component srcnn_o_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_O_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_O_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_O_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_O_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_O_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_O_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_O_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_O_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_O_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_O_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_O_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 13,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_o_AWVALID,
        AWREADY => m_axi_o_AWREADY,
        AWADDR => m_axi_o_AWADDR,
        AWID => m_axi_o_AWID,
        AWLEN => m_axi_o_AWLEN,
        AWSIZE => m_axi_o_AWSIZE,
        AWBURST => m_axi_o_AWBURST,
        AWLOCK => m_axi_o_AWLOCK,
        AWCACHE => m_axi_o_AWCACHE,
        AWPROT => m_axi_o_AWPROT,
        AWQOS => m_axi_o_AWQOS,
        AWREGION => m_axi_o_AWREGION,
        AWUSER => m_axi_o_AWUSER,
        WVALID => m_axi_o_WVALID,
        WREADY => m_axi_o_WREADY,
        WDATA => m_axi_o_WDATA,
        WSTRB => m_axi_o_WSTRB,
        WLAST => m_axi_o_WLAST,
        WID => m_axi_o_WID,
        WUSER => m_axi_o_WUSER,
        ARVALID => m_axi_o_ARVALID,
        ARREADY => m_axi_o_ARREADY,
        ARADDR => m_axi_o_ARADDR,
        ARID => m_axi_o_ARID,
        ARLEN => m_axi_o_ARLEN,
        ARSIZE => m_axi_o_ARSIZE,
        ARBURST => m_axi_o_ARBURST,
        ARLOCK => m_axi_o_ARLOCK,
        ARCACHE => m_axi_o_ARCACHE,
        ARPROT => m_axi_o_ARPROT,
        ARQOS => m_axi_o_ARQOS,
        ARREGION => m_axi_o_ARREGION,
        ARUSER => m_axi_o_ARUSER,
        RVALID => m_axi_o_RVALID,
        RREADY => m_axi_o_RREADY,
        RDATA => m_axi_o_RDATA,
        RLAST => m_axi_o_RLAST,
        RID => m_axi_o_RID,
        RUSER => m_axi_o_RUSER,
        RRESP => m_axi_o_RRESP,
        BVALID => m_axi_o_BVALID,
        BREADY => m_axi_o_BREADY,
        BRESP => m_axi_o_BRESP,
        BID => m_axi_o_BID,
        BUSER => m_axi_o_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => o_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => o_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => o_RDATA,
        I_RFIFONUM => o_RFIFONUM,
        I_AWVALID => o_AWVALID,
        I_AWREADY => o_AWREADY,
        I_AWADDR => grp_conv3_fu_333_m_axi_o_AWADDR,
        I_AWLEN => grp_conv3_fu_333_m_axi_o_AWLEN,
        I_WVALID => o_WVALID,
        I_WREADY => o_WREADY,
        I_WDATA => grp_conv3_fu_333_m_axi_o_WDATA,
        I_WSTRB => grp_conv3_fu_333_m_axi_o_WSTRB,
        I_BVALID => o_BVALID,
        I_BREADY => o_BREADY);

    w1_m_axi_U : component srcnn_w1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_W1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_W1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_W1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_W1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_W1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_W1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_W1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_W1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_W1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_W1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_W1_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 13,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_w1_AWVALID,
        AWREADY => m_axi_w1_AWREADY,
        AWADDR => m_axi_w1_AWADDR,
        AWID => m_axi_w1_AWID,
        AWLEN => m_axi_w1_AWLEN,
        AWSIZE => m_axi_w1_AWSIZE,
        AWBURST => m_axi_w1_AWBURST,
        AWLOCK => m_axi_w1_AWLOCK,
        AWCACHE => m_axi_w1_AWCACHE,
        AWPROT => m_axi_w1_AWPROT,
        AWQOS => m_axi_w1_AWQOS,
        AWREGION => m_axi_w1_AWREGION,
        AWUSER => m_axi_w1_AWUSER,
        WVALID => m_axi_w1_WVALID,
        WREADY => m_axi_w1_WREADY,
        WDATA => m_axi_w1_WDATA,
        WSTRB => m_axi_w1_WSTRB,
        WLAST => m_axi_w1_WLAST,
        WID => m_axi_w1_WID,
        WUSER => m_axi_w1_WUSER,
        ARVALID => m_axi_w1_ARVALID,
        ARREADY => m_axi_w1_ARREADY,
        ARADDR => m_axi_w1_ARADDR,
        ARID => m_axi_w1_ARID,
        ARLEN => m_axi_w1_ARLEN,
        ARSIZE => m_axi_w1_ARSIZE,
        ARBURST => m_axi_w1_ARBURST,
        ARLOCK => m_axi_w1_ARLOCK,
        ARCACHE => m_axi_w1_ARCACHE,
        ARPROT => m_axi_w1_ARPROT,
        ARQOS => m_axi_w1_ARQOS,
        ARREGION => m_axi_w1_ARREGION,
        ARUSER => m_axi_w1_ARUSER,
        RVALID => m_axi_w1_RVALID,
        RREADY => m_axi_w1_RREADY,
        RDATA => m_axi_w1_RDATA,
        RLAST => m_axi_w1_RLAST,
        RID => m_axi_w1_RID,
        RUSER => m_axi_w1_RUSER,
        RRESP => m_axi_w1_RRESP,
        BVALID => m_axi_w1_BVALID,
        BREADY => m_axi_w1_BREADY,
        BRESP => m_axi_w1_BRESP,
        BID => m_axi_w1_BID,
        BUSER => m_axi_w1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => w1_ARVALID,
        I_ARREADY => w1_ARREADY,
        I_ARADDR => grp_conv1_fu_236_m_axi_w1_ARADDR,
        I_ARLEN => grp_conv1_fu_236_m_axi_w1_ARLEN,
        I_RVALID => w1_RVALID,
        I_RREADY => w1_RREADY,
        I_RDATA => w1_RDATA,
        I_RFIFONUM => w1_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => w1_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => w1_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => w1_BVALID,
        I_BREADY => ap_const_logic_0);

    w2_m_axi_U : component srcnn_w2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_W2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_W2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_W2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_W2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_W2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_W2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_W2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_W2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_W2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_W2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_W2_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 13,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_w2_AWVALID,
        AWREADY => m_axi_w2_AWREADY,
        AWADDR => m_axi_w2_AWADDR,
        AWID => m_axi_w2_AWID,
        AWLEN => m_axi_w2_AWLEN,
        AWSIZE => m_axi_w2_AWSIZE,
        AWBURST => m_axi_w2_AWBURST,
        AWLOCK => m_axi_w2_AWLOCK,
        AWCACHE => m_axi_w2_AWCACHE,
        AWPROT => m_axi_w2_AWPROT,
        AWQOS => m_axi_w2_AWQOS,
        AWREGION => m_axi_w2_AWREGION,
        AWUSER => m_axi_w2_AWUSER,
        WVALID => m_axi_w2_WVALID,
        WREADY => m_axi_w2_WREADY,
        WDATA => m_axi_w2_WDATA,
        WSTRB => m_axi_w2_WSTRB,
        WLAST => m_axi_w2_WLAST,
        WID => m_axi_w2_WID,
        WUSER => m_axi_w2_WUSER,
        ARVALID => m_axi_w2_ARVALID,
        ARREADY => m_axi_w2_ARREADY,
        ARADDR => m_axi_w2_ARADDR,
        ARID => m_axi_w2_ARID,
        ARLEN => m_axi_w2_ARLEN,
        ARSIZE => m_axi_w2_ARSIZE,
        ARBURST => m_axi_w2_ARBURST,
        ARLOCK => m_axi_w2_ARLOCK,
        ARCACHE => m_axi_w2_ARCACHE,
        ARPROT => m_axi_w2_ARPROT,
        ARQOS => m_axi_w2_ARQOS,
        ARREGION => m_axi_w2_ARREGION,
        ARUSER => m_axi_w2_ARUSER,
        RVALID => m_axi_w2_RVALID,
        RREADY => m_axi_w2_RREADY,
        RDATA => m_axi_w2_RDATA,
        RLAST => m_axi_w2_RLAST,
        RID => m_axi_w2_RID,
        RUSER => m_axi_w2_RUSER,
        RRESP => m_axi_w2_RRESP,
        BVALID => m_axi_w2_BVALID,
        BREADY => m_axi_w2_BREADY,
        BRESP => m_axi_w2_BRESP,
        BID => m_axi_w2_BID,
        BUSER => m_axi_w2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => w2_ARVALID,
        I_ARREADY => w2_ARREADY,
        I_ARADDR => grp_conv2_fu_312_m_axi_w2_ARADDR,
        I_ARLEN => grp_conv2_fu_312_m_axi_w2_ARLEN,
        I_RVALID => w2_RVALID,
        I_RREADY => w2_RREADY,
        I_RDATA => w2_RDATA,
        I_RFIFONUM => w2_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => w2_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => w2_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => w2_BVALID,
        I_BREADY => ap_const_logic_0);

    w3_m_axi_U : component srcnn_w3_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_W3_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_W3_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_W3_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_W3_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_W3_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_W3_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_W3_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_W3_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_W3_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_W3_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_W3_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 13,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_w3_AWVALID,
        AWREADY => m_axi_w3_AWREADY,
        AWADDR => m_axi_w3_AWADDR,
        AWID => m_axi_w3_AWID,
        AWLEN => m_axi_w3_AWLEN,
        AWSIZE => m_axi_w3_AWSIZE,
        AWBURST => m_axi_w3_AWBURST,
        AWLOCK => m_axi_w3_AWLOCK,
        AWCACHE => m_axi_w3_AWCACHE,
        AWPROT => m_axi_w3_AWPROT,
        AWQOS => m_axi_w3_AWQOS,
        AWREGION => m_axi_w3_AWREGION,
        AWUSER => m_axi_w3_AWUSER,
        WVALID => m_axi_w3_WVALID,
        WREADY => m_axi_w3_WREADY,
        WDATA => m_axi_w3_WDATA,
        WSTRB => m_axi_w3_WSTRB,
        WLAST => m_axi_w3_WLAST,
        WID => m_axi_w3_WID,
        WUSER => m_axi_w3_WUSER,
        ARVALID => m_axi_w3_ARVALID,
        ARREADY => m_axi_w3_ARREADY,
        ARADDR => m_axi_w3_ARADDR,
        ARID => m_axi_w3_ARID,
        ARLEN => m_axi_w3_ARLEN,
        ARSIZE => m_axi_w3_ARSIZE,
        ARBURST => m_axi_w3_ARBURST,
        ARLOCK => m_axi_w3_ARLOCK,
        ARCACHE => m_axi_w3_ARCACHE,
        ARPROT => m_axi_w3_ARPROT,
        ARQOS => m_axi_w3_ARQOS,
        ARREGION => m_axi_w3_ARREGION,
        ARUSER => m_axi_w3_ARUSER,
        RVALID => m_axi_w3_RVALID,
        RREADY => m_axi_w3_RREADY,
        RDATA => m_axi_w3_RDATA,
        RLAST => m_axi_w3_RLAST,
        RID => m_axi_w3_RID,
        RUSER => m_axi_w3_RUSER,
        RRESP => m_axi_w3_RRESP,
        BVALID => m_axi_w3_BVALID,
        BREADY => m_axi_w3_BREADY,
        BRESP => m_axi_w3_BRESP,
        BID => m_axi_w3_BID,
        BUSER => m_axi_w3_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => w3_ARVALID,
        I_ARREADY => w3_ARREADY,
        I_ARADDR => grp_conv3_fu_333_m_axi_w3_ARADDR,
        I_ARLEN => grp_conv3_fu_333_m_axi_w3_ARLEN,
        I_RVALID => w3_RVALID,
        I_RREADY => w3_RREADY,
        I_RDATA => w3_RDATA,
        I_RFIFONUM => w3_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => w3_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => w3_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => w3_BVALID,
        I_BREADY => ap_const_logic_0);

    fadd_32ns_32ns_32_4_full_dsp_1_U451 : component srcnn_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_412_p0,
        din1 => grp_fu_412_p1,
        ce => grp_fu_412_ce,
        dout => grp_fu_412_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U452 : component srcnn_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_416_p0,
        din1 => grp_fu_416_p1,
        ce => grp_fu_416_ce,
        dout => grp_fu_416_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U453 : component srcnn_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_420_p0,
        din1 => grp_fu_420_p1,
        ce => grp_fu_420_ce,
        dout => grp_fu_420_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U454 : component srcnn_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_424_p0,
        din1 => grp_fu_424_p1,
        ce => grp_fu_424_ce,
        dout => grp_fu_424_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U455 : component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_428_p0,
        din1 => grp_fu_428_p1,
        ce => grp_fu_428_ce,
        opcode => grp_fu_428_opcode,
        dout => grp_fu_428_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv1_fu_236_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv1_fu_236_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_conv1_fu_236_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1_fu_236_ap_ready = ap_const_logic_1)) then 
                    grp_conv1_fu_236_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2_fu_312_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv2_fu_312_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_conv2_fu_312_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2_fu_312_ap_ready = ap_const_logic_1)) then 
                    grp_conv2_fu_312_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_fu_333_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv3_fu_333_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_conv3_fu_333_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_fu_333_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_fu_333_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                conv1_output_ftmap_read_reg_391 <= conv1_output_ftmap;
                conv1_weights_read_reg_397 <= conv1_weights;
                conv2_output_ftmap_read_reg_380 <= conv2_output_ftmap;
                conv2_weights_read_reg_386 <= conv2_weights;
                conv3_weights_read_reg_375 <= conv3_weights;
                input_ftmap_read_reg_402 <= input_ftmap;
                output_ftmap_read_reg_370 <= output_ftmap;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                empty_reg_407 <= empty_fu_365_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_conv1_fu_236_ap_done, grp_conv2_fu_312_ap_done, grp_conv3_fu_333_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_conv1_fu_236_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_conv2_fu_312_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_conv3_fu_333_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_conv1_fu_236_ap_done)
    begin
        if ((grp_conv1_fu_236_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_conv2_fu_312_ap_done)
    begin
        if ((grp_conv2_fu_312_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_conv3_fu_333_ap_done)
    begin
        if ((grp_conv3_fu_333_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_conv3_fu_333_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_conv3_fu_333_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_conv3_fu_333_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_conv3_fu_333_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    conv1_biases_address0 <= grp_conv1_fu_236_conv1_biases_address0;
    conv1_biases_ce0 <= grp_conv1_fu_236_conv1_biases_ce0;
    conv2_biases_address0 <= grp_conv2_fu_312_conv2_biases_address0;
    conv2_biases_ce0 <= grp_conv2_fu_312_conv2_biases_ce0;
    empty_fu_365_p1 <= conv3_biases;
    grp_conv1_fu_236_ap_start <= grp_conv1_fu_236_ap_start_reg;
    grp_conv2_fu_312_ap_start <= grp_conv2_fu_312_ap_start_reg;
    grp_conv3_fu_333_ap_start <= grp_conv3_fu_333_ap_start_reg;

    grp_fu_412_ce_assign_proc : process(grp_conv1_fu_236_grp_fu_412_p_ce, grp_conv2_fu_312_grp_fu_412_p_ce, grp_conv3_fu_333_grp_fu_412_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_412_ce <= grp_conv3_fu_333_grp_fu_412_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_412_ce <= grp_conv2_fu_312_grp_fu_412_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_412_ce <= grp_conv1_fu_236_grp_fu_412_p_ce;
        else 
            grp_fu_412_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_412_p0_assign_proc : process(grp_conv1_fu_236_grp_fu_412_p_din0, grp_conv2_fu_312_grp_fu_412_p_din0, grp_conv3_fu_333_grp_fu_412_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_412_p0 <= grp_conv3_fu_333_grp_fu_412_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_412_p0 <= grp_conv2_fu_312_grp_fu_412_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_412_p0 <= grp_conv1_fu_236_grp_fu_412_p_din0;
        else 
            grp_fu_412_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_412_p1_assign_proc : process(grp_conv1_fu_236_grp_fu_412_p_din1, grp_conv2_fu_312_grp_fu_412_p_din1, grp_conv3_fu_333_grp_fu_412_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_412_p1 <= grp_conv3_fu_333_grp_fu_412_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_412_p1 <= grp_conv2_fu_312_grp_fu_412_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_412_p1 <= grp_conv1_fu_236_grp_fu_412_p_din1;
        else 
            grp_fu_412_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_416_ce_assign_proc : process(grp_conv1_fu_236_grp_fu_416_p_ce, grp_conv3_fu_333_grp_fu_416_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_416_ce <= grp_conv3_fu_333_grp_fu_416_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_416_ce <= grp_conv1_fu_236_grp_fu_416_p_ce;
        else 
            grp_fu_416_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_416_p0_assign_proc : process(grp_conv1_fu_236_grp_fu_416_p_din0, grp_conv3_fu_333_grp_fu_416_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_416_p0 <= grp_conv3_fu_333_grp_fu_416_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_416_p0 <= grp_conv1_fu_236_grp_fu_416_p_din0;
        else 
            grp_fu_416_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_416_p1_assign_proc : process(grp_conv1_fu_236_grp_fu_416_p_din1, grp_conv3_fu_333_grp_fu_416_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_416_p1 <= grp_conv3_fu_333_grp_fu_416_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_416_p1 <= grp_conv1_fu_236_grp_fu_416_p_din1;
        else 
            grp_fu_416_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_420_ce_assign_proc : process(grp_conv1_fu_236_grp_fu_420_p_ce, grp_conv2_fu_312_grp_fu_420_p_ce, grp_conv3_fu_333_grp_fu_420_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_420_ce <= grp_conv3_fu_333_grp_fu_420_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_420_ce <= grp_conv2_fu_312_grp_fu_420_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_420_ce <= grp_conv1_fu_236_grp_fu_420_p_ce;
        else 
            grp_fu_420_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_420_p0_assign_proc : process(grp_conv1_fu_236_grp_fu_420_p_din0, grp_conv2_fu_312_grp_fu_420_p_din0, grp_conv3_fu_333_grp_fu_420_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_420_p0 <= grp_conv3_fu_333_grp_fu_420_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_420_p0 <= grp_conv2_fu_312_grp_fu_420_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_420_p0 <= grp_conv1_fu_236_grp_fu_420_p_din0;
        else 
            grp_fu_420_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_420_p1_assign_proc : process(grp_conv1_fu_236_grp_fu_420_p_din1, grp_conv2_fu_312_grp_fu_420_p_din1, grp_conv3_fu_333_grp_fu_420_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_420_p1 <= grp_conv3_fu_333_grp_fu_420_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_420_p1 <= grp_conv2_fu_312_grp_fu_420_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_420_p1 <= grp_conv1_fu_236_grp_fu_420_p_din1;
        else 
            grp_fu_420_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_424_ce_assign_proc : process(grp_conv1_fu_236_grp_fu_424_p_ce, grp_conv3_fu_333_grp_fu_424_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_424_ce <= grp_conv3_fu_333_grp_fu_424_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_424_ce <= grp_conv1_fu_236_grp_fu_424_p_ce;
        else 
            grp_fu_424_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_424_p0_assign_proc : process(grp_conv1_fu_236_grp_fu_424_p_din0, grp_conv3_fu_333_grp_fu_424_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_424_p0 <= grp_conv3_fu_333_grp_fu_424_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_424_p0 <= grp_conv1_fu_236_grp_fu_424_p_din0;
        else 
            grp_fu_424_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_424_p1_assign_proc : process(grp_conv1_fu_236_grp_fu_424_p_din1, grp_conv3_fu_333_grp_fu_424_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_424_p1 <= grp_conv3_fu_333_grp_fu_424_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_424_p1 <= grp_conv1_fu_236_grp_fu_424_p_din1;
        else 
            grp_fu_424_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_428_ce_assign_proc : process(grp_conv1_fu_236_grp_fu_428_p_ce, grp_conv2_fu_312_grp_fu_428_p_ce, grp_conv3_fu_333_grp_fu_428_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_428_ce <= grp_conv3_fu_333_grp_fu_428_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_428_ce <= grp_conv2_fu_312_grp_fu_428_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_428_ce <= grp_conv1_fu_236_grp_fu_428_p_ce;
        else 
            grp_fu_428_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_428_opcode_assign_proc : process(grp_conv1_fu_236_grp_fu_428_p_opcode, grp_conv2_fu_312_grp_fu_428_p_opcode, grp_conv3_fu_333_grp_fu_428_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_428_opcode <= grp_conv3_fu_333_grp_fu_428_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_428_opcode <= grp_conv2_fu_312_grp_fu_428_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_428_opcode <= grp_conv1_fu_236_grp_fu_428_p_opcode;
        else 
            grp_fu_428_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_428_p0_assign_proc : process(grp_conv1_fu_236_grp_fu_428_p_din0, grp_conv2_fu_312_grp_fu_428_p_din0, grp_conv3_fu_333_grp_fu_428_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_428_p0 <= grp_conv3_fu_333_grp_fu_428_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_428_p0 <= grp_conv2_fu_312_grp_fu_428_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_428_p0 <= grp_conv1_fu_236_grp_fu_428_p_din0;
        else 
            grp_fu_428_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_428_p1_assign_proc : process(grp_conv1_fu_236_grp_fu_428_p_din1, grp_conv2_fu_312_grp_fu_428_p_din1, grp_conv3_fu_333_grp_fu_428_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_428_p1 <= grp_conv3_fu_333_grp_fu_428_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_428_p1 <= grp_conv2_fu_312_grp_fu_428_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_428_p1 <= grp_conv1_fu_236_grp_fu_428_p_din1;
        else 
            grp_fu_428_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    i1_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_conv1_fu_236_m_axi_i1_ARVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            i1_ARVALID <= grp_conv1_fu_236_m_axi_i1_ARVALID;
        else 
            i1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    i1_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_conv1_fu_236_m_axi_i1_RREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            i1_RREADY <= grp_conv1_fu_236_m_axi_i1_RREADY;
        else 
            i1_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    i2_ARVALID_assign_proc : process(grp_conv2_fu_312_m_axi_i2_ARVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            i2_ARVALID <= grp_conv2_fu_312_m_axi_i2_ARVALID;
        else 
            i2_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    i2_AWVALID_assign_proc : process(ap_CS_fsm_state1, grp_conv1_fu_236_m_axi_i2_AWVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            i2_AWVALID <= grp_conv1_fu_236_m_axi_i2_AWVALID;
        else 
            i2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    i2_BREADY_assign_proc : process(ap_CS_fsm_state1, grp_conv1_fu_236_m_axi_i2_BREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            i2_BREADY <= grp_conv1_fu_236_m_axi_i2_BREADY;
        else 
            i2_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    i2_RREADY_assign_proc : process(grp_conv2_fu_312_m_axi_i2_RREADY, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            i2_RREADY <= grp_conv2_fu_312_m_axi_i2_RREADY;
        else 
            i2_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    i2_WVALID_assign_proc : process(ap_CS_fsm_state1, grp_conv1_fu_236_m_axi_i2_WVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            i2_WVALID <= grp_conv1_fu_236_m_axi_i2_WVALID;
        else 
            i2_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    i3_ARVALID_assign_proc : process(ap_CS_fsm_state5, grp_conv3_fu_333_m_axi_i3_ARVALID, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            i3_ARVALID <= grp_conv3_fu_333_m_axi_i3_ARVALID;
        else 
            i3_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    i3_AWVALID_assign_proc : process(grp_conv2_fu_312_m_axi_i3_AWVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            i3_AWVALID <= grp_conv2_fu_312_m_axi_i3_AWVALID;
        else 
            i3_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    i3_BREADY_assign_proc : process(grp_conv2_fu_312_m_axi_i3_BREADY, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            i3_BREADY <= grp_conv2_fu_312_m_axi_i3_BREADY;
        else 
            i3_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    i3_RREADY_assign_proc : process(ap_CS_fsm_state5, grp_conv3_fu_333_m_axi_i3_RREADY, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            i3_RREADY <= grp_conv3_fu_333_m_axi_i3_RREADY;
        else 
            i3_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    i3_WVALID_assign_proc : process(grp_conv2_fu_312_m_axi_i3_WVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            i3_WVALID <= grp_conv2_fu_312_m_axi_i3_WVALID;
        else 
            i3_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    o_AWVALID_assign_proc : process(ap_CS_fsm_state5, grp_conv3_fu_333_m_axi_o_AWVALID, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            o_AWVALID <= grp_conv3_fu_333_m_axi_o_AWVALID;
        else 
            o_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    o_BREADY_assign_proc : process(ap_CS_fsm_state5, grp_conv3_fu_333_m_axi_o_BREADY, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            o_BREADY <= grp_conv3_fu_333_m_axi_o_BREADY;
        else 
            o_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    o_WVALID_assign_proc : process(ap_CS_fsm_state5, grp_conv3_fu_333_m_axi_o_WVALID, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            o_WVALID <= grp_conv3_fu_333_m_axi_o_WVALID;
        else 
            o_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    w1_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_conv1_fu_236_m_axi_w1_ARVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            w1_ARVALID <= grp_conv1_fu_236_m_axi_w1_ARVALID;
        else 
            w1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    w1_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_conv1_fu_236_m_axi_w1_RREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            w1_RREADY <= grp_conv1_fu_236_m_axi_w1_RREADY;
        else 
            w1_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    w2_ARVALID_assign_proc : process(grp_conv2_fu_312_m_axi_w2_ARVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            w2_ARVALID <= grp_conv2_fu_312_m_axi_w2_ARVALID;
        else 
            w2_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    w2_RREADY_assign_proc : process(grp_conv2_fu_312_m_axi_w2_RREADY, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            w2_RREADY <= grp_conv2_fu_312_m_axi_w2_RREADY;
        else 
            w2_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    w3_ARVALID_assign_proc : process(ap_CS_fsm_state5, grp_conv3_fu_333_m_axi_w3_ARVALID, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            w3_ARVALID <= grp_conv3_fu_333_m_axi_w3_ARVALID;
        else 
            w3_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    w3_RREADY_assign_proc : process(ap_CS_fsm_state5, grp_conv3_fu_333_m_axi_w3_RREADY, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            w3_RREADY <= grp_conv3_fu_333_m_axi_w3_RREADY;
        else 
            w3_RREADY <= ap_const_logic_0;
        end if; 
    end process;

end behav;
