# vsim -c -coverage top "+UVM_TESTNAME=rand_baud_len8_test" -voptargs="+acc" -l logs/rand_baud_len8_test.log -do "coverage save -onexit cov/rand_baud_len8_test.ucdb; run -all; quit " 
# Start time: 11:35:08 on Dec 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uart_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.uart_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast)
# Loading work.uart(fast)
# Loading work.clk_gen(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading D:/questasim_b_install/uvm-1.1d\win64\uvm_dpi.dll
# coverage save -onexit cov/rand_baud_len8_test.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test rand_baud_len8_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               rand_baud_len8_test     -     @471 
#   env                      uart_env                -     @478 
#     a                      uart_agent              -     @485 
#       d                    uart_driver             -     @522 
#         rsp_port           uvm_analysis_port       -     @537 
#         seq_item_port      uvm_seq_item_pull_port  -     @529 
#       m                    uart_monitor            -     @515 
#         send               uvm_analysis_port       -     @663 
#       seqr                 uvm_sequencer           -     @545 
#         rsp_export         uvm_analysis_export     -     @552 
#         seq_item_export    uvm_seq_item_pull_imp   -     @646 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     cov                    uart_coverage           -     @499 
#       analysis_imp         uvm_analysis_imp        -     @506 
#     s                      uart_scoreboard         -     @492 
#       recv                 uvm_analysis_imp        -     @677 
# --------------------------------------------------------------
# 
# UVM_INFO ../uvc/env/uart_driver.sv(33) @ 0: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO ../uvc/env/uart_driver.sv(33) @ 10000: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO ../uvc/env/uart_monitor.sv(28) @ 10000: uvm_test_top.env.a.m [MON] SYSTEM RESET DETECTED
# UVM_INFO ../uvc/env/uart_scoreboard.sv(23) @ 10000: uvm_test_top.env.s [SCO] BAUD:x LEN:x PAR_T:x PAR_EN:x STOP:x TX_DATA:x RX_DATA:x
# UVM_INFO ../uvc/env/uart_scoreboard.sv(25) @ 10000: uvm_test_top.env.s [SCO] System Reset
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/uart_monitor.sv(28) @ 30000: uvm_test_top.env.a.m [MON] SYSTEM RESET DETECTED
# UVM_INFO ../uvc/env/uart_scoreboard.sv(23) @ 30000: uvm_test_top.env.s [SCO] BAUD:x LEN:x PAR_T:x PAR_EN:x STOP:x TX_DATA:x RX_DATA:x
# UVM_INFO ../uvc/env/uart_scoreboard.sv(25) @ 30000: uvm_test_top.env.s [SCO] System Reset
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/uart_driver.sv(33) @ 30000: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO ../uvc/env/uart_driver.sv(33) @ 50000: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO ../uvc/env/uart_monitor.sv(28) @ 50000: uvm_test_top.env.a.m [MON] SYSTEM RESET DETECTED
# UVM_INFO ../uvc/env/uart_scoreboard.sv(23) @ 50000: uvm_test_top.env.s [SCO] BAUD:x LEN:x PAR_T:x PAR_EN:x STOP:x TX_DATA:x RX_DATA:x
# UVM_INFO ../uvc/env/uart_scoreboard.sv(25) @ 50000: uvm_test_top.env.s [SCO] System Reset
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/uart_monitor.sv(28) @ 70000: uvm_test_top.env.a.m [MON] SYSTEM RESET DETECTED
# UVM_INFO ../uvc/env/uart_scoreboard.sv(23) @ 70000: uvm_test_top.env.s [SCO] BAUD:x LEN:x PAR_T:x PAR_EN:x STOP:x TX_DATA:x RX_DATA:x
# UVM_INFO ../uvc/env/uart_scoreboard.sv(25) @ 70000: uvm_test_top.env.s [SCO] System Reset
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/uart_driver.sv(33) @ 70000: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO ../uvc/env/uart_monitor.sv(28) @ 90000: uvm_test_top.env.a.m [MON] SYSTEM RESET DETECTED
# UVM_INFO ../uvc/env/uart_scoreboard.sv(23) @ 90000: uvm_test_top.env.s [SCO] BAUD:x LEN:x PAR_T:x PAR_EN:x STOP:x TX_DATA:x RX_DATA:x
# UVM_INFO ../uvc/env/uart_scoreboard.sv(25) @ 90000: uvm_test_top.env.s [SCO] System Reset
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/uart_driver.sv(54) @ 90000: uvm_test_top.env.a.d [DRV] BAUD:19200 LEN:8 PAR_T:1 PAR_EN:0 STOP:0 TX_DATA:156
# UVM_INFO ../uvc/env/uart_monitor.sv(46) @ 1118790000: uvm_test_top.env.a.m [MON] BAUD:19200 LEN:8 PAR_T:1 PAR_EN:0 STOP:0 TX_DATA:156 RX_DATA:156
# UVM_INFO ../uvc/env/uart_scoreboard.sv(23) @ 1118790000: uvm_test_top.env.s [SCO] BAUD:19200 LEN:8 PAR_T:1 PAR_EN:0 STOP:0 TX_DATA:156 RX_DATA:156
# UVM_INFO ../uvc/env/uart_scoreboard.sv(27) @ 1118790000: uvm_test_top.env.s [SCO] Test Passed
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/uart_driver.sv(54) @ 1118790000: uvm_test_top.env.a.d [DRV] BAUD:14400 LEN:8 PAR_T:1 PAR_EN:0 STOP:0 TX_DATA:28
# UVM_INFO ../uvc/env/uart_monitor.sv(46) @ 2783190000: uvm_test_top.env.a.m [MON] BAUD:14400 LEN:8 PAR_T:1 PAR_EN:0 STOP:0 TX_DATA:28 RX_DATA:28
# UVM_INFO ../uvc/env/uart_scoreboard.sv(23) @ 2783190000: uvm_test_top.env.s [SCO] BAUD:14400 LEN:8 PAR_T:1 PAR_EN:0 STOP:0 TX_DATA:28 RX_DATA:28
# UVM_INFO ../uvc/env/uart_scoreboard.sv(27) @ 2783190000: uvm_test_top.env.s [SCO] Test Passed
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/uart_driver.sv(54) @ 2783190000: uvm_test_top.env.a.d [DRV] BAUD:128000 LEN:8 PAR_T:0 PAR_EN:0 STOP:0 TX_DATA:24
# UVM_INFO ../uvc/env/uart_monitor.sv(46) @ 2974550000: uvm_test_top.env.a.m [MON] BAUD:128000 LEN:8 PAR_T:0 PAR_EN:0 STOP:0 TX_DATA:24 RX_DATA:24
# UVM_INFO ../uvc/env/uart_scoreboard.sv(23) @ 2974550000: uvm_test_top.env.s [SCO] BAUD:128000 LEN:8 PAR_T:0 PAR_EN:0 STOP:0 TX_DATA:24 RX_DATA:24
# UVM_INFO ../uvc/env/uart_scoreboard.sv(27) @ 2974550000: uvm_test_top.env.s [SCO] Test Passed
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/uart_driver.sv(54) @ 2974550000: uvm_test_top.env.a.d [DRV] BAUD:57600 LEN:8 PAR_T:0 PAR_EN:0 STOP:0 TX_DATA:53
# UVM_INFO ../uvc/env/uart_monitor.sv(46) @ 3386710000: uvm_test_top.env.a.m [MON] BAUD:57600 LEN:8 PAR_T:0 PAR_EN:0 STOP:0 TX_DATA:53 RX_DATA:53
# UVM_INFO ../uvc/env/uart_scoreboard.sv(23) @ 3386710000: uvm_test_top.env.s [SCO] BAUD:57600 LEN:8 PAR_T:0 PAR_EN:0 STOP:0 TX_DATA:53 RX_DATA:53
# UVM_INFO ../uvc/env/uart_scoreboard.sv(27) @ 3386710000: uvm_test_top.env.s [SCO] Test Passed
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/uart_driver.sv(54) @ 3386710000: uvm_test_top.env.a.d [DRV] BAUD:4800 LEN:8 PAR_T:1 PAR_EN:0 STOP:0 TX_DATA:30
# UVM_INFO ../uvc/env/uart_monitor.sv(46) @ 8427870000: uvm_test_top.env.a.m [MON] BAUD:4800 LEN:8 PAR_T:1 PAR_EN:0 STOP:0 TX_DATA:30 RX_DATA:30
# UVM_INFO ../uvc/env/uart_scoreboard.sv(23) @ 8427870000: uvm_test_top.env.s [SCO] BAUD:4800 LEN:8 PAR_T:1 PAR_EN:0 STOP:0 TX_DATA:30 RX_DATA:30
# UVM_INFO ../uvc/env/uart_scoreboard.sv(27) @ 8427870000: uvm_test_top.env.s [SCO] Test Passed
# ----------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 8427870000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../uvc/tests/base_test.sv(38) @ 8427870000: uvm_test_top [TEST] =============================
# UVM_INFO ../uvc/tests/base_test.sv(40) @ 8427870000: uvm_test_top [TEST] TEST PASSED
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   47
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]    10
# [MON]    10
# [Questa UVM]     2
# [RNTST]     1
# [SCO]    20
# [TEST]     2
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : D:/questasim_b_install/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 8427870 ns  Iteration: 64  Instance: /top
# Saving coverage database on exit...
# End time: 11:35:15 on Dec 22,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
