
sfr = [("80", "P0"), ("81", "SP"), ("82", "DP0L"), ("83", "DP0H"),
       ("84", "DP1L"), ("85", "DP1H"), ("87", "PCON"), ("88", "TCON"),
       ("89", "TMOD"), ("8A", "TL0"), ("8B", "TL1"), ("8C", "TH0"),
       ("8D", "TH1"), ("8E", "AUXR"), ("8F", "CKCON0"),
       ("90", "P1"), ("98", "SCON"), ("99", "SBUF"), ("9B", "CANGIT"),
       ("9C", "CANTEC"), ("9D", "CANREC"), ("9F", "CKCON1"),
       ("A0", "P2"), ("A1", "CANTCON"), ("A2", "AUXR1"), ("A3", "CANMSG"),
       ("A4", "CANTTCL"), ("A5", "CANTTCK"), ("A6", "WDTRST"), ("A7", "WDTPRG"),
       ("A8", "IE"), ("A9", "SADDR"), ("AA", "CANGSTA"), ("AB", "CANGCON"),
       ("AC", "CANTIML"), ("AD", "CANTIMH"), ("AE", "CANSTMPL"), ("AF", "CANSTMPH"),
       ("B0", "P3"), ("B1", "CANPAGE"), ("B2", "CANSTCH"), ("B3", "CANCONCH"),
       ("B4", "CANBT1"), ("B5", "CANBT2"), ("B6", "CANBT3"), ("B7", "IPH"),
       ("B8", "IP0"), ("B9", "SADEN"), ("BA", "CANSIT1"), ("BB", "CANSIT2"),
       ("BC", "CANIDT1"), ("BD", "CANIDT2"), ("BE", "CANIDT3"), ("BF", "CANIDT4"),
       ("C0", "P4"), ("C1", "CANGIE"), ("C2", "CANIE1"), ("C3", "CANIE2"),
       ("C4", "CANIDM1"), ("C5", "CANIDM2"), ("C6", "CANIDM3"), ("C7", "CANIDM4"),
       ("C8", "T2CON"), ("C9", "T2MOD"), ("CA", "RCAP2L"), ("CB", "RCAP2H"),
       ("CC", "TL2"), ("CD", "TH2"), ("CE", "CANEN1"), ("CF", "CANEN2"),
       ("D0", "PSW"), ("D1", "FCON"), ("D2", "EECON"), ("D3", "FSTA"),
       ("D4", "SPCON"), ("D5", "SPSCR"), ("D6", "SPDAT"), ("D8", "CCON"),
       ("D9", "CMOD"), ("DA", "CCAPM0"), ("DB", "CCAPM1"), ("DC", "CCAPM2"),
       ("DD", "CCAPM3"), ("DE", "CCAPM4"),
       ("E0", "ACC"), ("E8", "IE1"), ("E9", "CL"), ("EA", "CCAP0L"),
       ("EB", "CCAP1L"), ("EC", "CCAP2L"), ("ED", "CCAP3L"), ("EE", "CCAP4L"),
       ("F0", "B"), ("F2", "ADCLK"), ("F3", "ADCON"), ("F4", "ADDL"),
       ("F5", "ADDH"), ("F6", "ADCF"), ("F7", "IPH1"), ("F8", "IPL1"),
       ("F9", "CH"), ("FA", "CCAP0H"), ("FB", "CCAP1H"), ("FC", "CCAP2H"),
       ("FD", "CCAP3H"), ("FE", "CCAP4H")]

bit_add_sfr = [("80", "P0.0"), ("81", "P0.1"), ("82", "P0.2"), ("83", "P0.3"),
               ("84", "P0.4"), ("85", "P0.5"), ("86", "P0.6"), ("87", "P0.7"),
               ("88", "IT0"), ("89", "IE0"), ("8A", "IT1"), ("8B", "IE1"),
               ("8C", "TR0"), ("8D", "TF0"), ("8E", "TR1"), ("8F", "TF1"),
               ("90", "P1.0"), ("91", "P1.1"), ("92", "P1.2"), ("93", "P1.3"),
               ("94", "P1.4"), ("95", "P1.5"), ("96", "P1.6"), ("97", "P1.7"),
               ("98", "RI"), ("99", "TI"), ("9A", "RB8"), ("9B", "TB8"),
               ("9C", "REN"), ("9D", "SM2"), ("9E", "SM1"), ("9F", "SM0"),
               ("A0", "P2.0"), ("A1", "P2.1"), ("A2", "P2.2"), ("A3", "P2.3"),
               ("A4", "P2.4"), ("A5", "P2.5"), ("A6", "P2.6"), ("A7", "P2.7"),
               ("A8", "EX0"), ("A9", "ET0"), ("AA", "EX1"), ("AB", "ET1"),
               ("AC", "ES"), ("AD", "ET2"), ("AE", "EC"), ("AF", "EA"),
               ("B0", "P3.0"), ("B1", "P3.1"), ("B2", "P3.2"), ("B3", "P3.3"),
               ("B4", "P3.4"), ("B5", "P3.5"), ("B6", "P3.6"), ("B7", "P3.7"),
               ("B8", "PX0"), ("B9", "PT0"), ("BA", "PX1"), ("BB", "PT1"),
               ("BC", "PS"), ("BD", "PT2"), ("BE", "PPC"),  # ("BF"),
               # (,"PX0H"),(,"PT0H"),(,"PX1H"),("PT1H"),("PSH"),("PT2H"),("PPCH"),#(),
               # (,"PCANL"),(,"PADLC"),(,"POVRL"),(,"SPIL"),
               # (,"PCANH"),(,"PADCH"),(,"POVRH"),(,"SPIH"),
               # ("C0","P4.0"),("C1","P4.1"),("C2","P4.2"),("C3","P4.3"),("C4","P4.4"),
               # ("C5",),("C6",),("C7",),("C8",),("C9",),("CA",),("CB",),
               # ("CC",),("CD",),("CE",),("CF",),
               ("D0", "P"), ("D1", "F1"), ("D2", "OV"), ("D3", "RS0"),
               ("D4", "RS1"), ("D5", "F0"), ("D6", "AC"), ("D7", "CY"),
               # ("D8"), ("D9"), ("DA"), ("DB"), ("DC"), ("DD"), ("DE"), ("DF"),
               ("E0", "ACC.0"), ("E1", "ACC.1"), ("E2", "ACC.2"), ("E3", "ACC.3"),
               ("E4", "ACC.4"), ("E5", "ACC.5"), ("E6", "ACC.6"), ("E7", "ACC.7"),
               # ("E8",),("E9",),("EA",),("EB",),("EC",),("ED",),("EE",),("EF",),
               ("F0", "B.0"), ("F1", "B.1"), ("F2", "B.2"), ("F3", "B.3"),
               ("F4", "B.4"), ("F5", "B.5"), ("F6", "B.6"), ("F7", "B.7")]
# ("F8"), ("F9"), ("FA"), ("FB"), ("FC"), ("FD"), ("FE"), ("FF")]

x = 0
bit_add_reg = (int("20", 16))+(int(x, 16)//int("08", 16))
