module CPU_tb;
	
	reg clk;
	wire 
	// module CPU (clk, regOut1, regOut2, aluOut, ramOut);
	