Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Sep 11 14:06:31 2020
| Host         : DESKTOP-OJFSORI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rtsh_rs422_test_top_timing_summary_routed.rpt -pb rtsh_rs422_test_top_timing_summary_routed.pb -rpx rtsh_rs422_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rtsh_rs422_test_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.546        0.000                      0                   68        0.262        0.000                      0                   68        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.546        0.000                      0                   68        0.262        0.000                      0                   68        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 main_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMPulseTrainGen/gen_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.828ns (20.889%)  route 3.136ns (79.111%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.611     5.162    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  main_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  main_counter_reg[5]/Q
                         net (fo=6, routed)           1.037     6.656    FMPulseTrainGen/main_counter_reg[3]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  FMPulseTrainGen/gen_reg_i_4/O
                         net (fo=1, routed)           0.667     7.447    FMPulseTrainGen/gen_reg_i_4_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.571 f  FMPulseTrainGen/gen_reg_i_2/O
                         net (fo=1, routed)           0.798     8.369    FMPulseTrainGen/gen_reg_i_2_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.493 r  FMPulseTrainGen/gen_reg_i_1/O
                         net (fo=1, routed)           0.634     9.126    FMPulseTrainGen/gen_next
    SLICE_X0Y72          FDRE                                         r  FMPulseTrainGen/gen_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.492    14.863    FMPulseTrainGen/clk
    SLICE_X0Y72          FDRE                                         r  FMPulseTrainGen/gen_reg_reg/C
                         clock pessimism              0.273    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.672    FMPulseTrainGen/gen_reg_reg
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 main_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.155%)  route 2.909ns (77.845%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.155    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  main_counter_reg[24]/Q
                         net (fo=2, routed)           0.853     6.464    ZTCPulseTrainGen/main_counter_reg[19]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  ZTCPulseTrainGen/gen_reg_i_7/O
                         net (fo=2, routed)           0.802     7.390    ZTCPulseTrainGen_n_3
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  main_counter[0]_i_5/O
                         net (fo=1, routed)           0.306     7.820    main_counter[0]_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.944 r  main_counter[0]_i_1/O
                         net (fo=32, routed)          0.949     8.893    clear
    SLICE_X1Y69          FDSE                                         r  main_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.866    clk_IBUF_BUFG
    SLICE_X1Y69          FDSE                                         r  main_counter_reg[0]/C
                         clock pessimism              0.259    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X1Y69          FDSE (Setup_fdse_C_S)       -0.429    14.661    main_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 main_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.155%)  route 2.909ns (77.845%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.155    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  main_counter_reg[24]/Q
                         net (fo=2, routed)           0.853     6.464    ZTCPulseTrainGen/main_counter_reg[19]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  ZTCPulseTrainGen/gen_reg_i_7/O
                         net (fo=2, routed)           0.802     7.390    ZTCPulseTrainGen_n_3
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  main_counter[0]_i_5/O
                         net (fo=1, routed)           0.306     7.820    main_counter[0]_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.944 r  main_counter[0]_i_1/O
                         net (fo=32, routed)          0.949     8.893    clear
    SLICE_X1Y69          FDRE                                         r  main_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.866    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  main_counter_reg[1]/C
                         clock pessimism              0.259    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    14.661    main_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 main_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.155%)  route 2.909ns (77.845%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.155    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  main_counter_reg[24]/Q
                         net (fo=2, routed)           0.853     6.464    ZTCPulseTrainGen/main_counter_reg[19]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  ZTCPulseTrainGen/gen_reg_i_7/O
                         net (fo=2, routed)           0.802     7.390    ZTCPulseTrainGen_n_3
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  main_counter[0]_i_5/O
                         net (fo=1, routed)           0.306     7.820    main_counter[0]_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.944 r  main_counter[0]_i_1/O
                         net (fo=32, routed)          0.949     8.893    clear
    SLICE_X1Y69          FDRE                                         r  main_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.866    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  main_counter_reg[2]/C
                         clock pessimism              0.259    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    14.661    main_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 main_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.155%)  route 2.909ns (77.845%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.155    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  main_counter_reg[24]/Q
                         net (fo=2, routed)           0.853     6.464    ZTCPulseTrainGen/main_counter_reg[19]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  ZTCPulseTrainGen/gen_reg_i_7/O
                         net (fo=2, routed)           0.802     7.390    ZTCPulseTrainGen_n_3
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  main_counter[0]_i_5/O
                         net (fo=1, routed)           0.306     7.820    main_counter[0]_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.944 r  main_counter[0]_i_1/O
                         net (fo=32, routed)          0.949     8.893    clear
    SLICE_X1Y69          FDRE                                         r  main_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.866    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  main_counter_reg[3]/C
                         clock pessimism              0.259    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    14.661    main_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 main_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.450%)  route 2.860ns (77.550%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.155    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  main_counter_reg[24]/Q
                         net (fo=2, routed)           0.853     6.464    ZTCPulseTrainGen/main_counter_reg[19]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  ZTCPulseTrainGen/gen_reg_i_7/O
                         net (fo=2, routed)           0.802     7.390    ZTCPulseTrainGen_n_3
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  main_counter[0]_i_5/O
                         net (fo=1, routed)           0.306     7.820    main_counter[0]_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.944 r  main_counter[0]_i_1/O
                         net (fo=32, routed)          0.900     8.844    clear
    SLICE_X1Y70          FDRE                                         r  main_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.866    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  main_counter_reg[4]/C
                         clock pessimism              0.259    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.429    14.661    main_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 main_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.450%)  route 2.860ns (77.550%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.155    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  main_counter_reg[24]/Q
                         net (fo=2, routed)           0.853     6.464    ZTCPulseTrainGen/main_counter_reg[19]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  ZTCPulseTrainGen/gen_reg_i_7/O
                         net (fo=2, routed)           0.802     7.390    ZTCPulseTrainGen_n_3
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  main_counter[0]_i_5/O
                         net (fo=1, routed)           0.306     7.820    main_counter[0]_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.944 r  main_counter[0]_i_1/O
                         net (fo=32, routed)          0.900     8.844    clear
    SLICE_X1Y70          FDRE                                         r  main_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.866    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  main_counter_reg[5]/C
                         clock pessimism              0.259    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.429    14.661    main_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 main_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.450%)  route 2.860ns (77.550%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.155    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  main_counter_reg[24]/Q
                         net (fo=2, routed)           0.853     6.464    ZTCPulseTrainGen/main_counter_reg[19]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  ZTCPulseTrainGen/gen_reg_i_7/O
                         net (fo=2, routed)           0.802     7.390    ZTCPulseTrainGen_n_3
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  main_counter[0]_i_5/O
                         net (fo=1, routed)           0.306     7.820    main_counter[0]_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.944 r  main_counter[0]_i_1/O
                         net (fo=32, routed)          0.900     8.844    clear
    SLICE_X1Y70          FDRE                                         r  main_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.866    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  main_counter_reg[6]/C
                         clock pessimism              0.259    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.429    14.661    main_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 main_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.450%)  route 2.860ns (77.550%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.155    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  main_counter_reg[24]/Q
                         net (fo=2, routed)           0.853     6.464    ZTCPulseTrainGen/main_counter_reg[19]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  ZTCPulseTrainGen/gen_reg_i_7/O
                         net (fo=2, routed)           0.802     7.390    ZTCPulseTrainGen_n_3
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  main_counter[0]_i_5/O
                         net (fo=1, routed)           0.306     7.820    main_counter[0]_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     7.944 r  main_counter[0]_i_1/O
                         net (fo=32, routed)          0.900     8.844    clear
    SLICE_X1Y70          FDRE                                         r  main_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.866    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  main_counter_reg[7]/C
                         clock pessimism              0.259    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.429    14.661    main_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 main_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IRIGPulseTrainGen/gen_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.828ns (22.622%)  route 2.832ns (77.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.155    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  main_counter_reg[27]/Q
                         net (fo=3, routed)           0.686     6.298    ZTCPulseTrainGen/main_counter_reg[22]
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.422 r  ZTCPulseTrainGen/gen_reg_i_5/O
                         net (fo=1, routed)           1.045     7.466    ZTCPulseTrainGen/gen_reg_i_5_n_0
    SLICE_X0Y74          LUT5 (Prop_lut5_I1_O)        0.124     7.590 r  ZTCPulseTrainGen/gen_reg_i_3/O
                         net (fo=4, routed)           0.323     7.913    IRIGPulseTrainGen/gen_reg_reg_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     8.037 r  IRIGPulseTrainGen/gen_reg_i_1__0/O
                         net (fo=1, routed)           0.779     8.816    IRIGPulseTrainGen/gen_reg_i_1__0_n_0
    SLICE_X0Y73          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.491    14.862    IRIGPulseTrainGen/clk
    SLICE_X0Y73          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg/C
                         clock pessimism              0.259    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.657    IRIGPulseTrainGen/gen_reg_reg
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.492    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  main_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  main_counter_reg[31]/Q
                         net (fo=3, routed)           0.118     1.752    main_counter_reg[31]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  main_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    main_counter_reg[28]_i_1_n_4
    SLICE_X1Y76          FDRE                                         r  main_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.005    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  main_counter_reg[31]/C
                         clock pessimism             -0.512     1.492    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105     1.597    main_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.491    clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  main_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  main_counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.752    main_counter_reg[23]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  main_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    main_counter_reg[20]_i_1_n_4
    SLICE_X1Y74          FDRE                                         r  main_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     2.004    clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  main_counter_reg[23]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105     1.596    main_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.492    clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  main_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  main_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.754    main_counter_reg[19]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  main_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    main_counter_reg[16]_i_1_n_4
    SLICE_X1Y73          FDRE                                         r  main_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.005    clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  main_counter_reg[19]/C
                         clock pessimism             -0.512     1.492    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.105     1.597    main_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.496    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  main_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  main_counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.758    main_counter_reg[3]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  main_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.866    main_counter_reg[0]_i_2_n_4
    SLICE_X1Y69          FDRE                                         r  main_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     2.010    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  main_counter_reg[3]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.105     1.601    main_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.491    clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  main_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  main_counter_reg[20]/Q
                         net (fo=2, routed)           0.116     1.749    main_counter_reg[20]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.864 r  main_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.864    main_counter_reg[20]_i_1_n_7
    SLICE_X1Y74          FDRE                                         r  main_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     2.004    clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  main_counter_reg[20]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105     1.596    main_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.491    clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  main_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  main_counter_reg[22]/Q
                         net (fo=2, routed)           0.120     1.753    main_counter_reg[22]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  main_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    main_counter_reg[20]_i_1_n_5
    SLICE_X1Y74          FDRE                                         r  main_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     2.004    clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  main_counter_reg[22]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105     1.596    main_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.491    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  main_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.750    main_counter_reg[24]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.865 r  main_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.865    main_counter_reg[24]_i_1_n_7
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     2.004    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[24]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105     1.596    main_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.492    clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  main_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  main_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.751    main_counter_reg[16]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.866 r  main_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.866    main_counter_reg[16]_i_1_n_7
    SLICE_X1Y73          FDRE                                         r  main_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.005    clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  main_counter_reg[16]/C
                         clock pessimism             -0.512     1.492    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.105     1.597    main_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.492    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  main_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  main_counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.751    main_counter_reg[28]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.866 r  main_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.866    main_counter_reg[28]_i_1_n_7
    SLICE_X1Y76          FDRE                                         r  main_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.005    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  main_counter_reg[28]/C
                         clock pessimism             -0.512     1.492    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105     1.597    main_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 main_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.491    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  main_counter_reg[26]/Q
                         net (fo=2, routed)           0.122     1.754    main_counter_reg[26]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  main_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    main_counter_reg[24]_i_1_n_5
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     2.004    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  main_counter_reg[26]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105     1.596    main_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     FMPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     IRIGPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72     POLPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     ZTCPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     main_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     main_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     main_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y72     main_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y72     main_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     IRIGPulseTrainGen/gen_reg_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     main_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     main_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     main_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     main_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     main_counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     main_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     main_counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     main_counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     main_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     FMPulseTrainGen/gen_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     IRIGPulseTrainGen/gen_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     POLPulseTrainGen/gen_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     ZTCPulseTrainGen/gen_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     main_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     main_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     main_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     main_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     main_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     main_counter_reg[17]/C



