
RoundLDC_STM32F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044e0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  080045f0  080045f0  000055f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047f0  080047f0  0000603c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080047f0  080047f0  0000603c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080047f0  080047f0  0000603c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047f0  080047f0  000057f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080047f4  080047f4  000057f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000003c  20000000  080047f8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  2000003c  08004834  0000603c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  08004834  00006170  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006cb1  00000000  00000000  00006065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001970  00000000  00000000  0000cd16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  0000e688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001710f  00000000  00000000  0000ed90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00008c1b  00000000  00000000  00025e9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00082d42  00000000  00000000  0002eaba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000b17fc  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000526  00000000  00000000  000b183f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001ecc  00000000  00000000  000b1d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000b3c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000003c 	.word	0x2000003c
 800012c:	00000000 	.word	0x00000000
 8000130:	080045d8 	.word	0x080045d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000040 	.word	0x20000040
 800014c:	080045d8 	.word	0x080045d8

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_fmul>:
 80003a4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80003a8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003ac:	bf1e      	ittt	ne
 80003ae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003b2:	ea92 0f0c 	teqne	r2, ip
 80003b6:	ea93 0f0c 	teqne	r3, ip
 80003ba:	d06f      	beq.n	800049c <__aeabi_fmul+0xf8>
 80003bc:	441a      	add	r2, r3
 80003be:	ea80 0c01 	eor.w	ip, r0, r1
 80003c2:	0240      	lsls	r0, r0, #9
 80003c4:	bf18      	it	ne
 80003c6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003ca:	d01e      	beq.n	800040a <__aeabi_fmul+0x66>
 80003cc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003d0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003d4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003d8:	fba0 3101 	umull	r3, r1, r0, r1
 80003dc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003e0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003e4:	bf3e      	ittt	cc
 80003e6:	0049      	lslcc	r1, r1, #1
 80003e8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003ec:	005b      	lslcc	r3, r3, #1
 80003ee:	ea40 0001 	orr.w	r0, r0, r1
 80003f2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003f6:	2afd      	cmp	r2, #253	@ 0xfd
 80003f8:	d81d      	bhi.n	8000436 <__aeabi_fmul+0x92>
 80003fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000402:	bf08      	it	eq
 8000404:	f020 0001 	biceq.w	r0, r0, #1
 8000408:	4770      	bx	lr
 800040a:	f090 0f00 	teq	r0, #0
 800040e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000412:	bf08      	it	eq
 8000414:	0249      	lsleq	r1, r1, #9
 8000416:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800041a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800041e:	3a7f      	subs	r2, #127	@ 0x7f
 8000420:	bfc2      	ittt	gt
 8000422:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000426:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800042a:	4770      	bxgt	lr
 800042c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000430:	f04f 0300 	mov.w	r3, #0
 8000434:	3a01      	subs	r2, #1
 8000436:	dc5d      	bgt.n	80004f4 <__aeabi_fmul+0x150>
 8000438:	f112 0f19 	cmn.w	r2, #25
 800043c:	bfdc      	itt	le
 800043e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000442:	4770      	bxle	lr
 8000444:	f1c2 0200 	rsb	r2, r2, #0
 8000448:	0041      	lsls	r1, r0, #1
 800044a:	fa21 f102 	lsr.w	r1, r1, r2
 800044e:	f1c2 0220 	rsb	r2, r2, #32
 8000452:	fa00 fc02 	lsl.w	ip, r0, r2
 8000456:	ea5f 0031 	movs.w	r0, r1, rrx
 800045a:	f140 0000 	adc.w	r0, r0, #0
 800045e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000462:	bf08      	it	eq
 8000464:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000468:	4770      	bx	lr
 800046a:	f092 0f00 	teq	r2, #0
 800046e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0040      	lsleq	r0, r0, #1
 8000476:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800047a:	3a01      	subeq	r2, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xce>
 800047e:	ea40 000c 	orr.w	r0, r0, ip
 8000482:	f093 0f00 	teq	r3, #0
 8000486:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800048a:	bf02      	ittt	eq
 800048c:	0049      	lsleq	r1, r1, #1
 800048e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000492:	3b01      	subeq	r3, #1
 8000494:	d0f9      	beq.n	800048a <__aeabi_fmul+0xe6>
 8000496:	ea41 010c 	orr.w	r1, r1, ip
 800049a:	e78f      	b.n	80003bc <__aeabi_fmul+0x18>
 800049c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	bf18      	it	ne
 80004a6:	ea93 0f0c 	teqne	r3, ip
 80004aa:	d00a      	beq.n	80004c2 <__aeabi_fmul+0x11e>
 80004ac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80004b0:	bf18      	it	ne
 80004b2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80004b6:	d1d8      	bne.n	800046a <__aeabi_fmul+0xc6>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	4770      	bx	lr
 80004c2:	f090 0f00 	teq	r0, #0
 80004c6:	bf17      	itett	ne
 80004c8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004cc:	4608      	moveq	r0, r1
 80004ce:	f091 0f00 	teqne	r1, #0
 80004d2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004d6:	d014      	beq.n	8000502 <__aeabi_fmul+0x15e>
 80004d8:	ea92 0f0c 	teq	r2, ip
 80004dc:	d101      	bne.n	80004e2 <__aeabi_fmul+0x13e>
 80004de:	0242      	lsls	r2, r0, #9
 80004e0:	d10f      	bne.n	8000502 <__aeabi_fmul+0x15e>
 80004e2:	ea93 0f0c 	teq	r3, ip
 80004e6:	d103      	bne.n	80004f0 <__aeabi_fmul+0x14c>
 80004e8:	024b      	lsls	r3, r1, #9
 80004ea:	bf18      	it	ne
 80004ec:	4608      	movne	r0, r1
 80004ee:	d108      	bne.n	8000502 <__aeabi_fmul+0x15e>
 80004f0:	ea80 0001 	eor.w	r0, r0, r1
 80004f4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004f8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000500:	4770      	bx	lr
 8000502:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000506:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800050a:	4770      	bx	lr

0800050c <__aeabi_drsub>:
 800050c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e002      	b.n	8000518 <__adddf3>
 8000512:	bf00      	nop

08000514 <__aeabi_dsub>:
 8000514:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000518 <__adddf3>:
 8000518:	b530      	push	{r4, r5, lr}
 800051a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800051e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000522:	ea94 0f05 	teq	r4, r5
 8000526:	bf08      	it	eq
 8000528:	ea90 0f02 	teqeq	r0, r2
 800052c:	bf1f      	itttt	ne
 800052e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000532:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000536:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800053a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800053e:	f000 80e2 	beq.w	8000706 <__adddf3+0x1ee>
 8000542:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000546:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800054a:	bfb8      	it	lt
 800054c:	426d      	neglt	r5, r5
 800054e:	dd0c      	ble.n	800056a <__adddf3+0x52>
 8000550:	442c      	add	r4, r5
 8000552:	ea80 0202 	eor.w	r2, r0, r2
 8000556:	ea81 0303 	eor.w	r3, r1, r3
 800055a:	ea82 0000 	eor.w	r0, r2, r0
 800055e:	ea83 0101 	eor.w	r1, r3, r1
 8000562:	ea80 0202 	eor.w	r2, r0, r2
 8000566:	ea81 0303 	eor.w	r3, r1, r3
 800056a:	2d36      	cmp	r5, #54	@ 0x36
 800056c:	bf88      	it	hi
 800056e:	bd30      	pophi	{r4, r5, pc}
 8000570:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000574:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000578:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800057c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000580:	d002      	beq.n	8000588 <__adddf3+0x70>
 8000582:	4240      	negs	r0, r0
 8000584:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000588:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800058c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000590:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000594:	d002      	beq.n	800059c <__adddf3+0x84>
 8000596:	4252      	negs	r2, r2
 8000598:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800059c:	ea94 0f05 	teq	r4, r5
 80005a0:	f000 80a7 	beq.w	80006f2 <__adddf3+0x1da>
 80005a4:	f1a4 0401 	sub.w	r4, r4, #1
 80005a8:	f1d5 0e20 	rsbs	lr, r5, #32
 80005ac:	db0d      	blt.n	80005ca <__adddf3+0xb2>
 80005ae:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005b2:	fa22 f205 	lsr.w	r2, r2, r5
 80005b6:	1880      	adds	r0, r0, r2
 80005b8:	f141 0100 	adc.w	r1, r1, #0
 80005bc:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c0:	1880      	adds	r0, r0, r2
 80005c2:	fa43 f305 	asr.w	r3, r3, r5
 80005c6:	4159      	adcs	r1, r3
 80005c8:	e00e      	b.n	80005e8 <__adddf3+0xd0>
 80005ca:	f1a5 0520 	sub.w	r5, r5, #32
 80005ce:	f10e 0e20 	add.w	lr, lr, #32
 80005d2:	2a01      	cmp	r2, #1
 80005d4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d8:	bf28      	it	cs
 80005da:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005de:	fa43 f305 	asr.w	r3, r3, r5
 80005e2:	18c0      	adds	r0, r0, r3
 80005e4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	d507      	bpl.n	80005fe <__adddf3+0xe6>
 80005ee:	f04f 0e00 	mov.w	lr, #0
 80005f2:	f1dc 0c00 	rsbs	ip, ip, #0
 80005f6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005fa:	eb6e 0101 	sbc.w	r1, lr, r1
 80005fe:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000602:	d31b      	bcc.n	800063c <__adddf3+0x124>
 8000604:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000608:	d30c      	bcc.n	8000624 <__adddf3+0x10c>
 800060a:	0849      	lsrs	r1, r1, #1
 800060c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000610:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000614:	f104 0401 	add.w	r4, r4, #1
 8000618:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800061c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000620:	f080 809a 	bcs.w	8000758 <__adddf3+0x240>
 8000624:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000628:	bf08      	it	eq
 800062a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800062e:	f150 0000 	adcs.w	r0, r0, #0
 8000632:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000636:	ea41 0105 	orr.w	r1, r1, r5
 800063a:	bd30      	pop	{r4, r5, pc}
 800063c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000640:	4140      	adcs	r0, r0
 8000642:	eb41 0101 	adc.w	r1, r1, r1
 8000646:	3c01      	subs	r4, #1
 8000648:	bf28      	it	cs
 800064a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800064e:	d2e9      	bcs.n	8000624 <__adddf3+0x10c>
 8000650:	f091 0f00 	teq	r1, #0
 8000654:	bf04      	itt	eq
 8000656:	4601      	moveq	r1, r0
 8000658:	2000      	moveq	r0, #0
 800065a:	fab1 f381 	clz	r3, r1
 800065e:	bf08      	it	eq
 8000660:	3320      	addeq	r3, #32
 8000662:	f1a3 030b 	sub.w	r3, r3, #11
 8000666:	f1b3 0220 	subs.w	r2, r3, #32
 800066a:	da0c      	bge.n	8000686 <__adddf3+0x16e>
 800066c:	320c      	adds	r2, #12
 800066e:	dd08      	ble.n	8000682 <__adddf3+0x16a>
 8000670:	f102 0c14 	add.w	ip, r2, #20
 8000674:	f1c2 020c 	rsb	r2, r2, #12
 8000678:	fa01 f00c 	lsl.w	r0, r1, ip
 800067c:	fa21 f102 	lsr.w	r1, r1, r2
 8000680:	e00c      	b.n	800069c <__adddf3+0x184>
 8000682:	f102 0214 	add.w	r2, r2, #20
 8000686:	bfd8      	it	le
 8000688:	f1c2 0c20 	rsble	ip, r2, #32
 800068c:	fa01 f102 	lsl.w	r1, r1, r2
 8000690:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000694:	bfdc      	itt	le
 8000696:	ea41 010c 	orrle.w	r1, r1, ip
 800069a:	4090      	lslle	r0, r2
 800069c:	1ae4      	subs	r4, r4, r3
 800069e:	bfa2      	ittt	ge
 80006a0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006a4:	4329      	orrge	r1, r5
 80006a6:	bd30      	popge	{r4, r5, pc}
 80006a8:	ea6f 0404 	mvn.w	r4, r4
 80006ac:	3c1f      	subs	r4, #31
 80006ae:	da1c      	bge.n	80006ea <__adddf3+0x1d2>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc0e      	bgt.n	80006d2 <__adddf3+0x1ba>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0220 	rsb	r2, r4, #32
 80006bc:	fa20 f004 	lsr.w	r0, r0, r4
 80006c0:	fa01 f302 	lsl.w	r3, r1, r2
 80006c4:	ea40 0003 	orr.w	r0, r0, r3
 80006c8:	fa21 f304 	lsr.w	r3, r1, r4
 80006cc:	ea45 0103 	orr.w	r1, r5, r3
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	f1c4 040c 	rsb	r4, r4, #12
 80006d6:	f1c4 0220 	rsb	r2, r4, #32
 80006da:	fa20 f002 	lsr.w	r0, r0, r2
 80006de:	fa01 f304 	lsl.w	r3, r1, r4
 80006e2:	ea40 0003 	orr.w	r0, r0, r3
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	fa21 f004 	lsr.w	r0, r1, r4
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	f094 0f00 	teq	r4, #0
 80006f6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006fa:	bf06      	itte	eq
 80006fc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000700:	3401      	addeq	r4, #1
 8000702:	3d01      	subne	r5, #1
 8000704:	e74e      	b.n	80005a4 <__adddf3+0x8c>
 8000706:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800070a:	bf18      	it	ne
 800070c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000710:	d029      	beq.n	8000766 <__adddf3+0x24e>
 8000712:	ea94 0f05 	teq	r4, r5
 8000716:	bf08      	it	eq
 8000718:	ea90 0f02 	teqeq	r0, r2
 800071c:	d005      	beq.n	800072a <__adddf3+0x212>
 800071e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000722:	bf04      	itt	eq
 8000724:	4619      	moveq	r1, r3
 8000726:	4610      	moveq	r0, r2
 8000728:	bd30      	pop	{r4, r5, pc}
 800072a:	ea91 0f03 	teq	r1, r3
 800072e:	bf1e      	ittt	ne
 8000730:	2100      	movne	r1, #0
 8000732:	2000      	movne	r0, #0
 8000734:	bd30      	popne	{r4, r5, pc}
 8000736:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800073a:	d105      	bne.n	8000748 <__adddf3+0x230>
 800073c:	0040      	lsls	r0, r0, #1
 800073e:	4149      	adcs	r1, r1
 8000740:	bf28      	it	cs
 8000742:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd30      	pop	{r4, r5, pc}
 8000748:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800074c:	bf3c      	itt	cc
 800074e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000752:	bd30      	popcc	{r4, r5, pc}
 8000754:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000758:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800075c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800076a:	bf1a      	itte	ne
 800076c:	4619      	movne	r1, r3
 800076e:	4610      	movne	r0, r2
 8000770:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000774:	bf1c      	itt	ne
 8000776:	460b      	movne	r3, r1
 8000778:	4602      	movne	r2, r0
 800077a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800077e:	bf06      	itte	eq
 8000780:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000784:	ea91 0f03 	teqeq	r1, r3
 8000788:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	bf00      	nop

08000790 <__aeabi_ui2d>:
 8000790:	f090 0f00 	teq	r0, #0
 8000794:	bf04      	itt	eq
 8000796:	2100      	moveq	r1, #0
 8000798:	4770      	bxeq	lr
 800079a:	b530      	push	{r4, r5, lr}
 800079c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a4:	f04f 0500 	mov.w	r5, #0
 80007a8:	f04f 0100 	mov.w	r1, #0
 80007ac:	e750      	b.n	8000650 <__adddf3+0x138>
 80007ae:	bf00      	nop

080007b0 <__aeabi_i2d>:
 80007b0:	f090 0f00 	teq	r0, #0
 80007b4:	bf04      	itt	eq
 80007b6:	2100      	moveq	r1, #0
 80007b8:	4770      	bxeq	lr
 80007ba:	b530      	push	{r4, r5, lr}
 80007bc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007c4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007c8:	bf48      	it	mi
 80007ca:	4240      	negmi	r0, r0
 80007cc:	f04f 0100 	mov.w	r1, #0
 80007d0:	e73e      	b.n	8000650 <__adddf3+0x138>
 80007d2:	bf00      	nop

080007d4 <__aeabi_f2d>:
 80007d4:	0042      	lsls	r2, r0, #1
 80007d6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007da:	ea4f 0131 	mov.w	r1, r1, rrx
 80007de:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007e2:	bf1f      	itttt	ne
 80007e4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007e8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007ec:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007f0:	4770      	bxne	lr
 80007f2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007f6:	bf08      	it	eq
 80007f8:	4770      	bxeq	lr
 80007fa:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007fe:	bf04      	itt	eq
 8000800:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000804:	4770      	bxeq	lr
 8000806:	b530      	push	{r4, r5, lr}
 8000808:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800080c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000810:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	e71c      	b.n	8000650 <__adddf3+0x138>
 8000816:	bf00      	nop

08000818 <__aeabi_ul2d>:
 8000818:	ea50 0201 	orrs.w	r2, r0, r1
 800081c:	bf08      	it	eq
 800081e:	4770      	bxeq	lr
 8000820:	b530      	push	{r4, r5, lr}
 8000822:	f04f 0500 	mov.w	r5, #0
 8000826:	e00a      	b.n	800083e <__aeabi_l2d+0x16>

08000828 <__aeabi_l2d>:
 8000828:	ea50 0201 	orrs.w	r2, r0, r1
 800082c:	bf08      	it	eq
 800082e:	4770      	bxeq	lr
 8000830:	b530      	push	{r4, r5, lr}
 8000832:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000836:	d502      	bpl.n	800083e <__aeabi_l2d+0x16>
 8000838:	4240      	negs	r0, r0
 800083a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800083e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000842:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000846:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800084a:	f43f aed8 	beq.w	80005fe <__adddf3+0xe6>
 800084e:	f04f 0203 	mov.w	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000866:	f1c2 0320 	rsb	r3, r2, #32
 800086a:	fa00 fc03 	lsl.w	ip, r0, r3
 800086e:	fa20 f002 	lsr.w	r0, r0, r2
 8000872:	fa01 fe03 	lsl.w	lr, r1, r3
 8000876:	ea40 000e 	orr.w	r0, r0, lr
 800087a:	fa21 f102 	lsr.w	r1, r1, r2
 800087e:	4414      	add	r4, r2
 8000880:	e6bd      	b.n	80005fe <__adddf3+0xe6>
 8000882:	bf00      	nop

08000884 <__gedf2>:
 8000884:	f04f 3cff 	mov.w	ip, #4294967295
 8000888:	e006      	b.n	8000898 <__cmpdf2+0x4>
 800088a:	bf00      	nop

0800088c <__ledf2>:
 800088c:	f04f 0c01 	mov.w	ip, #1
 8000890:	e002      	b.n	8000898 <__cmpdf2+0x4>
 8000892:	bf00      	nop

08000894 <__cmpdf2>:
 8000894:	f04f 0c01 	mov.w	ip, #1
 8000898:	f84d cd04 	str.w	ip, [sp, #-4]!
 800089c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008a8:	bf18      	it	ne
 80008aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008ae:	d01b      	beq.n	80008e8 <__cmpdf2+0x54>
 80008b0:	b001      	add	sp, #4
 80008b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008b6:	bf0c      	ite	eq
 80008b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008bc:	ea91 0f03 	teqne	r1, r3
 80008c0:	bf02      	ittt	eq
 80008c2:	ea90 0f02 	teqeq	r0, r2
 80008c6:	2000      	moveq	r0, #0
 80008c8:	4770      	bxeq	lr
 80008ca:	f110 0f00 	cmn.w	r0, #0
 80008ce:	ea91 0f03 	teq	r1, r3
 80008d2:	bf58      	it	pl
 80008d4:	4299      	cmppl	r1, r3
 80008d6:	bf08      	it	eq
 80008d8:	4290      	cmpeq	r0, r2
 80008da:	bf2c      	ite	cs
 80008dc:	17d8      	asrcs	r0, r3, #31
 80008de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008e2:	f040 0001 	orr.w	r0, r0, #1
 80008e6:	4770      	bx	lr
 80008e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008f0:	d102      	bne.n	80008f8 <__cmpdf2+0x64>
 80008f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008f6:	d107      	bne.n	8000908 <__cmpdf2+0x74>
 80008f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000900:	d1d6      	bne.n	80008b0 <__cmpdf2+0x1c>
 8000902:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000906:	d0d3      	beq.n	80008b0 <__cmpdf2+0x1c>
 8000908:	f85d 0b04 	ldr.w	r0, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop

08000910 <__aeabi_cdrcmple>:
 8000910:	4684      	mov	ip, r0
 8000912:	4610      	mov	r0, r2
 8000914:	4662      	mov	r2, ip
 8000916:	468c      	mov	ip, r1
 8000918:	4619      	mov	r1, r3
 800091a:	4663      	mov	r3, ip
 800091c:	e000      	b.n	8000920 <__aeabi_cdcmpeq>
 800091e:	bf00      	nop

08000920 <__aeabi_cdcmpeq>:
 8000920:	b501      	push	{r0, lr}
 8000922:	f7ff ffb7 	bl	8000894 <__cmpdf2>
 8000926:	2800      	cmp	r0, #0
 8000928:	bf48      	it	mi
 800092a:	f110 0f00 	cmnmi.w	r0, #0
 800092e:	bd01      	pop	{r0, pc}

08000930 <__aeabi_dcmpeq>:
 8000930:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000934:	f7ff fff4 	bl	8000920 <__aeabi_cdcmpeq>
 8000938:	bf0c      	ite	eq
 800093a:	2001      	moveq	r0, #1
 800093c:	2000      	movne	r0, #0
 800093e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000942:	bf00      	nop

08000944 <__aeabi_dcmplt>:
 8000944:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000948:	f7ff ffea 	bl	8000920 <__aeabi_cdcmpeq>
 800094c:	bf34      	ite	cc
 800094e:	2001      	movcc	r0, #1
 8000950:	2000      	movcs	r0, #0
 8000952:	f85d fb08 	ldr.w	pc, [sp], #8
 8000956:	bf00      	nop

08000958 <__aeabi_dcmple>:
 8000958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800095c:	f7ff ffe0 	bl	8000920 <__aeabi_cdcmpeq>
 8000960:	bf94      	ite	ls
 8000962:	2001      	movls	r0, #1
 8000964:	2000      	movhi	r0, #0
 8000966:	f85d fb08 	ldr.w	pc, [sp], #8
 800096a:	bf00      	nop

0800096c <__aeabi_dcmpge>:
 800096c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000970:	f7ff ffce 	bl	8000910 <__aeabi_cdrcmple>
 8000974:	bf94      	ite	ls
 8000976:	2001      	movls	r0, #1
 8000978:	2000      	movhi	r0, #0
 800097a:	f85d fb08 	ldr.w	pc, [sp], #8
 800097e:	bf00      	nop

08000980 <__aeabi_dcmpgt>:
 8000980:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000984:	f7ff ffc4 	bl	8000910 <__aeabi_cdrcmple>
 8000988:	bf34      	ite	cc
 800098a:	2001      	movcc	r0, #1
 800098c:	2000      	movcs	r0, #0
 800098e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000992:	bf00      	nop

08000994 <__aeabi_d2iz>:
 8000994:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000998:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800099c:	d215      	bcs.n	80009ca <__aeabi_d2iz+0x36>
 800099e:	d511      	bpl.n	80009c4 <__aeabi_d2iz+0x30>
 80009a0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009a8:	d912      	bls.n	80009d0 <__aeabi_d2iz+0x3c>
 80009aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009b6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ba:	fa23 f002 	lsr.w	r0, r3, r2
 80009be:	bf18      	it	ne
 80009c0:	4240      	negne	r0, r0
 80009c2:	4770      	bx	lr
 80009c4:	f04f 0000 	mov.w	r0, #0
 80009c8:	4770      	bx	lr
 80009ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ce:	d105      	bne.n	80009dc <__aeabi_d2iz+0x48>
 80009d0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009d4:	bf08      	it	eq
 80009d6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop

080009e4 <__aeabi_d2uiz>:
 80009e4:	004a      	lsls	r2, r1, #1
 80009e6:	d211      	bcs.n	8000a0c <__aeabi_d2uiz+0x28>
 80009e8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009ec:	d211      	bcs.n	8000a12 <__aeabi_d2uiz+0x2e>
 80009ee:	d50d      	bpl.n	8000a0c <__aeabi_d2uiz+0x28>
 80009f0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009f8:	d40e      	bmi.n	8000a18 <__aeabi_d2uiz+0x34>
 80009fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a02:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a06:	fa23 f002 	lsr.w	r0, r3, r2
 8000a0a:	4770      	bx	lr
 8000a0c:	f04f 0000 	mov.w	r0, #0
 8000a10:	4770      	bx	lr
 8000a12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a16:	d102      	bne.n	8000a1e <__aeabi_d2uiz+0x3a>
 8000a18:	f04f 30ff 	mov.w	r0, #4294967295
 8000a1c:	4770      	bx	lr
 8000a1e:	f04f 0000 	mov.w	r0, #0
 8000a22:	4770      	bx	lr

08000a24 <__aeabi_frsub>:
 8000a24:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a28:	e002      	b.n	8000a30 <__addsf3>
 8000a2a:	bf00      	nop

08000a2c <__aeabi_fsub>:
 8000a2c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a30 <__addsf3>:
 8000a30:	0042      	lsls	r2, r0, #1
 8000a32:	bf1f      	itttt	ne
 8000a34:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a38:	ea92 0f03 	teqne	r2, r3
 8000a3c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a40:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a44:	d06a      	beq.n	8000b1c <__addsf3+0xec>
 8000a46:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a4a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a4e:	bfc1      	itttt	gt
 8000a50:	18d2      	addgt	r2, r2, r3
 8000a52:	4041      	eorgt	r1, r0
 8000a54:	4048      	eorgt	r0, r1
 8000a56:	4041      	eorgt	r1, r0
 8000a58:	bfb8      	it	lt
 8000a5a:	425b      	neglt	r3, r3
 8000a5c:	2b19      	cmp	r3, #25
 8000a5e:	bf88      	it	hi
 8000a60:	4770      	bxhi	lr
 8000a62:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a66:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a6a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000a6e:	bf18      	it	ne
 8000a70:	4240      	negne	r0, r0
 8000a72:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a76:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a7a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a7e:	bf18      	it	ne
 8000a80:	4249      	negne	r1, r1
 8000a82:	ea92 0f03 	teq	r2, r3
 8000a86:	d03f      	beq.n	8000b08 <__addsf3+0xd8>
 8000a88:	f1a2 0201 	sub.w	r2, r2, #1
 8000a8c:	fa41 fc03 	asr.w	ip, r1, r3
 8000a90:	eb10 000c 	adds.w	r0, r0, ip
 8000a94:	f1c3 0320 	rsb	r3, r3, #32
 8000a98:	fa01 f103 	lsl.w	r1, r1, r3
 8000a9c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000aa0:	d502      	bpl.n	8000aa8 <__addsf3+0x78>
 8000aa2:	4249      	negs	r1, r1
 8000aa4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000aa8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000aac:	d313      	bcc.n	8000ad6 <__addsf3+0xa6>
 8000aae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ab2:	d306      	bcc.n	8000ac2 <__addsf3+0x92>
 8000ab4:	0840      	lsrs	r0, r0, #1
 8000ab6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000aba:	f102 0201 	add.w	r2, r2, #1
 8000abe:	2afe      	cmp	r2, #254	@ 0xfe
 8000ac0:	d251      	bcs.n	8000b66 <__addsf3+0x136>
 8000ac2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ac6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000aca:	bf08      	it	eq
 8000acc:	f020 0001 	biceq.w	r0, r0, #1
 8000ad0:	ea40 0003 	orr.w	r0, r0, r3
 8000ad4:	4770      	bx	lr
 8000ad6:	0049      	lsls	r1, r1, #1
 8000ad8:	eb40 0000 	adc.w	r0, r0, r0
 8000adc:	3a01      	subs	r2, #1
 8000ade:	bf28      	it	cs
 8000ae0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ae4:	d2ed      	bcs.n	8000ac2 <__addsf3+0x92>
 8000ae6:	fab0 fc80 	clz	ip, r0
 8000aea:	f1ac 0c08 	sub.w	ip, ip, #8
 8000aee:	ebb2 020c 	subs.w	r2, r2, ip
 8000af2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000af6:	bfaa      	itet	ge
 8000af8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000afc:	4252      	neglt	r2, r2
 8000afe:	4318      	orrge	r0, r3
 8000b00:	bfbc      	itt	lt
 8000b02:	40d0      	lsrlt	r0, r2
 8000b04:	4318      	orrlt	r0, r3
 8000b06:	4770      	bx	lr
 8000b08:	f092 0f00 	teq	r2, #0
 8000b0c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b10:	bf06      	itte	eq
 8000b12:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b16:	3201      	addeq	r2, #1
 8000b18:	3b01      	subne	r3, #1
 8000b1a:	e7b5      	b.n	8000a88 <__addsf3+0x58>
 8000b1c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b20:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b24:	bf18      	it	ne
 8000b26:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b2a:	d021      	beq.n	8000b70 <__addsf3+0x140>
 8000b2c:	ea92 0f03 	teq	r2, r3
 8000b30:	d004      	beq.n	8000b3c <__addsf3+0x10c>
 8000b32:	f092 0f00 	teq	r2, #0
 8000b36:	bf08      	it	eq
 8000b38:	4608      	moveq	r0, r1
 8000b3a:	4770      	bx	lr
 8000b3c:	ea90 0f01 	teq	r0, r1
 8000b40:	bf1c      	itt	ne
 8000b42:	2000      	movne	r0, #0
 8000b44:	4770      	bxne	lr
 8000b46:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b4a:	d104      	bne.n	8000b56 <__addsf3+0x126>
 8000b4c:	0040      	lsls	r0, r0, #1
 8000b4e:	bf28      	it	cs
 8000b50:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b54:	4770      	bx	lr
 8000b56:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b5a:	bf3c      	itt	cc
 8000b5c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b60:	4770      	bxcc	lr
 8000b62:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b66:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	4770      	bx	lr
 8000b70:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b74:	bf16      	itet	ne
 8000b76:	4608      	movne	r0, r1
 8000b78:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b7c:	4601      	movne	r1, r0
 8000b7e:	0242      	lsls	r2, r0, #9
 8000b80:	bf06      	itte	eq
 8000b82:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b86:	ea90 0f01 	teqeq	r0, r1
 8000b8a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_ui2f>:
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	e004      	b.n	8000ba0 <__aeabi_i2f+0x8>
 8000b96:	bf00      	nop

08000b98 <__aeabi_i2f>:
 8000b98:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b9c:	bf48      	it	mi
 8000b9e:	4240      	negmi	r0, r0
 8000ba0:	ea5f 0c00 	movs.w	ip, r0
 8000ba4:	bf08      	it	eq
 8000ba6:	4770      	bxeq	lr
 8000ba8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000bac:	4601      	mov	r1, r0
 8000bae:	f04f 0000 	mov.w	r0, #0
 8000bb2:	e01c      	b.n	8000bee <__aeabi_l2f+0x2a>

08000bb4 <__aeabi_ul2f>:
 8000bb4:	ea50 0201 	orrs.w	r2, r0, r1
 8000bb8:	bf08      	it	eq
 8000bba:	4770      	bxeq	lr
 8000bbc:	f04f 0300 	mov.w	r3, #0
 8000bc0:	e00a      	b.n	8000bd8 <__aeabi_l2f+0x14>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_l2f>:
 8000bc4:	ea50 0201 	orrs.w	r2, r0, r1
 8000bc8:	bf08      	it	eq
 8000bca:	4770      	bxeq	lr
 8000bcc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000bd0:	d502      	bpl.n	8000bd8 <__aeabi_l2f+0x14>
 8000bd2:	4240      	negs	r0, r0
 8000bd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd8:	ea5f 0c01 	movs.w	ip, r1
 8000bdc:	bf02      	ittt	eq
 8000bde:	4684      	moveq	ip, r0
 8000be0:	4601      	moveq	r1, r0
 8000be2:	2000      	moveq	r0, #0
 8000be4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000be8:	bf08      	it	eq
 8000bea:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000bee:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000bf2:	fabc f28c 	clz	r2, ip
 8000bf6:	3a08      	subs	r2, #8
 8000bf8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bfc:	db10      	blt.n	8000c20 <__aeabi_l2f+0x5c>
 8000bfe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c02:	4463      	add	r3, ip
 8000c04:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c08:	f1c2 0220 	rsb	r2, r2, #32
 8000c0c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c10:	fa20 f202 	lsr.w	r2, r0, r2
 8000c14:	eb43 0002 	adc.w	r0, r3, r2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f102 0220 	add.w	r2, r2, #32
 8000c24:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c28:	f1c2 0220 	rsb	r2, r2, #32
 8000c2c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c30:	fa21 f202 	lsr.w	r2, r1, r2
 8000c34:	eb43 0002 	adc.w	r0, r3, r2
 8000c38:	bf08      	it	eq
 8000c3a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c3e:	4770      	bx	lr

08000c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000c44:	b096      	sub	sp, #88	@ 0x58
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c48:	f000 fe7e 	bl	8001948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c4c:	f000 fa26 	bl	800109c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c50:	f000 fae2 	bl	8001218 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c54:	f000 fa9c 	bl	8001190 <MX_DMA_Init>
  MX_SPI1_Init();
 8000c58:	f000 fa62 	bl	8001120 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  display_GC9A01_init(&gDisplayGCA01Init);
 8000c5c:	48b6      	ldr	r0, [pc, #728]	@ (8000f38 <main+0x2f8>)
 8000c5e:	f000 fd1d 	bl	800169c <display_GC9A01_init>
  //HAL_NVIC_DisableIRQ(DMA1_Channel1_IRQn);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  const uint8_t subLines = 1;
 8000c62:	2301      	movs	r3, #1
 8000c64:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  const uint8_t objSizeX = 10;
 8000c68:	230a      	movs	r3, #10
 8000c6a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  const uint8_t objSizeY = 5;
 8000c6e:	2305      	movs	r3, #5
 8000c70:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  uint8_t lineBuffer[subLines][240][3] __attribute__((aligned(32)));;
 8000c74:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000c78:	3b01      	subs	r3, #1
 8000c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000c7c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000c80:	2200      	movs	r2, #0
 8000c82:	623b      	str	r3, [r7, #32]
 8000c84:	627a      	str	r2, [r7, #36]	@ 0x24
 8000c86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000c8a:	1891      	adds	r1, r2, r2
 8000c8c:	6139      	str	r1, [r7, #16]
 8000c8e:	415b      	adcs	r3, r3
 8000c90:	617b      	str	r3, [r7, #20]
 8000c92:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000c96:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000c9a:	4684      	mov	ip, r0
 8000c9c:	eb12 080c 	adds.w	r8, r2, ip
 8000ca0:	eb43 0901 	adc.w	r9, r3, r1
 8000ca4:	f04f 0200 	mov.w	r2, #0
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8000cb0:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8000cb4:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8000cb8:	ebb2 0108 	subs.w	r1, r2, r8
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	eb63 0309 	sbc.w	r3, r3, r9
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	f04f 0200 	mov.w	r2, #0
 8000cc8:	f04f 0300 	mov.w	r3, #0
 8000ccc:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8000cd0:	4649      	mov	r1, r9
 8000cd2:	01cb      	lsls	r3, r1, #7
 8000cd4:	46c4      	mov	ip, r8
 8000cd6:	ea43 635c 	orr.w	r3, r3, ip, lsr #25
 8000cda:	4641      	mov	r1, r8
 8000cdc:	01ca      	lsls	r2, r1, #7
 8000cde:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	61bb      	str	r3, [r7, #24]
 8000ce6:	61fa      	str	r2, [r7, #28]
 8000ce8:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000cec:	4642      	mov	r2, r8
 8000cee:	464b      	mov	r3, r9
 8000cf0:	1891      	adds	r1, r2, r2
 8000cf2:	6039      	str	r1, [r7, #0]
 8000cf4:	415b      	adcs	r3, r3
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000cfc:	4641      	mov	r1, r8
 8000cfe:	1854      	adds	r4, r2, r1
 8000d00:	4649      	mov	r1, r9
 8000d02:	eb43 0101 	adc.w	r1, r3, r1
 8000d06:	460d      	mov	r5, r1
 8000d08:	f04f 0200 	mov.w	r2, #0
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	012b      	lsls	r3, r5, #4
 8000d12:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000d16:	0122      	lsls	r2, r4, #4
 8000d18:	ebb2 0a04 	subs.w	sl, r2, r4
 8000d1c:	eb63 0b05 	sbc.w	fp, r3, r5
 8000d20:	f04f 0200 	mov.w	r2, #0
 8000d24:	f04f 0300 	mov.w	r3, #0
 8000d28:	ea4f 13cb 	mov.w	r3, fp, lsl #7
 8000d2c:	ea43 635a 	orr.w	r3, r3, sl, lsr #25
 8000d30:	ea4f 12ca 	mov.w	r2, sl, lsl #7
 8000d34:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000d38:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000d3c:	fb02 f303 	mul.w	r3, r2, r3
 8000d40:	3318      	adds	r3, #24
 8000d42:	3307      	adds	r3, #7
 8000d44:	08db      	lsrs	r3, r3, #3
 8000d46:	00db      	lsls	r3, r3, #3
 8000d48:	ebad 0d03 	sub.w	sp, sp, r3
 8000d4c:	466b      	mov	r3, sp
 8000d4e:	331f      	adds	r3, #31
 8000d50:	095b      	lsrs	r3, r3, #5
 8000d52:	015b      	lsls	r3, r3, #5
 8000d54:	637b      	str	r3, [r7, #52]	@ 0x34
  memset(lineBuffer, 0xFF, sizeof(lineBuffer));
 8000d56:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000d5a:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000d5e:	fb02 f303 	mul.w	r3, r2, r3
 8000d62:	461a      	mov	r2, r3
 8000d64:	21ff      	movs	r1, #255	@ 0xff
 8000d66:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000d68:	f002 fc2b 	bl	80035c2 <memset>
  uint8_t objX = 0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  uint8_t objY = 120;
 8000d72:	2378      	movs	r3, #120	@ 0x78
 8000d74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  while (1)
  {
	  if (objX > 240)
 8000d78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000d7c:	2bf0      	cmp	r3, #240	@ 0xf0
 8000d7e:	f200 80d5 	bhi.w	8000f2c <main+0x2ec>
		  break;

	  for (int x = 0; x < 240; x+= subLines)
 8000d82:	2300      	movs	r3, #0
 8000d84:	653b      	str	r3, [r7, #80]	@ 0x50
 8000d86:	e0c7      	b.n	8000f18 <main+0x2d8>
	  {
		  for (int subLineIndx = 0; subLineIndx < subLines; subLineIndx++)
 8000d88:	2300      	movs	r3, #0
 8000d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000d8c:	e0a1      	b.n	8000ed2 <main+0x292>
		  {
			  uint8_t tempX = x + subLineIndx;
 8000d8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d90:	b2da      	uxtb	r2, r3
 8000d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	4413      	add	r3, r2
 8000d98:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
			  for (int y = 0; y < 240; y++)
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000da0:	e090      	b.n	8000ec4 <main+0x284>
			  {
				  if (x < y) {
 8000da2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000da4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000da6:	429a      	cmp	r2, r3
 8000da8:	da0f      	bge.n	8000dca <main+0x18a>
					  lineBuffer[subLineIndx][y][2] = 0xFF;
 8000daa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000dac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000dae:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000db0:	4613      	mov	r3, r2
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	4413      	add	r3, r2
 8000db6:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000dba:	fb00 f202 	mul.w	r2, r0, r2
 8000dbe:	4413      	add	r3, r2
 8000dc0:	440b      	add	r3, r1
 8000dc2:	3302      	adds	r3, #2
 8000dc4:	22ff      	movs	r2, #255	@ 0xff
 8000dc6:	701a      	strb	r2, [r3, #0]
 8000dc8:	e00e      	b.n	8000de8 <main+0x1a8>
				  } else {
					  lineBuffer[subLineIndx][y][2] = 0x00;
 8000dca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000dcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000dce:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000dd0:	4613      	mov	r3, r2
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	4413      	add	r3, r2
 8000dd6:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000dda:	fb00 f202 	mul.w	r2, r0, r2
 8000dde:	4413      	add	r3, r2
 8000de0:	440b      	add	r3, r1
 8000de2:	3302      	adds	r3, #2
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]
				  }
				  if ((tempX > objX) && (tempX < objX + objSizeX) && (y > objY) && (y < objY + objSizeY))
 8000de8:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8000dec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d945      	bls.n	8000e80 <main+0x240>
 8000df4:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8000df8:	f897 1057 	ldrb.w	r1, [r7, #87]	@ 0x57
 8000dfc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000e00:	440b      	add	r3, r1
 8000e02:	429a      	cmp	r2, r3
 8000e04:	da3c      	bge.n	8000e80 <main+0x240>
 8000e06:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000e0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	dd37      	ble.n	8000e80 <main+0x240>
 8000e10:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8000e14:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8000e18:	4413      	add	r3, r2
 8000e1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	da2f      	bge.n	8000e80 <main+0x240>
				  {
					  lineBuffer[tempX][y][0] = 0x00;
 8000e20:	f897 0032 	ldrb.w	r0, [r7, #50]	@ 0x32
 8000e24:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000e26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000e28:	4613      	mov	r3, r2
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	4413      	add	r3, r2
 8000e2e:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000e32:	fb00 f202 	mul.w	r2, r0, r2
 8000e36:	4413      	add	r3, r2
 8000e38:	440b      	add	r3, r1
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
					  lineBuffer[tempX][y][1] = 0x00;
 8000e3e:	f897 0032 	ldrb.w	r0, [r7, #50]	@ 0x32
 8000e42:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000e44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000e46:	4613      	mov	r3, r2
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	4413      	add	r3, r2
 8000e4c:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000e50:	fb00 f202 	mul.w	r2, r0, r2
 8000e54:	4413      	add	r3, r2
 8000e56:	440b      	add	r3, r1
 8000e58:	3301      	adds	r3, #1
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	701a      	strb	r2, [r3, #0]
					  lineBuffer[tempX][y][2] = 0x00;
 8000e5e:	f897 0032 	ldrb.w	r0, [r7, #50]	@ 0x32
 8000e62:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000e64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000e66:	4613      	mov	r3, r2
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	4413      	add	r3, r2
 8000e6c:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000e70:	fb00 f202 	mul.w	r2, r0, r2
 8000e74:	4413      	add	r3, r2
 8000e76:	440b      	add	r3, r1
 8000e78:	3302      	adds	r3, #2
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	701a      	strb	r2, [r3, #0]
 8000e7e:	e01e      	b.n	8000ebe <main+0x27e>
				  }
				  else
				  {
					  lineBuffer[tempX][y][0] = 0xFF;
 8000e80:	f897 0032 	ldrb.w	r0, [r7, #50]	@ 0x32
 8000e84:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000e86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000e88:	4613      	mov	r3, r2
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	4413      	add	r3, r2
 8000e8e:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000e92:	fb00 f202 	mul.w	r2, r0, r2
 8000e96:	4413      	add	r3, r2
 8000e98:	440b      	add	r3, r1
 8000e9a:	22ff      	movs	r2, #255	@ 0xff
 8000e9c:	701a      	strb	r2, [r3, #0]
					  lineBuffer[tempX][y][1] = 0xFF;
 8000e9e:	f897 0032 	ldrb.w	r0, [r7, #50]	@ 0x32
 8000ea2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000ea4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000ea6:	4613      	mov	r3, r2
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	4413      	add	r3, r2
 8000eac:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000eb0:	fb00 f202 	mul.w	r2, r0, r2
 8000eb4:	4413      	add	r3, r2
 8000eb6:	440b      	add	r3, r1
 8000eb8:	3301      	adds	r3, #1
 8000eba:	22ff      	movs	r2, #255	@ 0xff
 8000ebc:	701a      	strb	r2, [r3, #0]
			  for (int y = 0; y < 240; y++)
 8000ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000ec4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ec6:	2bef      	cmp	r3, #239	@ 0xef
 8000ec8:	f77f af6b 	ble.w	8000da2 <main+0x162>
		  for (int subLineIndx = 0; subLineIndx < subLines; subLineIndx++)
 8000ecc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ece:	3301      	adds	r3, #1
 8000ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000ed2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000ed6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	f6ff af58 	blt.w	8000d8e <main+0x14e>
				  }
			  }
		  }
		  if (x == 0)
 8000ede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d10a      	bne.n	8000efa <main+0x2ba>
			  GC9A01_writeDMA((uint8_t*) lineBuffer, sizeof(lineBuffer));
 8000ee4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000ee8:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000eec:	fb02 f303 	mul.w	r3, r2, r3
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000ef4:	f000 fbb2 	bl	800165c <GC9A01_writeDMA>
 8000ef8:	e009      	b.n	8000f0e <main+0x2ce>
		  else
			  GC9A01_write_continueDMA((uint8_t*) lineBuffer, sizeof(lineBuffer));
 8000efa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000efe:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000f02:	fb02 f303 	mul.w	r3, r2, r3
 8000f06:	4619      	mov	r1, r3
 8000f08:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000f0a:	f000 fbb7 	bl	800167c <GC9A01_write_continueDMA>
	  for (int x = 0; x < 240; x+= subLines)
 8000f0e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000f12:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000f14:	4413      	add	r3, r2
 8000f16:	653b      	str	r3, [r7, #80]	@ 0x50
 8000f18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000f1a:	2bef      	cmp	r3, #239	@ 0xef
 8000f1c:	f77f af34 	ble.w	8000d88 <main+0x148>
	  }
	  objX+=10;
 8000f20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000f24:	330a      	adds	r3, #10
 8000f26:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	  if (objX > 240)
 8000f2a:	e725      	b.n	8000d78 <main+0x138>
		  break;
 8000f2c:	bf00      	nop

    /* USER CODE BEGIN 3 */
  }

  //display_GC9A01_enableDualData();
  float frequency = 0.026;
 8000f2e:	4b03      	ldr	r3, [pc, #12]	@ (8000f3c <main+0x2fc>)
 8000f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(1)
  {

	  // Rainbow
	  uint8_t color[3];
	  for (int x = 0; x < 240; x++)
 8000f32:	2300      	movs	r3, #0
 8000f34:	647b      	str	r3, [r7, #68]	@ 0x44
 8000f36:	e0a5      	b.n	8001084 <main+0x444>
 8000f38:	20000000 	.word	0x20000000
 8000f3c:	3cd4fdf4 	.word	0x3cd4fdf4
	  {
		  color[0] = sin(frequency*x + 0) * 127 + 128;
 8000f40:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000f42:	f7ff fe29 	bl	8000b98 <__aeabi_i2f>
 8000f46:	4603      	mov	r3, r0
 8000f48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fa2a 	bl	80003a4 <__aeabi_fmul>
 8000f50:	4603      	mov	r3, r0
 8000f52:	f04f 0100 	mov.w	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fd6a 	bl	8000a30 <__addsf3>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff fc38 	bl	80007d4 <__aeabi_f2d>
 8000f64:	4602      	mov	r2, r0
 8000f66:	460b      	mov	r3, r1
 8000f68:	4610      	mov	r0, r2
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	f002 fb64 	bl	8003638 <sin>
 8000f70:	a347      	add	r3, pc, #284	@ (adr r3, 8001090 <main+0x450>)
 8000f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f76:	f7ff f8eb 	bl	8000150 <__aeabi_dmul>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	4610      	mov	r0, r2
 8000f80:	4619      	mov	r1, r3
 8000f82:	f04f 0200 	mov.w	r2, #0
 8000f86:	4b44      	ldr	r3, [pc, #272]	@ (8001098 <main+0x458>)
 8000f88:	f7ff fac6 	bl	8000518 <__adddf3>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4610      	mov	r0, r2
 8000f92:	4619      	mov	r1, r3
 8000f94:	f7ff fd26 	bl	80009e4 <__aeabi_d2uiz>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
		  color[1] = sin(frequency*x + 2) * 127 + 128;
 8000fa0:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000fa2:	f7ff fdf9 	bl	8000b98 <__aeabi_i2f>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff f9fa 	bl	80003a4 <__aeabi_fmul>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff fd3a 	bl	8000a30 <__addsf3>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff fc08 	bl	80007d4 <__aeabi_f2d>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4610      	mov	r0, r2
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f002 fb34 	bl	8003638 <sin>
 8000fd0:	a32f      	add	r3, pc, #188	@ (adr r3, 8001090 <main+0x450>)
 8000fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd6:	f7ff f8bb 	bl	8000150 <__aeabi_dmul>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	4610      	mov	r0, r2
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f04f 0200 	mov.w	r2, #0
 8000fe6:	4b2c      	ldr	r3, [pc, #176]	@ (8001098 <main+0x458>)
 8000fe8:	f7ff fa96 	bl	8000518 <__adddf3>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f7ff fcf6 	bl	80009e4 <__aeabi_d2uiz>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
		  color[2] = sin(frequency*x + 4) * 127 + 128;
 8001000:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001002:	f7ff fdc9 	bl	8000b98 <__aeabi_i2f>
 8001006:	4603      	mov	r3, r0
 8001008:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff f9ca 	bl	80003a4 <__aeabi_fmul>
 8001010:	4603      	mov	r3, r0
 8001012:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fd0a 	bl	8000a30 <__addsf3>
 800101c:	4603      	mov	r3, r0
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fbd8 	bl	80007d4 <__aeabi_f2d>
 8001024:	4602      	mov	r2, r0
 8001026:	460b      	mov	r3, r1
 8001028:	4610      	mov	r0, r2
 800102a:	4619      	mov	r1, r3
 800102c:	f002 fb04 	bl	8003638 <sin>
 8001030:	a317      	add	r3, pc, #92	@ (adr r3, 8001090 <main+0x450>)
 8001032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001036:	f7ff f88b 	bl	8000150 <__aeabi_dmul>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	4610      	mov	r0, r2
 8001040:	4619      	mov	r1, r3
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	4b14      	ldr	r3, [pc, #80]	@ (8001098 <main+0x458>)
 8001048:	f7ff fa66 	bl	8000518 <__adddf3>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4610      	mov	r0, r2
 8001052:	4619      	mov	r1, r3
 8001054:	f7ff fcc6 	bl	80009e4 <__aeabi_d2uiz>
 8001058:	4603      	mov	r3, r0
 800105a:	b2db      	uxtb	r3, r3
 800105c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
		  for (int y = 0; y < 240; y+=2)
 8001060:	2300      	movs	r3, #0
 8001062:	643b      	str	r3, [r7, #64]	@ 0x40
 8001064:	e008      	b.n	8001078 <main+0x438>
		  {
			  GC9A01_write_continueDMA(color, 3);
 8001066:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800106a:	2103      	movs	r1, #3
 800106c:	4618      	mov	r0, r3
 800106e:	f000 fb05 	bl	800167c <GC9A01_write_continueDMA>
		  for (int y = 0; y < 240; y+=2)
 8001072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001074:	3302      	adds	r3, #2
 8001076:	643b      	str	r3, [r7, #64]	@ 0x40
 8001078:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800107a:	2bef      	cmp	r3, #239	@ 0xef
 800107c:	ddf3      	ble.n	8001066 <main+0x426>
	  for (int x = 0; x < 240; x++)
 800107e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001080:	3301      	adds	r3, #1
 8001082:	647b      	str	r3, [r7, #68]	@ 0x44
 8001084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001086:	2bef      	cmp	r3, #239	@ 0xef
 8001088:	f77f af5a 	ble.w	8000f40 <main+0x300>
  {
 800108c:	e751      	b.n	8000f32 <main+0x2f2>
 800108e:	bf00      	nop
 8001090:	00000000 	.word	0x00000000
 8001094:	405fc000 	.word	0x405fc000
 8001098:	40600000 	.word	0x40600000

0800109c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b090      	sub	sp, #64	@ 0x40
 80010a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010a2:	f107 0318 	add.w	r3, r7, #24
 80010a6:	2228      	movs	r2, #40	@ 0x28
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f002 fa89 	bl	80035c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b0:	1d3b      	adds	r3, r7, #4
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
 80010ba:	60da      	str	r2, [r3, #12]
 80010bc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010be:	2302      	movs	r3, #2
 80010c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010c2:	2301      	movs	r3, #1
 80010c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010c6:	2310      	movs	r3, #16
 80010c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ca:	2302      	movs	r3, #2
 80010cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80010ce:	2300      	movs	r3, #0
 80010d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80010d2:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80010d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d8:	f107 0318 	add.w	r3, r7, #24
 80010dc:	4618      	mov	r0, r3
 80010de:	f001 f9c9 	bl	8002474 <HAL_RCC_OscConfig>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <SystemClock_Config+0x50>
  {
    Error_Handler();
 80010e8:	f000 f8c8 	bl	800127c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ec:	230f      	movs	r3, #15
 80010ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010f0:	2302      	movs	r3, #2
 80010f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f4:	2300      	movs	r3, #0
 80010f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	2102      	movs	r1, #2
 8001106:	4618      	mov	r0, r3
 8001108:	f001 fc36 	bl	8002978 <HAL_RCC_ClockConfig>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001112:	f000 f8b3 	bl	800127c <Error_Handler>
  }
}
 8001116:	bf00      	nop
 8001118:	3740      	adds	r7, #64	@ 0x40
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001124:	4b18      	ldr	r3, [pc, #96]	@ (8001188 <MX_SPI1_Init+0x68>)
 8001126:	4a19      	ldr	r2, [pc, #100]	@ (800118c <MX_SPI1_Init+0x6c>)
 8001128:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800112a:	4b17      	ldr	r3, [pc, #92]	@ (8001188 <MX_SPI1_Init+0x68>)
 800112c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001130:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <MX_SPI1_Init+0x68>)
 8001134:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001138:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800113a:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <MX_SPI1_Init+0x68>)
 800113c:	2200      	movs	r2, #0
 800113e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_SPI1_Init+0x68>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001146:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <MX_SPI1_Init+0x68>)
 8001148:	2200      	movs	r2, #0
 800114a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800114c:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_SPI1_Init+0x68>)
 800114e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001152:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001154:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <MX_SPI1_Init+0x68>)
 8001156:	2208      	movs	r2, #8
 8001158:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800115a:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <MX_SPI1_Init+0x68>)
 800115c:	2200      	movs	r2, #0
 800115e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001160:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <MX_SPI1_Init+0x68>)
 8001162:	2200      	movs	r2, #0
 8001164:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001166:	4b08      	ldr	r3, [pc, #32]	@ (8001188 <MX_SPI1_Init+0x68>)
 8001168:	2200      	movs	r2, #0
 800116a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800116c:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <MX_SPI1_Init+0x68>)
 800116e:	220a      	movs	r2, #10
 8001170:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001172:	4805      	ldr	r0, [pc, #20]	@ (8001188 <MX_SPI1_Init+0x68>)
 8001174:	f001 fd5c 	bl	8002c30 <HAL_SPI_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800117e:	f000 f87d 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000058 	.word	0x20000058
 800118c:	40013000 	.word	0x40013000

08001190 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel1
  */
static void MX_DMA_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001196:	4b1d      	ldr	r3, [pc, #116]	@ (800120c <MX_DMA_Init+0x7c>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	4a1c      	ldr	r2, [pc, #112]	@ (800120c <MX_DMA_Init+0x7c>)
 800119c:	f043 0301 	orr.w	r3, r3, #1
 80011a0:	6153      	str	r3, [r2, #20]
 80011a2:	4b1a      	ldr	r3, [pc, #104]	@ (800120c <MX_DMA_Init+0x7c>)
 80011a4:	695b      	ldr	r3, [r3, #20]
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 80011ae:	4b18      	ldr	r3, [pc, #96]	@ (8001210 <MX_DMA_Init+0x80>)
 80011b0:	4a18      	ldr	r2, [pc, #96]	@ (8001214 <MX_DMA_Init+0x84>)
 80011b2:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80011b4:	4b16      	ldr	r3, [pc, #88]	@ (8001210 <MX_DMA_Init+0x80>)
 80011b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011ba:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 80011bc:	4b14      	ldr	r3, [pc, #80]	@ (8001210 <MX_DMA_Init+0x80>)
 80011be:	2240      	movs	r2, #64	@ 0x40
 80011c0:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 80011c2:	4b13      	ldr	r3, [pc, #76]	@ (8001210 <MX_DMA_Init+0x80>)
 80011c4:	2280      	movs	r2, #128	@ 0x80
 80011c6:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011c8:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <MX_DMA_Init+0x80>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011ce:	4b10      	ldr	r3, [pc, #64]	@ (8001210 <MX_DMA_Init+0x80>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 80011d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <MX_DMA_Init+0x80>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80011da:	4b0d      	ldr	r3, [pc, #52]	@ (8001210 <MX_DMA_Init+0x80>)
 80011dc:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 80011e0:	61da      	str	r2, [r3, #28]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 80011e2:	480b      	ldr	r0, [pc, #44]	@ (8001210 <MX_DMA_Init+0x80>)
 80011e4:	f000 fd44 	bl	8001c70 <HAL_DMA_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_DMA_Init+0x62>
  {
    Error_Handler( );
 80011ee:	f000 f845 	bl	800127c <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80011f2:	2200      	movs	r2, #0
 80011f4:	2100      	movs	r1, #0
 80011f6:	200d      	movs	r0, #13
 80011f8:	f000 fd03 	bl	8001c02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80011fc:	200d      	movs	r0, #13
 80011fe:	f000 fd1c 	bl	8001c3a <HAL_NVIC_EnableIRQ>

}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40021000 	.word	0x40021000
 8001210:	200000f4 	.word	0x200000f4
 8001214:	40020008 	.word	0x40020008

08001218 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121e:	f107 0308 	add.w	r3, r7, #8
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800122c:	4b11      	ldr	r3, [pc, #68]	@ (8001274 <MX_GPIO_Init+0x5c>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	4a10      	ldr	r2, [pc, #64]	@ (8001274 <MX_GPIO_Init+0x5c>)
 8001232:	f043 0304 	orr.w	r3, r3, #4
 8001236:	6193      	str	r3, [r2, #24]
 8001238:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <MX_GPIO_Init+0x5c>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	f003 0304 	and.w	r3, r3, #4
 8001240:	607b      	str	r3, [r7, #4]
 8001242:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISPLAY_RST_Pin|DISPLAY_DC_Pin, GPIO_PIN_RESET);
 8001244:	2200      	movs	r2, #0
 8001246:	2148      	movs	r1, #72	@ 0x48
 8001248:	480b      	ldr	r0, [pc, #44]	@ (8001278 <MX_GPIO_Init+0x60>)
 800124a:	f001 f8fb 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DISPLAY_RST_Pin DISPLAY_DC_Pin */
  GPIO_InitStruct.Pin = DISPLAY_RST_Pin|DISPLAY_DC_Pin;
 800124e:	2348      	movs	r3, #72	@ 0x48
 8001250:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001252:	2301      	movs	r3, #1
 8001254:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125a:	2302      	movs	r3, #2
 800125c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125e:	f107 0308 	add.w	r3, r7, #8
 8001262:	4619      	mov	r1, r3
 8001264:	4804      	ldr	r0, [pc, #16]	@ (8001278 <MX_GPIO_Init+0x60>)
 8001266:	f000 ff69 	bl	800213c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800126a:	bf00      	nop
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40021000 	.word	0x40021000
 8001278:	40010800 	.word	0x40010800

0800127c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001280:	b672      	cpsid	i
}
 8001282:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <Error_Handler+0x8>

08001288 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800128e:	4b15      	ldr	r3, [pc, #84]	@ (80012e4 <HAL_MspInit+0x5c>)
 8001290:	699b      	ldr	r3, [r3, #24]
 8001292:	4a14      	ldr	r2, [pc, #80]	@ (80012e4 <HAL_MspInit+0x5c>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	6193      	str	r3, [r2, #24]
 800129a:	4b12      	ldr	r3, [pc, #72]	@ (80012e4 <HAL_MspInit+0x5c>)
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012a6:	4b0f      	ldr	r3, [pc, #60]	@ (80012e4 <HAL_MspInit+0x5c>)
 80012a8:	69db      	ldr	r3, [r3, #28]
 80012aa:	4a0e      	ldr	r2, [pc, #56]	@ (80012e4 <HAL_MspInit+0x5c>)
 80012ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012b0:	61d3      	str	r3, [r2, #28]
 80012b2:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <HAL_MspInit+0x5c>)
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012be:	4b0a      	ldr	r3, [pc, #40]	@ (80012e8 <HAL_MspInit+0x60>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	4a04      	ldr	r2, [pc, #16]	@ (80012e8 <HAL_MspInit+0x60>)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012da:	bf00      	nop
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	40021000 	.word	0x40021000
 80012e8:	40010000 	.word	0x40010000

080012ec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b088      	sub	sp, #32
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a2c      	ldr	r2, [pc, #176]	@ (80013b8 <HAL_SPI_MspInit+0xcc>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d151      	bne.n	80013b0 <HAL_SPI_MspInit+0xc4>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800130c:	4b2b      	ldr	r3, [pc, #172]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 800130e:	699b      	ldr	r3, [r3, #24]
 8001310:	4a2a      	ldr	r2, [pc, #168]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 8001312:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001316:	6193      	str	r3, [r2, #24]
 8001318:	4b28      	ldr	r3, [pc, #160]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 800131a:	699b      	ldr	r3, [r3, #24]
 800131c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001324:	4b25      	ldr	r3, [pc, #148]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	4a24      	ldr	r2, [pc, #144]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 800132a:	f043 0304 	orr.w	r3, r3, #4
 800132e:	6193      	str	r3, [r2, #24]
 8001330:	4b22      	ldr	r3, [pc, #136]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	f003 0304 	and.w	r3, r3, #4
 8001338:	60bb      	str	r3, [r7, #8]
 800133a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DISPLAY_CS_Pin|DISPLAY_SCK_Pin|DISPLAY_MOSI_Pin;
 800133c:	23b0      	movs	r3, #176	@ 0xb0
 800133e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001340:	2302      	movs	r3, #2
 8001342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001344:	2303      	movs	r3, #3
 8001346:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001348:	f107 0310 	add.w	r3, r7, #16
 800134c:	4619      	mov	r1, r3
 800134e:	481c      	ldr	r0, [pc, #112]	@ (80013c0 <HAL_SPI_MspInit+0xd4>)
 8001350:	f000 fef4 	bl	800213c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001354:	4b1b      	ldr	r3, [pc, #108]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 8001356:	4a1c      	ldr	r2, [pc, #112]	@ (80013c8 <HAL_SPI_MspInit+0xdc>)
 8001358:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800135a:	4b1a      	ldr	r3, [pc, #104]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 800135c:	2210      	movs	r2, #16
 800135e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001360:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001366:	4b17      	ldr	r3, [pc, #92]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 8001368:	2280      	movs	r2, #128	@ 0x80
 800136a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800136c:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 800136e:	2200      	movs	r2, #0
 8001370:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001372:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 8001374:	2200      	movs	r2, #0
 8001376:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001378:	4b12      	ldr	r3, [pc, #72]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 800137a:	2200      	movs	r2, #0
 800137c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800137e:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 8001380:	2200      	movs	r2, #0
 8001382:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001384:	480f      	ldr	r0, [pc, #60]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 8001386:	f000 fc73 	bl	8001c70 <HAL_DMA_Init>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 8001390:	f7ff ff74 	bl	800127c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4a0b      	ldr	r2, [pc, #44]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 8001398:	649a      	str	r2, [r3, #72]	@ 0x48
 800139a:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <HAL_SPI_MspInit+0xd8>)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80013a0:	2200      	movs	r2, #0
 80013a2:	2100      	movs	r1, #0
 80013a4:	2023      	movs	r0, #35	@ 0x23
 80013a6:	f000 fc2c 	bl	8001c02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80013aa:	2023      	movs	r0, #35	@ 0x23
 80013ac:	f000 fc45 	bl	8001c3a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80013b0:	bf00      	nop
 80013b2:	3720      	adds	r7, #32
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40013000 	.word	0x40013000
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40010800 	.word	0x40010800
 80013c4:	200000b0 	.word	0x200000b0
 80013c8:	40020030 	.word	0x40020030

080013cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <NMI_Handler+0x4>

080013d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013d8:	bf00      	nop
 80013da:	e7fd      	b.n	80013d8 <HardFault_Handler+0x4>

080013dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e0:	bf00      	nop
 80013e2:	e7fd      	b.n	80013e0 <MemManage_Handler+0x4>

080013e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013e8:	bf00      	nop
 80013ea:	e7fd      	b.n	80013e8 <BusFault_Handler+0x4>

080013ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <UsageFault_Handler+0x4>

080013f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr

08001400 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr

0800140c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr

08001418 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800141c:	f000 fada 	bl	80019d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001420:	bf00      	nop
 8001422:	bd80      	pop	{r7, pc}

08001424 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001428:	4802      	ldr	r0, [pc, #8]	@ (8001434 <DMA1_Channel3_IRQHandler+0x10>)
 800142a:	f000 fd53 	bl	8001ed4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200000b0 	.word	0x200000b0

08001438 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800143c:	4802      	ldr	r0, [pc, #8]	@ (8001448 <SPI1_IRQHandler+0x10>)
 800143e:	f001 fe71 	bl	8003124 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20000058 	.word	0x20000058

0800144c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	bc80      	pop	{r7}
 8001456:	4770      	bx	lr

08001458 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001458:	f7ff fff8 	bl	800144c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800145c:	480b      	ldr	r0, [pc, #44]	@ (800148c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800145e:	490c      	ldr	r1, [pc, #48]	@ (8001490 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001460:	4a0c      	ldr	r2, [pc, #48]	@ (8001494 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001464:	e002      	b.n	800146c <LoopCopyDataInit>

08001466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800146a:	3304      	adds	r3, #4

0800146c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800146c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800146e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001470:	d3f9      	bcc.n	8001466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001472:	4a09      	ldr	r2, [pc, #36]	@ (8001498 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001474:	4c09      	ldr	r4, [pc, #36]	@ (800149c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001478:	e001      	b.n	800147e <LoopFillZerobss>

0800147a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800147a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800147c:	3204      	adds	r2, #4

0800147e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800147e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001480:	d3fb      	bcc.n	800147a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001482:	f002 f8a7 	bl	80035d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001486:	f7ff fbdb 	bl	8000c40 <main>
  bx lr
 800148a:	4770      	bx	lr
  ldr r0, =_sdata
 800148c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001490:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8001494:	080047f8 	.word	0x080047f8
  ldr r2, =_sbss
 8001498:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 800149c:	20000170 	.word	0x20000170

080014a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014a0:	e7fe      	b.n	80014a0 <ADC1_2_IRQHandler>
	...

080014a4 <display_setCS>:
{
	HAL_GPIO_WritePin(gThisGCA01.gpio[DISPLAY_PIN_SCK].port, gThisGCA01.gpio[DISPLAY_PIN_SCK].pin, set ? GPIO_PIN_SET : GPIO_PIN_RESET);
}

static inline void display_setCS(bool set)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(gThisGCA01.gpio[DISPLAY_PIN_CS].port, gThisGCA01.gpio[DISPLAY_PIN_CS].pin, set ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80014ae:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <display_setCS+0x24>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	4a05      	ldr	r2, [pc, #20]	@ (80014c8 <display_setCS+0x24>)
 80014b4:	68d2      	ldr	r2, [r2, #12]
 80014b6:	b291      	uxth	r1, r2
 80014b8:	79fa      	ldrb	r2, [r7, #7]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 ffc2 	bl	8002444 <HAL_GPIO_WritePin>
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000138 	.word	0x20000138

080014cc <display_setRST>:

static inline void display_setRST(bool set)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(gThisGCA01.gpio[DISPLAY_PIN_RST].port, gThisGCA01.gpio[DISPLAY_PIN_RST].pin, set ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80014d6:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <display_setRST+0x24>)
 80014d8:	699b      	ldr	r3, [r3, #24]
 80014da:	4a05      	ldr	r2, [pc, #20]	@ (80014f0 <display_setRST+0x24>)
 80014dc:	69d2      	ldr	r2, [r2, #28]
 80014de:	b291      	uxth	r1, r2
 80014e0:	79fa      	ldrb	r2, [r7, #7]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 ffae 	bl	8002444 <HAL_GPIO_WritePin>
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20000138 	.word	0x20000138

080014f4 <display_setDC>:


static inline void display_setDC(bool set)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(gThisGCA01.gpio[DISPLAY_PIN_DC].port, gThisGCA01.gpio[DISPLAY_PIN_DC].pin, set ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80014fe:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <display_setDC+0x24>)
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	4a05      	ldr	r2, [pc, #20]	@ (8001518 <display_setDC+0x24>)
 8001504:	6952      	ldr	r2, [r2, #20]
 8001506:	b291      	uxth	r1, r2
 8001508:	79fa      	ldrb	r2, [r7, #7]
 800150a:	4618      	mov	r0, r3
 800150c:	f000 ff9a 	bl	8002444 <HAL_GPIO_WritePin>
}
 8001510:	bf00      	nop
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000138 	.word	0x20000138

0800151c <display_transmitDMA>:

/////////////////////////////////////////////////////////
static void display_transmitDMA(uint8_t *data, size_t len)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit_DMA(gThisGCA01.pSPI, data, len);
 8001526:	4b06      	ldr	r3, [pc, #24]	@ (8001540 <display_transmitDMA+0x24>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	683a      	ldr	r2, [r7, #0]
 800152c:	b292      	uxth	r2, r2
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	4618      	mov	r0, r3
 8001532:	f001 fd45 	bl	8002fc0 <HAL_SPI_Transmit_DMA>
}
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000138 	.word	0x20000138

08001544 <GC9A01_write_command>:
void GC9A01_spi_tx(uint8_t *data, size_t len) {
    HAL_SPI_Transmit(&hspi1, data, len, 100);
}


void GC9A01_write_command(uint8_t cmd) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
	display_setDC(false);
 800154e:	2000      	movs	r0, #0
 8001550:	f7ff ffd0 	bl	80014f4 <display_setDC>
    display_setCS(false);
 8001554:	2000      	movs	r0, #0
 8001556:	f7ff ffa5 	bl	80014a4 <display_setCS>
    HAL_SPI_Transmit(gThisGCA01.pSPI, &cmd, 1, 100);
 800155a:	4b07      	ldr	r3, [pc, #28]	@ (8001578 <GC9A01_write_command+0x34>)
 800155c:	6858      	ldr	r0, [r3, #4]
 800155e:	1df9      	adds	r1, r7, #7
 8001560:	2364      	movs	r3, #100	@ 0x64
 8001562:	2201      	movs	r2, #1
 8001564:	f001 fbe8 	bl	8002d38 <HAL_SPI_Transmit>
    display_setCS(true);
 8001568:	2001      	movs	r0, #1
 800156a:	f7ff ff9b 	bl	80014a4 <display_setCS>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000138 	.word	0x20000138

0800157c <GC9A01_write_data>:

void GC9A01_write_data(uint8_t *data, size_t len) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
	display_setDC(true);
 8001586:	2001      	movs	r0, #1
 8001588:	f7ff ffb4 	bl	80014f4 <display_setDC>
    display_setCS(false);
 800158c:	2000      	movs	r0, #0
 800158e:	f7ff ff89 	bl	80014a4 <display_setCS>
    HAL_SPI_Transmit(gThisGCA01.pSPI, data, len, 100);
 8001592:	4b07      	ldr	r3, [pc, #28]	@ (80015b0 <GC9A01_write_data+0x34>)
 8001594:	6858      	ldr	r0, [r3, #4]
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	b29a      	uxth	r2, r3
 800159a:	2364      	movs	r3, #100	@ 0x64
 800159c:	6879      	ldr	r1, [r7, #4]
 800159e:	f001 fbcb 	bl	8002d38 <HAL_SPI_Transmit>
    display_setCS(true);
 80015a2:	2001      	movs	r0, #1
 80015a4:	f7ff ff7e 	bl	80014a4 <display_setCS>
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000138 	.word	0x20000138

080015b4 <GC9A01_write_commandDMA>:

void GC9A01_write_commandDMA(uint8_t cmd) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
	while(gThisGCA01.pSPI->hdmatx->State != HAL_DMA_STATE_READY || gThisGCA01.pSPI->State != HAL_SPI_STATE_READY);
 80015be:	bf00      	nop
 80015c0:	4b0d      	ldr	r3, [pc, #52]	@ (80015f8 <GC9A01_write_commandDMA+0x44>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015c6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d1f7      	bne.n	80015c0 <GC9A01_write_commandDMA+0xc>
 80015d0:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <GC9A01_write_commandDMA+0x44>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d1f0      	bne.n	80015c0 <GC9A01_write_commandDMA+0xc>
	display_setDC(false);
 80015de:	2000      	movs	r0, #0
 80015e0:	f7ff ff88 	bl	80014f4 <display_setDC>
    display_transmitDMA(&cmd, 1);
 80015e4:	1dfb      	adds	r3, r7, #7
 80015e6:	2101      	movs	r1, #1
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff ff97 	bl	800151c <display_transmitDMA>
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000138 	.word	0x20000138

080015fc <GC9A01_write_dataDMA>:

void GC9A01_write_dataDMA(uint8_t *data, size_t len) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
	while(gThisGCA01.pSPI->hdmatx->State != HAL_DMA_STATE_READY || gThisGCA01.pSPI->State != HAL_SPI_STATE_READY);
 8001606:	bf00      	nop
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <GC9A01_write_dataDMA+0x40>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800160e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001612:	b2db      	uxtb	r3, r3
 8001614:	2b01      	cmp	r3, #1
 8001616:	d1f7      	bne.n	8001608 <GC9A01_write_dataDMA+0xc>
 8001618:	4b08      	ldr	r3, [pc, #32]	@ (800163c <GC9A01_write_dataDMA+0x40>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b01      	cmp	r3, #1
 8001624:	d1f0      	bne.n	8001608 <GC9A01_write_dataDMA+0xc>
	display_setDC(true);
 8001626:	2001      	movs	r0, #1
 8001628:	f7ff ff64 	bl	80014f4 <display_setDC>
    display_transmitDMA(data, len);
 800162c:	6839      	ldr	r1, [r7, #0]
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff ff74 	bl	800151c <display_transmitDMA>
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20000138 	.word	0x20000138

08001640 <GC9A01_write_byte>:

static inline void GC9A01_write_byte(uint8_t val) {
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	71fb      	strb	r3, [r7, #7]
    GC9A01_write_data(&val, sizeof(val));
 800164a:	1dfb      	adds	r3, r7, #7
 800164c:	2101      	movs	r1, #1
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff ff94 	bl	800157c <GC9A01_write_data>
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <GC9A01_writeDMA>:
void GC9A01_write_continue(uint8_t *data, size_t len) {
    GC9A01_write_command(MEM_WR_CONT);
    GC9A01_write_data(data, len);
}

void GC9A01_writeDMA(uint8_t *data, size_t len) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
    GC9A01_write_commandDMA(MEM_WR);
 8001666:	202c      	movs	r0, #44	@ 0x2c
 8001668:	f7ff ffa4 	bl	80015b4 <GC9A01_write_commandDMA>
    GC9A01_write_dataDMA(data, len);
 800166c:	6839      	ldr	r1, [r7, #0]
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f7ff ffc4 	bl	80015fc <GC9A01_write_dataDMA>
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <GC9A01_write_continueDMA>:

void GC9A01_write_continueDMA(uint8_t *data, size_t len) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
    GC9A01_write_commandDMA(MEM_WR_CONT);
 8001686:	203c      	movs	r0, #60	@ 0x3c
 8001688:	f7ff ff94 	bl	80015b4 <GC9A01_write_commandDMA>
    GC9A01_write_dataDMA(data, len);
 800168c:	6839      	ldr	r1, [r7, #0]
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f7ff ffb4 	bl	80015fc <GC9A01_write_dataDMA>
}
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <display_GC9A01_init>:

ErrorStatus display_GC9A01_init(display_GC9A01_init_t* pInit)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
	gThisGCA01.ResolutionX = pInit->ResolutionX;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	881a      	ldrh	r2, [r3, #0]
 80016a8:	4b13      	ldr	r3, [pc, #76]	@ (80016f8 <display_GC9A01_init+0x5c>)
 80016aa:	801a      	strh	r2, [r3, #0]
	gThisGCA01.ResolutionY = pInit->ResolutionY;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	885a      	ldrh	r2, [r3, #2]
 80016b0:	4b11      	ldr	r3, [pc, #68]	@ (80016f8 <display_GC9A01_init+0x5c>)
 80016b2:	805a      	strh	r2, [r3, #2]
	gThisGCA01.pSPI = pInit->pSPI;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	4a0f      	ldr	r2, [pc, #60]	@ (80016f8 <display_GC9A01_init+0x5c>)
 80016ba:	6053      	str	r3, [r2, #4]
	memcpy(gThisGCA01.gpio, pInit->gpio, sizeof(display_GC9A01_gpio_t) * DISPLAY_PIN_COUNT);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3308      	adds	r3, #8
 80016c0:	2228      	movs	r2, #40	@ 0x28
 80016c2:	4619      	mov	r1, r3
 80016c4:	480d      	ldr	r0, [pc, #52]	@ (80016fc <display_GC9A01_init+0x60>)
 80016c6:	f001 ffa9 	bl	800361c <memcpy>
	gThisGCA01.interface = DISPLAY_INTERFACE_4_WIRE_SPI;
 80016ca:	4b0b      	ldr	r3, [pc, #44]	@ (80016f8 <display_GC9A01_init+0x5c>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	gThisGCA01.initialized = true;
 80016d2:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <display_GC9A01_init+0x5c>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	display_init();
 80016da:	f000 f856 	bl	800178a <display_init>
	display_SetFrame(0, pInit->ResolutionX, 0, pInit->ResolutionY);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	8819      	ldrh	r1, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	885b      	ldrh	r3, [r3, #2]
 80016e6:	2200      	movs	r2, #0
 80016e8:	2000      	movs	r0, #0
 80016ea:	f000 f809 	bl	8001700 <display_SetFrame>

	return SUCCESS;
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000138 	.word	0x20000138
 80016fc:	20000140 	.word	0x20000140

08001700 <display_SetFrame>:

static void display_SetFrame(uint16_t startX, uint16_t endX, uint16_t startY, uint16_t endY)
{
 8001700:	b590      	push	{r4, r7, lr}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	4604      	mov	r4, r0
 8001708:	4608      	mov	r0, r1
 800170a:	4611      	mov	r1, r2
 800170c:	461a      	mov	r2, r3
 800170e:	4623      	mov	r3, r4
 8001710:	80fb      	strh	r3, [r7, #6]
 8001712:	4603      	mov	r3, r0
 8001714:	80bb      	strh	r3, [r7, #4]
 8001716:	460b      	mov	r3, r1
 8001718:	807b      	strh	r3, [r7, #2]
 800171a:	4613      	mov	r3, r2
 800171c:	803b      	strh	r3, [r7, #0]
    uint8_t data[4];

    GC9A01_write_command(COL_ADDR_SET);
 800171e:	202a      	movs	r0, #42	@ 0x2a
 8001720:	f7ff ff10 	bl	8001544 <GC9A01_write_command>
    data[0] = (startX >> 8) & 0xFF;
 8001724:	88fb      	ldrh	r3, [r7, #6]
 8001726:	0a1b      	lsrs	r3, r3, #8
 8001728:	b29b      	uxth	r3, r3
 800172a:	b2db      	uxtb	r3, r3
 800172c:	733b      	strb	r3, [r7, #12]
    data[1] = startX & 0xFF;
 800172e:	88fb      	ldrh	r3, [r7, #6]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	737b      	strb	r3, [r7, #13]
    data[2] = (endX >> 8) & 0xFF;
 8001734:	88bb      	ldrh	r3, [r7, #4]
 8001736:	0a1b      	lsrs	r3, r3, #8
 8001738:	b29b      	uxth	r3, r3
 800173a:	b2db      	uxtb	r3, r3
 800173c:	73bb      	strb	r3, [r7, #14]
    data[3] = endX & 0xFF;
 800173e:	88bb      	ldrh	r3, [r7, #4]
 8001740:	b2db      	uxtb	r3, r3
 8001742:	73fb      	strb	r3, [r7, #15]
    GC9A01_write_data(data, sizeof(data));
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	2104      	movs	r1, #4
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff ff16 	bl	800157c <GC9A01_write_data>

    GC9A01_write_command(ROW_ADDR_SET);
 8001750:	202b      	movs	r0, #43	@ 0x2b
 8001752:	f7ff fef7 	bl	8001544 <GC9A01_write_command>
    data[0] = (startY >> 8) & 0xFF;
 8001756:	887b      	ldrh	r3, [r7, #2]
 8001758:	0a1b      	lsrs	r3, r3, #8
 800175a:	b29b      	uxth	r3, r3
 800175c:	b2db      	uxtb	r3, r3
 800175e:	733b      	strb	r3, [r7, #12]
    data[1] = startY & 0xFF;
 8001760:	887b      	ldrh	r3, [r7, #2]
 8001762:	b2db      	uxtb	r3, r3
 8001764:	737b      	strb	r3, [r7, #13]
    data[2] = (endY >> 8) & 0xFF;
 8001766:	883b      	ldrh	r3, [r7, #0]
 8001768:	0a1b      	lsrs	r3, r3, #8
 800176a:	b29b      	uxth	r3, r3
 800176c:	b2db      	uxtb	r3, r3
 800176e:	73bb      	strb	r3, [r7, #14]
    data[3] = endY & 0xFF;
 8001770:	883b      	ldrh	r3, [r7, #0]
 8001772:	b2db      	uxtb	r3, r3
 8001774:	73fb      	strb	r3, [r7, #15]
    GC9A01_write_data(data, sizeof(data));
 8001776:	f107 030c 	add.w	r3, r7, #12
 800177a:	2104      	movs	r1, #4
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff fefd 	bl	800157c <GC9A01_write_data>

}
 8001782:	bf00      	nop
 8001784:	3714      	adds	r7, #20
 8001786:	46bd      	mov	sp, r7
 8001788:	bd90      	pop	{r4, r7, pc}

0800178a <display_init>:

static void display_init(void) {
 800178a:	b580      	push	{r7, lr}
 800178c:	af00      	add	r7, sp, #0

	display_setCS(true);
 800178e:	2001      	movs	r0, #1
 8001790:	f7ff fe88 	bl	80014a4 <display_setCS>
    HAL_Delay(5);
 8001794:	2005      	movs	r0, #5
 8001796:	f000 f939 	bl	8001a0c <HAL_Delay>
    display_setRST(false);
 800179a:	2000      	movs	r0, #0
 800179c:	f7ff fe96 	bl	80014cc <display_setRST>
    HAL_Delay(10);
 80017a0:	200a      	movs	r0, #10
 80017a2:	f000 f933 	bl	8001a0c <HAL_Delay>
    display_setRST(true);
 80017a6:	2001      	movs	r0, #1
 80017a8:	f7ff fe90 	bl	80014cc <display_setRST>
    HAL_Delay(120);
 80017ac:	2078      	movs	r0, #120	@ 0x78
 80017ae:	f000 f92d 	bl	8001a0c <HAL_Delay>

    //Inter command set
    GC9A01_write_command(0xFE);
 80017b2:	20fe      	movs	r0, #254	@ 0xfe
 80017b4:	f7ff fec6 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_command(0xEF);
 80017b8:	20ef      	movs	r0, #239	@ 0xef
 80017ba:	f7ff fec3 	bl	8001544 <GC9A01_write_command>

    //Memory Access Control
    GC9A01_write_command(0x36);
 80017be:	2036      	movs	r0, #54	@ 0x36
 80017c0:	f7ff fec0 	bl	8001544 <GC9A01_write_command>
#if ORIENTATION == 0
    GC9A01_write_byte(0x18);
#elif ORIENTATION == 1
    GC9A01_write_byte(0x28);
#elif ORIENTATION == 2
    GC9A01_write_byte(0x48);
 80017c4:	2048      	movs	r0, #72	@ 0x48
 80017c6:	f7ff ff3b 	bl	8001640 <GC9A01_write_byte>
#else
    GC9A01_write_byte(0x88);
#endif

    //COLMOD
    GC9A01_write_command(COLOR_MODE);
 80017ca:	203a      	movs	r0, #58	@ 0x3a
 80017cc:	f7ff feba 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_byte(COLOR_MODE__18_BIT);
 80017d0:	2006      	movs	r0, #6
 80017d2:	f7ff ff35 	bl	8001640 <GC9A01_write_byte>

    //Power Control 2
    GC9A01_write_command(0xC3);
 80017d6:	20c3      	movs	r0, #195	@ 0xc3
 80017d8:	f7ff feb4 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 80017dc:	2013      	movs	r0, #19
 80017de:	f7ff ff2f 	bl	8001640 <GC9A01_write_byte>
    //Power Control 3
    GC9A01_write_command(0xC4);
 80017e2:	20c4      	movs	r0, #196	@ 0xc4
 80017e4:	f7ff feae 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 80017e8:	2013      	movs	r0, #19
 80017ea:	f7ff ff29 	bl	8001640 <GC9A01_write_byte>
    //Power Control 4
    GC9A01_write_command(0xC9);
 80017ee:	20c9      	movs	r0, #201	@ 0xc9
 80017f0:	f7ff fea8 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_byte(0x22);
 80017f4:	2022      	movs	r0, #34	@ 0x22
 80017f6:	f7ff ff23 	bl	8001640 <GC9A01_write_byte>

    //Gamma 1
    GC9A01_write_command(0xF0);
 80017fa:	20f0      	movs	r0, #240	@ 0xf0
 80017fc:	f7ff fea2 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8001800:	2045      	movs	r0, #69	@ 0x45
 8001802:	f7ff ff1d 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 8001806:	2009      	movs	r0, #9
 8001808:	f7ff ff1a 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 800180c:	2008      	movs	r0, #8
 800180e:	f7ff ff17 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8001812:	2008      	movs	r0, #8
 8001814:	f7ff ff14 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x26);
 8001818:	2026      	movs	r0, #38	@ 0x26
 800181a:	f7ff ff11 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x2A);
 800181e:	202a      	movs	r0, #42	@ 0x2a
 8001820:	f7ff ff0e 	bl	8001640 <GC9A01_write_byte>

    //Gamma 2
    GC9A01_write_command(0xF1);
 8001824:	20f1      	movs	r0, #241	@ 0xf1
 8001826:	f7ff fe8d 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 800182a:	2043      	movs	r0, #67	@ 0x43
 800182c:	f7ff ff08 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8001830:	2070      	movs	r0, #112	@ 0x70
 8001832:	f7ff ff05 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x72);
 8001836:	2072      	movs	r0, #114	@ 0x72
 8001838:	f7ff ff02 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x36);
 800183c:	2036      	movs	r0, #54	@ 0x36
 800183e:	f7ff feff 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x37);
 8001842:	2037      	movs	r0, #55	@ 0x37
 8001844:	f7ff fefc 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x6F);
 8001848:	206f      	movs	r0, #111	@ 0x6f
 800184a:	f7ff fef9 	bl	8001640 <GC9A01_write_byte>

    //Gamma 3
    GC9A01_write_command(0xF2);
 800184e:	20f2      	movs	r0, #242	@ 0xf2
 8001850:	f7ff fe78 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8001854:	2045      	movs	r0, #69	@ 0x45
 8001856:	f7ff fef3 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 800185a:	2009      	movs	r0, #9
 800185c:	f7ff fef0 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8001860:	2008      	movs	r0, #8
 8001862:	f7ff feed 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8001866:	2008      	movs	r0, #8
 8001868:	f7ff feea 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x26);
 800186c:	2026      	movs	r0, #38	@ 0x26
 800186e:	f7ff fee7 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x2A);
 8001872:	202a      	movs	r0, #42	@ 0x2a
 8001874:	f7ff fee4 	bl	8001640 <GC9A01_write_byte>

    //Gamma 4
    GC9A01_write_command(0xF3);
 8001878:	20f3      	movs	r0, #243	@ 0xf3
 800187a:	f7ff fe63 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 800187e:	2043      	movs	r0, #67	@ 0x43
 8001880:	f7ff fede 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8001884:	2070      	movs	r0, #112	@ 0x70
 8001886:	f7ff fedb 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x72);
 800188a:	2072      	movs	r0, #114	@ 0x72
 800188c:	f7ff fed8 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x36);
 8001890:	2036      	movs	r0, #54	@ 0x36
 8001892:	f7ff fed5 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x37);
 8001896:	2037      	movs	r0, #55	@ 0x37
 8001898:	f7ff fed2 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x6F);
 800189c:	206f      	movs	r0, #111	@ 0x6f
 800189e:	f7ff fecf 	bl	8001640 <GC9A01_write_byte>

    //Undocumented
    GC9A01_write_command(0x66);
 80018a2:	2066      	movs	r0, #102	@ 0x66
 80018a4:	f7ff fe4e 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_byte(0x3C);
 80018a8:	203c      	movs	r0, #60	@ 0x3c
 80018aa:	f7ff fec9 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80018ae:	2000      	movs	r0, #0
 80018b0:	f7ff fec6 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0xCD);
 80018b4:	20cd      	movs	r0, #205	@ 0xcd
 80018b6:	f7ff fec3 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x67);
 80018ba:	2067      	movs	r0, #103	@ 0x67
 80018bc:	f7ff fec0 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x45);
 80018c0:	2045      	movs	r0, #69	@ 0x45
 80018c2:	f7ff febd 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x45);
 80018c6:	2045      	movs	r0, #69	@ 0x45
 80018c8:	f7ff feba 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x10);
 80018cc:	2010      	movs	r0, #16
 80018ce:	f7ff feb7 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80018d2:	2000      	movs	r0, #0
 80018d4:	f7ff feb4 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80018d8:	2000      	movs	r0, #0
 80018da:	f7ff feb1 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80018de:	2000      	movs	r0, #0
 80018e0:	f7ff feae 	bl	8001640 <GC9A01_write_byte>

    //Undocumented
    GC9A01_write_command(0x67);
 80018e4:	2067      	movs	r0, #103	@ 0x67
 80018e6:	f7ff fe2d 	bl	8001544 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 80018ea:	2000      	movs	r0, #0
 80018ec:	f7ff fea8 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x3C);
 80018f0:	203c      	movs	r0, #60	@ 0x3c
 80018f2:	f7ff fea5 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80018f6:	2000      	movs	r0, #0
 80018f8:	f7ff fea2 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80018fc:	2000      	movs	r0, #0
 80018fe:	f7ff fe9f 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001902:	2000      	movs	r0, #0
 8001904:	f7ff fe9c 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 8001908:	2001      	movs	r0, #1
 800190a:	f7ff fe99 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x54);
 800190e:	2054      	movs	r0, #84	@ 0x54
 8001910:	f7ff fe96 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x10);
 8001914:	2010      	movs	r0, #16
 8001916:	f7ff fe93 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x32);
 800191a:	2032      	movs	r0, #50	@ 0x32
 800191c:	f7ff fe90 	bl	8001640 <GC9A01_write_byte>
    GC9A01_write_byte(0x98);
 8001920:	2098      	movs	r0, #152	@ 0x98
 8001922:	f7ff fe8d 	bl	8001640 <GC9A01_write_byte>

    //Display Inversion on
    GC9A01_write_command(0x21);
 8001926:	2021      	movs	r0, #33	@ 0x21
 8001928:	f7ff fe0c 	bl	8001544 <GC9A01_write_command>

    //Sleep out
    GC9A01_write_command(0x11);
 800192c:	2011      	movs	r0, #17
 800192e:	f7ff fe09 	bl	8001544 <GC9A01_write_command>
    HAL_Delay(120);
 8001932:	2078      	movs	r0, #120	@ 0x78
 8001934:	f000 f86a 	bl	8001a0c <HAL_Delay>
    //Display ON
    GC9A01_write_command(0x29);
 8001938:	2029      	movs	r0, #41	@ 0x29
 800193a:	f7ff fe03 	bl	8001544 <GC9A01_write_command>
    HAL_Delay(20);
 800193e:	2014      	movs	r0, #20
 8001940:	f000 f864 	bl	8001a0c <HAL_Delay>

}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}

08001948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800194c:	4b08      	ldr	r3, [pc, #32]	@ (8001970 <HAL_Init+0x28>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a07      	ldr	r2, [pc, #28]	@ (8001970 <HAL_Init+0x28>)
 8001952:	f043 0310 	orr.w	r3, r3, #16
 8001956:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001958:	2003      	movs	r0, #3
 800195a:	f000 f947 	bl	8001bec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800195e:	200f      	movs	r0, #15
 8001960:	f000 f808 	bl	8001974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001964:	f7ff fc90 	bl	8001288 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40022000 	.word	0x40022000

08001974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800197c:	4b12      	ldr	r3, [pc, #72]	@ (80019c8 <HAL_InitTick+0x54>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b12      	ldr	r3, [pc, #72]	@ (80019cc <HAL_InitTick+0x58>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	4619      	mov	r1, r3
 8001986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800198a:	fbb3 f3f1 	udiv	r3, r3, r1
 800198e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001992:	4618      	mov	r0, r3
 8001994:	f000 f95f 	bl	8001c56 <HAL_SYSTICK_Config>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e00e      	b.n	80019c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b0f      	cmp	r3, #15
 80019a6:	d80a      	bhi.n	80019be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a8:	2200      	movs	r2, #0
 80019aa:	6879      	ldr	r1, [r7, #4]
 80019ac:	f04f 30ff 	mov.w	r0, #4294967295
 80019b0:	f000 f927 	bl	8001c02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019b4:	4a06      	ldr	r2, [pc, #24]	@ (80019d0 <HAL_InitTick+0x5c>)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
 80019bc:	e000      	b.n	80019c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	20000030 	.word	0x20000030
 80019cc:	20000038 	.word	0x20000038
 80019d0:	20000034 	.word	0x20000034

080019d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019d8:	4b05      	ldr	r3, [pc, #20]	@ (80019f0 <HAL_IncTick+0x1c>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	461a      	mov	r2, r3
 80019de:	4b05      	ldr	r3, [pc, #20]	@ (80019f4 <HAL_IncTick+0x20>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4413      	add	r3, r2
 80019e4:	4a03      	ldr	r2, [pc, #12]	@ (80019f4 <HAL_IncTick+0x20>)
 80019e6:	6013      	str	r3, [r2, #0]
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr
 80019f0:	20000038 	.word	0x20000038
 80019f4:	2000016c 	.word	0x2000016c

080019f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  return uwTick;
 80019fc:	4b02      	ldr	r3, [pc, #8]	@ (8001a08 <HAL_GetTick+0x10>)
 80019fe:	681b      	ldr	r3, [r3, #0]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr
 8001a08:	2000016c 	.word	0x2000016c

08001a0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a14:	f7ff fff0 	bl	80019f8 <HAL_GetTick>
 8001a18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a24:	d005      	beq.n	8001a32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a26:	4b0a      	ldr	r3, [pc, #40]	@ (8001a50 <HAL_Delay+0x44>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	4413      	add	r3, r2
 8001a30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a32:	bf00      	nop
 8001a34:	f7ff ffe0 	bl	80019f8 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	68fa      	ldr	r2, [r7, #12]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d8f7      	bhi.n	8001a34 <HAL_Delay+0x28>
  {
  }
}
 8001a44:	bf00      	nop
 8001a46:	bf00      	nop
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000038 	.word	0x20000038

08001a54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a64:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <__NVIC_SetPriorityGrouping+0x44>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a6a:	68ba      	ldr	r2, [r7, #8]
 8001a6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a70:	4013      	ands	r3, r2
 8001a72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a86:	4a04      	ldr	r2, [pc, #16]	@ (8001a98 <__NVIC_SetPriorityGrouping+0x44>)
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	60d3      	str	r3, [r2, #12]
}
 8001a8c:	bf00      	nop
 8001a8e:	3714      	adds	r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aa0:	4b04      	ldr	r3, [pc, #16]	@ (8001ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	0a1b      	lsrs	r3, r3, #8
 8001aa6:	f003 0307 	and.w	r3, r3, #7
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	db0b      	blt.n	8001ae2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	f003 021f 	and.w	r2, r3, #31
 8001ad0:	4906      	ldr	r1, [pc, #24]	@ (8001aec <__NVIC_EnableIRQ+0x34>)
 8001ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad6:	095b      	lsrs	r3, r3, #5
 8001ad8:	2001      	movs	r0, #1
 8001ada:	fa00 f202 	lsl.w	r2, r0, r2
 8001ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr
 8001aec:	e000e100 	.word	0xe000e100

08001af0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	4603      	mov	r3, r0
 8001af8:	6039      	str	r1, [r7, #0]
 8001afa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	db0a      	blt.n	8001b1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	b2da      	uxtb	r2, r3
 8001b08:	490c      	ldr	r1, [pc, #48]	@ (8001b3c <__NVIC_SetPriority+0x4c>)
 8001b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0e:	0112      	lsls	r2, r2, #4
 8001b10:	b2d2      	uxtb	r2, r2
 8001b12:	440b      	add	r3, r1
 8001b14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b18:	e00a      	b.n	8001b30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	4908      	ldr	r1, [pc, #32]	@ (8001b40 <__NVIC_SetPriority+0x50>)
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	f003 030f 	and.w	r3, r3, #15
 8001b26:	3b04      	subs	r3, #4
 8001b28:	0112      	lsls	r2, r2, #4
 8001b2a:	b2d2      	uxtb	r2, r2
 8001b2c:	440b      	add	r3, r1
 8001b2e:	761a      	strb	r2, [r3, #24]
}
 8001b30:	bf00      	nop
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	e000e100 	.word	0xe000e100
 8001b40:	e000ed00 	.word	0xe000ed00

08001b44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b089      	sub	sp, #36	@ 0x24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f003 0307 	and.w	r3, r3, #7
 8001b56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f1c3 0307 	rsb	r3, r3, #7
 8001b5e:	2b04      	cmp	r3, #4
 8001b60:	bf28      	it	cs
 8001b62:	2304      	movcs	r3, #4
 8001b64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	3304      	adds	r3, #4
 8001b6a:	2b06      	cmp	r3, #6
 8001b6c:	d902      	bls.n	8001b74 <NVIC_EncodePriority+0x30>
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	3b03      	subs	r3, #3
 8001b72:	e000      	b.n	8001b76 <NVIC_EncodePriority+0x32>
 8001b74:	2300      	movs	r3, #0
 8001b76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b78:	f04f 32ff 	mov.w	r2, #4294967295
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	43da      	mvns	r2, r3
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	401a      	ands	r2, r3
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	fa01 f303 	lsl.w	r3, r1, r3
 8001b96:	43d9      	mvns	r1, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	4313      	orrs	r3, r2
         );
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3724      	adds	r7, #36	@ 0x24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr

08001ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bb8:	d301      	bcc.n	8001bbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e00f      	b.n	8001bde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001be8 <SysTick_Config+0x40>)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bc6:	210f      	movs	r1, #15
 8001bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bcc:	f7ff ff90 	bl	8001af0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bd0:	4b05      	ldr	r3, [pc, #20]	@ (8001be8 <SysTick_Config+0x40>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bd6:	4b04      	ldr	r3, [pc, #16]	@ (8001be8 <SysTick_Config+0x40>)
 8001bd8:	2207      	movs	r2, #7
 8001bda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bdc:	2300      	movs	r3, #0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	e000e010 	.word	0xe000e010

08001bec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7ff ff2d 	bl	8001a54 <__NVIC_SetPriorityGrouping>
}
 8001bfa:	bf00      	nop
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b086      	sub	sp, #24
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	4603      	mov	r3, r0
 8001c0a:	60b9      	str	r1, [r7, #8]
 8001c0c:	607a      	str	r2, [r7, #4]
 8001c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c14:	f7ff ff42 	bl	8001a9c <__NVIC_GetPriorityGrouping>
 8001c18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	68b9      	ldr	r1, [r7, #8]
 8001c1e:	6978      	ldr	r0, [r7, #20]
 8001c20:	f7ff ff90 	bl	8001b44 <NVIC_EncodePriority>
 8001c24:	4602      	mov	r2, r0
 8001c26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c2a:	4611      	mov	r1, r2
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff ff5f 	bl	8001af0 <__NVIC_SetPriority>
}
 8001c32:	bf00      	nop
 8001c34:	3718      	adds	r7, #24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b082      	sub	sp, #8
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	4603      	mov	r3, r0
 8001c42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff ff35 	bl	8001ab8 <__NVIC_EnableIRQ>
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f7ff ffa2 	bl	8001ba8 <SysTick_Config>
 8001c64:	4603      	mov	r3, r0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
	...

08001c70 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e043      	b.n	8001d0e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	4b22      	ldr	r3, [pc, #136]	@ (8001d18 <HAL_DMA_Init+0xa8>)
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a22      	ldr	r2, [pc, #136]	@ (8001d1c <HAL_DMA_Init+0xac>)
 8001c92:	fba2 2303 	umull	r2, r3, r2, r3
 8001c96:	091b      	lsrs	r3, r3, #4
 8001c98:	009a      	lsls	r2, r3, #2
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a1f      	ldr	r2, [pc, #124]	@ (8001d20 <HAL_DMA_Init+0xb0>)
 8001ca2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2202      	movs	r2, #2
 8001ca8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001cba:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001cbe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001cc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	695b      	ldr	r3, [r3, #20]
 8001cda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ce0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001ce8:	68fa      	ldr	r2, [r7, #12]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3714      	adds	r7, #20
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr
 8001d18:	bffdfff8 	.word	0xbffdfff8
 8001d1c:	cccccccd 	.word	0xcccccccd
 8001d20:	40020000 	.word	0x40020000

08001d24 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
 8001d30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d32:	2300      	movs	r3, #0
 8001d34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d101      	bne.n	8001d44 <HAL_DMA_Start_IT+0x20>
 8001d40:	2302      	movs	r3, #2
 8001d42:	e04b      	b.n	8001ddc <HAL_DMA_Start_IT+0xb8>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d13a      	bne.n	8001dce <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2200      	movs	r2, #0
 8001d64:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f022 0201 	bic.w	r2, r2, #1
 8001d74:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	68b9      	ldr	r1, [r7, #8]
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	f000 f9af 	bl	80020e0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d008      	beq.n	8001d9c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f042 020e 	orr.w	r2, r2, #14
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	e00f      	b.n	8001dbc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0204 	bic.w	r2, r2, #4
 8001daa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 020a 	orr.w	r2, r2, #10
 8001dba:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f042 0201 	orr.w	r2, r2, #1
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	e005      	b.n	8001dda <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dec:	2300      	movs	r3, #0
 8001dee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d005      	beq.n	8001e08 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2204      	movs	r2, #4
 8001e00:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	73fb      	strb	r3, [r7, #15]
 8001e06:	e051      	b.n	8001eac <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 020e 	bic.w	r2, r2, #14
 8001e16:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f022 0201 	bic.w	r2, r2, #1
 8001e26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a22      	ldr	r2, [pc, #136]	@ (8001eb8 <HAL_DMA_Abort_IT+0xd4>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d029      	beq.n	8001e86 <HAL_DMA_Abort_IT+0xa2>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a21      	ldr	r2, [pc, #132]	@ (8001ebc <HAL_DMA_Abort_IT+0xd8>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d022      	beq.n	8001e82 <HAL_DMA_Abort_IT+0x9e>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a1f      	ldr	r2, [pc, #124]	@ (8001ec0 <HAL_DMA_Abort_IT+0xdc>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d01a      	beq.n	8001e7c <HAL_DMA_Abort_IT+0x98>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ec4 <HAL_DMA_Abort_IT+0xe0>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d012      	beq.n	8001e76 <HAL_DMA_Abort_IT+0x92>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a1c      	ldr	r2, [pc, #112]	@ (8001ec8 <HAL_DMA_Abort_IT+0xe4>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d00a      	beq.n	8001e70 <HAL_DMA_Abort_IT+0x8c>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a1b      	ldr	r2, [pc, #108]	@ (8001ecc <HAL_DMA_Abort_IT+0xe8>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d102      	bne.n	8001e6a <HAL_DMA_Abort_IT+0x86>
 8001e64:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001e68:	e00e      	b.n	8001e88 <HAL_DMA_Abort_IT+0xa4>
 8001e6a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e6e:	e00b      	b.n	8001e88 <HAL_DMA_Abort_IT+0xa4>
 8001e70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e74:	e008      	b.n	8001e88 <HAL_DMA_Abort_IT+0xa4>
 8001e76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e7a:	e005      	b.n	8001e88 <HAL_DMA_Abort_IT+0xa4>
 8001e7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e80:	e002      	b.n	8001e88 <HAL_DMA_Abort_IT+0xa4>
 8001e82:	2310      	movs	r3, #16
 8001e84:	e000      	b.n	8001e88 <HAL_DMA_Abort_IT+0xa4>
 8001e86:	2301      	movs	r3, #1
 8001e88:	4a11      	ldr	r2, [pc, #68]	@ (8001ed0 <HAL_DMA_Abort_IT+0xec>)
 8001e8a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d003      	beq.n	8001eac <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	4798      	blx	r3
    } 
  }
  return status;
 8001eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40020008 	.word	0x40020008
 8001ebc:	4002001c 	.word	0x4002001c
 8001ec0:	40020030 	.word	0x40020030
 8001ec4:	40020044 	.word	0x40020044
 8001ec8:	40020058 	.word	0x40020058
 8001ecc:	4002006c 	.word	0x4002006c
 8001ed0:	40020000 	.word	0x40020000

08001ed4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef0:	2204      	movs	r2, #4
 8001ef2:	409a      	lsls	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d04f      	beq.n	8001f9c <HAL_DMA_IRQHandler+0xc8>
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	f003 0304 	and.w	r3, r3, #4
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d04a      	beq.n	8001f9c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0320 	and.w	r3, r3, #32
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d107      	bne.n	8001f24 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f022 0204 	bic.w	r2, r2, #4
 8001f22:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a66      	ldr	r2, [pc, #408]	@ (80020c4 <HAL_DMA_IRQHandler+0x1f0>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d029      	beq.n	8001f82 <HAL_DMA_IRQHandler+0xae>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a65      	ldr	r2, [pc, #404]	@ (80020c8 <HAL_DMA_IRQHandler+0x1f4>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d022      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xaa>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a63      	ldr	r2, [pc, #396]	@ (80020cc <HAL_DMA_IRQHandler+0x1f8>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d01a      	beq.n	8001f78 <HAL_DMA_IRQHandler+0xa4>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a62      	ldr	r2, [pc, #392]	@ (80020d0 <HAL_DMA_IRQHandler+0x1fc>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d012      	beq.n	8001f72 <HAL_DMA_IRQHandler+0x9e>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a60      	ldr	r2, [pc, #384]	@ (80020d4 <HAL_DMA_IRQHandler+0x200>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d00a      	beq.n	8001f6c <HAL_DMA_IRQHandler+0x98>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a5f      	ldr	r2, [pc, #380]	@ (80020d8 <HAL_DMA_IRQHandler+0x204>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d102      	bne.n	8001f66 <HAL_DMA_IRQHandler+0x92>
 8001f60:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f64:	e00e      	b.n	8001f84 <HAL_DMA_IRQHandler+0xb0>
 8001f66:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001f6a:	e00b      	b.n	8001f84 <HAL_DMA_IRQHandler+0xb0>
 8001f6c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001f70:	e008      	b.n	8001f84 <HAL_DMA_IRQHandler+0xb0>
 8001f72:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f76:	e005      	b.n	8001f84 <HAL_DMA_IRQHandler+0xb0>
 8001f78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f7c:	e002      	b.n	8001f84 <HAL_DMA_IRQHandler+0xb0>
 8001f7e:	2340      	movs	r3, #64	@ 0x40
 8001f80:	e000      	b.n	8001f84 <HAL_DMA_IRQHandler+0xb0>
 8001f82:	2304      	movs	r3, #4
 8001f84:	4a55      	ldr	r2, [pc, #340]	@ (80020dc <HAL_DMA_IRQHandler+0x208>)
 8001f86:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f000 8094 	beq.w	80020ba <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001f9a:	e08e      	b.n	80020ba <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa0:	2202      	movs	r2, #2
 8001fa2:	409a      	lsls	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d056      	beq.n	800205a <HAL_DMA_IRQHandler+0x186>
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d051      	beq.n	800205a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0320 	and.w	r3, r3, #32
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d10b      	bne.n	8001fdc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 020a 	bic.w	r2, r2, #10
 8001fd2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a38      	ldr	r2, [pc, #224]	@ (80020c4 <HAL_DMA_IRQHandler+0x1f0>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d029      	beq.n	800203a <HAL_DMA_IRQHandler+0x166>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a37      	ldr	r2, [pc, #220]	@ (80020c8 <HAL_DMA_IRQHandler+0x1f4>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d022      	beq.n	8002036 <HAL_DMA_IRQHandler+0x162>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a35      	ldr	r2, [pc, #212]	@ (80020cc <HAL_DMA_IRQHandler+0x1f8>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d01a      	beq.n	8002030 <HAL_DMA_IRQHandler+0x15c>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a34      	ldr	r2, [pc, #208]	@ (80020d0 <HAL_DMA_IRQHandler+0x1fc>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d012      	beq.n	800202a <HAL_DMA_IRQHandler+0x156>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a32      	ldr	r2, [pc, #200]	@ (80020d4 <HAL_DMA_IRQHandler+0x200>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d00a      	beq.n	8002024 <HAL_DMA_IRQHandler+0x150>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a31      	ldr	r2, [pc, #196]	@ (80020d8 <HAL_DMA_IRQHandler+0x204>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d102      	bne.n	800201e <HAL_DMA_IRQHandler+0x14a>
 8002018:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800201c:	e00e      	b.n	800203c <HAL_DMA_IRQHandler+0x168>
 800201e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002022:	e00b      	b.n	800203c <HAL_DMA_IRQHandler+0x168>
 8002024:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002028:	e008      	b.n	800203c <HAL_DMA_IRQHandler+0x168>
 800202a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800202e:	e005      	b.n	800203c <HAL_DMA_IRQHandler+0x168>
 8002030:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002034:	e002      	b.n	800203c <HAL_DMA_IRQHandler+0x168>
 8002036:	2320      	movs	r3, #32
 8002038:	e000      	b.n	800203c <HAL_DMA_IRQHandler+0x168>
 800203a:	2302      	movs	r3, #2
 800203c:	4a27      	ldr	r2, [pc, #156]	@ (80020dc <HAL_DMA_IRQHandler+0x208>)
 800203e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204c:	2b00      	cmp	r3, #0
 800204e:	d034      	beq.n	80020ba <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002058:	e02f      	b.n	80020ba <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	2208      	movs	r2, #8
 8002060:	409a      	lsls	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4013      	ands	r3, r2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d028      	beq.n	80020bc <HAL_DMA_IRQHandler+0x1e8>
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	f003 0308 	and.w	r3, r3, #8
 8002070:	2b00      	cmp	r3, #0
 8002072:	d023      	beq.n	80020bc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 020e 	bic.w	r2, r2, #14
 8002082:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800208c:	2101      	movs	r1, #1
 800208e:	fa01 f202 	lsl.w	r2, r1, r2
 8002092:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2201      	movs	r2, #1
 800209e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d004      	beq.n	80020bc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	4798      	blx	r3
    }
  }
  return;
 80020ba:	bf00      	nop
 80020bc:	bf00      	nop
}
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40020008 	.word	0x40020008
 80020c8:	4002001c 	.word	0x4002001c
 80020cc:	40020030 	.word	0x40020030
 80020d0:	40020044 	.word	0x40020044
 80020d4:	40020058 	.word	0x40020058
 80020d8:	4002006c 	.word	0x4002006c
 80020dc:	40020000 	.word	0x40020000

080020e0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
 80020ec:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020f6:	2101      	movs	r1, #1
 80020f8:	fa01 f202 	lsl.w	r2, r1, r2
 80020fc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b10      	cmp	r3, #16
 800210c:	d108      	bne.n	8002120 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68ba      	ldr	r2, [r7, #8]
 800211c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800211e:	e007      	b.n	8002130 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	68ba      	ldr	r2, [r7, #8]
 8002126:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	60da      	str	r2, [r3, #12]
}
 8002130:	bf00      	nop
 8002132:	3714      	adds	r7, #20
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr
	...

0800213c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800213c:	b480      	push	{r7}
 800213e:	b08b      	sub	sp, #44	@ 0x2c
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002146:	2300      	movs	r3, #0
 8002148:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800214a:	2300      	movs	r3, #0
 800214c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800214e:	e169      	b.n	8002424 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002150:	2201      	movs	r2, #1
 8002152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	69fa      	ldr	r2, [r7, #28]
 8002160:	4013      	ands	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	429a      	cmp	r2, r3
 800216a:	f040 8158 	bne.w	800241e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	4a9a      	ldr	r2, [pc, #616]	@ (80023dc <HAL_GPIO_Init+0x2a0>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d05e      	beq.n	8002236 <HAL_GPIO_Init+0xfa>
 8002178:	4a98      	ldr	r2, [pc, #608]	@ (80023dc <HAL_GPIO_Init+0x2a0>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d875      	bhi.n	800226a <HAL_GPIO_Init+0x12e>
 800217e:	4a98      	ldr	r2, [pc, #608]	@ (80023e0 <HAL_GPIO_Init+0x2a4>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d058      	beq.n	8002236 <HAL_GPIO_Init+0xfa>
 8002184:	4a96      	ldr	r2, [pc, #600]	@ (80023e0 <HAL_GPIO_Init+0x2a4>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d86f      	bhi.n	800226a <HAL_GPIO_Init+0x12e>
 800218a:	4a96      	ldr	r2, [pc, #600]	@ (80023e4 <HAL_GPIO_Init+0x2a8>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d052      	beq.n	8002236 <HAL_GPIO_Init+0xfa>
 8002190:	4a94      	ldr	r2, [pc, #592]	@ (80023e4 <HAL_GPIO_Init+0x2a8>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d869      	bhi.n	800226a <HAL_GPIO_Init+0x12e>
 8002196:	4a94      	ldr	r2, [pc, #592]	@ (80023e8 <HAL_GPIO_Init+0x2ac>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d04c      	beq.n	8002236 <HAL_GPIO_Init+0xfa>
 800219c:	4a92      	ldr	r2, [pc, #584]	@ (80023e8 <HAL_GPIO_Init+0x2ac>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d863      	bhi.n	800226a <HAL_GPIO_Init+0x12e>
 80021a2:	4a92      	ldr	r2, [pc, #584]	@ (80023ec <HAL_GPIO_Init+0x2b0>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d046      	beq.n	8002236 <HAL_GPIO_Init+0xfa>
 80021a8:	4a90      	ldr	r2, [pc, #576]	@ (80023ec <HAL_GPIO_Init+0x2b0>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d85d      	bhi.n	800226a <HAL_GPIO_Init+0x12e>
 80021ae:	2b12      	cmp	r3, #18
 80021b0:	d82a      	bhi.n	8002208 <HAL_GPIO_Init+0xcc>
 80021b2:	2b12      	cmp	r3, #18
 80021b4:	d859      	bhi.n	800226a <HAL_GPIO_Init+0x12e>
 80021b6:	a201      	add	r2, pc, #4	@ (adr r2, 80021bc <HAL_GPIO_Init+0x80>)
 80021b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021bc:	08002237 	.word	0x08002237
 80021c0:	08002211 	.word	0x08002211
 80021c4:	08002223 	.word	0x08002223
 80021c8:	08002265 	.word	0x08002265
 80021cc:	0800226b 	.word	0x0800226b
 80021d0:	0800226b 	.word	0x0800226b
 80021d4:	0800226b 	.word	0x0800226b
 80021d8:	0800226b 	.word	0x0800226b
 80021dc:	0800226b 	.word	0x0800226b
 80021e0:	0800226b 	.word	0x0800226b
 80021e4:	0800226b 	.word	0x0800226b
 80021e8:	0800226b 	.word	0x0800226b
 80021ec:	0800226b 	.word	0x0800226b
 80021f0:	0800226b 	.word	0x0800226b
 80021f4:	0800226b 	.word	0x0800226b
 80021f8:	0800226b 	.word	0x0800226b
 80021fc:	0800226b 	.word	0x0800226b
 8002200:	08002219 	.word	0x08002219
 8002204:	0800222d 	.word	0x0800222d
 8002208:	4a79      	ldr	r2, [pc, #484]	@ (80023f0 <HAL_GPIO_Init+0x2b4>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d013      	beq.n	8002236 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800220e:	e02c      	b.n	800226a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	623b      	str	r3, [r7, #32]
          break;
 8002216:	e029      	b.n	800226c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	3304      	adds	r3, #4
 800221e:	623b      	str	r3, [r7, #32]
          break;
 8002220:	e024      	b.n	800226c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	3308      	adds	r3, #8
 8002228:	623b      	str	r3, [r7, #32]
          break;
 800222a:	e01f      	b.n	800226c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	330c      	adds	r3, #12
 8002232:	623b      	str	r3, [r7, #32]
          break;
 8002234:	e01a      	b.n	800226c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d102      	bne.n	8002244 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800223e:	2304      	movs	r3, #4
 8002240:	623b      	str	r3, [r7, #32]
          break;
 8002242:	e013      	b.n	800226c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d105      	bne.n	8002258 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800224c:	2308      	movs	r3, #8
 800224e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	69fa      	ldr	r2, [r7, #28]
 8002254:	611a      	str	r2, [r3, #16]
          break;
 8002256:	e009      	b.n	800226c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002258:	2308      	movs	r3, #8
 800225a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	69fa      	ldr	r2, [r7, #28]
 8002260:	615a      	str	r2, [r3, #20]
          break;
 8002262:	e003      	b.n	800226c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002264:	2300      	movs	r3, #0
 8002266:	623b      	str	r3, [r7, #32]
          break;
 8002268:	e000      	b.n	800226c <HAL_GPIO_Init+0x130>
          break;
 800226a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	2bff      	cmp	r3, #255	@ 0xff
 8002270:	d801      	bhi.n	8002276 <HAL_GPIO_Init+0x13a>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	e001      	b.n	800227a <HAL_GPIO_Init+0x13e>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	3304      	adds	r3, #4
 800227a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	2bff      	cmp	r3, #255	@ 0xff
 8002280:	d802      	bhi.n	8002288 <HAL_GPIO_Init+0x14c>
 8002282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	e002      	b.n	800228e <HAL_GPIO_Init+0x152>
 8002288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228a:	3b08      	subs	r3, #8
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	210f      	movs	r1, #15
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	fa01 f303 	lsl.w	r3, r1, r3
 800229c:	43db      	mvns	r3, r3
 800229e:	401a      	ands	r2, r3
 80022a0:	6a39      	ldr	r1, [r7, #32]
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	fa01 f303 	lsl.w	r3, r1, r3
 80022a8:	431a      	orrs	r2, r3
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f000 80b1 	beq.w	800241e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80022bc:	4b4d      	ldr	r3, [pc, #308]	@ (80023f4 <HAL_GPIO_Init+0x2b8>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	4a4c      	ldr	r2, [pc, #304]	@ (80023f4 <HAL_GPIO_Init+0x2b8>)
 80022c2:	f043 0301 	orr.w	r3, r3, #1
 80022c6:	6193      	str	r3, [r2, #24]
 80022c8:	4b4a      	ldr	r3, [pc, #296]	@ (80023f4 <HAL_GPIO_Init+0x2b8>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	60bb      	str	r3, [r7, #8]
 80022d2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80022d4:	4a48      	ldr	r2, [pc, #288]	@ (80023f8 <HAL_GPIO_Init+0x2bc>)
 80022d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d8:	089b      	lsrs	r3, r3, #2
 80022da:	3302      	adds	r3, #2
 80022dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e4:	f003 0303 	and.w	r3, r3, #3
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	220f      	movs	r2, #15
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	4013      	ands	r3, r2
 80022f6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	4a40      	ldr	r2, [pc, #256]	@ (80023fc <HAL_GPIO_Init+0x2c0>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d013      	beq.n	8002328 <HAL_GPIO_Init+0x1ec>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4a3f      	ldr	r2, [pc, #252]	@ (8002400 <HAL_GPIO_Init+0x2c4>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d00d      	beq.n	8002324 <HAL_GPIO_Init+0x1e8>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	4a3e      	ldr	r2, [pc, #248]	@ (8002404 <HAL_GPIO_Init+0x2c8>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d007      	beq.n	8002320 <HAL_GPIO_Init+0x1e4>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a3d      	ldr	r2, [pc, #244]	@ (8002408 <HAL_GPIO_Init+0x2cc>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d101      	bne.n	800231c <HAL_GPIO_Init+0x1e0>
 8002318:	2303      	movs	r3, #3
 800231a:	e006      	b.n	800232a <HAL_GPIO_Init+0x1ee>
 800231c:	2304      	movs	r3, #4
 800231e:	e004      	b.n	800232a <HAL_GPIO_Init+0x1ee>
 8002320:	2302      	movs	r3, #2
 8002322:	e002      	b.n	800232a <HAL_GPIO_Init+0x1ee>
 8002324:	2301      	movs	r3, #1
 8002326:	e000      	b.n	800232a <HAL_GPIO_Init+0x1ee>
 8002328:	2300      	movs	r3, #0
 800232a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800232c:	f002 0203 	and.w	r2, r2, #3
 8002330:	0092      	lsls	r2, r2, #2
 8002332:	4093      	lsls	r3, r2
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	4313      	orrs	r3, r2
 8002338:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800233a:	492f      	ldr	r1, [pc, #188]	@ (80023f8 <HAL_GPIO_Init+0x2bc>)
 800233c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233e:	089b      	lsrs	r3, r3, #2
 8002340:	3302      	adds	r3, #2
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d006      	beq.n	8002362 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002354:	4b2d      	ldr	r3, [pc, #180]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	492c      	ldr	r1, [pc, #176]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	4313      	orrs	r3, r2
 800235e:	608b      	str	r3, [r1, #8]
 8002360:	e006      	b.n	8002370 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002362:	4b2a      	ldr	r3, [pc, #168]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 8002364:	689a      	ldr	r2, [r3, #8]
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	43db      	mvns	r3, r3
 800236a:	4928      	ldr	r1, [pc, #160]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 800236c:	4013      	ands	r3, r2
 800236e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d006      	beq.n	800238a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800237c:	4b23      	ldr	r3, [pc, #140]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 800237e:	68da      	ldr	r2, [r3, #12]
 8002380:	4922      	ldr	r1, [pc, #136]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	4313      	orrs	r3, r2
 8002386:	60cb      	str	r3, [r1, #12]
 8002388:	e006      	b.n	8002398 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800238a:	4b20      	ldr	r3, [pc, #128]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	43db      	mvns	r3, r3
 8002392:	491e      	ldr	r1, [pc, #120]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 8002394:	4013      	ands	r3, r2
 8002396:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d006      	beq.n	80023b2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80023a4:	4b19      	ldr	r3, [pc, #100]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	4918      	ldr	r1, [pc, #96]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	604b      	str	r3, [r1, #4]
 80023b0:	e006      	b.n	80023c0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80023b2:	4b16      	ldr	r3, [pc, #88]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	43db      	mvns	r3, r3
 80023ba:	4914      	ldr	r1, [pc, #80]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 80023bc:	4013      	ands	r3, r2
 80023be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d021      	beq.n	8002410 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80023cc:	4b0f      	ldr	r3, [pc, #60]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	490e      	ldr	r1, [pc, #56]	@ (800240c <HAL_GPIO_Init+0x2d0>)
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	600b      	str	r3, [r1, #0]
 80023d8:	e021      	b.n	800241e <HAL_GPIO_Init+0x2e2>
 80023da:	bf00      	nop
 80023dc:	10320000 	.word	0x10320000
 80023e0:	10310000 	.word	0x10310000
 80023e4:	10220000 	.word	0x10220000
 80023e8:	10210000 	.word	0x10210000
 80023ec:	10120000 	.word	0x10120000
 80023f0:	10110000 	.word	0x10110000
 80023f4:	40021000 	.word	0x40021000
 80023f8:	40010000 	.word	0x40010000
 80023fc:	40010800 	.word	0x40010800
 8002400:	40010c00 	.word	0x40010c00
 8002404:	40011000 	.word	0x40011000
 8002408:	40011400 	.word	0x40011400
 800240c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002410:	4b0b      	ldr	r3, [pc, #44]	@ (8002440 <HAL_GPIO_Init+0x304>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	43db      	mvns	r3, r3
 8002418:	4909      	ldr	r1, [pc, #36]	@ (8002440 <HAL_GPIO_Init+0x304>)
 800241a:	4013      	ands	r3, r2
 800241c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800241e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002420:	3301      	adds	r3, #1
 8002422:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242a:	fa22 f303 	lsr.w	r3, r2, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	f47f ae8e 	bne.w	8002150 <HAL_GPIO_Init+0x14>
  }
}
 8002434:	bf00      	nop
 8002436:	bf00      	nop
 8002438:	372c      	adds	r7, #44	@ 0x2c
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr
 8002440:	40010400 	.word	0x40010400

08002444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	460b      	mov	r3, r1
 800244e:	807b      	strh	r3, [r7, #2]
 8002450:	4613      	mov	r3, r2
 8002452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002454:	787b      	ldrb	r3, [r7, #1]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800245a:	887a      	ldrh	r2, [r7, #2]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002460:	e003      	b.n	800246a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002462:	887b      	ldrh	r3, [r7, #2]
 8002464:	041a      	lsls	r2, r3, #16
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	611a      	str	r2, [r3, #16]
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e272      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	f000 8087 	beq.w	80025a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002494:	4b92      	ldr	r3, [pc, #584]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 030c 	and.w	r3, r3, #12
 800249c:	2b04      	cmp	r3, #4
 800249e:	d00c      	beq.n	80024ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024a0:	4b8f      	ldr	r3, [pc, #572]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 030c 	and.w	r3, r3, #12
 80024a8:	2b08      	cmp	r3, #8
 80024aa:	d112      	bne.n	80024d2 <HAL_RCC_OscConfig+0x5e>
 80024ac:	4b8c      	ldr	r3, [pc, #560]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024b8:	d10b      	bne.n	80024d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ba:	4b89      	ldr	r3, [pc, #548]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d06c      	beq.n	80025a0 <HAL_RCC_OscConfig+0x12c>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d168      	bne.n	80025a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e24c      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024da:	d106      	bne.n	80024ea <HAL_RCC_OscConfig+0x76>
 80024dc:	4b80      	ldr	r3, [pc, #512]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a7f      	ldr	r2, [pc, #508]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024e6:	6013      	str	r3, [r2, #0]
 80024e8:	e02e      	b.n	8002548 <HAL_RCC_OscConfig+0xd4>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d10c      	bne.n	800250c <HAL_RCC_OscConfig+0x98>
 80024f2:	4b7b      	ldr	r3, [pc, #492]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a7a      	ldr	r2, [pc, #488]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024fc:	6013      	str	r3, [r2, #0]
 80024fe:	4b78      	ldr	r3, [pc, #480]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a77      	ldr	r2, [pc, #476]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002504:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002508:	6013      	str	r3, [r2, #0]
 800250a:	e01d      	b.n	8002548 <HAL_RCC_OscConfig+0xd4>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002514:	d10c      	bne.n	8002530 <HAL_RCC_OscConfig+0xbc>
 8002516:	4b72      	ldr	r3, [pc, #456]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a71      	ldr	r2, [pc, #452]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 800251c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002520:	6013      	str	r3, [r2, #0]
 8002522:	4b6f      	ldr	r3, [pc, #444]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a6e      	ldr	r2, [pc, #440]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002528:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	e00b      	b.n	8002548 <HAL_RCC_OscConfig+0xd4>
 8002530:	4b6b      	ldr	r3, [pc, #428]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a6a      	ldr	r2, [pc, #424]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002536:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800253a:	6013      	str	r3, [r2, #0]
 800253c:	4b68      	ldr	r3, [pc, #416]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a67      	ldr	r2, [pc, #412]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002542:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002546:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d013      	beq.n	8002578 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002550:	f7ff fa52 	bl	80019f8 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7ff fa4e 	bl	80019f8 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	@ 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e200      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256a:	4b5d      	ldr	r3, [pc, #372]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0f0      	beq.n	8002558 <HAL_RCC_OscConfig+0xe4>
 8002576:	e014      	b.n	80025a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002578:	f7ff fa3e 	bl	80019f8 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002580:	f7ff fa3a 	bl	80019f8 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b64      	cmp	r3, #100	@ 0x64
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e1ec      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002592:	4b53      	ldr	r3, [pc, #332]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1f0      	bne.n	8002580 <HAL_RCC_OscConfig+0x10c>
 800259e:	e000      	b.n	80025a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d063      	beq.n	8002676 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025ae:	4b4c      	ldr	r3, [pc, #304]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f003 030c 	and.w	r3, r3, #12
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00b      	beq.n	80025d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025ba:	4b49      	ldr	r3, [pc, #292]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 030c 	and.w	r3, r3, #12
 80025c2:	2b08      	cmp	r3, #8
 80025c4:	d11c      	bne.n	8002600 <HAL_RCC_OscConfig+0x18c>
 80025c6:	4b46      	ldr	r3, [pc, #280]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d116      	bne.n	8002600 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025d2:	4b43      	ldr	r3, [pc, #268]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d005      	beq.n	80025ea <HAL_RCC_OscConfig+0x176>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d001      	beq.n	80025ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e1c0      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ea:	4b3d      	ldr	r3, [pc, #244]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	4939      	ldr	r1, [pc, #228]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025fe:	e03a      	b.n	8002676 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	691b      	ldr	r3, [r3, #16]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d020      	beq.n	800264a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002608:	4b36      	ldr	r3, [pc, #216]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 800260a:	2201      	movs	r2, #1
 800260c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260e:	f7ff f9f3 	bl	80019f8 <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002616:	f7ff f9ef 	bl	80019f8 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e1a1      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002628:	4b2d      	ldr	r3, [pc, #180]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0f0      	beq.n	8002616 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002634:	4b2a      	ldr	r3, [pc, #168]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	4927      	ldr	r1, [pc, #156]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002644:	4313      	orrs	r3, r2
 8002646:	600b      	str	r3, [r1, #0]
 8002648:	e015      	b.n	8002676 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800264a:	4b26      	ldr	r3, [pc, #152]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002650:	f7ff f9d2 	bl	80019f8 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002658:	f7ff f9ce 	bl	80019f8 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e180      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800266a:	4b1d      	ldr	r3, [pc, #116]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1f0      	bne.n	8002658 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	2b00      	cmp	r3, #0
 8002680:	d03a      	beq.n	80026f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	699b      	ldr	r3, [r3, #24]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d019      	beq.n	80026be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800268a:	4b17      	ldr	r3, [pc, #92]	@ (80026e8 <HAL_RCC_OscConfig+0x274>)
 800268c:	2201      	movs	r2, #1
 800268e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002690:	f7ff f9b2 	bl	80019f8 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002698:	f7ff f9ae 	bl	80019f8 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e160      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026aa:	4b0d      	ldr	r3, [pc, #52]	@ (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0f0      	beq.n	8002698 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80026b6:	2001      	movs	r0, #1
 80026b8:	f000 fa9c 	bl	8002bf4 <RCC_Delay>
 80026bc:	e01c      	b.n	80026f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026be:	4b0a      	ldr	r3, [pc, #40]	@ (80026e8 <HAL_RCC_OscConfig+0x274>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026c4:	f7ff f998 	bl	80019f8 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ca:	e00f      	b.n	80026ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026cc:	f7ff f994 	bl	80019f8 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d908      	bls.n	80026ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e146      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
 80026de:	bf00      	nop
 80026e0:	40021000 	.word	0x40021000
 80026e4:	42420000 	.word	0x42420000
 80026e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ec:	4b92      	ldr	r3, [pc, #584]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80026ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d1e9      	bne.n	80026cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0304 	and.w	r3, r3, #4
 8002700:	2b00      	cmp	r3, #0
 8002702:	f000 80a6 	beq.w	8002852 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002706:	2300      	movs	r3, #0
 8002708:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800270a:	4b8b      	ldr	r3, [pc, #556]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10d      	bne.n	8002732 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002716:	4b88      	ldr	r3, [pc, #544]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	4a87      	ldr	r2, [pc, #540]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 800271c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002720:	61d3      	str	r3, [r2, #28]
 8002722:	4b85      	ldr	r3, [pc, #532]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800272e:	2301      	movs	r3, #1
 8002730:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002732:	4b82      	ldr	r3, [pc, #520]	@ (800293c <HAL_RCC_OscConfig+0x4c8>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800273a:	2b00      	cmp	r3, #0
 800273c:	d118      	bne.n	8002770 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800273e:	4b7f      	ldr	r3, [pc, #508]	@ (800293c <HAL_RCC_OscConfig+0x4c8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a7e      	ldr	r2, [pc, #504]	@ (800293c <HAL_RCC_OscConfig+0x4c8>)
 8002744:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002748:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800274a:	f7ff f955 	bl	80019f8 <HAL_GetTick>
 800274e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002752:	f7ff f951 	bl	80019f8 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b64      	cmp	r3, #100	@ 0x64
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e103      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002764:	4b75      	ldr	r3, [pc, #468]	@ (800293c <HAL_RCC_OscConfig+0x4c8>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0f0      	beq.n	8002752 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d106      	bne.n	8002786 <HAL_RCC_OscConfig+0x312>
 8002778:	4b6f      	ldr	r3, [pc, #444]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4a6e      	ldr	r2, [pc, #440]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 800277e:	f043 0301 	orr.w	r3, r3, #1
 8002782:	6213      	str	r3, [r2, #32]
 8002784:	e02d      	b.n	80027e2 <HAL_RCC_OscConfig+0x36e>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d10c      	bne.n	80027a8 <HAL_RCC_OscConfig+0x334>
 800278e:	4b6a      	ldr	r3, [pc, #424]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 8002790:	6a1b      	ldr	r3, [r3, #32]
 8002792:	4a69      	ldr	r2, [pc, #420]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 8002794:	f023 0301 	bic.w	r3, r3, #1
 8002798:	6213      	str	r3, [r2, #32]
 800279a:	4b67      	ldr	r3, [pc, #412]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	4a66      	ldr	r2, [pc, #408]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80027a0:	f023 0304 	bic.w	r3, r3, #4
 80027a4:	6213      	str	r3, [r2, #32]
 80027a6:	e01c      	b.n	80027e2 <HAL_RCC_OscConfig+0x36e>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2b05      	cmp	r3, #5
 80027ae:	d10c      	bne.n	80027ca <HAL_RCC_OscConfig+0x356>
 80027b0:	4b61      	ldr	r3, [pc, #388]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80027b2:	6a1b      	ldr	r3, [r3, #32]
 80027b4:	4a60      	ldr	r2, [pc, #384]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80027b6:	f043 0304 	orr.w	r3, r3, #4
 80027ba:	6213      	str	r3, [r2, #32]
 80027bc:	4b5e      	ldr	r3, [pc, #376]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	4a5d      	ldr	r2, [pc, #372]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80027c2:	f043 0301 	orr.w	r3, r3, #1
 80027c6:	6213      	str	r3, [r2, #32]
 80027c8:	e00b      	b.n	80027e2 <HAL_RCC_OscConfig+0x36e>
 80027ca:	4b5b      	ldr	r3, [pc, #364]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80027cc:	6a1b      	ldr	r3, [r3, #32]
 80027ce:	4a5a      	ldr	r2, [pc, #360]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	6213      	str	r3, [r2, #32]
 80027d6:	4b58      	ldr	r3, [pc, #352]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	4a57      	ldr	r2, [pc, #348]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80027dc:	f023 0304 	bic.w	r3, r3, #4
 80027e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d015      	beq.n	8002816 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ea:	f7ff f905 	bl	80019f8 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f0:	e00a      	b.n	8002808 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f2:	f7ff f901 	bl	80019f8 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002800:	4293      	cmp	r3, r2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e0b1      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002808:	4b4b      	ldr	r3, [pc, #300]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 800280a:	6a1b      	ldr	r3, [r3, #32]
 800280c:	f003 0302 	and.w	r3, r3, #2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d0ee      	beq.n	80027f2 <HAL_RCC_OscConfig+0x37e>
 8002814:	e014      	b.n	8002840 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002816:	f7ff f8ef 	bl	80019f8 <HAL_GetTick>
 800281a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800281c:	e00a      	b.n	8002834 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800281e:	f7ff f8eb 	bl	80019f8 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	f241 3288 	movw	r2, #5000	@ 0x1388
 800282c:	4293      	cmp	r3, r2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e09b      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002834:	4b40      	ldr	r3, [pc, #256]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1ee      	bne.n	800281e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002840:	7dfb      	ldrb	r3, [r7, #23]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d105      	bne.n	8002852 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002846:	4b3c      	ldr	r3, [pc, #240]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	4a3b      	ldr	r2, [pc, #236]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 800284c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002850:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 8087 	beq.w	800296a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800285c:	4b36      	ldr	r3, [pc, #216]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 030c 	and.w	r3, r3, #12
 8002864:	2b08      	cmp	r3, #8
 8002866:	d061      	beq.n	800292c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	2b02      	cmp	r3, #2
 800286e:	d146      	bne.n	80028fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002870:	4b33      	ldr	r3, [pc, #204]	@ (8002940 <HAL_RCC_OscConfig+0x4cc>)
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002876:	f7ff f8bf 	bl	80019f8 <HAL_GetTick>
 800287a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800287e:	f7ff f8bb 	bl	80019f8 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e06d      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002890:	4b29      	ldr	r3, [pc, #164]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1f0      	bne.n	800287e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028a4:	d108      	bne.n	80028b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028a6:	4b24      	ldr	r3, [pc, #144]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	4921      	ldr	r1, [pc, #132]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a19      	ldr	r1, [r3, #32]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c8:	430b      	orrs	r3, r1
 80028ca:	491b      	ldr	r1, [pc, #108]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002940 <HAL_RCC_OscConfig+0x4cc>)
 80028d2:	2201      	movs	r2, #1
 80028d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d6:	f7ff f88f 	bl	80019f8 <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028dc:	e008      	b.n	80028f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028de:	f7ff f88b 	bl	80019f8 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e03d      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028f0:	4b11      	ldr	r3, [pc, #68]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d0f0      	beq.n	80028de <HAL_RCC_OscConfig+0x46a>
 80028fc:	e035      	b.n	800296a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fe:	4b10      	ldr	r3, [pc, #64]	@ (8002940 <HAL_RCC_OscConfig+0x4cc>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002904:	f7ff f878 	bl	80019f8 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800290c:	f7ff f874 	bl	80019f8 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e026      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800291e:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <HAL_RCC_OscConfig+0x4c4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1f0      	bne.n	800290c <HAL_RCC_OscConfig+0x498>
 800292a:	e01e      	b.n	800296a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	69db      	ldr	r3, [r3, #28]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d107      	bne.n	8002944 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e019      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
 8002938:	40021000 	.word	0x40021000
 800293c:	40007000 	.word	0x40007000
 8002940:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002944:	4b0b      	ldr	r3, [pc, #44]	@ (8002974 <HAL_RCC_OscConfig+0x500>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	429a      	cmp	r2, r3
 8002956:	d106      	bne.n	8002966 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002962:	429a      	cmp	r2, r3
 8002964:	d001      	beq.n	800296a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e000      	b.n	800296c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800296a:	2300      	movs	r3, #0
}
 800296c:	4618      	mov	r0, r3
 800296e:	3718      	adds	r7, #24
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40021000 	.word	0x40021000

08002978 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e0d0      	b.n	8002b2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800298c:	4b6a      	ldr	r3, [pc, #424]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c0>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0307 	and.w	r3, r3, #7
 8002994:	683a      	ldr	r2, [r7, #0]
 8002996:	429a      	cmp	r2, r3
 8002998:	d910      	bls.n	80029bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800299a:	4b67      	ldr	r3, [pc, #412]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c0>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f023 0207 	bic.w	r2, r3, #7
 80029a2:	4965      	ldr	r1, [pc, #404]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c0>)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029aa:	4b63      	ldr	r3, [pc, #396]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c0>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d001      	beq.n	80029bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e0b8      	b.n	8002b2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d020      	beq.n	8002a0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0304 	and.w	r3, r3, #4
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d005      	beq.n	80029e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029d4:	4b59      	ldr	r3, [pc, #356]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	4a58      	ldr	r2, [pc, #352]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 80029da:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80029de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0308 	and.w	r3, r3, #8
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029ec:	4b53      	ldr	r3, [pc, #332]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	4a52      	ldr	r2, [pc, #328]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 80029f2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80029f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029f8:	4b50      	ldr	r3, [pc, #320]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	494d      	ldr	r1, [pc, #308]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0301 	and.w	r3, r3, #1
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d040      	beq.n	8002a98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d107      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a1e:	4b47      	ldr	r3, [pc, #284]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d115      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e07f      	b.n	8002b2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d107      	bne.n	8002a46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a36:	4b41      	ldr	r3, [pc, #260]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d109      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e073      	b.n	8002b2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a46:	4b3d      	ldr	r3, [pc, #244]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e06b      	b.n	8002b2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a56:	4b39      	ldr	r3, [pc, #228]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f023 0203 	bic.w	r2, r3, #3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	4936      	ldr	r1, [pc, #216]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a68:	f7fe ffc6 	bl	80019f8 <HAL_GetTick>
 8002a6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a6e:	e00a      	b.n	8002a86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a70:	f7fe ffc2 	bl	80019f8 <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e053      	b.n	8002b2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a86:	4b2d      	ldr	r3, [pc, #180]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f003 020c 	and.w	r2, r3, #12
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d1eb      	bne.n	8002a70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a98:	4b27      	ldr	r3, [pc, #156]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c0>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0307 	and.w	r3, r3, #7
 8002aa0:	683a      	ldr	r2, [r7, #0]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d210      	bcs.n	8002ac8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa6:	4b24      	ldr	r3, [pc, #144]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c0>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f023 0207 	bic.w	r2, r3, #7
 8002aae:	4922      	ldr	r1, [pc, #136]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c0>)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab6:	4b20      	ldr	r3, [pc, #128]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c0>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0307 	and.w	r3, r3, #7
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d001      	beq.n	8002ac8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e032      	b.n	8002b2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d008      	beq.n	8002ae6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ad4:	4b19      	ldr	r3, [pc, #100]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	4916      	ldr	r1, [pc, #88]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0308 	and.w	r3, r3, #8
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d009      	beq.n	8002b06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002af2:	4b12      	ldr	r3, [pc, #72]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	490e      	ldr	r1, [pc, #56]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002b02:	4313      	orrs	r3, r2
 8002b04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b06:	f000 f821 	bl	8002b4c <HAL_RCC_GetSysClockFreq>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c4>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	091b      	lsrs	r3, r3, #4
 8002b12:	f003 030f 	and.w	r3, r3, #15
 8002b16:	490a      	ldr	r1, [pc, #40]	@ (8002b40 <HAL_RCC_ClockConfig+0x1c8>)
 8002b18:	5ccb      	ldrb	r3, [r1, r3]
 8002b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b1e:	4a09      	ldr	r2, [pc, #36]	@ (8002b44 <HAL_RCC_ClockConfig+0x1cc>)
 8002b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b22:	4b09      	ldr	r3, [pc, #36]	@ (8002b48 <HAL_RCC_ClockConfig+0x1d0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7fe ff24 	bl	8001974 <HAL_InitTick>

  return HAL_OK;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3710      	adds	r7, #16
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	40022000 	.word	0x40022000
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	080045f0 	.word	0x080045f0
 8002b44:	20000030 	.word	0x20000030
 8002b48:	20000034 	.word	0x20000034

08002b4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b087      	sub	sp, #28
 8002b50:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b52:	2300      	movs	r3, #0
 8002b54:	60fb      	str	r3, [r7, #12]
 8002b56:	2300      	movs	r3, #0
 8002b58:	60bb      	str	r3, [r7, #8]
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	617b      	str	r3, [r7, #20]
 8002b5e:	2300      	movs	r3, #0
 8002b60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b66:	4b1e      	ldr	r3, [pc, #120]	@ (8002be0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f003 030c 	and.w	r3, r3, #12
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d002      	beq.n	8002b7c <HAL_RCC_GetSysClockFreq+0x30>
 8002b76:	2b08      	cmp	r3, #8
 8002b78:	d003      	beq.n	8002b82 <HAL_RCC_GetSysClockFreq+0x36>
 8002b7a:	e027      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b7c:	4b19      	ldr	r3, [pc, #100]	@ (8002be4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b7e:	613b      	str	r3, [r7, #16]
      break;
 8002b80:	e027      	b.n	8002bd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	0c9b      	lsrs	r3, r3, #18
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	4a17      	ldr	r2, [pc, #92]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b8c:	5cd3      	ldrb	r3, [r2, r3]
 8002b8e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d010      	beq.n	8002bbc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b9a:	4b11      	ldr	r3, [pc, #68]	@ (8002be0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	0c5b      	lsrs	r3, r3, #17
 8002ba0:	f003 0301 	and.w	r3, r3, #1
 8002ba4:	4a11      	ldr	r2, [pc, #68]	@ (8002bec <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ba6:	5cd3      	ldrb	r3, [r2, r3]
 8002ba8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a0d      	ldr	r2, [pc, #52]	@ (8002be4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002bae:	fb03 f202 	mul.w	r2, r3, r2
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb8:	617b      	str	r3, [r7, #20]
 8002bba:	e004      	b.n	8002bc6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a0c      	ldr	r2, [pc, #48]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002bc0:	fb02 f303 	mul.w	r3, r2, r3
 8002bc4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	613b      	str	r3, [r7, #16]
      break;
 8002bca:	e002      	b.n	8002bd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002bcc:	4b05      	ldr	r3, [pc, #20]	@ (8002be4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002bce:	613b      	str	r3, [r7, #16]
      break;
 8002bd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bd2:	693b      	ldr	r3, [r7, #16]
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	371c      	adds	r7, #28
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	40021000 	.word	0x40021000
 8002be4:	007a1200 	.word	0x007a1200
 8002be8:	08004600 	.word	0x08004600
 8002bec:	08004610 	.word	0x08004610
 8002bf0:	003d0900 	.word	0x003d0900

08002bf4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002c28 <RCC_Delay+0x34>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a0a      	ldr	r2, [pc, #40]	@ (8002c2c <RCC_Delay+0x38>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	0a5b      	lsrs	r3, r3, #9
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c10:	bf00      	nop
  }
  while (Delay --);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	1e5a      	subs	r2, r3, #1
 8002c16:	60fa      	str	r2, [r7, #12]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1f9      	bne.n	8002c10 <RCC_Delay+0x1c>
}
 8002c1c:	bf00      	nop
 8002c1e:	bf00      	nop
 8002c20:	3714      	adds	r7, #20
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr
 8002c28:	20000030 	.word	0x20000030
 8002c2c:	10624dd3 	.word	0x10624dd3

08002c30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e076      	b.n	8002d30 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d108      	bne.n	8002c5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c52:	d009      	beq.n	8002c68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	61da      	str	r2, [r3, #28]
 8002c5a:	e005      	b.n	8002c68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d106      	bne.n	8002c88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7fe fb32 	bl	80012ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2202      	movs	r2, #2
 8002c8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c9e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	431a      	orrs	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	431a      	orrs	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cd8:	431a      	orrs	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	69db      	ldr	r3, [r3, #28]
 8002cde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cec:	ea42 0103 	orr.w	r1, r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	0c1a      	lsrs	r2, r3, #16
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f002 0204 	and.w	r2, r2, #4
 8002d0e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	69da      	ldr	r2, [r3, #28]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d1e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b088      	sub	sp, #32
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	603b      	str	r3, [r7, #0]
 8002d44:	4613      	mov	r3, r2
 8002d46:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d48:	f7fe fe56 	bl	80019f8 <HAL_GetTick>
 8002d4c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002d4e:	88fb      	ldrh	r3, [r7, #6]
 8002d50:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d001      	beq.n	8002d62 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002d5e:	2302      	movs	r3, #2
 8002d60:	e12a      	b.n	8002fb8 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <HAL_SPI_Transmit+0x36>
 8002d68:	88fb      	ldrh	r3, [r7, #6]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d101      	bne.n	8002d72 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e122      	b.n	8002fb8 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d101      	bne.n	8002d80 <HAL_SPI_Transmit+0x48>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e11b      	b.n	8002fb8 <HAL_SPI_Transmit+0x280>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2203      	movs	r2, #3
 8002d8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	88fa      	ldrh	r2, [r7, #6]
 8002da0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	88fa      	ldrh	r2, [r7, #6]
 8002da6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dce:	d10f      	bne.n	8002df0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002dde:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002dee:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dfa:	2b40      	cmp	r3, #64	@ 0x40
 8002dfc:	d007      	beq.n	8002e0e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e0c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e16:	d152      	bne.n	8002ebe <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d002      	beq.n	8002e26 <HAL_SPI_Transmit+0xee>
 8002e20:	8b7b      	ldrh	r3, [r7, #26]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d145      	bne.n	8002eb2 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2a:	881a      	ldrh	r2, [r3, #0]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e36:	1c9a      	adds	r2, r3, #2
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	3b01      	subs	r3, #1
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e4a:	e032      	b.n	8002eb2 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d112      	bne.n	8002e80 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	881a      	ldrh	r2, [r3, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6a:	1c9a      	adds	r2, r3, #2
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	3b01      	subs	r3, #1
 8002e78:	b29a      	uxth	r2, r3
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002e7e:	e018      	b.n	8002eb2 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e80:	f7fe fdba 	bl	80019f8 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d803      	bhi.n	8002e98 <HAL_SPI_Transmit+0x160>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e96:	d102      	bne.n	8002e9e <HAL_SPI_Transmit+0x166>
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d109      	bne.n	8002eb2 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e082      	b.n	8002fb8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1c7      	bne.n	8002e4c <HAL_SPI_Transmit+0x114>
 8002ebc:	e053      	b.n	8002f66 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d002      	beq.n	8002ecc <HAL_SPI_Transmit+0x194>
 8002ec6:	8b7b      	ldrh	r3, [r7, #26]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d147      	bne.n	8002f5c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	330c      	adds	r3, #12
 8002ed6:	7812      	ldrb	r2, [r2, #0]
 8002ed8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	1c5a      	adds	r2, r3, #1
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	3b01      	subs	r3, #1
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002ef2:	e033      	b.n	8002f5c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d113      	bne.n	8002f2a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	330c      	adds	r3, #12
 8002f0c:	7812      	ldrb	r2, [r2, #0]
 8002f0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f14:	1c5a      	adds	r2, r3, #1
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	3b01      	subs	r3, #1
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002f28:	e018      	b.n	8002f5c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f2a:	f7fe fd65 	bl	80019f8 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	683a      	ldr	r2, [r7, #0]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d803      	bhi.n	8002f42 <HAL_SPI_Transmit+0x20a>
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f40:	d102      	bne.n	8002f48 <HAL_SPI_Transmit+0x210>
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d109      	bne.n	8002f5c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e02d      	b.n	8002fb8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1c6      	bne.n	8002ef4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f66:	69fa      	ldr	r2, [r7, #28]
 8002f68:	6839      	ldr	r1, [r7, #0]
 8002f6a:	68f8      	ldr	r0, [r7, #12]
 8002f6c:	f000 faf8 	bl	8003560 <SPI_EndRxTxTransaction>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d002      	beq.n	8002f7c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d10a      	bne.n	8002f9a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	617b      	str	r3, [r7, #20]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e000      	b.n	8002fb8 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
  }
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3720      	adds	r7, #32
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d001      	beq.n	8002fde <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8002fda:	2302      	movs	r3, #2
 8002fdc:	e097      	b.n	800310e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d002      	beq.n	8002fea <HAL_SPI_Transmit_DMA+0x2a>
 8002fe4:	88fb      	ldrh	r3, [r7, #6]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e08f      	b.n	800310e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_SPI_Transmit_DMA+0x3c>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e088      	b.n	800310e <HAL_SPI_Transmit_DMA+0x14e>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2203      	movs	r2, #3
 8003008:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	88fa      	ldrh	r2, [r7, #6]
 800301c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	88fa      	ldrh	r2, [r7, #6]
 8003022:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2200      	movs	r2, #0
 8003040:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800304a:	d10f      	bne.n	800306c <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800305a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800306a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003070:	4a29      	ldr	r2, [pc, #164]	@ (8003118 <HAL_SPI_Transmit_DMA+0x158>)
 8003072:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003078:	4a28      	ldr	r2, [pc, #160]	@ (800311c <HAL_SPI_Transmit_DMA+0x15c>)
 800307a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003080:	4a27      	ldr	r2, [pc, #156]	@ (8003120 <HAL_SPI_Transmit_DMA+0x160>)
 8003082:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003088:	2200      	movs	r2, #0
 800308a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003094:	4619      	mov	r1, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	330c      	adds	r3, #12
 800309c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030a2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80030a4:	f7fe fe3e 	bl	8001d24 <HAL_DMA_Start_IT>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d00b      	beq.n	80030c6 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b2:	f043 0210 	orr.w	r2, r3, #16
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e023      	b.n	800310e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030d0:	2b40      	cmp	r3, #64	@ 0x40
 80030d2:	d007      	beq.n	80030e4 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80030e2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0220 	orr.w	r2, r2, #32
 80030fa:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0202 	orr.w	r2, r2, #2
 800310a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	080033cd 	.word	0x080033cd
 800311c:	08003327 	.word	0x08003327
 8003120:	080033e9 	.word	0x080033e9

08003124 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b088      	sub	sp, #32
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	099b      	lsrs	r3, r3, #6
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10f      	bne.n	8003168 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00a      	beq.n	8003168 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	099b      	lsrs	r3, r3, #6
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	2b00      	cmp	r3, #0
 800315c:	d004      	beq.n	8003168 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	4798      	blx	r3
    return;
 8003166:	e0be      	b.n	80032e6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	085b      	lsrs	r3, r3, #1
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00a      	beq.n	800318a <HAL_SPI_IRQHandler+0x66>
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	09db      	lsrs	r3, r3, #7
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	2b00      	cmp	r3, #0
 800317e:	d004      	beq.n	800318a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	4798      	blx	r3
    return;
 8003188:	e0ad      	b.n	80032e6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	095b      	lsrs	r3, r3, #5
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b00      	cmp	r3, #0
 8003194:	d106      	bne.n	80031a4 <HAL_SPI_IRQHandler+0x80>
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	099b      	lsrs	r3, r3, #6
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	f000 80a1 	beq.w	80032e6 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	095b      	lsrs	r3, r3, #5
 80031a8:	f003 0301 	and.w	r3, r3, #1
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 809a 	beq.w	80032e6 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	099b      	lsrs	r3, r3, #6
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d023      	beq.n	8003206 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	d011      	beq.n	80031ee <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ce:	f043 0204 	orr.w	r2, r3, #4
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031d6:	2300      	movs	r3, #0
 80031d8:	617b      	str	r3, [r7, #20]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	617b      	str	r3, [r7, #20]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	e00b      	b.n	8003206 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031ee:	2300      	movs	r3, #0
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	613b      	str	r3, [r7, #16]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	613b      	str	r3, [r7, #16]
 8003202:	693b      	ldr	r3, [r7, #16]
        return;
 8003204:	e06f      	b.n	80032e6 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	095b      	lsrs	r3, r3, #5
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b00      	cmp	r3, #0
 8003210:	d014      	beq.n	800323c <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003216:	f043 0201 	orr.w	r2, r3, #1
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800321e:	2300      	movs	r3, #0
 8003220:	60fb      	str	r3, [r7, #12]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	60fb      	str	r3, [r7, #12]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003240:	2b00      	cmp	r3, #0
 8003242:	d04f      	beq.n	80032e4 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	685a      	ldr	r2, [r3, #4]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003252:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d104      	bne.n	8003270 <HAL_SPI_IRQHandler+0x14c>
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b00      	cmp	r3, #0
 800326e:	d034      	beq.n	80032da <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685a      	ldr	r2, [r3, #4]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 0203 	bic.w	r2, r2, #3
 800327e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003284:	2b00      	cmp	r3, #0
 8003286:	d011      	beq.n	80032ac <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800328c:	4a17      	ldr	r2, [pc, #92]	@ (80032ec <HAL_SPI_IRQHandler+0x1c8>)
 800328e:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003294:	4618      	mov	r0, r3
 8003296:	f7fe fda5 	bl	8001de4 <HAL_DMA_Abort_IT>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d005      	beq.n	80032ac <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d016      	beq.n	80032e2 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032b8:	4a0c      	ldr	r2, [pc, #48]	@ (80032ec <HAL_SPI_IRQHandler+0x1c8>)
 80032ba:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7fe fd8f 	bl	8001de4 <HAL_DMA_Abort_IT>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00a      	beq.n	80032e2 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80032d8:	e003      	b.n	80032e2 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 f81a 	bl	8003314 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80032e0:	e000      	b.n	80032e4 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80032e2:	bf00      	nop
    return;
 80032e4:	bf00      	nop
  }
}
 80032e6:	3720      	adds	r7, #32
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	08003429 	.word	0x08003429

080032f0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bc80      	pop	{r7}
 8003300:	4770      	bx	lr

08003302 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003302:	b480      	push	{r7}
 8003304:	b083      	sub	sp, #12
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800330a:	bf00      	nop
 800330c:	370c      	adds	r7, #12
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr

08003314 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800331c:	bf00      	nop
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	bc80      	pop	{r7}
 8003324:	4770      	bx	lr

08003326 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003326:	b580      	push	{r7, lr}
 8003328:	b086      	sub	sp, #24
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003332:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003334:	f7fe fb60 	bl	80019f8 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0320 	and.w	r3, r3, #32
 8003344:	2b20      	cmp	r3, #32
 8003346:	d03b      	beq.n	80033c0 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0220 	bic.w	r2, r2, #32
 8003356:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0202 	bic.w	r2, r2, #2
 8003366:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	2164      	movs	r1, #100	@ 0x64
 800336c:	6978      	ldr	r0, [r7, #20]
 800336e:	f000 f8f7 	bl	8003560 <SPI_EndRxTxTransaction>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d005      	beq.n	8003384 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800337c:	f043 0220 	orr.w	r2, r3, #32
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10a      	bne.n	80033a2 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800338c:	2300      	movs	r3, #0
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	60fb      	str	r3, [r7, #12]
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	60fb      	str	r3, [r7, #12]
 80033a0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	2200      	movs	r2, #0
 80033a6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d003      	beq.n	80033c0 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80033b8:	6978      	ldr	r0, [r7, #20]
 80033ba:	f7ff ffab 	bl	8003314 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80033be:	e002      	b.n	80033c6 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80033c0:	6978      	ldr	r0, [r7, #20]
 80033c2:	f7ff ff95 	bl	80032f0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80033c6:	3718      	adds	r7, #24
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f7ff ff91 	bl	8003302 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80033e0:	bf00      	nop
 80033e2:	3710      	adds	r7, #16
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	685a      	ldr	r2, [r3, #4]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0203 	bic.w	r2, r2, #3
 8003404:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800340a:	f043 0210 	orr.w	r2, r3, #16
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2201      	movs	r2, #1
 8003416:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800341a:	68f8      	ldr	r0, [r7, #12]
 800341c:	f7ff ff7a 	bl	8003314 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003420:	bf00      	nop
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2200      	movs	r2, #0
 800343a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f7ff ff66 	bl	8003314 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003448:	bf00      	nop
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b088      	sub	sp, #32
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	603b      	str	r3, [r7, #0]
 800345c:	4613      	mov	r3, r2
 800345e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003460:	f7fe faca 	bl	80019f8 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003468:	1a9b      	subs	r3, r3, r2
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	4413      	add	r3, r2
 800346e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003470:	f7fe fac2 	bl	80019f8 <HAL_GetTick>
 8003474:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003476:	4b39      	ldr	r3, [pc, #228]	@ (800355c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	015b      	lsls	r3, r3, #5
 800347c:	0d1b      	lsrs	r3, r3, #20
 800347e:	69fa      	ldr	r2, [r7, #28]
 8003480:	fb02 f303 	mul.w	r3, r2, r3
 8003484:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003486:	e054      	b.n	8003532 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348e:	d050      	beq.n	8003532 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003490:	f7fe fab2 	bl	80019f8 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	69fa      	ldr	r2, [r7, #28]
 800349c:	429a      	cmp	r2, r3
 800349e:	d902      	bls.n	80034a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d13d      	bne.n	8003522 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80034b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034be:	d111      	bne.n	80034e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034c8:	d004      	beq.n	80034d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034d2:	d107      	bne.n	80034e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034ec:	d10f      	bne.n	800350e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800350c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e017      	b.n	8003552 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d101      	bne.n	800352c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003528:	2300      	movs	r3, #0
 800352a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	3b01      	subs	r3, #1
 8003530:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	689a      	ldr	r2, [r3, #8]
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	4013      	ands	r3, r2
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	429a      	cmp	r2, r3
 8003540:	bf0c      	ite	eq
 8003542:	2301      	moveq	r3, #1
 8003544:	2300      	movne	r3, #0
 8003546:	b2db      	uxtb	r3, r3
 8003548:	461a      	mov	r2, r3
 800354a:	79fb      	ldrb	r3, [r7, #7]
 800354c:	429a      	cmp	r2, r3
 800354e:	d19b      	bne.n	8003488 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3720      	adds	r7, #32
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	20000030 	.word	0x20000030

08003560 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b086      	sub	sp, #24
 8003564:	af02      	add	r7, sp, #8
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	60b9      	str	r1, [r7, #8]
 800356a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	9300      	str	r3, [sp, #0]
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	2201      	movs	r2, #1
 8003574:	2102      	movs	r1, #2
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f7ff ff6a 	bl	8003450 <SPI_WaitFlagStateUntilTimeout>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d007      	beq.n	8003592 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003586:	f043 0220 	orr.w	r2, r3, #32
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e013      	b.n	80035ba <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2200      	movs	r2, #0
 800359a:	2180      	movs	r1, #128	@ 0x80
 800359c:	68f8      	ldr	r0, [r7, #12]
 800359e:	f7ff ff57 	bl	8003450 <SPI_WaitFlagStateUntilTimeout>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d007      	beq.n	80035b8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ac:	f043 0220 	orr.w	r2, r3, #32
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e000      	b.n	80035ba <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <memset>:
 80035c2:	4603      	mov	r3, r0
 80035c4:	4402      	add	r2, r0
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d100      	bne.n	80035cc <memset+0xa>
 80035ca:	4770      	bx	lr
 80035cc:	f803 1b01 	strb.w	r1, [r3], #1
 80035d0:	e7f9      	b.n	80035c6 <memset+0x4>
	...

080035d4 <__libc_init_array>:
 80035d4:	b570      	push	{r4, r5, r6, lr}
 80035d6:	2600      	movs	r6, #0
 80035d8:	4d0c      	ldr	r5, [pc, #48]	@ (800360c <__libc_init_array+0x38>)
 80035da:	4c0d      	ldr	r4, [pc, #52]	@ (8003610 <__libc_init_array+0x3c>)
 80035dc:	1b64      	subs	r4, r4, r5
 80035de:	10a4      	asrs	r4, r4, #2
 80035e0:	42a6      	cmp	r6, r4
 80035e2:	d109      	bne.n	80035f8 <__libc_init_array+0x24>
 80035e4:	f000 fff8 	bl	80045d8 <_init>
 80035e8:	2600      	movs	r6, #0
 80035ea:	4d0a      	ldr	r5, [pc, #40]	@ (8003614 <__libc_init_array+0x40>)
 80035ec:	4c0a      	ldr	r4, [pc, #40]	@ (8003618 <__libc_init_array+0x44>)
 80035ee:	1b64      	subs	r4, r4, r5
 80035f0:	10a4      	asrs	r4, r4, #2
 80035f2:	42a6      	cmp	r6, r4
 80035f4:	d105      	bne.n	8003602 <__libc_init_array+0x2e>
 80035f6:	bd70      	pop	{r4, r5, r6, pc}
 80035f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80035fc:	4798      	blx	r3
 80035fe:	3601      	adds	r6, #1
 8003600:	e7ee      	b.n	80035e0 <__libc_init_array+0xc>
 8003602:	f855 3b04 	ldr.w	r3, [r5], #4
 8003606:	4798      	blx	r3
 8003608:	3601      	adds	r6, #1
 800360a:	e7f2      	b.n	80035f2 <__libc_init_array+0x1e>
 800360c:	080047f0 	.word	0x080047f0
 8003610:	080047f0 	.word	0x080047f0
 8003614:	080047f0 	.word	0x080047f0
 8003618:	080047f4 	.word	0x080047f4

0800361c <memcpy>:
 800361c:	440a      	add	r2, r1
 800361e:	4291      	cmp	r1, r2
 8003620:	f100 33ff 	add.w	r3, r0, #4294967295
 8003624:	d100      	bne.n	8003628 <memcpy+0xc>
 8003626:	4770      	bx	lr
 8003628:	b510      	push	{r4, lr}
 800362a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800362e:	4291      	cmp	r1, r2
 8003630:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003634:	d1f9      	bne.n	800362a <memcpy+0xe>
 8003636:	bd10      	pop	{r4, pc}

08003638 <sin>:
 8003638:	b530      	push	{r4, r5, lr}
 800363a:	4d20      	ldr	r5, [pc, #128]	@ (80036bc <sin+0x84>)
 800363c:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8003640:	42ac      	cmp	r4, r5
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	b087      	sub	sp, #28
 8003648:	d806      	bhi.n	8003658 <sin+0x20>
 800364a:	2300      	movs	r3, #0
 800364c:	2200      	movs	r2, #0
 800364e:	9300      	str	r3, [sp, #0]
 8003650:	2300      	movs	r3, #0
 8003652:	f000 f8f9 	bl	8003848 <__kernel_sin>
 8003656:	e004      	b.n	8003662 <sin+0x2a>
 8003658:	4d19      	ldr	r5, [pc, #100]	@ (80036c0 <sin+0x88>)
 800365a:	42ac      	cmp	r4, r5
 800365c:	d903      	bls.n	8003666 <sin+0x2e>
 800365e:	f7fc ff59 	bl	8000514 <__aeabi_dsub>
 8003662:	b007      	add	sp, #28
 8003664:	bd30      	pop	{r4, r5, pc}
 8003666:	aa02      	add	r2, sp, #8
 8003668:	f000 f9a6 	bl	80039b8 <__ieee754_rem_pio2>
 800366c:	f000 0003 	and.w	r0, r0, #3
 8003670:	2801      	cmp	r0, #1
 8003672:	d009      	beq.n	8003688 <sin+0x50>
 8003674:	2802      	cmp	r0, #2
 8003676:	d00e      	beq.n	8003696 <sin+0x5e>
 8003678:	b9c0      	cbnz	r0, 80036ac <sin+0x74>
 800367a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800367e:	2301      	movs	r3, #1
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003686:	e7e4      	b.n	8003652 <sin+0x1a>
 8003688:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800368c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003690:	f000 f81a 	bl	80036c8 <__kernel_cos>
 8003694:	e7e5      	b.n	8003662 <sin+0x2a>
 8003696:	2301      	movs	r3, #1
 8003698:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80036a2:	f000 f8d1 	bl	8003848 <__kernel_sin>
 80036a6:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 80036aa:	e7da      	b.n	8003662 <sin+0x2a>
 80036ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80036b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80036b4:	f000 f808 	bl	80036c8 <__kernel_cos>
 80036b8:	e7f5      	b.n	80036a6 <sin+0x6e>
 80036ba:	bf00      	nop
 80036bc:	3fe921fb 	.word	0x3fe921fb
 80036c0:	7fefffff 	.word	0x7fefffff
 80036c4:	00000000 	.word	0x00000000

080036c8 <__kernel_cos>:
 80036c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036cc:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80036d0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 80036d4:	4680      	mov	r8, r0
 80036d6:	4689      	mov	r9, r1
 80036d8:	e9cd 2300 	strd	r2, r3, [sp]
 80036dc:	d204      	bcs.n	80036e8 <__kernel_cos+0x20>
 80036de:	f7fd f959 	bl	8000994 <__aeabi_d2iz>
 80036e2:	2800      	cmp	r0, #0
 80036e4:	f000 8086 	beq.w	80037f4 <__kernel_cos+0x12c>
 80036e8:	4642      	mov	r2, r8
 80036ea:	464b      	mov	r3, r9
 80036ec:	4640      	mov	r0, r8
 80036ee:	4649      	mov	r1, r9
 80036f0:	f7fc fd2e 	bl	8000150 <__aeabi_dmul>
 80036f4:	2200      	movs	r2, #0
 80036f6:	4b4e      	ldr	r3, [pc, #312]	@ (8003830 <__kernel_cos+0x168>)
 80036f8:	4604      	mov	r4, r0
 80036fa:	460d      	mov	r5, r1
 80036fc:	f7fc fd28 	bl	8000150 <__aeabi_dmul>
 8003700:	a33f      	add	r3, pc, #252	@ (adr r3, 8003800 <__kernel_cos+0x138>)
 8003702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003706:	4682      	mov	sl, r0
 8003708:	468b      	mov	fp, r1
 800370a:	4620      	mov	r0, r4
 800370c:	4629      	mov	r1, r5
 800370e:	f7fc fd1f 	bl	8000150 <__aeabi_dmul>
 8003712:	a33d      	add	r3, pc, #244	@ (adr r3, 8003808 <__kernel_cos+0x140>)
 8003714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003718:	f7fc fefe 	bl	8000518 <__adddf3>
 800371c:	4622      	mov	r2, r4
 800371e:	462b      	mov	r3, r5
 8003720:	f7fc fd16 	bl	8000150 <__aeabi_dmul>
 8003724:	a33a      	add	r3, pc, #232	@ (adr r3, 8003810 <__kernel_cos+0x148>)
 8003726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800372a:	f7fc fef3 	bl	8000514 <__aeabi_dsub>
 800372e:	4622      	mov	r2, r4
 8003730:	462b      	mov	r3, r5
 8003732:	f7fc fd0d 	bl	8000150 <__aeabi_dmul>
 8003736:	a338      	add	r3, pc, #224	@ (adr r3, 8003818 <__kernel_cos+0x150>)
 8003738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373c:	f7fc feec 	bl	8000518 <__adddf3>
 8003740:	4622      	mov	r2, r4
 8003742:	462b      	mov	r3, r5
 8003744:	f7fc fd04 	bl	8000150 <__aeabi_dmul>
 8003748:	a335      	add	r3, pc, #212	@ (adr r3, 8003820 <__kernel_cos+0x158>)
 800374a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374e:	f7fc fee1 	bl	8000514 <__aeabi_dsub>
 8003752:	4622      	mov	r2, r4
 8003754:	462b      	mov	r3, r5
 8003756:	f7fc fcfb 	bl	8000150 <__aeabi_dmul>
 800375a:	a333      	add	r3, pc, #204	@ (adr r3, 8003828 <__kernel_cos+0x160>)
 800375c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003760:	f7fc feda 	bl	8000518 <__adddf3>
 8003764:	4622      	mov	r2, r4
 8003766:	462b      	mov	r3, r5
 8003768:	f7fc fcf2 	bl	8000150 <__aeabi_dmul>
 800376c:	4622      	mov	r2, r4
 800376e:	462b      	mov	r3, r5
 8003770:	f7fc fcee 	bl	8000150 <__aeabi_dmul>
 8003774:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003778:	4604      	mov	r4, r0
 800377a:	460d      	mov	r5, r1
 800377c:	4640      	mov	r0, r8
 800377e:	4649      	mov	r1, r9
 8003780:	f7fc fce6 	bl	8000150 <__aeabi_dmul>
 8003784:	460b      	mov	r3, r1
 8003786:	4602      	mov	r2, r0
 8003788:	4629      	mov	r1, r5
 800378a:	4620      	mov	r0, r4
 800378c:	f7fc fec2 	bl	8000514 <__aeabi_dsub>
 8003790:	4b28      	ldr	r3, [pc, #160]	@ (8003834 <__kernel_cos+0x16c>)
 8003792:	4680      	mov	r8, r0
 8003794:	429e      	cmp	r6, r3
 8003796:	4689      	mov	r9, r1
 8003798:	d80e      	bhi.n	80037b8 <__kernel_cos+0xf0>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4650      	mov	r0, sl
 80037a0:	4659      	mov	r1, fp
 80037a2:	f7fc feb7 	bl	8000514 <__aeabi_dsub>
 80037a6:	4602      	mov	r2, r0
 80037a8:	2000      	movs	r0, #0
 80037aa:	460b      	mov	r3, r1
 80037ac:	4922      	ldr	r1, [pc, #136]	@ (8003838 <__kernel_cos+0x170>)
 80037ae:	f7fc feb1 	bl	8000514 <__aeabi_dsub>
 80037b2:	b003      	add	sp, #12
 80037b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037b8:	2400      	movs	r4, #0
 80037ba:	4b20      	ldr	r3, [pc, #128]	@ (800383c <__kernel_cos+0x174>)
 80037bc:	4622      	mov	r2, r4
 80037be:	429e      	cmp	r6, r3
 80037c0:	bf8c      	ite	hi
 80037c2:	4d1f      	ldrhi	r5, [pc, #124]	@ (8003840 <__kernel_cos+0x178>)
 80037c4:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 80037c8:	462b      	mov	r3, r5
 80037ca:	2000      	movs	r0, #0
 80037cc:	491a      	ldr	r1, [pc, #104]	@ (8003838 <__kernel_cos+0x170>)
 80037ce:	f7fc fea1 	bl	8000514 <__aeabi_dsub>
 80037d2:	4622      	mov	r2, r4
 80037d4:	4606      	mov	r6, r0
 80037d6:	460f      	mov	r7, r1
 80037d8:	462b      	mov	r3, r5
 80037da:	4650      	mov	r0, sl
 80037dc:	4659      	mov	r1, fp
 80037de:	f7fc fe99 	bl	8000514 <__aeabi_dsub>
 80037e2:	4642      	mov	r2, r8
 80037e4:	464b      	mov	r3, r9
 80037e6:	f7fc fe95 	bl	8000514 <__aeabi_dsub>
 80037ea:	4602      	mov	r2, r0
 80037ec:	460b      	mov	r3, r1
 80037ee:	4630      	mov	r0, r6
 80037f0:	4639      	mov	r1, r7
 80037f2:	e7dc      	b.n	80037ae <__kernel_cos+0xe6>
 80037f4:	2000      	movs	r0, #0
 80037f6:	4910      	ldr	r1, [pc, #64]	@ (8003838 <__kernel_cos+0x170>)
 80037f8:	e7db      	b.n	80037b2 <__kernel_cos+0xea>
 80037fa:	bf00      	nop
 80037fc:	f3af 8000 	nop.w
 8003800:	be8838d4 	.word	0xbe8838d4
 8003804:	bda8fae9 	.word	0xbda8fae9
 8003808:	bdb4b1c4 	.word	0xbdb4b1c4
 800380c:	3e21ee9e 	.word	0x3e21ee9e
 8003810:	809c52ad 	.word	0x809c52ad
 8003814:	3e927e4f 	.word	0x3e927e4f
 8003818:	19cb1590 	.word	0x19cb1590
 800381c:	3efa01a0 	.word	0x3efa01a0
 8003820:	16c15177 	.word	0x16c15177
 8003824:	3f56c16c 	.word	0x3f56c16c
 8003828:	5555554c 	.word	0x5555554c
 800382c:	3fa55555 	.word	0x3fa55555
 8003830:	3fe00000 	.word	0x3fe00000
 8003834:	3fd33332 	.word	0x3fd33332
 8003838:	3ff00000 	.word	0x3ff00000
 800383c:	3fe90000 	.word	0x3fe90000
 8003840:	3fd20000 	.word	0x3fd20000
 8003844:	00000000 	.word	0x00000000

08003848 <__kernel_sin>:
 8003848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800384c:	461f      	mov	r7, r3
 800384e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003852:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003856:	4604      	mov	r4, r0
 8003858:	460d      	mov	r5, r1
 800385a:	4616      	mov	r6, r2
 800385c:	b085      	sub	sp, #20
 800385e:	d203      	bcs.n	8003868 <__kernel_sin+0x20>
 8003860:	f7fd f898 	bl	8000994 <__aeabi_d2iz>
 8003864:	2800      	cmp	r0, #0
 8003866:	d051      	beq.n	800390c <__kernel_sin+0xc4>
 8003868:	4622      	mov	r2, r4
 800386a:	462b      	mov	r3, r5
 800386c:	4620      	mov	r0, r4
 800386e:	4629      	mov	r1, r5
 8003870:	f7fc fc6e 	bl	8000150 <__aeabi_dmul>
 8003874:	4682      	mov	sl, r0
 8003876:	468b      	mov	fp, r1
 8003878:	4602      	mov	r2, r0
 800387a:	460b      	mov	r3, r1
 800387c:	4620      	mov	r0, r4
 800387e:	4629      	mov	r1, r5
 8003880:	f7fc fc66 	bl	8000150 <__aeabi_dmul>
 8003884:	a33e      	add	r3, pc, #248	@ (adr r3, 8003980 <__kernel_sin+0x138>)
 8003886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388a:	4680      	mov	r8, r0
 800388c:	4689      	mov	r9, r1
 800388e:	4650      	mov	r0, sl
 8003890:	4659      	mov	r1, fp
 8003892:	f7fc fc5d 	bl	8000150 <__aeabi_dmul>
 8003896:	a33c      	add	r3, pc, #240	@ (adr r3, 8003988 <__kernel_sin+0x140>)
 8003898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389c:	f7fc fe3a 	bl	8000514 <__aeabi_dsub>
 80038a0:	4652      	mov	r2, sl
 80038a2:	465b      	mov	r3, fp
 80038a4:	f7fc fc54 	bl	8000150 <__aeabi_dmul>
 80038a8:	a339      	add	r3, pc, #228	@ (adr r3, 8003990 <__kernel_sin+0x148>)
 80038aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ae:	f7fc fe33 	bl	8000518 <__adddf3>
 80038b2:	4652      	mov	r2, sl
 80038b4:	465b      	mov	r3, fp
 80038b6:	f7fc fc4b 	bl	8000150 <__aeabi_dmul>
 80038ba:	a337      	add	r3, pc, #220	@ (adr r3, 8003998 <__kernel_sin+0x150>)
 80038bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c0:	f7fc fe28 	bl	8000514 <__aeabi_dsub>
 80038c4:	4652      	mov	r2, sl
 80038c6:	465b      	mov	r3, fp
 80038c8:	f7fc fc42 	bl	8000150 <__aeabi_dmul>
 80038cc:	a334      	add	r3, pc, #208	@ (adr r3, 80039a0 <__kernel_sin+0x158>)
 80038ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d2:	f7fc fe21 	bl	8000518 <__adddf3>
 80038d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80038d8:	e9cd 0100 	strd	r0, r1, [sp]
 80038dc:	b9db      	cbnz	r3, 8003916 <__kernel_sin+0xce>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	4650      	mov	r0, sl
 80038e4:	4659      	mov	r1, fp
 80038e6:	f7fc fc33 	bl	8000150 <__aeabi_dmul>
 80038ea:	a32f      	add	r3, pc, #188	@ (adr r3, 80039a8 <__kernel_sin+0x160>)
 80038ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f0:	f7fc fe10 	bl	8000514 <__aeabi_dsub>
 80038f4:	4642      	mov	r2, r8
 80038f6:	464b      	mov	r3, r9
 80038f8:	f7fc fc2a 	bl	8000150 <__aeabi_dmul>
 80038fc:	4602      	mov	r2, r0
 80038fe:	460b      	mov	r3, r1
 8003900:	4620      	mov	r0, r4
 8003902:	4629      	mov	r1, r5
 8003904:	f7fc fe08 	bl	8000518 <__adddf3>
 8003908:	4604      	mov	r4, r0
 800390a:	460d      	mov	r5, r1
 800390c:	4620      	mov	r0, r4
 800390e:	4629      	mov	r1, r5
 8003910:	b005      	add	sp, #20
 8003912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003916:	2200      	movs	r2, #0
 8003918:	4630      	mov	r0, r6
 800391a:	4639      	mov	r1, r7
 800391c:	4b24      	ldr	r3, [pc, #144]	@ (80039b0 <__kernel_sin+0x168>)
 800391e:	f7fc fc17 	bl	8000150 <__aeabi_dmul>
 8003922:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003926:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800392a:	4640      	mov	r0, r8
 800392c:	4649      	mov	r1, r9
 800392e:	f7fc fc0f 	bl	8000150 <__aeabi_dmul>
 8003932:	4602      	mov	r2, r0
 8003934:	460b      	mov	r3, r1
 8003936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800393a:	f7fc fdeb 	bl	8000514 <__aeabi_dsub>
 800393e:	4652      	mov	r2, sl
 8003940:	465b      	mov	r3, fp
 8003942:	f7fc fc05 	bl	8000150 <__aeabi_dmul>
 8003946:	4632      	mov	r2, r6
 8003948:	463b      	mov	r3, r7
 800394a:	f7fc fde3 	bl	8000514 <__aeabi_dsub>
 800394e:	a316      	add	r3, pc, #88	@ (adr r3, 80039a8 <__kernel_sin+0x160>)
 8003950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003954:	4606      	mov	r6, r0
 8003956:	460f      	mov	r7, r1
 8003958:	4640      	mov	r0, r8
 800395a:	4649      	mov	r1, r9
 800395c:	f7fc fbf8 	bl	8000150 <__aeabi_dmul>
 8003960:	4602      	mov	r2, r0
 8003962:	460b      	mov	r3, r1
 8003964:	4630      	mov	r0, r6
 8003966:	4639      	mov	r1, r7
 8003968:	f7fc fdd6 	bl	8000518 <__adddf3>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	4620      	mov	r0, r4
 8003972:	4629      	mov	r1, r5
 8003974:	f7fc fdce 	bl	8000514 <__aeabi_dsub>
 8003978:	e7c6      	b.n	8003908 <__kernel_sin+0xc0>
 800397a:	bf00      	nop
 800397c:	f3af 8000 	nop.w
 8003980:	5acfd57c 	.word	0x5acfd57c
 8003984:	3de5d93a 	.word	0x3de5d93a
 8003988:	8a2b9ceb 	.word	0x8a2b9ceb
 800398c:	3e5ae5e6 	.word	0x3e5ae5e6
 8003990:	57b1fe7d 	.word	0x57b1fe7d
 8003994:	3ec71de3 	.word	0x3ec71de3
 8003998:	19c161d5 	.word	0x19c161d5
 800399c:	3f2a01a0 	.word	0x3f2a01a0
 80039a0:	1110f8a6 	.word	0x1110f8a6
 80039a4:	3f811111 	.word	0x3f811111
 80039a8:	55555549 	.word	0x55555549
 80039ac:	3fc55555 	.word	0x3fc55555
 80039b0:	3fe00000 	.word	0x3fe00000
 80039b4:	00000000 	.word	0x00000000

080039b8 <__ieee754_rem_pio2>:
 80039b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039bc:	4bc4      	ldr	r3, [pc, #784]	@ (8003cd0 <__ieee754_rem_pio2+0x318>)
 80039be:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 80039c2:	b08d      	sub	sp, #52	@ 0x34
 80039c4:	4598      	cmp	r8, r3
 80039c6:	4606      	mov	r6, r0
 80039c8:	460f      	mov	r7, r1
 80039ca:	4614      	mov	r4, r2
 80039cc:	9104      	str	r1, [sp, #16]
 80039ce:	d807      	bhi.n	80039e0 <__ieee754_rem_pio2+0x28>
 80039d0:	e9c2 6700 	strd	r6, r7, [r2]
 80039d4:	2300      	movs	r3, #0
 80039d6:	2200      	movs	r2, #0
 80039d8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80039dc:	2500      	movs	r5, #0
 80039de:	e026      	b.n	8003a2e <__ieee754_rem_pio2+0x76>
 80039e0:	4bbc      	ldr	r3, [pc, #752]	@ (8003cd4 <__ieee754_rem_pio2+0x31c>)
 80039e2:	4598      	cmp	r8, r3
 80039e4:	d876      	bhi.n	8003ad4 <__ieee754_rem_pio2+0x11c>
 80039e6:	9b04      	ldr	r3, [sp, #16]
 80039e8:	4dbb      	ldr	r5, [pc, #748]	@ (8003cd8 <__ieee754_rem_pio2+0x320>)
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	a3aa      	add	r3, pc, #680	@ (adr r3, 8003c98 <__ieee754_rem_pio2+0x2e0>)
 80039ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f2:	dd38      	ble.n	8003a66 <__ieee754_rem_pio2+0xae>
 80039f4:	f7fc fd8e 	bl	8000514 <__aeabi_dsub>
 80039f8:	45a8      	cmp	r8, r5
 80039fa:	4606      	mov	r6, r0
 80039fc:	460f      	mov	r7, r1
 80039fe:	d01a      	beq.n	8003a36 <__ieee754_rem_pio2+0x7e>
 8003a00:	a3a7      	add	r3, pc, #668	@ (adr r3, 8003ca0 <__ieee754_rem_pio2+0x2e8>)
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	f7fc fd85 	bl	8000514 <__aeabi_dsub>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4680      	mov	r8, r0
 8003a10:	4689      	mov	r9, r1
 8003a12:	4630      	mov	r0, r6
 8003a14:	4639      	mov	r1, r7
 8003a16:	f7fc fd7d 	bl	8000514 <__aeabi_dsub>
 8003a1a:	a3a1      	add	r3, pc, #644	@ (adr r3, 8003ca0 <__ieee754_rem_pio2+0x2e8>)
 8003a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a20:	f7fc fd78 	bl	8000514 <__aeabi_dsub>
 8003a24:	2501      	movs	r5, #1
 8003a26:	e9c4 8900 	strd	r8, r9, [r4]
 8003a2a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003a2e:	4628      	mov	r0, r5
 8003a30:	b00d      	add	sp, #52	@ 0x34
 8003a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a36:	a39c      	add	r3, pc, #624	@ (adr r3, 8003ca8 <__ieee754_rem_pio2+0x2f0>)
 8003a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3c:	f7fc fd6a 	bl	8000514 <__aeabi_dsub>
 8003a40:	a39b      	add	r3, pc, #620	@ (adr r3, 8003cb0 <__ieee754_rem_pio2+0x2f8>)
 8003a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a46:	4606      	mov	r6, r0
 8003a48:	460f      	mov	r7, r1
 8003a4a:	f7fc fd63 	bl	8000514 <__aeabi_dsub>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	460b      	mov	r3, r1
 8003a52:	4680      	mov	r8, r0
 8003a54:	4689      	mov	r9, r1
 8003a56:	4630      	mov	r0, r6
 8003a58:	4639      	mov	r1, r7
 8003a5a:	f7fc fd5b 	bl	8000514 <__aeabi_dsub>
 8003a5e:	a394      	add	r3, pc, #592	@ (adr r3, 8003cb0 <__ieee754_rem_pio2+0x2f8>)
 8003a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a64:	e7dc      	b.n	8003a20 <__ieee754_rem_pio2+0x68>
 8003a66:	f7fc fd57 	bl	8000518 <__adddf3>
 8003a6a:	45a8      	cmp	r8, r5
 8003a6c:	4606      	mov	r6, r0
 8003a6e:	460f      	mov	r7, r1
 8003a70:	d018      	beq.n	8003aa4 <__ieee754_rem_pio2+0xec>
 8003a72:	a38b      	add	r3, pc, #556	@ (adr r3, 8003ca0 <__ieee754_rem_pio2+0x2e8>)
 8003a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a78:	f7fc fd4e 	bl	8000518 <__adddf3>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	460b      	mov	r3, r1
 8003a80:	4680      	mov	r8, r0
 8003a82:	4689      	mov	r9, r1
 8003a84:	4630      	mov	r0, r6
 8003a86:	4639      	mov	r1, r7
 8003a88:	f7fc fd44 	bl	8000514 <__aeabi_dsub>
 8003a8c:	a384      	add	r3, pc, #528	@ (adr r3, 8003ca0 <__ieee754_rem_pio2+0x2e8>)
 8003a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a92:	f7fc fd41 	bl	8000518 <__adddf3>
 8003a96:	f04f 35ff 	mov.w	r5, #4294967295
 8003a9a:	e9c4 8900 	strd	r8, r9, [r4]
 8003a9e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003aa2:	e7c4      	b.n	8003a2e <__ieee754_rem_pio2+0x76>
 8003aa4:	a380      	add	r3, pc, #512	@ (adr r3, 8003ca8 <__ieee754_rem_pio2+0x2f0>)
 8003aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aaa:	f7fc fd35 	bl	8000518 <__adddf3>
 8003aae:	a380      	add	r3, pc, #512	@ (adr r3, 8003cb0 <__ieee754_rem_pio2+0x2f8>)
 8003ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab4:	4606      	mov	r6, r0
 8003ab6:	460f      	mov	r7, r1
 8003ab8:	f7fc fd2e 	bl	8000518 <__adddf3>
 8003abc:	4602      	mov	r2, r0
 8003abe:	460b      	mov	r3, r1
 8003ac0:	4680      	mov	r8, r0
 8003ac2:	4689      	mov	r9, r1
 8003ac4:	4630      	mov	r0, r6
 8003ac6:	4639      	mov	r1, r7
 8003ac8:	f7fc fd24 	bl	8000514 <__aeabi_dsub>
 8003acc:	a378      	add	r3, pc, #480	@ (adr r3, 8003cb0 <__ieee754_rem_pio2+0x2f8>)
 8003ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad2:	e7de      	b.n	8003a92 <__ieee754_rem_pio2+0xda>
 8003ad4:	4b81      	ldr	r3, [pc, #516]	@ (8003cdc <__ieee754_rem_pio2+0x324>)
 8003ad6:	4598      	cmp	r8, r3
 8003ad8:	f200 80cf 	bhi.w	8003c7a <__ieee754_rem_pio2+0x2c2>
 8003adc:	f000 f962 	bl	8003da4 <fabs>
 8003ae0:	a375      	add	r3, pc, #468	@ (adr r3, 8003cb8 <__ieee754_rem_pio2+0x300>)
 8003ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae6:	4606      	mov	r6, r0
 8003ae8:	460f      	mov	r7, r1
 8003aea:	f7fc fb31 	bl	8000150 <__aeabi_dmul>
 8003aee:	2200      	movs	r2, #0
 8003af0:	4b7b      	ldr	r3, [pc, #492]	@ (8003ce0 <__ieee754_rem_pio2+0x328>)
 8003af2:	f7fc fd11 	bl	8000518 <__adddf3>
 8003af6:	f7fc ff4d 	bl	8000994 <__aeabi_d2iz>
 8003afa:	4605      	mov	r5, r0
 8003afc:	f7fc fe58 	bl	80007b0 <__aeabi_i2d>
 8003b00:	4602      	mov	r2, r0
 8003b02:	460b      	mov	r3, r1
 8003b04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003b08:	a363      	add	r3, pc, #396	@ (adr r3, 8003c98 <__ieee754_rem_pio2+0x2e0>)
 8003b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0e:	f7fc fb1f 	bl	8000150 <__aeabi_dmul>
 8003b12:	4602      	mov	r2, r0
 8003b14:	460b      	mov	r3, r1
 8003b16:	4630      	mov	r0, r6
 8003b18:	4639      	mov	r1, r7
 8003b1a:	f7fc fcfb 	bl	8000514 <__aeabi_dsub>
 8003b1e:	a360      	add	r3, pc, #384	@ (adr r3, 8003ca0 <__ieee754_rem_pio2+0x2e8>)
 8003b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b24:	4682      	mov	sl, r0
 8003b26:	468b      	mov	fp, r1
 8003b28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b2c:	f7fc fb10 	bl	8000150 <__aeabi_dmul>
 8003b30:	2d1f      	cmp	r5, #31
 8003b32:	4606      	mov	r6, r0
 8003b34:	460f      	mov	r7, r1
 8003b36:	dc0c      	bgt.n	8003b52 <__ieee754_rem_pio2+0x19a>
 8003b38:	4b6a      	ldr	r3, [pc, #424]	@ (8003ce4 <__ieee754_rem_pio2+0x32c>)
 8003b3a:	1e6a      	subs	r2, r5, #1
 8003b3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b40:	4543      	cmp	r3, r8
 8003b42:	d006      	beq.n	8003b52 <__ieee754_rem_pio2+0x19a>
 8003b44:	4632      	mov	r2, r6
 8003b46:	463b      	mov	r3, r7
 8003b48:	4650      	mov	r0, sl
 8003b4a:	4659      	mov	r1, fp
 8003b4c:	f7fc fce2 	bl	8000514 <__aeabi_dsub>
 8003b50:	e00e      	b.n	8003b70 <__ieee754_rem_pio2+0x1b8>
 8003b52:	463b      	mov	r3, r7
 8003b54:	4632      	mov	r2, r6
 8003b56:	4650      	mov	r0, sl
 8003b58:	4659      	mov	r1, fp
 8003b5a:	f7fc fcdb 	bl	8000514 <__aeabi_dsub>
 8003b5e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003b62:	9305      	str	r3, [sp, #20]
 8003b64:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003b68:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003b6c:	2b10      	cmp	r3, #16
 8003b6e:	dc02      	bgt.n	8003b76 <__ieee754_rem_pio2+0x1be>
 8003b70:	e9c4 0100 	strd	r0, r1, [r4]
 8003b74:	e039      	b.n	8003bea <__ieee754_rem_pio2+0x232>
 8003b76:	a34c      	add	r3, pc, #304	@ (adr r3, 8003ca8 <__ieee754_rem_pio2+0x2f0>)
 8003b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b80:	f7fc fae6 	bl	8000150 <__aeabi_dmul>
 8003b84:	4606      	mov	r6, r0
 8003b86:	460f      	mov	r7, r1
 8003b88:	4602      	mov	r2, r0
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	4650      	mov	r0, sl
 8003b8e:	4659      	mov	r1, fp
 8003b90:	f7fc fcc0 	bl	8000514 <__aeabi_dsub>
 8003b94:	4602      	mov	r2, r0
 8003b96:	460b      	mov	r3, r1
 8003b98:	4680      	mov	r8, r0
 8003b9a:	4689      	mov	r9, r1
 8003b9c:	4650      	mov	r0, sl
 8003b9e:	4659      	mov	r1, fp
 8003ba0:	f7fc fcb8 	bl	8000514 <__aeabi_dsub>
 8003ba4:	4632      	mov	r2, r6
 8003ba6:	463b      	mov	r3, r7
 8003ba8:	f7fc fcb4 	bl	8000514 <__aeabi_dsub>
 8003bac:	a340      	add	r3, pc, #256	@ (adr r3, 8003cb0 <__ieee754_rem_pio2+0x2f8>)
 8003bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb2:	4606      	mov	r6, r0
 8003bb4:	460f      	mov	r7, r1
 8003bb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bba:	f7fc fac9 	bl	8000150 <__aeabi_dmul>
 8003bbe:	4632      	mov	r2, r6
 8003bc0:	463b      	mov	r3, r7
 8003bc2:	f7fc fca7 	bl	8000514 <__aeabi_dsub>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	4606      	mov	r6, r0
 8003bcc:	460f      	mov	r7, r1
 8003bce:	4640      	mov	r0, r8
 8003bd0:	4649      	mov	r1, r9
 8003bd2:	f7fc fc9f 	bl	8000514 <__aeabi_dsub>
 8003bd6:	9a05      	ldr	r2, [sp, #20]
 8003bd8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b31      	cmp	r3, #49	@ 0x31
 8003be0:	dc20      	bgt.n	8003c24 <__ieee754_rem_pio2+0x26c>
 8003be2:	46c2      	mov	sl, r8
 8003be4:	46cb      	mov	fp, r9
 8003be6:	e9c4 0100 	strd	r0, r1, [r4]
 8003bea:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003bee:	4650      	mov	r0, sl
 8003bf0:	4642      	mov	r2, r8
 8003bf2:	464b      	mov	r3, r9
 8003bf4:	4659      	mov	r1, fp
 8003bf6:	f7fc fc8d 	bl	8000514 <__aeabi_dsub>
 8003bfa:	463b      	mov	r3, r7
 8003bfc:	4632      	mov	r2, r6
 8003bfe:	f7fc fc89 	bl	8000514 <__aeabi_dsub>
 8003c02:	9b04      	ldr	r3, [sp, #16]
 8003c04:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f6bf af10 	bge.w	8003a2e <__ieee754_rem_pio2+0x76>
 8003c0e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003c12:	6063      	str	r3, [r4, #4]
 8003c14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003c18:	f8c4 8000 	str.w	r8, [r4]
 8003c1c:	60a0      	str	r0, [r4, #8]
 8003c1e:	60e3      	str	r3, [r4, #12]
 8003c20:	426d      	negs	r5, r5
 8003c22:	e704      	b.n	8003a2e <__ieee754_rem_pio2+0x76>
 8003c24:	a326      	add	r3, pc, #152	@ (adr r3, 8003cc0 <__ieee754_rem_pio2+0x308>)
 8003c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c2e:	f7fc fa8f 	bl	8000150 <__aeabi_dmul>
 8003c32:	4606      	mov	r6, r0
 8003c34:	460f      	mov	r7, r1
 8003c36:	4602      	mov	r2, r0
 8003c38:	460b      	mov	r3, r1
 8003c3a:	4640      	mov	r0, r8
 8003c3c:	4649      	mov	r1, r9
 8003c3e:	f7fc fc69 	bl	8000514 <__aeabi_dsub>
 8003c42:	4602      	mov	r2, r0
 8003c44:	460b      	mov	r3, r1
 8003c46:	4682      	mov	sl, r0
 8003c48:	468b      	mov	fp, r1
 8003c4a:	4640      	mov	r0, r8
 8003c4c:	4649      	mov	r1, r9
 8003c4e:	f7fc fc61 	bl	8000514 <__aeabi_dsub>
 8003c52:	4632      	mov	r2, r6
 8003c54:	463b      	mov	r3, r7
 8003c56:	f7fc fc5d 	bl	8000514 <__aeabi_dsub>
 8003c5a:	a31b      	add	r3, pc, #108	@ (adr r3, 8003cc8 <__ieee754_rem_pio2+0x310>)
 8003c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c60:	4606      	mov	r6, r0
 8003c62:	460f      	mov	r7, r1
 8003c64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c68:	f7fc fa72 	bl	8000150 <__aeabi_dmul>
 8003c6c:	4632      	mov	r2, r6
 8003c6e:	463b      	mov	r3, r7
 8003c70:	f7fc fc50 	bl	8000514 <__aeabi_dsub>
 8003c74:	4606      	mov	r6, r0
 8003c76:	460f      	mov	r7, r1
 8003c78:	e764      	b.n	8003b44 <__ieee754_rem_pio2+0x18c>
 8003c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce8 <__ieee754_rem_pio2+0x330>)
 8003c7c:	4598      	cmp	r8, r3
 8003c7e:	d935      	bls.n	8003cec <__ieee754_rem_pio2+0x334>
 8003c80:	4602      	mov	r2, r0
 8003c82:	460b      	mov	r3, r1
 8003c84:	f7fc fc46 	bl	8000514 <__aeabi_dsub>
 8003c88:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003c8c:	e9c4 0100 	strd	r0, r1, [r4]
 8003c90:	e6a4      	b.n	80039dc <__ieee754_rem_pio2+0x24>
 8003c92:	bf00      	nop
 8003c94:	f3af 8000 	nop.w
 8003c98:	54400000 	.word	0x54400000
 8003c9c:	3ff921fb 	.word	0x3ff921fb
 8003ca0:	1a626331 	.word	0x1a626331
 8003ca4:	3dd0b461 	.word	0x3dd0b461
 8003ca8:	1a600000 	.word	0x1a600000
 8003cac:	3dd0b461 	.word	0x3dd0b461
 8003cb0:	2e037073 	.word	0x2e037073
 8003cb4:	3ba3198a 	.word	0x3ba3198a
 8003cb8:	6dc9c883 	.word	0x6dc9c883
 8003cbc:	3fe45f30 	.word	0x3fe45f30
 8003cc0:	2e000000 	.word	0x2e000000
 8003cc4:	3ba3198a 	.word	0x3ba3198a
 8003cc8:	252049c1 	.word	0x252049c1
 8003ccc:	397b839a 	.word	0x397b839a
 8003cd0:	3fe921fb 	.word	0x3fe921fb
 8003cd4:	4002d97b 	.word	0x4002d97b
 8003cd8:	3ff921fb 	.word	0x3ff921fb
 8003cdc:	413921fb 	.word	0x413921fb
 8003ce0:	3fe00000 	.word	0x3fe00000
 8003ce4:	08004614 	.word	0x08004614
 8003ce8:	7fefffff 	.word	0x7fefffff
 8003cec:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003cf0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8003cf4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003cf8:	460f      	mov	r7, r1
 8003cfa:	f7fc fe4b 	bl	8000994 <__aeabi_d2iz>
 8003cfe:	f7fc fd57 	bl	80007b0 <__aeabi_i2d>
 8003d02:	4602      	mov	r2, r0
 8003d04:	460b      	mov	r3, r1
 8003d06:	4630      	mov	r0, r6
 8003d08:	4639      	mov	r1, r7
 8003d0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003d0e:	f7fc fc01 	bl	8000514 <__aeabi_dsub>
 8003d12:	2200      	movs	r2, #0
 8003d14:	4b21      	ldr	r3, [pc, #132]	@ (8003d9c <__ieee754_rem_pio2+0x3e4>)
 8003d16:	f7fc fa1b 	bl	8000150 <__aeabi_dmul>
 8003d1a:	460f      	mov	r7, r1
 8003d1c:	4606      	mov	r6, r0
 8003d1e:	f7fc fe39 	bl	8000994 <__aeabi_d2iz>
 8003d22:	f7fc fd45 	bl	80007b0 <__aeabi_i2d>
 8003d26:	4602      	mov	r2, r0
 8003d28:	460b      	mov	r3, r1
 8003d2a:	4630      	mov	r0, r6
 8003d2c:	4639      	mov	r1, r7
 8003d2e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003d32:	f7fc fbef 	bl	8000514 <__aeabi_dsub>
 8003d36:	2200      	movs	r2, #0
 8003d38:	4b18      	ldr	r3, [pc, #96]	@ (8003d9c <__ieee754_rem_pio2+0x3e4>)
 8003d3a:	f7fc fa09 	bl	8000150 <__aeabi_dmul>
 8003d3e:	f04f 0803 	mov.w	r8, #3
 8003d42:	2600      	movs	r6, #0
 8003d44:	2700      	movs	r7, #0
 8003d46:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003d4a:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8003d4e:	4632      	mov	r2, r6
 8003d50:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003d54:	463b      	mov	r3, r7
 8003d56:	46c2      	mov	sl, r8
 8003d58:	f108 38ff 	add.w	r8, r8, #4294967295
 8003d5c:	f7fc fde8 	bl	8000930 <__aeabi_dcmpeq>
 8003d60:	2800      	cmp	r0, #0
 8003d62:	d1f4      	bne.n	8003d4e <__ieee754_rem_pio2+0x396>
 8003d64:	4b0e      	ldr	r3, [pc, #56]	@ (8003da0 <__ieee754_rem_pio2+0x3e8>)
 8003d66:	462a      	mov	r2, r5
 8003d68:	9301      	str	r3, [sp, #4]
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	4621      	mov	r1, r4
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	a806      	add	r0, sp, #24
 8003d72:	4653      	mov	r3, sl
 8003d74:	f000 f81a 	bl	8003dac <__kernel_rem_pio2>
 8003d78:	9b04      	ldr	r3, [sp, #16]
 8003d7a:	4605      	mov	r5, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f6bf ae56 	bge.w	8003a2e <__ieee754_rem_pio2+0x76>
 8003d82:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003d86:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003d8a:	e9c4 2300 	strd	r2, r3, [r4]
 8003d8e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003d92:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003d96:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003d9a:	e741      	b.n	8003c20 <__ieee754_rem_pio2+0x268>
 8003d9c:	41700000 	.word	0x41700000
 8003da0:	08004694 	.word	0x08004694

08003da4 <fabs>:
 8003da4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003da8:	4619      	mov	r1, r3
 8003daa:	4770      	bx	lr

08003dac <__kernel_rem_pio2>:
 8003dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003db0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8003db4:	9308      	str	r3, [sp, #32]
 8003db6:	9104      	str	r1, [sp, #16]
 8003db8:	4bba      	ldr	r3, [pc, #744]	@ (80040a4 <__kernel_rem_pio2+0x2f8>)
 8003dba:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8003dbc:	f112 0f14 	cmn.w	r2, #20
 8003dc0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003dc4:	bfa8      	it	ge
 8003dc6:	1ed4      	subge	r4, r2, #3
 8003dc8:	9302      	str	r3, [sp, #8]
 8003dca:	9b08      	ldr	r3, [sp, #32]
 8003dcc:	bfb8      	it	lt
 8003dce:	2400      	movlt	r4, #0
 8003dd0:	f103 33ff 	add.w	r3, r3, #4294967295
 8003dd4:	9306      	str	r3, [sp, #24]
 8003dd6:	bfa4      	itt	ge
 8003dd8:	2318      	movge	r3, #24
 8003dda:	fb94 f4f3 	sdivge	r4, r4, r3
 8003dde:	f06f 0317 	mvn.w	r3, #23
 8003de2:	fb04 3303 	mla	r3, r4, r3, r3
 8003de6:	eb03 0a02 	add.w	sl, r3, r2
 8003dea:	9a06      	ldr	r2, [sp, #24]
 8003dec:	9b02      	ldr	r3, [sp, #8]
 8003dee:	1aa7      	subs	r7, r4, r2
 8003df0:	eb03 0802 	add.w	r8, r3, r2
 8003df4:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8003df6:	2500      	movs	r5, #0
 8003df8:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	2300      	movs	r3, #0
 8003e00:	9009      	str	r0, [sp, #36]	@ 0x24
 8003e02:	ae20      	add	r6, sp, #128	@ 0x80
 8003e04:	4545      	cmp	r5, r8
 8003e06:	dd13      	ble.n	8003e30 <__kernel_rem_pio2+0x84>
 8003e08:	2700      	movs	r7, #0
 8003e0a:	9a08      	ldr	r2, [sp, #32]
 8003e0c:	ab20      	add	r3, sp, #128	@ 0x80
 8003e0e:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8003e12:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 8003e16:	9b02      	ldr	r3, [sp, #8]
 8003e18:	429f      	cmp	r7, r3
 8003e1a:	dc33      	bgt.n	8003e84 <__kernel_rem_pio2+0xd8>
 8003e1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f1a3 0908 	sub.w	r9, r3, #8
 8003e24:	2300      	movs	r3, #0
 8003e26:	46a8      	mov	r8, r5
 8003e28:	2600      	movs	r6, #0
 8003e2a:	e9cd 2300 	strd	r2, r3, [sp]
 8003e2e:	e01f      	b.n	8003e70 <__kernel_rem_pio2+0xc4>
 8003e30:	42ef      	cmn	r7, r5
 8003e32:	d40b      	bmi.n	8003e4c <__kernel_rem_pio2+0xa0>
 8003e34:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003e38:	e9cd 2300 	strd	r2, r3, [sp]
 8003e3c:	f7fc fcb8 	bl	80007b0 <__aeabi_i2d>
 8003e40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e44:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003e48:	3501      	adds	r5, #1
 8003e4a:	e7db      	b.n	8003e04 <__kernel_rem_pio2+0x58>
 8003e4c:	4610      	mov	r0, r2
 8003e4e:	4619      	mov	r1, r3
 8003e50:	e7f8      	b.n	8003e44 <__kernel_rem_pio2+0x98>
 8003e52:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8003e56:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8003e5a:	f7fc f979 	bl	8000150 <__aeabi_dmul>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	460b      	mov	r3, r1
 8003e62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e66:	f7fc fb57 	bl	8000518 <__adddf3>
 8003e6a:	e9cd 0100 	strd	r0, r1, [sp]
 8003e6e:	3601      	adds	r6, #1
 8003e70:	9b06      	ldr	r3, [sp, #24]
 8003e72:	429e      	cmp	r6, r3
 8003e74:	dded      	ble.n	8003e52 <__kernel_rem_pio2+0xa6>
 8003e76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e7a:	3701      	adds	r7, #1
 8003e7c:	e8eb 2302 	strd	r2, r3, [fp], #8
 8003e80:	3508      	adds	r5, #8
 8003e82:	e7c8      	b.n	8003e16 <__kernel_rem_pio2+0x6a>
 8003e84:	9b02      	ldr	r3, [sp, #8]
 8003e86:	aa0c      	add	r2, sp, #48	@ 0x30
 8003e88:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003e8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e8e:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8003e90:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003e94:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003e98:	930a      	str	r3, [sp, #40]	@ 0x28
 8003e9a:	ab98      	add	r3, sp, #608	@ 0x260
 8003e9c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003ea0:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 8003ea4:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003ea6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003eaa:	ae0c      	add	r6, sp, #48	@ 0x30
 8003eac:	4699      	mov	r9, r3
 8003eae:	46b0      	mov	r8, r6
 8003eb0:	465f      	mov	r7, fp
 8003eb2:	9307      	str	r3, [sp, #28]
 8003eb4:	2f00      	cmp	r7, #0
 8003eb6:	dc71      	bgt.n	8003f9c <__kernel_rem_pio2+0x1f0>
 8003eb8:	4652      	mov	r2, sl
 8003eba:	4620      	mov	r0, r4
 8003ebc:	4629      	mov	r1, r5
 8003ebe:	f000 fa97 	bl	80043f0 <scalbn>
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003ec8:	4604      	mov	r4, r0
 8003eca:	460d      	mov	r5, r1
 8003ecc:	f7fc f940 	bl	8000150 <__aeabi_dmul>
 8003ed0:	f000 fb02 	bl	80044d8 <floor>
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	4b74      	ldr	r3, [pc, #464]	@ (80040a8 <__kernel_rem_pio2+0x2fc>)
 8003ed8:	f7fc f93a 	bl	8000150 <__aeabi_dmul>
 8003edc:	4602      	mov	r2, r0
 8003ede:	460b      	mov	r3, r1
 8003ee0:	4620      	mov	r0, r4
 8003ee2:	4629      	mov	r1, r5
 8003ee4:	f7fc fb16 	bl	8000514 <__aeabi_dsub>
 8003ee8:	460d      	mov	r5, r1
 8003eea:	4604      	mov	r4, r0
 8003eec:	f7fc fd52 	bl	8000994 <__aeabi_d2iz>
 8003ef0:	9005      	str	r0, [sp, #20]
 8003ef2:	f7fc fc5d 	bl	80007b0 <__aeabi_i2d>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	460b      	mov	r3, r1
 8003efa:	4620      	mov	r0, r4
 8003efc:	4629      	mov	r1, r5
 8003efe:	f7fc fb09 	bl	8000514 <__aeabi_dsub>
 8003f02:	f1ba 0f00 	cmp.w	sl, #0
 8003f06:	4680      	mov	r8, r0
 8003f08:	4689      	mov	r9, r1
 8003f0a:	dd6d      	ble.n	8003fe8 <__kernel_rem_pio2+0x23c>
 8003f0c:	f10b 31ff 	add.w	r1, fp, #4294967295
 8003f10:	ab0c      	add	r3, sp, #48	@ 0x30
 8003f12:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003f16:	9c05      	ldr	r4, [sp, #20]
 8003f18:	f1ca 0018 	rsb	r0, sl, #24
 8003f1c:	fa43 f200 	asr.w	r2, r3, r0
 8003f20:	4414      	add	r4, r2
 8003f22:	4082      	lsls	r2, r0
 8003f24:	1a9b      	subs	r3, r3, r2
 8003f26:	aa0c      	add	r2, sp, #48	@ 0x30
 8003f28:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003f2c:	f1ca 0217 	rsb	r2, sl, #23
 8003f30:	9405      	str	r4, [sp, #20]
 8003f32:	4113      	asrs	r3, r2
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	9b00      	ldr	r3, [sp, #0]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	dd64      	ble.n	8004006 <__kernel_rem_pio2+0x25a>
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8003f42:	4614      	mov	r4, r2
 8003f44:	9b05      	ldr	r3, [sp, #20]
 8003f46:	3301      	adds	r3, #1
 8003f48:	9305      	str	r3, [sp, #20]
 8003f4a:	4593      	cmp	fp, r2
 8003f4c:	f300 809d 	bgt.w	800408a <__kernel_rem_pio2+0x2de>
 8003f50:	f1ba 0f00 	cmp.w	sl, #0
 8003f54:	dd07      	ble.n	8003f66 <__kernel_rem_pio2+0x1ba>
 8003f56:	f1ba 0f01 	cmp.w	sl, #1
 8003f5a:	f000 80b3 	beq.w	80040c4 <__kernel_rem_pio2+0x318>
 8003f5e:	f1ba 0f02 	cmp.w	sl, #2
 8003f62:	f000 80ba 	beq.w	80040da <__kernel_rem_pio2+0x32e>
 8003f66:	9b00      	ldr	r3, [sp, #0]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d14c      	bne.n	8004006 <__kernel_rem_pio2+0x25a>
 8003f6c:	4642      	mov	r2, r8
 8003f6e:	464b      	mov	r3, r9
 8003f70:	2000      	movs	r0, #0
 8003f72:	494e      	ldr	r1, [pc, #312]	@ (80040ac <__kernel_rem_pio2+0x300>)
 8003f74:	f7fc face 	bl	8000514 <__aeabi_dsub>
 8003f78:	4680      	mov	r8, r0
 8003f7a:	4689      	mov	r9, r1
 8003f7c:	2c00      	cmp	r4, #0
 8003f7e:	d042      	beq.n	8004006 <__kernel_rem_pio2+0x25a>
 8003f80:	4652      	mov	r2, sl
 8003f82:	2000      	movs	r0, #0
 8003f84:	4949      	ldr	r1, [pc, #292]	@ (80040ac <__kernel_rem_pio2+0x300>)
 8003f86:	f000 fa33 	bl	80043f0 <scalbn>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	4640      	mov	r0, r8
 8003f90:	4649      	mov	r1, r9
 8003f92:	f7fc fabf 	bl	8000514 <__aeabi_dsub>
 8003f96:	4680      	mov	r8, r0
 8003f98:	4689      	mov	r9, r1
 8003f9a:	e034      	b.n	8004006 <__kernel_rem_pio2+0x25a>
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	4b44      	ldr	r3, [pc, #272]	@ (80040b0 <__kernel_rem_pio2+0x304>)
 8003fa0:	4620      	mov	r0, r4
 8003fa2:	4629      	mov	r1, r5
 8003fa4:	f7fc f8d4 	bl	8000150 <__aeabi_dmul>
 8003fa8:	f7fc fcf4 	bl	8000994 <__aeabi_d2iz>
 8003fac:	f7fc fc00 	bl	80007b0 <__aeabi_i2d>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	460b      	mov	r3, r1
 8003fb4:	e9cd 2300 	strd	r2, r3, [sp]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	4b3e      	ldr	r3, [pc, #248]	@ (80040b4 <__kernel_rem_pio2+0x308>)
 8003fbc:	f7fc f8c8 	bl	8000150 <__aeabi_dmul>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	4620      	mov	r0, r4
 8003fc6:	4629      	mov	r1, r5
 8003fc8:	f7fc faa4 	bl	8000514 <__aeabi_dsub>
 8003fcc:	f7fc fce2 	bl	8000994 <__aeabi_d2iz>
 8003fd0:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
 8003fd4:	f848 0b04 	str.w	r0, [r8], #4
 8003fd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003fdc:	f7fc fa9c 	bl	8000518 <__adddf3>
 8003fe0:	3f01      	subs	r7, #1
 8003fe2:	4604      	mov	r4, r0
 8003fe4:	460d      	mov	r5, r1
 8003fe6:	e765      	b.n	8003eb4 <__kernel_rem_pio2+0x108>
 8003fe8:	d106      	bne.n	8003ff8 <__kernel_rem_pio2+0x24c>
 8003fea:	f10b 33ff 	add.w	r3, fp, #4294967295
 8003fee:	aa0c      	add	r2, sp, #48	@ 0x30
 8003ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ff4:	15db      	asrs	r3, r3, #23
 8003ff6:	e79d      	b.n	8003f34 <__kernel_rem_pio2+0x188>
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80040b8 <__kernel_rem_pio2+0x30c>)
 8003ffc:	f7fc fcb6 	bl	800096c <__aeabi_dcmpge>
 8004000:	2800      	cmp	r0, #0
 8004002:	d13f      	bne.n	8004084 <__kernel_rem_pio2+0x2d8>
 8004004:	9000      	str	r0, [sp, #0]
 8004006:	2200      	movs	r2, #0
 8004008:	2300      	movs	r3, #0
 800400a:	4640      	mov	r0, r8
 800400c:	4649      	mov	r1, r9
 800400e:	f7fc fc8f 	bl	8000930 <__aeabi_dcmpeq>
 8004012:	2800      	cmp	r0, #0
 8004014:	f000 80b0 	beq.w	8004178 <__kernel_rem_pio2+0x3cc>
 8004018:	2200      	movs	r2, #0
 800401a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800401e:	9902      	ldr	r1, [sp, #8]
 8004020:	428b      	cmp	r3, r1
 8004022:	da62      	bge.n	80040ea <__kernel_rem_pio2+0x33e>
 8004024:	2a00      	cmp	r2, #0
 8004026:	d077      	beq.n	8004118 <__kernel_rem_pio2+0x36c>
 8004028:	f10b 3bff 	add.w	fp, fp, #4294967295
 800402c:	ab0c      	add	r3, sp, #48	@ 0x30
 800402e:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8004032:	f1aa 0a18 	sub.w	sl, sl, #24
 8004036:	2b00      	cmp	r3, #0
 8004038:	d0f6      	beq.n	8004028 <__kernel_rem_pio2+0x27c>
 800403a:	4652      	mov	r2, sl
 800403c:	2000      	movs	r0, #0
 800403e:	491b      	ldr	r1, [pc, #108]	@ (80040ac <__kernel_rem_pio2+0x300>)
 8004040:	f000 f9d6 	bl	80043f0 <scalbn>
 8004044:	465d      	mov	r5, fp
 8004046:	4606      	mov	r6, r0
 8004048:	460f      	mov	r7, r1
 800404a:	f04f 0900 	mov.w	r9, #0
 800404e:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004050:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80040b0 <__kernel_rem_pio2+0x304>
 8004054:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 8004058:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 800405c:	2d00      	cmp	r5, #0
 800405e:	f280 80c1 	bge.w	80041e4 <__kernel_rem_pio2+0x438>
 8004062:	465d      	mov	r5, fp
 8004064:	2d00      	cmp	r5, #0
 8004066:	f2c0 80f1 	blt.w	800424c <__kernel_rem_pio2+0x4a0>
 800406a:	4b14      	ldr	r3, [pc, #80]	@ (80040bc <__kernel_rem_pio2+0x310>)
 800406c:	f04f 0900 	mov.w	r9, #0
 8004070:	9306      	str	r3, [sp, #24]
 8004072:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004074:	f04f 0a00 	mov.w	sl, #0
 8004078:	2700      	movs	r7, #0
 800407a:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 800407e:	ebab 0605 	sub.w	r6, fp, r5
 8004082:	e0d7      	b.n	8004234 <__kernel_rem_pio2+0x488>
 8004084:	2302      	movs	r3, #2
 8004086:	9300      	str	r3, [sp, #0]
 8004088:	e758      	b.n	8003f3c <__kernel_rem_pio2+0x190>
 800408a:	f856 3b04 	ldr.w	r3, [r6], #4
 800408e:	b9bc      	cbnz	r4, 80040c0 <__kernel_rem_pio2+0x314>
 8004090:	b123      	cbz	r3, 800409c <__kernel_rem_pio2+0x2f0>
 8004092:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004096:	f846 3c04 	str.w	r3, [r6, #-4]
 800409a:	2301      	movs	r3, #1
 800409c:	461c      	mov	r4, r3
 800409e:	3201      	adds	r2, #1
 80040a0:	e753      	b.n	8003f4a <__kernel_rem_pio2+0x19e>
 80040a2:	bf00      	nop
 80040a4:	080047e0 	.word	0x080047e0
 80040a8:	40200000 	.word	0x40200000
 80040ac:	3ff00000 	.word	0x3ff00000
 80040b0:	3e700000 	.word	0x3e700000
 80040b4:	41700000 	.word	0x41700000
 80040b8:	3fe00000 	.word	0x3fe00000
 80040bc:	080047a0 	.word	0x080047a0
 80040c0:	1acb      	subs	r3, r1, r3
 80040c2:	e7e8      	b.n	8004096 <__kernel_rem_pio2+0x2ea>
 80040c4:	f10b 32ff 	add.w	r2, fp, #4294967295
 80040c8:	ab0c      	add	r3, sp, #48	@ 0x30
 80040ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040ce:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80040d2:	a90c      	add	r1, sp, #48	@ 0x30
 80040d4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80040d8:	e745      	b.n	8003f66 <__kernel_rem_pio2+0x1ba>
 80040da:	f10b 32ff 	add.w	r2, fp, #4294967295
 80040de:	ab0c      	add	r3, sp, #48	@ 0x30
 80040e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040e4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80040e8:	e7f3      	b.n	80040d2 <__kernel_rem_pio2+0x326>
 80040ea:	a90c      	add	r1, sp, #48	@ 0x30
 80040ec:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80040f0:	3b01      	subs	r3, #1
 80040f2:	430a      	orrs	r2, r1
 80040f4:	e793      	b.n	800401e <__kernel_rem_pio2+0x272>
 80040f6:	3401      	adds	r4, #1
 80040f8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80040fc:	2a00      	cmp	r2, #0
 80040fe:	d0fa      	beq.n	80040f6 <__kernel_rem_pio2+0x34a>
 8004100:	9b08      	ldr	r3, [sp, #32]
 8004102:	aa20      	add	r2, sp, #128	@ 0x80
 8004104:	445b      	add	r3, fp
 8004106:	f10b 0801 	add.w	r8, fp, #1
 800410a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800410e:	445c      	add	r4, fp
 8004110:	4544      	cmp	r4, r8
 8004112:	da04      	bge.n	800411e <__kernel_rem_pio2+0x372>
 8004114:	46a3      	mov	fp, r4
 8004116:	e6c0      	b.n	8003e9a <__kernel_rem_pio2+0xee>
 8004118:	2401      	movs	r4, #1
 800411a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800411c:	e7ec      	b.n	80040f8 <__kernel_rem_pio2+0x34c>
 800411e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004120:	46ab      	mov	fp, r5
 8004122:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004126:	f7fc fb43 	bl	80007b0 <__aeabi_i2d>
 800412a:	f04f 0900 	mov.w	r9, #0
 800412e:	2600      	movs	r6, #0
 8004130:	2700      	movs	r7, #0
 8004132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004134:	e9c5 0100 	strd	r0, r1, [r5]
 8004138:	3b08      	subs	r3, #8
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	9b06      	ldr	r3, [sp, #24]
 800413e:	4599      	cmp	r9, r3
 8004140:	dd07      	ble.n	8004152 <__kernel_rem_pio2+0x3a6>
 8004142:	9b07      	ldr	r3, [sp, #28]
 8004144:	f108 0801 	add.w	r8, r8, #1
 8004148:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 800414c:	3508      	adds	r5, #8
 800414e:	9307      	str	r3, [sp, #28]
 8004150:	e7de      	b.n	8004110 <__kernel_rem_pio2+0x364>
 8004152:	9900      	ldr	r1, [sp, #0]
 8004154:	f109 0901 	add.w	r9, r9, #1
 8004158:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800415c:	9100      	str	r1, [sp, #0]
 800415e:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 8004162:	f7fb fff5 	bl	8000150 <__aeabi_dmul>
 8004166:	4602      	mov	r2, r0
 8004168:	460b      	mov	r3, r1
 800416a:	4630      	mov	r0, r6
 800416c:	4639      	mov	r1, r7
 800416e:	f7fc f9d3 	bl	8000518 <__adddf3>
 8004172:	4606      	mov	r6, r0
 8004174:	460f      	mov	r7, r1
 8004176:	e7e1      	b.n	800413c <__kernel_rem_pio2+0x390>
 8004178:	f1ca 0200 	rsb	r2, sl, #0
 800417c:	4640      	mov	r0, r8
 800417e:	4649      	mov	r1, r9
 8004180:	f000 f936 	bl	80043f0 <scalbn>
 8004184:	2200      	movs	r2, #0
 8004186:	4b97      	ldr	r3, [pc, #604]	@ (80043e4 <__kernel_rem_pio2+0x638>)
 8004188:	4604      	mov	r4, r0
 800418a:	460d      	mov	r5, r1
 800418c:	f7fc fbee 	bl	800096c <__aeabi_dcmpge>
 8004190:	b300      	cbz	r0, 80041d4 <__kernel_rem_pio2+0x428>
 8004192:	2200      	movs	r2, #0
 8004194:	4b94      	ldr	r3, [pc, #592]	@ (80043e8 <__kernel_rem_pio2+0x63c>)
 8004196:	4620      	mov	r0, r4
 8004198:	4629      	mov	r1, r5
 800419a:	f7fb ffd9 	bl	8000150 <__aeabi_dmul>
 800419e:	f7fc fbf9 	bl	8000994 <__aeabi_d2iz>
 80041a2:	4606      	mov	r6, r0
 80041a4:	f7fc fb04 	bl	80007b0 <__aeabi_i2d>
 80041a8:	2200      	movs	r2, #0
 80041aa:	4b8e      	ldr	r3, [pc, #568]	@ (80043e4 <__kernel_rem_pio2+0x638>)
 80041ac:	f7fb ffd0 	bl	8000150 <__aeabi_dmul>
 80041b0:	460b      	mov	r3, r1
 80041b2:	4602      	mov	r2, r0
 80041b4:	4629      	mov	r1, r5
 80041b6:	4620      	mov	r0, r4
 80041b8:	f7fc f9ac 	bl	8000514 <__aeabi_dsub>
 80041bc:	f7fc fbea 	bl	8000994 <__aeabi_d2iz>
 80041c0:	ab0c      	add	r3, sp, #48	@ 0x30
 80041c2:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 80041c6:	f10b 0b01 	add.w	fp, fp, #1
 80041ca:	f10a 0a18 	add.w	sl, sl, #24
 80041ce:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 80041d2:	e732      	b.n	800403a <__kernel_rem_pio2+0x28e>
 80041d4:	4620      	mov	r0, r4
 80041d6:	4629      	mov	r1, r5
 80041d8:	f7fc fbdc 	bl	8000994 <__aeabi_d2iz>
 80041dc:	ab0c      	add	r3, sp, #48	@ 0x30
 80041de:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 80041e2:	e72a      	b.n	800403a <__kernel_rem_pio2+0x28e>
 80041e4:	ab0c      	add	r3, sp, #48	@ 0x30
 80041e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80041ea:	f7fc fae1 	bl	80007b0 <__aeabi_i2d>
 80041ee:	4632      	mov	r2, r6
 80041f0:	463b      	mov	r3, r7
 80041f2:	f7fb ffad 	bl	8000150 <__aeabi_dmul>
 80041f6:	464a      	mov	r2, r9
 80041f8:	e868 0102 	strd	r0, r1, [r8], #-8
 80041fc:	4653      	mov	r3, sl
 80041fe:	4630      	mov	r0, r6
 8004200:	4639      	mov	r1, r7
 8004202:	f7fb ffa5 	bl	8000150 <__aeabi_dmul>
 8004206:	3d01      	subs	r5, #1
 8004208:	4606      	mov	r6, r0
 800420a:	460f      	mov	r7, r1
 800420c:	e726      	b.n	800405c <__kernel_rem_pio2+0x2b0>
 800420e:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004212:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8004216:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800421a:	f8cd c018 	str.w	ip, [sp, #24]
 800421e:	f7fb ff97 	bl	8000150 <__aeabi_dmul>
 8004222:	4602      	mov	r2, r0
 8004224:	460b      	mov	r3, r1
 8004226:	4648      	mov	r0, r9
 8004228:	4651      	mov	r1, sl
 800422a:	f7fc f975 	bl	8000518 <__adddf3>
 800422e:	4681      	mov	r9, r0
 8004230:	468a      	mov	sl, r1
 8004232:	3701      	adds	r7, #1
 8004234:	9b02      	ldr	r3, [sp, #8]
 8004236:	429f      	cmp	r7, r3
 8004238:	dc01      	bgt.n	800423e <__kernel_rem_pio2+0x492>
 800423a:	42b7      	cmp	r7, r6
 800423c:	dde7      	ble.n	800420e <__kernel_rem_pio2+0x462>
 800423e:	ab48      	add	r3, sp, #288	@ 0x120
 8004240:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8004244:	e9c6 9a00 	strd	r9, sl, [r6]
 8004248:	3d01      	subs	r5, #1
 800424a:	e70b      	b.n	8004064 <__kernel_rem_pio2+0x2b8>
 800424c:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 800424e:	2b02      	cmp	r3, #2
 8004250:	dc09      	bgt.n	8004266 <__kernel_rem_pio2+0x4ba>
 8004252:	2b00      	cmp	r3, #0
 8004254:	dc2c      	bgt.n	80042b0 <__kernel_rem_pio2+0x504>
 8004256:	d04e      	beq.n	80042f6 <__kernel_rem_pio2+0x54a>
 8004258:	9b05      	ldr	r3, [sp, #20]
 800425a:	f003 0007 	and.w	r0, r3, #7
 800425e:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8004262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004266:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8004268:	2b03      	cmp	r3, #3
 800426a:	d1f5      	bne.n	8004258 <__kernel_rem_pio2+0x4ac>
 800426c:	ab48      	add	r3, sp, #288	@ 0x120
 800426e:	441c      	add	r4, r3
 8004270:	4625      	mov	r5, r4
 8004272:	46da      	mov	sl, fp
 8004274:	f1ba 0f00 	cmp.w	sl, #0
 8004278:	dc63      	bgt.n	8004342 <__kernel_rem_pio2+0x596>
 800427a:	4625      	mov	r5, r4
 800427c:	46da      	mov	sl, fp
 800427e:	f1ba 0f01 	cmp.w	sl, #1
 8004282:	dc7b      	bgt.n	800437c <__kernel_rem_pio2+0x5d0>
 8004284:	2000      	movs	r0, #0
 8004286:	2100      	movs	r1, #0
 8004288:	f1bb 0f01 	cmp.w	fp, #1
 800428c:	f300 8093 	bgt.w	80043b6 <__kernel_rem_pio2+0x60a>
 8004290:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8004294:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8004298:	9b00      	ldr	r3, [sp, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	f040 8092 	bne.w	80043c4 <__kernel_rem_pio2+0x618>
 80042a0:	9b04      	ldr	r3, [sp, #16]
 80042a2:	e9c3 5600 	strd	r5, r6, [r3]
 80042a6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80042aa:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80042ae:	e7d3      	b.n	8004258 <__kernel_rem_pio2+0x4ac>
 80042b0:	465d      	mov	r5, fp
 80042b2:	2000      	movs	r0, #0
 80042b4:	2100      	movs	r1, #0
 80042b6:	ab48      	add	r3, sp, #288	@ 0x120
 80042b8:	441c      	add	r4, r3
 80042ba:	2d00      	cmp	r5, #0
 80042bc:	da32      	bge.n	8004324 <__kernel_rem_pio2+0x578>
 80042be:	9b00      	ldr	r3, [sp, #0]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d035      	beq.n	8004330 <__kernel_rem_pio2+0x584>
 80042c4:	4602      	mov	r2, r0
 80042c6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80042ca:	9c04      	ldr	r4, [sp, #16]
 80042cc:	2501      	movs	r5, #1
 80042ce:	e9c4 2300 	strd	r2, r3, [r4]
 80042d2:	4602      	mov	r2, r0
 80042d4:	460b      	mov	r3, r1
 80042d6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80042da:	f7fc f91b 	bl	8000514 <__aeabi_dsub>
 80042de:	ac48      	add	r4, sp, #288	@ 0x120
 80042e0:	45ab      	cmp	fp, r5
 80042e2:	da28      	bge.n	8004336 <__kernel_rem_pio2+0x58a>
 80042e4:	9b00      	ldr	r3, [sp, #0]
 80042e6:	b113      	cbz	r3, 80042ee <__kernel_rem_pio2+0x542>
 80042e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80042ec:	4619      	mov	r1, r3
 80042ee:	9b04      	ldr	r3, [sp, #16]
 80042f0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80042f4:	e7b0      	b.n	8004258 <__kernel_rem_pio2+0x4ac>
 80042f6:	2000      	movs	r0, #0
 80042f8:	2100      	movs	r1, #0
 80042fa:	ab48      	add	r3, sp, #288	@ 0x120
 80042fc:	441c      	add	r4, r3
 80042fe:	f1bb 0f00 	cmp.w	fp, #0
 8004302:	da08      	bge.n	8004316 <__kernel_rem_pio2+0x56a>
 8004304:	9b00      	ldr	r3, [sp, #0]
 8004306:	b113      	cbz	r3, 800430e <__kernel_rem_pio2+0x562>
 8004308:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800430c:	4619      	mov	r1, r3
 800430e:	9b04      	ldr	r3, [sp, #16]
 8004310:	e9c3 0100 	strd	r0, r1, [r3]
 8004314:	e7a0      	b.n	8004258 <__kernel_rem_pio2+0x4ac>
 8004316:	e874 2302 	ldrd	r2, r3, [r4], #-8
 800431a:	f7fc f8fd 	bl	8000518 <__adddf3>
 800431e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004322:	e7ec      	b.n	80042fe <__kernel_rem_pio2+0x552>
 8004324:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8004328:	f7fc f8f6 	bl	8000518 <__adddf3>
 800432c:	3d01      	subs	r5, #1
 800432e:	e7c4      	b.n	80042ba <__kernel_rem_pio2+0x50e>
 8004330:	4602      	mov	r2, r0
 8004332:	460b      	mov	r3, r1
 8004334:	e7c9      	b.n	80042ca <__kernel_rem_pio2+0x51e>
 8004336:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 800433a:	f7fc f8ed 	bl	8000518 <__adddf3>
 800433e:	3501      	adds	r5, #1
 8004340:	e7ce      	b.n	80042e0 <__kernel_rem_pio2+0x534>
 8004342:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004346:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 800434a:	4640      	mov	r0, r8
 800434c:	4649      	mov	r1, r9
 800434e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004352:	f7fc f8e1 	bl	8000518 <__adddf3>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	4606      	mov	r6, r0
 800435c:	460f      	mov	r7, r1
 800435e:	4640      	mov	r0, r8
 8004360:	4649      	mov	r1, r9
 8004362:	f7fc f8d7 	bl	8000514 <__aeabi_dsub>
 8004366:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800436a:	f7fc f8d5 	bl	8000518 <__adddf3>
 800436e:	e865 0102 	strd	r0, r1, [r5], #-8
 8004372:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004376:	e9c5 6700 	strd	r6, r7, [r5]
 800437a:	e77b      	b.n	8004274 <__kernel_rem_pio2+0x4c8>
 800437c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004380:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8004384:	4640      	mov	r0, r8
 8004386:	4649      	mov	r1, r9
 8004388:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800438c:	f7fc f8c4 	bl	8000518 <__adddf3>
 8004390:	4602      	mov	r2, r0
 8004392:	460b      	mov	r3, r1
 8004394:	4606      	mov	r6, r0
 8004396:	460f      	mov	r7, r1
 8004398:	4640      	mov	r0, r8
 800439a:	4649      	mov	r1, r9
 800439c:	f7fc f8ba 	bl	8000514 <__aeabi_dsub>
 80043a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80043a4:	f7fc f8b8 	bl	8000518 <__adddf3>
 80043a8:	e865 0102 	strd	r0, r1, [r5], #-8
 80043ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 80043b0:	e9c5 6700 	strd	r6, r7, [r5]
 80043b4:	e763      	b.n	800427e <__kernel_rem_pio2+0x4d2>
 80043b6:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80043ba:	f7fc f8ad 	bl	8000518 <__adddf3>
 80043be:	f10b 3bff 	add.w	fp, fp, #4294967295
 80043c2:	e761      	b.n	8004288 <__kernel_rem_pio2+0x4dc>
 80043c4:	9b04      	ldr	r3, [sp, #16]
 80043c6:	9a04      	ldr	r2, [sp, #16]
 80043c8:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 80043cc:	601d      	str	r5, [r3, #0]
 80043ce:	605c      	str	r4, [r3, #4]
 80043d0:	609f      	str	r7, [r3, #8]
 80043d2:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 80043d6:	60d3      	str	r3, [r2, #12]
 80043d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80043dc:	6110      	str	r0, [r2, #16]
 80043de:	6153      	str	r3, [r2, #20]
 80043e0:	e73a      	b.n	8004258 <__kernel_rem_pio2+0x4ac>
 80043e2:	bf00      	nop
 80043e4:	41700000 	.word	0x41700000
 80043e8:	3e700000 	.word	0x3e700000
 80043ec:	00000000 	.word	0x00000000

080043f0 <scalbn>:
 80043f0:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80043f4:	4616      	mov	r6, r2
 80043f6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80043fa:	4683      	mov	fp, r0
 80043fc:	468c      	mov	ip, r1
 80043fe:	460b      	mov	r3, r1
 8004400:	b982      	cbnz	r2, 8004424 <scalbn+0x34>
 8004402:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004406:	4303      	orrs	r3, r0
 8004408:	d035      	beq.n	8004476 <scalbn+0x86>
 800440a:	4b2d      	ldr	r3, [pc, #180]	@ (80044c0 <scalbn+0xd0>)
 800440c:	2200      	movs	r2, #0
 800440e:	f7fb fe9f 	bl	8000150 <__aeabi_dmul>
 8004412:	4b2c      	ldr	r3, [pc, #176]	@ (80044c4 <scalbn+0xd4>)
 8004414:	4683      	mov	fp, r0
 8004416:	429e      	cmp	r6, r3
 8004418:	468c      	mov	ip, r1
 800441a:	da0d      	bge.n	8004438 <scalbn+0x48>
 800441c:	a324      	add	r3, pc, #144	@ (adr r3, 80044b0 <scalbn+0xc0>)
 800441e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004422:	e019      	b.n	8004458 <scalbn+0x68>
 8004424:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8004428:	42ba      	cmp	r2, r7
 800442a:	d109      	bne.n	8004440 <scalbn+0x50>
 800442c:	4602      	mov	r2, r0
 800442e:	f7fc f873 	bl	8000518 <__adddf3>
 8004432:	4683      	mov	fp, r0
 8004434:	468c      	mov	ip, r1
 8004436:	e01e      	b.n	8004476 <scalbn+0x86>
 8004438:	460b      	mov	r3, r1
 800443a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800443e:	3a36      	subs	r2, #54	@ 0x36
 8004440:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8004444:	428e      	cmp	r6, r1
 8004446:	dd0a      	ble.n	800445e <scalbn+0x6e>
 8004448:	a31b      	add	r3, pc, #108	@ (adr r3, 80044b8 <scalbn+0xc8>)
 800444a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444e:	4665      	mov	r5, ip
 8004450:	f363 051e 	bfi	r5, r3, #0, #31
 8004454:	4629      	mov	r1, r5
 8004456:	481c      	ldr	r0, [pc, #112]	@ (80044c8 <scalbn+0xd8>)
 8004458:	f7fb fe7a 	bl	8000150 <__aeabi_dmul>
 800445c:	e7e9      	b.n	8004432 <scalbn+0x42>
 800445e:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8004462:	4432      	add	r2, r6
 8004464:	428a      	cmp	r2, r1
 8004466:	dcef      	bgt.n	8004448 <scalbn+0x58>
 8004468:	2a00      	cmp	r2, #0
 800446a:	dd08      	ble.n	800447e <scalbn+0x8e>
 800446c:	f36f 531e 	bfc	r3, #20, #11
 8004470:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004474:	46ac      	mov	ip, r5
 8004476:	4658      	mov	r0, fp
 8004478:	4661      	mov	r1, ip
 800447a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800447e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8004482:	da09      	bge.n	8004498 <scalbn+0xa8>
 8004484:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8004488:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800448c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8004490:	480e      	ldr	r0, [pc, #56]	@ (80044cc <scalbn+0xdc>)
 8004492:	f041 011f 	orr.w	r1, r1, #31
 8004496:	e7c1      	b.n	800441c <scalbn+0x2c>
 8004498:	3236      	adds	r2, #54	@ 0x36
 800449a:	f36f 531e 	bfc	r3, #20, #11
 800449e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80044a2:	4658      	mov	r0, fp
 80044a4:	4629      	mov	r1, r5
 80044a6:	2200      	movs	r2, #0
 80044a8:	4b09      	ldr	r3, [pc, #36]	@ (80044d0 <scalbn+0xe0>)
 80044aa:	e7d5      	b.n	8004458 <scalbn+0x68>
 80044ac:	f3af 8000 	nop.w
 80044b0:	c2f8f359 	.word	0xc2f8f359
 80044b4:	01a56e1f 	.word	0x01a56e1f
 80044b8:	8800759c 	.word	0x8800759c
 80044bc:	7e37e43c 	.word	0x7e37e43c
 80044c0:	43500000 	.word	0x43500000
 80044c4:	ffff3cb0 	.word	0xffff3cb0
 80044c8:	8800759c 	.word	0x8800759c
 80044cc:	c2f8f359 	.word	0xc2f8f359
 80044d0:	3c900000 	.word	0x3c900000
 80044d4:	00000000 	.word	0x00000000

080044d8 <floor>:
 80044d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044dc:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80044e0:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 80044e4:	2e13      	cmp	r6, #19
 80044e6:	4602      	mov	r2, r0
 80044e8:	460b      	mov	r3, r1
 80044ea:	460c      	mov	r4, r1
 80044ec:	4605      	mov	r5, r0
 80044ee:	4680      	mov	r8, r0
 80044f0:	dc35      	bgt.n	800455e <floor+0x86>
 80044f2:	2e00      	cmp	r6, #0
 80044f4:	da17      	bge.n	8004526 <floor+0x4e>
 80044f6:	a334      	add	r3, pc, #208	@ (adr r3, 80045c8 <floor+0xf0>)
 80044f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fc:	f7fc f80c 	bl	8000518 <__adddf3>
 8004500:	2200      	movs	r2, #0
 8004502:	2300      	movs	r3, #0
 8004504:	f7fc fa3c 	bl	8000980 <__aeabi_dcmpgt>
 8004508:	b150      	cbz	r0, 8004520 <floor+0x48>
 800450a:	2c00      	cmp	r4, #0
 800450c:	da57      	bge.n	80045be <floor+0xe6>
 800450e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004512:	432c      	orrs	r4, r5
 8004514:	2500      	movs	r5, #0
 8004516:	42ac      	cmp	r4, r5
 8004518:	4c2d      	ldr	r4, [pc, #180]	@ (80045d0 <floor+0xf8>)
 800451a:	bf08      	it	eq
 800451c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004520:	4623      	mov	r3, r4
 8004522:	462a      	mov	r2, r5
 8004524:	e024      	b.n	8004570 <floor+0x98>
 8004526:	4f2b      	ldr	r7, [pc, #172]	@ (80045d4 <floor+0xfc>)
 8004528:	4137      	asrs	r7, r6
 800452a:	ea01 0c07 	and.w	ip, r1, r7
 800452e:	ea5c 0c00 	orrs.w	ip, ip, r0
 8004532:	d01d      	beq.n	8004570 <floor+0x98>
 8004534:	a324      	add	r3, pc, #144	@ (adr r3, 80045c8 <floor+0xf0>)
 8004536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453a:	f7fb ffed 	bl	8000518 <__adddf3>
 800453e:	2200      	movs	r2, #0
 8004540:	2300      	movs	r3, #0
 8004542:	f7fc fa1d 	bl	8000980 <__aeabi_dcmpgt>
 8004546:	2800      	cmp	r0, #0
 8004548:	d0ea      	beq.n	8004520 <floor+0x48>
 800454a:	2c00      	cmp	r4, #0
 800454c:	bfbe      	ittt	lt
 800454e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8004552:	4133      	asrlt	r3, r6
 8004554:	18e4      	addlt	r4, r4, r3
 8004556:	2500      	movs	r5, #0
 8004558:	ea24 0407 	bic.w	r4, r4, r7
 800455c:	e7e0      	b.n	8004520 <floor+0x48>
 800455e:	2e33      	cmp	r6, #51	@ 0x33
 8004560:	dd0a      	ble.n	8004578 <floor+0xa0>
 8004562:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8004566:	d103      	bne.n	8004570 <floor+0x98>
 8004568:	f7fb ffd6 	bl	8000518 <__adddf3>
 800456c:	4602      	mov	r2, r0
 800456e:	460b      	mov	r3, r1
 8004570:	4610      	mov	r0, r2
 8004572:	4619      	mov	r1, r3
 8004574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004578:	f04f 3cff 	mov.w	ip, #4294967295
 800457c:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8004580:	fa2c f707 	lsr.w	r7, ip, r7
 8004584:	4207      	tst	r7, r0
 8004586:	d0f3      	beq.n	8004570 <floor+0x98>
 8004588:	a30f      	add	r3, pc, #60	@ (adr r3, 80045c8 <floor+0xf0>)
 800458a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800458e:	f7fb ffc3 	bl	8000518 <__adddf3>
 8004592:	2200      	movs	r2, #0
 8004594:	2300      	movs	r3, #0
 8004596:	f7fc f9f3 	bl	8000980 <__aeabi_dcmpgt>
 800459a:	2800      	cmp	r0, #0
 800459c:	d0c0      	beq.n	8004520 <floor+0x48>
 800459e:	2c00      	cmp	r4, #0
 80045a0:	da0a      	bge.n	80045b8 <floor+0xe0>
 80045a2:	2e14      	cmp	r6, #20
 80045a4:	d101      	bne.n	80045aa <floor+0xd2>
 80045a6:	3401      	adds	r4, #1
 80045a8:	e006      	b.n	80045b8 <floor+0xe0>
 80045aa:	2301      	movs	r3, #1
 80045ac:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80045b0:	40b3      	lsls	r3, r6
 80045b2:	441d      	add	r5, r3
 80045b4:	4545      	cmp	r5, r8
 80045b6:	d3f6      	bcc.n	80045a6 <floor+0xce>
 80045b8:	ea25 0507 	bic.w	r5, r5, r7
 80045bc:	e7b0      	b.n	8004520 <floor+0x48>
 80045be:	2500      	movs	r5, #0
 80045c0:	462c      	mov	r4, r5
 80045c2:	e7ad      	b.n	8004520 <floor+0x48>
 80045c4:	f3af 8000 	nop.w
 80045c8:	8800759c 	.word	0x8800759c
 80045cc:	7e37e43c 	.word	0x7e37e43c
 80045d0:	bff00000 	.word	0xbff00000
 80045d4:	000fffff 	.word	0x000fffff

080045d8 <_init>:
 80045d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045da:	bf00      	nop
 80045dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045de:	bc08      	pop	{r3}
 80045e0:	469e      	mov	lr, r3
 80045e2:	4770      	bx	lr

080045e4 <_fini>:
 80045e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045e6:	bf00      	nop
 80045e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045ea:	bc08      	pop	{r3}
 80045ec:	469e      	mov	lr, r3
 80045ee:	4770      	bx	lr
