gplink-0.9.0 (Feb 20 2013)
Listing File Generated: 2013-3-16  17:53:00
 
 
Address  Value    Disassembly              Source
-------  -----    -----------              ------
                                           
                                           ; mc32p21 timer test funtion
                                           ; timer.asm
                                           
                                           
                                           #include "mc32p21.inc"
                                                   ;LIST
                                           ;MC30P01A.INC  Standard Header File, Version 1.00 by Sinomcu
                                                   ;NOLIST
                                           
                                           
                                           ;==========================================================================
                                           ;
                                           ;       Revision History
                                           ;
                                           ;==========================================================================
                                           
                                           ;Rev:   Date:    Reason:
                                           
                                           ;1.00   12/06/21 Initial Release
                                           
                                           ;==========================================================================
                                           ;
                                           ;       Verify Processor
                                           ;
                                           ;==========================================================================
                                           
                                                   ;IFNDEF __30P44
                                                   ;   MESSG "Processor-header file mismatch.  Verify selected processor."
                                                   ;ENDIF
                                           
                                           ;==========================================================================
                                           ;
                                           ;       Register Definitions
                                           ;
                                           ;==========================================================================
                                           
                                           ;W                            EQU     H'0000'
                                           ;F                            EQU     H'0001'
                                           
                                           ;----- Register Files------------------------------------------------------
                                           cblock	0x180
                                           INDF0			
                                           INDF1			
                                           INDF2			
                                           HIBYTE			
                                           FSR0			
                                           FSR1			
                                           PCL			
                                           PFALG			
                                           ;----0x188
                                           MCR			
                                           INDF3			
                                           INTE0			
                                           INTF0			
                                           INVALID_ADDR0		
                                           INVALID_ADDR1		
                                           INVALID_ADDR2		
                                           INVALID_ADDR3		
                                           ;----0x190
                                           IOP0			
                                           OEP0                    
                                           PUP0           
                                           ANSEL
                                           IOP1                      
                                           OEP1                    
                                           PUP1                    
                                           KBIM           
                                           ;-----0x198                        
                                           INVALID_ADDR5                      
                                           INVALID_ADDR6                    
                                           INVALID_ADDR7           
                                           INVALID_ADDR8           
                                           INVALID_ADDR9           
                                           INVALID_ADDRA           
                                           INVALID_ADDRB           
                                           INVALID_ADDRC           
                                           ;-----0x1a0
                                           T0CR			
                                           T0CNT                   
                                           T0LOAD                  
                                           T0DATA                  
                                           T1CR                    
                                           T1CNT                   
                                           T1LOAD                  
                                           T1DATA                  
                                           ;-----0x1a8                        
                                           UCR                     
                                           UBR                     
                                           UFR                     
                                           UTR                     
                                           URR                     
                                           LVDCR                   
                                           OSCM                    
                                           POWCR                   
                                           ;-----0x1b0
                                           ADCR0			
                                           ADCR1                   
                                           ADCR2                   
                                           ADCR3                   
                                           ADRH                    
                                           ADRM                    
                                           ADRL                    
                                           INVALID_ADDRD           
                                           ;----0x1b8                        
                                           LCDCR0                  
                                           LCDCR1                  
                                           LCDIOS                  
                                           INVALID_ADDRE           
                                           INVALID_ADDRF           
                                           INVALID_ADDR10          
                                           INVALID_ADDR11          
                                           INVALID_ADDR12          
                                           ;----0x1c0
                                           LCDDS0			
                                           LCDDS1                  
                                           LCDDS2                  
                                           LCDDS3                  
                                           LCDDS4                  
                                           LCDDS5                  
                                           LCDDS6                  
                                           LCDDS7                  
                                           ;----0x1c8                        
                                           LCDDS8                  
                                           LCDDS9                  
                                           LCDDSa                  
                                           LCDDSb                  
                                           LCDDSc                  
                                           LCDDSd                  
                                           LCDDSe                  
                                           LCDDSf                  
                                           endc
                                           OSCCAL		equ	0x1f3
                                           
                                           #define		STATUS		PFALG
                                           #define		INDF		INDF0
                                           #define		FSR		FSR0
                                           #define		P0HCON		PUP0
                                           #define		P1HCON		PUP1
                                           #define		INTECON		INTE0
                                           #define		INTEFLAG	INTF0	
                                           #define		LCDDS10		LCDDSa
                                           #define		LCDDS11		LCDDSb
                                           #define		LCDDS12		LCDDSc
                                           #define		LCDDS13		LCDDSc
                                           #define		LCDDS14		LCDDSe
                                           #define		LCDDS15		LCDDSf
                                           
                                           ;----- STATUS Bits --------------------------
                                           #define	Z	STATUS,2
                                           #define	DC	STATUS,1
                                           #define	C	STATUS,0
                                           
                                           ;----- MCR Bits --------------------------
                                           #define	GIE	MCR,7
                                           
                                           ;-----  P2HCON Bits -----------------------
                                           #define	P20PH	P2HCON,0
                                           #define	P21PH	P2HCON,1
                                           #define	P22PH	P2HCON,2
                                           #define	P23PH	P2HCON,3
                                           #define	P24PH	P2HCON,4
                                           #define	P25PH	P2HCON,5
                                           #define	P26PH	P2HCON,6
                                           #define	P27PH	P2HCON,7
                                           ;----- INTECON Bits --------------------------
                                           #define	INTE	INTECON
                                           #define	ADIE	INTECON,6
                                           #define	KBIE	INTECON,4
                                           #define	INT1IE	INTECON,3
                                           #define	INT0IE	INTECON,2
                                           #define	T1IE	INTECON,1
                                           #define	T0IE	INTECON,0
                                           
                                           ;----- INTEFLAG Bits --------------------------
                                           #define	INTF	INTEFLAG
                                           #define	ADIF	INTF,6
                                           #define	KBIF	INTF,4
                                           #define	INT1IF	INTF,3
                                           #define	INT0IF	INTF,2
                                           #define	T1IF	INTF,1
                                           #define	T0IF	INTF,0
                                           ;----- UCR Bits--------------------------
                                           #define	OPEN	UCR,4
                                           #define	EPEN	UCR,3
                                           #define	UARTEN	UCR,2
                                           ;----- UFR ----------------------
                                           #define FREF	UFR,7
                                           #define	PAEF	UFR,6
                                           #define	OVEF	UFR,5
                                           #define	TSEF	UFR,4
                                           #define	RDAF	UFR,1
                                           #define	TREF	UFR,0
                                           ;---- ADCR0 Bits -----------------
                                           #define	   ADCKS_16	0<<1	;Fcpu/16
                                           #define	   ADCKS_8 	1<<1	;Fcpu/8
                                           #define	   ADCKS_4 	2<<1	;Fcpu/4
                                           #define	   ADCKS_2 	2<<1	;Fcpu/2
                                           #define	   ADCHS_0	0<<4	;AN0
                                           #define	   ADCHS_1	1<<4	;AN1
                                           #define	   ADCHS_2	2<<4	;AN2
                                           #define	   ADCHS_3	3<<4	;AN3
                                           #define	   ADCHS_4	4<<4	;AN4
                                           #define	   ADCHS_5	5<<4	;AN5
                                           #define	   ADCHS_6	6<<4	;AN6
                                           #define ADEN	ADCR0,0
                                           #define	ADEOC	ADCR0,3
                                           ;---- ADCR1 Bits -----------------
                                           #define	   ADV_ADD	3	;VDD
                                           #define	   ADV_4V	2	;4V
                                           #define	   ADV_3V	1	;3V
                                           #define	   ADV_2V	0	;2V
                                           #define	   ADV_EX	4	;外部参考电压
                                           ;----- LCDCR0 Bits --------------------------
                                           #define	LCDEN	LCDCR0,7
                                           #define	VLCDS	LCDCR0,3
                                           ;----- T0CR  Bits ----------------
                                           #define	TC0EN	T0CR,7
                                           #define	PWM0OUT	T0CR,6
                                           #define	BUZ0OUT	T0CR,5
                                           
                                           ;----- T1CR  Bits ----------------
                                           #define	TC1EN	T1CR,7
                                           #define	PWM1OUT	T1CR,6
                                           #define	BUZ1OUT	T1CR,5
                                           
                                           ;----- OSCM  Bits ----------------
                                           #define	STBL	OSCM,5
                                           #define	STBH	OSCM,4
                                           #define	CLKS	OSCM,2
                                           #define	LFEN	OSCM,1
                                           #define	HFEN	OSCM,0
                                           
                                           ;-----  POWCR Bits -------
                                           #define LDOEN	POWCR,7
                                           #define	ENB	POWCR,6
                                           ;-----  LVDCR Bits -------
                                           #define LVD	PLVDCR,7
                                           #define	LVDS	PLVDCR,6
                                           ;***********DDR1 DDR2 **********
                                           #define	DDR10	DDR1,0
                                           #define	DDR11	DDR1,1
                                           #define	DDR12	DDR1,2
                                           #define	DDR13	DDR1,3
                                           
                                           #define	DDR20	DDR2,0
                                           #define	DDR21	DDR2,1
                                           #define	DDR22	DDR2,2
                                           #define	DDR23	DDR2,3
                                           #define	DDR24	DDR2,4
                                           #define	DDR25	DDR2,5
                                           #define	DDR26	DDR2,6
                                           #define	DDR27	DDR2,7
                                           ;******************************
                                           
                                           
                                           ;#define	inca	addai 1
                                           
                                           cblock 0x00
                                           r0
                                           r1
                                           r2
                                           r3
                                           acc_temp
                                           status_temp
                                           model_flag1
                                           model_flag2
                                           
                                           
                                           
                                           endc
                                           
                                           #define model00         model_flag1,0
                                           #define model01         model_flag1,1
                                           #define model02         model_flag1,2
                                           #define model03         model_flag1,3
                                           #define model04         model_flag1,4
                                           #define model05         model_flag1,5
                                           #define model06         model_flag1,6
                                           #define model07         model_flag1,7
                                           #define model08         model_flag2,0
                                           #define model09         model_flag2,1
                                           #define model0a         model_flag2,2
                                           #define model0b         model_flag2,3
                                           #define model0c         model_flag2,4
                                           #define model0d         model_flag2,5
                                           #define model0e         model_flag2,6
                                           #define model0f         model_flag2,7
                                           
                                                   org 0x0000       
000000   a033     goto    0x33                     goto start
                                           
                                                   org 0x08
                                           fun_interrupt:
000008   5604     movra   0x4                      movra   acc_temp
000009   4587     swapar  0x187                    swapar  STATUS
00000a   5605     movra   0x5                      movra   status_temp
                                           ;judgement int source
                                           start_just_int:
00000b   f18a     jbclr   0x18a, 0                 jbclr    T0IE
00000c   e18b     jbset   0x18b, 0                 jbset    T0IF
00000d   a014     goto    0x14                     goto     lab_if_timer1_int
                                           ;----timer0-----------------------
00000e   d18b     bclr    0x18b, 0                 bclr    T0IF
00000f   f390     jbclr   0x190, 0x1               jbclr       IOP0,1
000010   a013     goto    0x13                     goto        lab_p01_0
000011   c390     bset    0x190, 0x1               bset        IOP0,1
000012   a014     goto    0x14                     goto        end_time0_interrupt
                                           lab_p01_0:    
000013   d390     bclr    0x190, 0x1               bclr        IOP0,1
                                           end_time0_interrupt:
                                           ;---------------------------------
                                           lab_if_timer1_int:        
000014   f38a     jbclr   0x18a, 0x1               jbclr    T1IE
000015   e38b     jbset   0x18b, 0x1               jbset    T1IF
000016   a01e     goto    0x1e                     goto    just_int0        
                                           ;*********timer1***********
000017   d38b     bclr    0x18b, 0x1           bclr    T1IF
                                               ;incr    time_125us
                                               ;jbset    time_125us,3
000018   f190     jbclr   0x190, 0             jbclr       IOP0,0
000019   a01c     goto    0x1c                 goto        lab_p00_0
00001a   c190     bset    0x190, 0             bset        IOP0,0
00001b   a01e     goto    0x1e                 goto        end_time1_interrupt
                                           lab_p00_0:    
00001c   d190     bclr    0x190, 0             bclr        IOP0,0
                                               
00001d   a01e     goto    0x1e                 goto	end_time1_interrupt
                                           
                                           end_time1_interrupt:
                                           ;**********end_timer1******
                                           just_int0:
00001e   f58a     jbclr   0x18a, 0x2           jbclr    INT0IE
00001f   e58b     jbset   0x18b, 0x2           jbset    INT0IF
000020   a022     goto    0x22                 goto     just_int1
                                           ;**********int0************
000021   d58b     bclr    0x18b, 0x2           bclr    INT0IF
                                               
                                           ;*********end int0*********
                                           just_int1:
000022   f78a     jbclr   0x18a, 0x3           jbclr    INT1IE
000023   e78b     jbset   0x18b, 0x3           jbset    INT1IF
000024   a026     goto    0x26                 goto     just_adc
                                           ;**********int0************
000025   d78b     bclr    0x18b, 0x3           bclr    INT1IF
                                           
                                           ;*********end int1*********
                                           just_adc:
000026   fd8a     jbclr   0x18a, 0x6            jbclr	ADIE
000027   ed8b     jbset   0x18b, 0x6            jbset	ADIF
000028   a02a     goto    0x2a                  goto	just_kbim
                                           ;***********adc ***********
000029   dd8b     bclr    0x18b, 0x6            bclr	ADIF
                                           ;***********end adc********
                                           just_kbim:
00002a   f98a     jbclr   0x18a, 0x4           jbclr    KBIE
00002b   e98b     jbset   0x18b, 0x4           jbset    KBIF
00002c   a02e     goto    0x2e                 goto    end_just_int
                                           ;**********kbim************
00002d   d98b     bclr    0x18b, 0x4           bclr    KBIF
                                           
                                           ;**********end_kbim********
                                           end_just_int:
                                           exit_interrupt:
00002e   4405     swapar  0x5                  swapar    status_temp
00002f   5787     movra   0x187                movra    STATUS
000030   4604     swapr   0x4                  swapr    acc_temp
000031   4404     swapar  0x4                  swapar    acc_temp
000032   000d     retie                        retie
                                           
                                           start:
000033   df88     bclr    0x188, 0x7               bclr     GIE
000034   3cff     movai   0xff                     movai   0xff
000035   5795     movra   0x195                    movra   0x195    ;as output
000036   3c3f     movai   0x3f                     movai   0x3f
000037   5795     movra   0x195                    movra   OEP1    ; p16 as input 
000038   3cff     movai   0xff                     movai   0xff       
000039   5792     movra   0x192                    movra  PUP0
00003a   5796     movra   0x196                    movra  PUP1
                                                   
00003b   3c7f     movai   0x7f                     movai   0x7f
00003c   5784     movra   0x184                    movra   FSR0
00003d   3c00     movai   0                        movai   0x00
                                           lab_set_ram:
00003e   0013     inca                             inca       
00003f   5780     movra   0x180                    movra    INDF0
                                                   ;decr    FSR0
000040   6b84     djzr    0x184                    djzr    FSR0 ;FRS0-1=0,skip next instruction
000041   a03e     goto    0x3e                     goto    lab_set_ram 
000042   5780     movra   0x180                    movra    INDF0   ;clr 0x00 addr
                                           
                                           lab_clr_ram:        
000043   7780     clrr    0x180                    clrr    INDF0
                                                   ;decr    FSR0
000044   6b84     djzr    0x184                    djzr    FSR0 ;FRS0-1=0,skip next instruction
000045   a043     goto    0x43                     goto    lab_clr_ram 
000046   7780     clrr    0x180                    clrr    INDF0   ;clr 0x00 addr
                                                   
000047   c006     bset    0x6, 0                   bset    model00;
000048   cf88     bset    0x188, 0x7               bset    GIE
                                                   
                                           loop:
000049   804c     call    0x4c                     call    keyscan
00004a   8070     call    0x70                     call    fun_timer
                                                   ;call    fun_timer
                                           
00004b   a049     goto    0x49                     goto loop
                                                   
                                           keyscan:
00004c   fd94     jbclr   0x194, 0x6               jbclr   IOP1,6 ;
00004d   a065     goto    0x65                     goto    end_keyscan
00004e   8066     call    0x66                     call    delay10ms
00004f   8066     call    0x66                     call    delay10ms
000050   8066     call    0x66                     call    delay10ms
000051   fd94     jbclr   0x194, 0x6               jbclr   IOP1,6
000052   a065     goto    0x65                     goto    end_keyscan
                                                   
000053   5807     movar   0x7                      movar   model_flag2
000054   e587     jbset   0x187, 0x2               jbset   Z ;if model_flag2=0,skip next intr
000055   a05b     goto    0x5b                     goto    change_model2
                                                   ;model1 reg
000056   d187     bclr    0x187, 0                 bclr    C
000057   5206     rlr     0x6                      rlr     model_flag1
000058   f187     jbclr   0x187, 0                 jbclr   C
000059   c007     bset    0x7, 0                   bset    model08 ; turn to flag2
00005a   a05f     goto    0x5f                     goto    cancle_end_keyscan
                                           change_model2:
00005b   d187     bclr    0x187, 0                 bclr    C
00005c   5207     rlr     0x7                      rlr     model_flag2
00005d   f187     jbclr   0x187, 0                 jbclr   C
00005e   c006     bset    0x6, 0                   bset    model00 ; turn to flag2                                
                                           cancle_end_keyscan:
00005f   ed94     jbset   0x194, 0x6               jbset   IOP1,6 
000060   a05f     goto    0x5f                     goto    cancle_end_keyscan
000061   8066     call    0x66                     call    delay10ms
                                                   ;call    delay10ms
000062   8066     call    0x66                     call    delay10ms
000063   ed94     jbset   0x194, 0x6               jbset   IOP1,6
000064   a05f     goto    0x5f                     goto    cancle_end_keyscan
                                           end_keyscan:        
000065   000c     return                           return
                                           
                                           delay10ms:
000066   3cff     movai   0xff                     movai   0xff
000067   5601     movra   0x1                      movra   r1
                                           re_load:
000068   3cff     movai   0xff                     movai   0xff        
000069   5600     movra   0                        movra   r0
                                           del_dec:        
00006a   6a00     djzr    0                        djzr    r0
00006b   a06a     goto    0x6a                     goto    del_dec
00006c   6a01     djzr    0x1                      djzr    r1
00006d   a068     goto    0x68                     goto    re_load
00006e   0000     nop                              nop
00006f   000c     return                           return        
                                                   
                                           fun_timer:
000070   8079     call    0x79                     call    fun_timer0001
000071   8088     call    0x88                     call    fun_timer0002
000072   808e     call    0x8e                     call    fun_timer0003
000073   8094     call    0x94                     call    fun_timer0004
000074   809c     call    0x9c                     call    fun_timer0005
000075   80a3     call    0xa3                     call    fun_timer0006
000076   80aa     call    0xaa                     call    fun_timer0007
000077   80b1     call    0xb1                     call    fun_timer0008
                                                   ;call    fun_timer0003        
                                           
000078   000c     return                           return        
                                                   
                                           fun_timer0001
000079   e006     jbset   0x6, 0                   jbset   model00
00007a   a087     goto    0x87                     goto    end_timer001
                                                   ;bclr    model00
                                                   ;t0:64us, t1:8.2ms, pwm1(p13)=1/2t1, pwm0(p12)=1/2t0
00007b   3cc0     movai   0xc0                     movai   11000000b ; enable t0,pwm t0pts=0,t0pr=0
00007c   57a0     movra   0x1a0                    movra   T0CR
00007d   3cc7     movai   0xc7                     movai   11000111b ; enable t0,pwm t0pts=0,t0pr=0
00007e   57a4     movra   0x1a4                    movra   T1CR
                                                   
00007f   3cff     movai   0xff                     movai   0xff
000080   57a2     movra   0x1a2                    movra   T0LOAD
000081   57a6     movra   0x1a6                    movra   T1LOAD
000082   3c7f     movai   0x7f                     movai   0x7f
000083   57a3     movra   0x1a3                    movra   T0DATA ;pwm H time seting
000084   57a7     movra   0x1a7                    movra   T1DATA
                                                   
000085   c18a     bset    0x18a, 0                 bset    T0IE
000086   c38a     bset    0x18a, 0x1               bset    T1IE
                                                   
                                           end_timer001:        
000087   000c     return                           return
                                                   
                                           fun_timer0002
000088   e206     jbset   0x6, 0x1                 jbset   model01
000089   a08d     goto    0x8d                     goto    end_timer002
                                                   ;bclr    model01
                                                   ; clk=FHOSC ,t0=t1=32,pwm0=pwm1=1/2t0
00008a   3cc8     movai   0xc8                     movai   11001000b ; enable t0,pwm t0pts=0,t0pr=0
00008b   57a0     movra   0x1a0                    movra   T0CR
00008c   57a4     movra   0x1a4                    movra   T1CR
                                                           
                                           end_timer002:        
00008d   000c     return                           return
                                           fun_timer0003
00008e   e406     jbset   0x6, 0x2                 jbset   model02
00008f   a093     goto    0x93                     goto    end_timer003
                                                   ;bclr    model02
                                                   ; t0=t1=9.5ms ,~27KHZ
000090   3cd0     movai   0xd0                     movai   11010000b ; FLOSC
000091   57a0     movra   0x1a0                    movra   T0CR
000092   57a4     movra   0x1a4                    movra   T1CR
                                                           
                                           end_timer003:        
000093   000c     return                           return
                                           
                                           fun_timer0004
000094   e606     jbset   0x6, 0x3                 jbset   model03
000095   a09b     goto    0x9b                     goto    end_timer004
                                                   ;bclr    model02
                                                   ;INT0(P10),8mhz,32us INT1
000096   3cd8     movai   0xd8                     movai   11011000b ; INT0
000097   57a0     movra   0x1a0                    movra   T0CR
000098   57a4     movra   0x1a4                    movra   T1CR
000099   d195     bclr    0x195, 0                 bclr    OEP1,0
00009a   d395     bclr    0x195, 0x1               bclr    OEP1,1    
                                                           
                                           end_timer004:        
00009b   000c     return                           return
                                           
                                           fun_timer0005    ;div
00009c   e806     jbset   0x6, 0x4                 jbset   model04
00009d   a0a2     goto    0xa2                     goto    end_timer005
                                                   ;bclr    model03
                                                   ;8mhz osc ,t0=64us,t1=32us
00009e   3cc9     movai   0xc9                     movai   11001001b ; HFOSC DIV=2
00009f   57a0     movra   0x1a0                    movra   T0CR
0000a0   3cc8     movai   0xc8                     movai   11001000b ; HFOSC DIV=1
0000a1   57a4     movra   0x1a4                    movra   T1CR
                                                           
                                           end_timer005:        
0000a2   000c     return                           return 
                                                   
                                           fun_timer0006
0000a3   ea06     jbset   0x6, 0x5                 jbset   model05
0000a4   a0a9     goto    0xa9                     goto    end_timer006
                                                   ;bclr    model02
                                                   ;8mhz, t0=256us, t0=1/2t0
0000a5   3ccb     movai   0xcb                     movai   11001011b ; HFOSC DIV=8
0000a6   57a0     movra   0x1a0                    movra   T0CR
0000a7   3cca     movai   0xca                     movai   11001010b ; HFOSC DIV=4
0000a8   57a4     movra   0x1a4                    movra   T1CR
                                                           
                                           end_timer006:        
0000a9   000c     return                           return
                                           fun_timer0007
0000aa   ec06     jbset   0x6, 0x6                 jbset   model06
0000ab   a0b0     goto    0xb0                     goto    end_timer007
                                                   ;bclr    model02
                                                   
0000ac   3ccd     movai   0xcd                     movai   11001101b ; HFOSC DIV=32
0000ad   57a0     movra   0x1a0                    movra   T0CR
0000ae   3ccc     movai   0xcc                     movai   11001100b ; HFOSC DIV=16
0000af   57a4     movra   0x1a4                    movra   T1CR
                                                           
                                           end_timer007:        
0000b0   000c     return                           return
                                                   
                                           fun_timer0008
0000b1   ec06     jbset   0x6, 0x6                 jbset   model06
0000b2   a0b7     goto    0xb7                     goto    end_timer008
                                                   ;bclr    model02
                                                   
0000b3   3ccf     movai   0xcf                     movai   11001111b ; HFOSC DIV=128
0000b4   57a0     movra   0x1a0                    movra   T0CR
0000b5   3cce     movai   0xce                     movai   11001110b ; HFOSC DIV=128
0000b6   57a4     movra   0x1a4                    movra   T1CR
                                                           
                                           end_timer008:        
0000b7   000c     return                           return         
                                           
                                                   end    


MEMORY USAGE MAP ('X' = Used,  '-' = Unused)

0000 : XX-------------- XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
0040 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
0080 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
00C0 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
0100 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
0140 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX ----------------

All other memory blocks unused.

Program Memory Words Used:   177

