;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-137
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 12, @-14
	SLT -7, <-20
	SUB @127, @106
	SPL 0, <-52
	SPL 0, <-52
	SPL 0, <-52
	CMP #72, @200
	SLT 210, -50
	SUB @121, 103
	CMP 97, -6
	ADD 270, <60
	SPL 0, -5
	ADD 270, <60
	SUB #700, @2
	SPL 121, 10
	DJN 300, 90
	DJN -1, @-20
	DJN 300, 90
	SUB 1, -1
	CMP #1, <-1
	SLT 331, 80
	SLT 331, 80
	SUB #1, <-1
	SUB 1, -1
	SUB 1, -1
	SUB #700, @2
	SUB #0, -5
	SLT 331, 80
	DJN -1, @-20
	DJN -1, @-20
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	MOV -7, <-20
	SUB @121, 103
	SLT 331, 80
	JMP -1, @-20
	SUB @121, 106
	ADD 210, -50
	SPL 0, <-52
	CMP @121, 130
	CMP @121, 130
	SPL 0, <-52
	MOV -1, <-20
	SPL 0, <-52
