# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd" \
"../../../../FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd" \
"../../../../FinalLab.srcs/sim_1/new/TB_Multiplexer_8_4.vhd" \

# Do not sort compile order
nosort
