{"Source Block": ["serv/rtl/serv_bufreg.v@17:27@HdlStmAssign", "\n   wire \t      c, q;\n   reg \t\t      c_r;\n   reg [31:0] \t      data;\n\n   assign {c,q} = (i_rs1 & i_rs1_en) + (i_imm & i_imm_en) + c_r;\n\n   always @(posedge i_clk) begin\n      c_r <= c & !i_clr;\n\n      if (i_rst)\n"], "Clone Blocks": [["serv/rtl/serv_bufreg.v@15:25", "   output wire [31:0] o_reg,\n   output wire \t      o_q);\n\n   wire \t      c, q;\n   reg \t\t      c_r;\n   reg [31:0] \t      data;\n\n   assign {c,q} = (i_rs1 & i_rs1_en) + (i_imm & i_imm_en) + c_r;\n\n   always @(posedge i_clk) begin\n      c_r <= c & !i_clr;\n"]], "Diff Content": {"Delete": [[22, "   assign {c,q} = (i_rs1 & i_rs1_en) + (i_imm & i_imm_en) + c_r;\n"]], "Add": [[22, "   assign {c,q} = {1'b0,(i_rs1 & i_rs1_en)} + {1'b0,(i_imm & i_imm_en)} + c_r;\n"]]}}