
PWR_Control_from_CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ea00  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  0800ebe8  0800ebe8  0000fbe8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f03c  0800f03c  0001134c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f03c  0800f03c  0001003c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f044  0800f044  0001134c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f044  0800f044  00010044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f048  0800f048  00010048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000034c  20000000  0800f04c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005d40  2000034c  0800f398  0001134c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000608c  0800f398  0001208c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001134c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b10  00000000  00000000  00011375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004462  00000000  00000000  00028e85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  0002d2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff7  00000000  00000000  0002e7d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e49e  00000000  00000000  0002f7cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e4f0  00000000  00000000  0004dc6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e0ec  00000000  00000000  0006c15d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010a249  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066c8  00000000  00000000  0010a28c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00110954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	2000034c 	.word	0x2000034c
 8000204:	00000000 	.word	0x00000000
 8000208:	0800ebd0 	.word	0x0800ebd0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000350 	.word	0x20000350
 8000224:	0800ebd0 	.word	0x0800ebd0

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	@ 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	3a01      	subs	r2, #1
 8000c1a:	bf28      	it	cs
 8000c1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c20:	d2ed      	bcs.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_fmul>:
 8000d7c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d84:	bf1e      	ittt	ne
 8000d86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8a:	ea92 0f0c 	teqne	r2, ip
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d06f      	beq.n	8000e74 <__aeabi_fmul+0xf8>
 8000d94:	441a      	add	r2, r3
 8000d96:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9a:	0240      	lsls	r0, r0, #9
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da2:	d01e      	beq.n	8000de2 <__aeabi_fmul+0x66>
 8000da4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000da8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db0:	fba0 3101 	umull	r3, r1, r0, r1
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000db8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dbc:	bf3e      	ittt	cc
 8000dbe:	0049      	lslcc	r1, r1, #1
 8000dc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	ea40 0001 	orr.w	r0, r0, r1
 8000dca:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dce:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd0:	d81d      	bhi.n	8000e0e <__aeabi_fmul+0x92>
 8000dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dda:	bf08      	it	eq
 8000ddc:	f020 0001 	biceq.w	r0, r0, #1
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dea:	bf08      	it	eq
 8000dec:	0249      	lsleq	r1, r1, #9
 8000dee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000df6:	3a7f      	subs	r2, #127	@ 0x7f
 8000df8:	bfc2      	ittt	gt
 8000dfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e02:	4770      	bxgt	lr
 8000e04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	3a01      	subs	r2, #1
 8000e0e:	dc5d      	bgt.n	8000ecc <__aeabi_fmul+0x150>
 8000e10:	f112 0f19 	cmn.w	r2, #25
 8000e14:	bfdc      	itt	le
 8000e16:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e1a:	4770      	bxle	lr
 8000e1c:	f1c2 0200 	rsb	r2, r2, #0
 8000e20:	0041      	lsls	r1, r0, #1
 8000e22:	fa21 f102 	lsr.w	r1, r1, r2
 8000e26:	f1c2 0220 	rsb	r2, r2, #32
 8000e2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e32:	f140 0000 	adc.w	r0, r0, #0
 8000e36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3a:	bf08      	it	eq
 8000e3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e40:	4770      	bx	lr
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fmul+0xce>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fmul+0xe6>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fmul+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	bf18      	it	ne
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d00a      	beq.n	8000e9a <__aeabi_fmul+0x11e>
 8000e84:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e88:	bf18      	it	ne
 8000e8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e8e:	d1d8      	bne.n	8000e42 <__aeabi_fmul+0xc6>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	bf17      	itett	ne
 8000ea0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	f091 0f00 	teqne	r1, #0
 8000eaa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eae:	d014      	beq.n	8000eda <__aeabi_fmul+0x15e>
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	d101      	bne.n	8000eba <__aeabi_fmul+0x13e>
 8000eb6:	0242      	lsls	r2, r0, #9
 8000eb8:	d10f      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000eba:	ea93 0f0c 	teq	r3, ip
 8000ebe:	d103      	bne.n	8000ec8 <__aeabi_fmul+0x14c>
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	4608      	movne	r0, r1
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ed4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed8:	4770      	bx	lr
 8000eda:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ede:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_fdiv>:
 8000ee4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ee8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eec:	bf1e      	ittt	ne
 8000eee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef2:	ea92 0f0c 	teqne	r2, ip
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d069      	beq.n	8000fd0 <__aeabi_fdiv+0xec>
 8000efc:	eba2 0203 	sub.w	r2, r2, r3
 8000f00:	ea80 0c01 	eor.w	ip, r0, r1
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0a:	d037      	beq.n	8000f7c <__aeabi_fdiv+0x98>
 8000f0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f18:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	bf38      	it	cc
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f26:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	bf24      	itt	cs
 8000f2e:	1a5b      	subcs	r3, r3, r1
 8000f30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f38:	bf24      	itt	cs
 8000f3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f46:	bf24      	itt	cs
 8000f48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	bf18      	it	ne
 8000f62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f66:	d1e0      	bne.n	8000f2a <__aeabi_fdiv+0x46>
 8000f68:	2afd      	cmp	r2, #253	@ 0xfd
 8000f6a:	f63f af50 	bhi.w	8000e0e <__aeabi_fmul+0x92>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f74:	bf08      	it	eq
 8000f76:	f020 0001 	biceq.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f84:	327f      	adds	r2, #127	@ 0x7f
 8000f86:	bfc2      	ittt	gt
 8000f88:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f90:	4770      	bxgt	lr
 8000f92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	e737      	b.n	8000e0e <__aeabi_fmul+0x92>
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fdiv+0xc2>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fdiv+0xda>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e795      	b.n	8000efc <__aeabi_fdiv+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	d108      	bne.n	8000fec <__aeabi_fdiv+0x108>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	f47f af7d 	bne.w	8000eda <__aeabi_fmul+0x15e>
 8000fe0:	ea93 0f0c 	teq	r3, ip
 8000fe4:	f47f af70 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e776      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	d104      	bne.n	8000ffc <__aeabi_fdiv+0x118>
 8000ff2:	024b      	lsls	r3, r1, #9
 8000ff4:	f43f af4c 	beq.w	8000e90 <__aeabi_fmul+0x114>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e76e      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001006:	d1ca      	bne.n	8000f9e <__aeabi_fdiv+0xba>
 8001008:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800100c:	f47f af5c 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8001010:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001014:	f47f af3c 	bne.w	8000e90 <__aeabi_fmul+0x114>
 8001018:	e75f      	b.n	8000eda <__aeabi_fmul+0x15e>
 800101a:	bf00      	nop

0800101c <flags_init>:

uint32_t flowmeter_window_ticks = MS_TO_TICKS(FLOW_WINDOW_MS);
uint32_t serial_send_ticks_threshold      = MS_TO_TICKS(SERIAL_SEND_MS);
uint32_t pump_ticks_threshold = MS_TO_TICKS(PUMP_SAMPLE_TIME_MS);

void flags_init(void) {
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
	usb_serial_flag = 0;
 8001022:	4b06      	ldr	r3, [pc, #24]	@ (800103c <flags_init+0x20>)
 8001024:	2200      	movs	r2, #0
 8001026:	701a      	strb	r2, [r3, #0]
	volatile uint8_t request_dump_long_term = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	71fb      	strb	r3, [r7, #7]
	volatile uint8_t stream_enabled = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	71bb      	strb	r3, [r7, #6]
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	bc80      	pop	{r7}
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	20004d74 	.word	0x20004d74

08001040 <COM_BUS>:
bool run_state = 0;

static uint8_t txBuffer[64];
static uint8_t rxBuffer[64];

static inline USART_TypeDef* COM_BUS(void) { return USART2; }
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
 8001044:	4b02      	ldr	r3, [pc, #8]	@ (8001050 <COM_BUS+0x10>)
 8001046:	4618      	mov	r0, r3
 8001048:	46bd      	mov	sp, r7
 800104a:	bc80      	pop	{r7}
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	40004400 	.word	0x40004400

08001054 <check_start>:

void check_start(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
    if (check_start_flag)
 8001058:	4b08      	ldr	r3, [pc, #32]	@ (800107c <check_start+0x28>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d00b      	beq.n	8001078 <check_start+0x24>
    {
        run_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 8001060:	2102      	movs	r1, #2
 8001062:	4807      	ldr	r0, [pc, #28]	@ (8001080 <check_start+0x2c>)
 8001064:	f002 f892 	bl	800318c <HAL_GPIO_ReadPin>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	bf14      	ite	ne
 800106e:	2301      	movne	r3, #1
 8001070:	2300      	moveq	r3, #0
 8001072:	b2da      	uxtb	r2, r3
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <check_start+0x30>)
 8001076:	701a      	strb	r2, [r3, #0]
    }
}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20003381 	.word	0x20003381
 8001080:	40010c00 	.word	0x40010c00
 8001084:	2000036a 	.word	0x2000036a

08001088 <transmit_data>:

void transmit_data(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
    if (transmit_data_flag && run_state)
 800108c:	4b27      	ldr	r3, [pc, #156]	@ (800112c <transmit_data+0xa4>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d048      	beq.n	8001126 <transmit_data+0x9e>
 8001094:	4b26      	ldr	r3, [pc, #152]	@ (8001130 <transmit_data+0xa8>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d044      	beq.n	8001126 <transmit_data+0x9e>
    {
        transmit_data_flag = false;
 800109c:	4b23      	ldr	r3, [pc, #140]	@ (800112c <transmit_data+0xa4>)
 800109e:	2200      	movs	r2, #0
 80010a0:	701a      	strb	r2, [r3, #0]
        UartHAL_FlushRx(COM_BUS());
 80010a2:	f7ff ffcd 	bl	8001040 <COM_BUS>
 80010a6:	4603      	mov	r3, r0
 80010a8:	4618      	mov	r0, r3
 80010aa:	f001 f8dc 	bl	8002266 <UartHAL_FlushRx>
        
        txBuffer[0] = 0xFF;
 80010ae:	4b21      	ldr	r3, [pc, #132]	@ (8001134 <transmit_data+0xac>)
 80010b0:	22ff      	movs	r2, #255	@ 0xff
 80010b2:	701a      	strb	r2, [r3, #0]
        txBuffer[1] = 0x00;
 80010b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001134 <transmit_data+0xac>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	705a      	strb	r2, [r3, #1]
        txBuffer[2] = (uint8_t)((timer_sync_count) & 0xFF);
 80010ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001138 <transmit_data+0xb0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001134 <transmit_data+0xac>)
 80010c2:	709a      	strb	r2, [r3, #2]
        txBuffer[3] = (uint8_t)((timer_sync_count >> 8) & 0xFF);
 80010c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001138 <transmit_data+0xb0>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	0a1b      	lsrs	r3, r3, #8
 80010ca:	b2da      	uxtb	r2, r3
 80010cc:	4b19      	ldr	r3, [pc, #100]	@ (8001134 <transmit_data+0xac>)
 80010ce:	70da      	strb	r2, [r3, #3]
        txBuffer[4] = (uint8_t)((timer_sync_count >> 16) & 0xFF);
 80010d0:	4b19      	ldr	r3, [pc, #100]	@ (8001138 <transmit_data+0xb0>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	0c1b      	lsrs	r3, r3, #16
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	4b16      	ldr	r3, [pc, #88]	@ (8001134 <transmit_data+0xac>)
 80010da:	711a      	strb	r2, [r3, #4]
        txBuffer[5] = (uint8_t)((timer_sync_count >> 24) & 0xFF);
 80010dc:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <transmit_data+0xb0>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	0e1b      	lsrs	r3, r3, #24
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	4b13      	ldr	r3, [pc, #76]	@ (8001134 <transmit_data+0xac>)
 80010e6:	715a      	strb	r2, [r3, #5]
        txBuffer[6] = (uint8_t)((stepper_pos) & 0xFF);
 80010e8:	4b14      	ldr	r3, [pc, #80]	@ (800113c <transmit_data+0xb4>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	4b11      	ldr	r3, [pc, #68]	@ (8001134 <transmit_data+0xac>)
 80010f0:	719a      	strb	r2, [r3, #6]
        txBuffer[7] = (uint8_t)((stepper_pos >> 8) & 0xFF);
 80010f2:	4b12      	ldr	r3, [pc, #72]	@ (800113c <transmit_data+0xb4>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	121b      	asrs	r3, r3, #8
 80010f8:	b2da      	uxtb	r2, r3
 80010fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <transmit_data+0xac>)
 80010fc:	71da      	strb	r2, [r3, #7]
        txBuffer[8] = (uint8_t)((stepper_pos >> 16) & 0xFF);
 80010fe:	4b0f      	ldr	r3, [pc, #60]	@ (800113c <transmit_data+0xb4>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	141b      	asrs	r3, r3, #16
 8001104:	b2da      	uxtb	r2, r3
 8001106:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <transmit_data+0xac>)
 8001108:	721a      	strb	r2, [r3, #8]
        txBuffer[9] = (uint8_t)((stepper_pos >> 24) & 0xFF);
 800110a:	4b0c      	ldr	r3, [pc, #48]	@ (800113c <transmit_data+0xb4>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	161b      	asrs	r3, r3, #24
 8001110:	b2da      	uxtb	r2, r3
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <transmit_data+0xac>)
 8001114:	725a      	strb	r2, [r3, #9]
        
        UartHAL_Send(COM_BUS(), txBuffer, 10);
 8001116:	f7ff ff93 	bl	8001040 <COM_BUS>
 800111a:	4603      	mov	r3, r0
 800111c:	220a      	movs	r2, #10
 800111e:	4905      	ldr	r1, [pc, #20]	@ (8001134 <transmit_data+0xac>)
 8001120:	4618      	mov	r0, r3
 8001122:	f001 f903 	bl	800232c <UartHAL_Send>
    }
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20003382 	.word	0x20003382
 8001130:	2000036a 	.word	0x2000036a
 8001134:	2000036c 	.word	0x2000036c
 8001138:	2000338c 	.word	0x2000338c
 800113c:	200033d8 	.word	0x200033d8

08001140 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001146:	f107 0308 	add.w	r3, r7, #8
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001154:	4b2d      	ldr	r3, [pc, #180]	@ (800120c <MX_GPIO_Init+0xcc>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	4a2c      	ldr	r2, [pc, #176]	@ (800120c <MX_GPIO_Init+0xcc>)
 800115a:	f043 0304 	orr.w	r3, r3, #4
 800115e:	6193      	str	r3, [r2, #24]
 8001160:	4b2a      	ldr	r3, [pc, #168]	@ (800120c <MX_GPIO_Init+0xcc>)
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	f003 0304 	and.w	r3, r3, #4
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800116c:	4b27      	ldr	r3, [pc, #156]	@ (800120c <MX_GPIO_Init+0xcc>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	4a26      	ldr	r2, [pc, #152]	@ (800120c <MX_GPIO_Init+0xcc>)
 8001172:	f043 0308 	orr.w	r3, r3, #8
 8001176:	6193      	str	r3, [r2, #24]
 8001178:	4b24      	ldr	r3, [pc, #144]	@ (800120c <MX_GPIO_Init+0xcc>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	f003 0308 	and.w	r3, r3, #8
 8001180:	603b      	str	r3, [r7, #0]
 8001182:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8001184:	2200      	movs	r2, #0
 8001186:	21a1      	movs	r1, #161	@ 0xa1
 8001188:	4821      	ldr	r0, [pc, #132]	@ (8001210 <MX_GPIO_Init+0xd0>)
 800118a:	f002 f816 	bl	80031ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800118e:	2200      	movs	r2, #0
 8001190:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001194:	481f      	ldr	r0, [pc, #124]	@ (8001214 <MX_GPIO_Init+0xd4>)
 8001196:	f002 f810 	bl	80031ba <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_7;
 800119a:	23a1      	movs	r3, #161	@ 0xa1
 800119c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119e:	2301      	movs	r3, #1
 80011a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a6:	2302      	movs	r3, #2
 80011a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011aa:	f107 0308 	add.w	r3, r7, #8
 80011ae:	4619      	mov	r1, r3
 80011b0:	4817      	ldr	r0, [pc, #92]	@ (8001210 <MX_GPIO_Init+0xd0>)
 80011b2:	f001 fe57 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011b6:	2301      	movs	r3, #1
 80011b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011be:	2301      	movs	r3, #1
 80011c0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c2:	f107 0308 	add.w	r3, r7, #8
 80011c6:	4619      	mov	r1, r3
 80011c8:	4812      	ldr	r0, [pc, #72]	@ (8001214 <MX_GPIO_Init+0xd4>)
 80011ca:	f001 fe4b 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80011ce:	2306      	movs	r3, #6
 80011d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d2:	2300      	movs	r3, #0
 80011d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011d6:	2302      	movs	r3, #2
 80011d8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011da:	f107 0308 	add.w	r3, r7, #8
 80011de:	4619      	mov	r1, r3
 80011e0:	480c      	ldr	r0, [pc, #48]	@ (8001214 <MX_GPIO_Init+0xd4>)
 80011e2:	f001 fe3f 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80011e6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80011ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f4:	2302      	movs	r3, #2
 80011f6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 0308 	add.w	r3, r7, #8
 80011fc:	4619      	mov	r1, r3
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <MX_GPIO_Init+0xd4>)
 8001200:	f001 fe30 	bl	8002e64 <HAL_GPIO_Init>

}
 8001204:	bf00      	nop
 8001206:	3718      	adds	r7, #24
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40021000 	.word	0x40021000
 8001210:	40010800 	.word	0x40010800
 8001214:	40010c00 	.word	0x40010c00

08001218 <InjectionAndFlow_Init>:
// --- External HAL tick function ---
extern uint32_t HAL_GetTick(void);

/* Initialization */
void InjectionAndFlow_Init(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
    pulse_count_window = 0;
 800121c:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <InjectionAndFlow_Init+0x4c>)
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
    pulse_count_total = 0;
 8001222:	4b11      	ldr	r3, [pc, #68]	@ (8001268 <InjectionAndFlow_Init+0x50>)
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
    last_flow_lmin = 0.0f;
 8001228:	4b10      	ldr	r3, [pc, #64]	@ (800126c <InjectionAndFlow_Init+0x54>)
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
    total_litres = 0.0f;
 8001230:	4b0f      	ldr	r3, [pc, #60]	@ (8001270 <InjectionAndFlow_Init+0x58>)
 8001232:	f04f 0200 	mov.w	r2, #0
 8001236:	601a      	str	r2, [r3, #0]

    short_term_index = 0;
 8001238:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <InjectionAndFlow_Init+0x5c>)
 800123a:	2200      	movs	r2, #0
 800123c:	801a      	strh	r2, [r3, #0]
    short_term_count = 0;
 800123e:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <InjectionAndFlow_Init+0x60>)
 8001240:	2200      	movs	r2, #0
 8001242:	801a      	strh	r2, [r3, #0]
		
		pump_flag = 0;
 8001244:	4b0d      	ldr	r3, [pc, #52]	@ (800127c <InjectionAndFlow_Init+0x64>)
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
		pump_counter = 0;
 800124a:	4b0d      	ldr	r3, [pc, #52]	@ (8001280 <InjectionAndFlow_Init+0x68>)
 800124c:	2200      	movs	r2, #0
 800124e:	801a      	strh	r2, [r3, #0]

#if RECORD_PULSE_TIMESTAMPS
    pulse_delta_index = 0;
 8001250:	4b0c      	ldr	r3, [pc, #48]	@ (8001284 <InjectionAndFlow_Init+0x6c>)
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
    delta_accumulator = 0;
 8001256:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <InjectionAndFlow_Init+0x70>)
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
#endif
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr
 8001264:	200032a0 	.word	0x200032a0
 8001268:	200032a4 	.word	0x200032a4
 800126c:	20003374 	.word	0x20003374
 8001270:	20003378 	.word	0x20003378
 8001274:	20003370 	.word	0x20003370
 8001278:	20003372 	.word	0x20003372
 800127c:	200003b0 	.word	0x200003b0
 8001280:	200003b4 	.word	0x200003b4
 8001284:	20003298 	.word	0x20003298
 8001288:	2000329c 	.word	0x2000329c

0800128c <FlowMeter_GetPulseDeltaCount>:

#if RECORD_PULSE_TIMESTAMPS
uint32_t FlowMeter_GetPulseDeltaCount(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
    return pulse_delta_index;
 8001290:	4b02      	ldr	r3, [pc, #8]	@ (800129c <FlowMeter_GetPulseDeltaCount+0x10>)
 8001292:	681b      	ldr	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr
 800129c:	20003298 	.word	0x20003298

080012a0 <FlowMeter_GetPulseDeltas>:

const volatile uint16_t* FlowMeter_GetPulseDeltas(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
    return pulse_deltas;
 80012a4:	4b02      	ldr	r3, [pc, #8]	@ (80012b0 <FlowMeter_GetPulseDeltas+0x10>)
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	200003b8 	.word	0x200003b8

080012b4 <FlowMeter_TickHook>:
    delta_accumulator = 0;
    __enable_irq();
}

void FlowMeter_TickHook(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
    delta_accumulator++;
 80012b8:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <FlowMeter_TickHook+0x48>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	3301      	adds	r3, #1
 80012be:	4a0f      	ldr	r2, [pc, #60]	@ (80012fc <FlowMeter_TickHook+0x48>)
 80012c0:	6013      	str	r3, [r2, #0]

    if (delta_accumulator >= (PULSE_DELTA_SOFT_MAX + 1)) {
 80012c2:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <FlowMeter_TickHook+0x48>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f64f 72fa 	movw	r2, #65530	@ 0xfffa
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d912      	bls.n	80012f4 <FlowMeter_TickHook+0x40>
        if (pulse_delta_index < LONG_TERM_PULSE_ARRAY_CAPACITY) {
 80012ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <FlowMeter_TickHook+0x4c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f241 726f 	movw	r2, #5999	@ 0x176f
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d809      	bhi.n	80012ee <FlowMeter_TickHook+0x3a>
            pulse_deltas[pulse_delta_index++] = PULSE_OVERFLOW_MARKER;
 80012da:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <FlowMeter_TickHook+0x4c>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	1c5a      	adds	r2, r3, #1
 80012e0:	4907      	ldr	r1, [pc, #28]	@ (8001300 <FlowMeter_TickHook+0x4c>)
 80012e2:	600a      	str	r2, [r1, #0]
 80012e4:	4a07      	ldr	r2, [pc, #28]	@ (8001304 <FlowMeter_TickHook+0x50>)
 80012e6:	f64f 71fb 	movw	r1, #65531	@ 0xfffb
 80012ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        }
        delta_accumulator = 0;
 80012ee:	4b03      	ldr	r3, [pc, #12]	@ (80012fc <FlowMeter_TickHook+0x48>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
    }
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bc80      	pop	{r7}
 80012fa:	4770      	bx	lr
 80012fc:	2000329c 	.word	0x2000329c
 8001300:	20003298 	.word	0x20003298
 8001304:	200003b8 	.word	0x200003b8

08001308 <FlowMeter_PulseCallback>:

/**
 * Call on every pulse (TIM3 IC interrupt)
 */
void FlowMeter_PulseCallback(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick(); // current timestamp in ms
 800130e:	f001 fb2b 	bl	8002968 <HAL_GetTick>
 8001312:	6078      	str	r0, [r7, #4]

    // --- Short-term buffer ---
    short_term_pulses[short_term_index] = now;
 8001314:	4b2c      	ldr	r3, [pc, #176]	@ (80013c8 <FlowMeter_PulseCallback+0xc0>)
 8001316:	881b      	ldrh	r3, [r3, #0]
 8001318:	b29b      	uxth	r3, r3
 800131a:	4619      	mov	r1, r3
 800131c:	4a2b      	ldr	r2, [pc, #172]	@ (80013cc <FlowMeter_PulseCallback+0xc4>)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    short_term_index = (short_term_index + 1) % SHORT_TERM_PULSE_BUFFER_SIZE;
 8001324:	4b28      	ldr	r3, [pc, #160]	@ (80013c8 <FlowMeter_PulseCallback+0xc0>)
 8001326:	881b      	ldrh	r3, [r3, #0]
 8001328:	b29b      	uxth	r3, r3
 800132a:	3301      	adds	r3, #1
 800132c:	4a28      	ldr	r2, [pc, #160]	@ (80013d0 <FlowMeter_PulseCallback+0xc8>)
 800132e:	fb82 1203 	smull	r1, r2, r2, r3
 8001332:	1111      	asrs	r1, r2, #4
 8001334:	17da      	asrs	r2, r3, #31
 8001336:	1a8a      	subs	r2, r1, r2
 8001338:	2132      	movs	r1, #50	@ 0x32
 800133a:	fb01 f202 	mul.w	r2, r1, r2
 800133e:	1a9a      	subs	r2, r3, r2
 8001340:	b292      	uxth	r2, r2
 8001342:	4b21      	ldr	r3, [pc, #132]	@ (80013c8 <FlowMeter_PulseCallback+0xc0>)
 8001344:	801a      	strh	r2, [r3, #0]
    if (short_term_count < SHORT_TERM_PULSE_BUFFER_SIZE) short_term_count++;
 8001346:	4b23      	ldr	r3, [pc, #140]	@ (80013d4 <FlowMeter_PulseCallback+0xcc>)
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	b29b      	uxth	r3, r3
 800134c:	2b31      	cmp	r3, #49	@ 0x31
 800134e:	d806      	bhi.n	800135e <FlowMeter_PulseCallback+0x56>
 8001350:	4b20      	ldr	r3, [pc, #128]	@ (80013d4 <FlowMeter_PulseCallback+0xcc>)
 8001352:	881b      	ldrh	r3, [r3, #0]
 8001354:	b29b      	uxth	r3, r3
 8001356:	3301      	adds	r3, #1
 8001358:	b29a      	uxth	r2, r3
 800135a:	4b1e      	ldr	r3, [pc, #120]	@ (80013d4 <FlowMeter_PulseCallback+0xcc>)
 800135c:	801a      	strh	r2, [r3, #0]

    // --- Long-term counting ---
    pulse_count_window++;
 800135e:	4b1e      	ldr	r3, [pc, #120]	@ (80013d8 <FlowMeter_PulseCallback+0xd0>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	3301      	adds	r3, #1
 8001364:	4a1c      	ldr	r2, [pc, #112]	@ (80013d8 <FlowMeter_PulseCallback+0xd0>)
 8001366:	6013      	str	r3, [r2, #0]
    pulse_count_total++;
 8001368:	4b1c      	ldr	r3, [pc, #112]	@ (80013dc <FlowMeter_PulseCallback+0xd4>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	3301      	adds	r3, #1
 800136e:	4a1b      	ldr	r2, [pc, #108]	@ (80013dc <FlowMeter_PulseCallback+0xd4>)
 8001370:	6013      	str	r3, [r2, #0]

#if RECORD_PULSE_TIMESTAMPS
    if (pulse_delta_index < LONG_TERM_PULSE_ARRAY_CAPACITY) {
 8001372:	4b1b      	ldr	r3, [pc, #108]	@ (80013e0 <FlowMeter_PulseCallback+0xd8>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f241 726f 	movw	r2, #5999	@ 0x176f
 800137a:	4293      	cmp	r3, r2
 800137c:	d81c      	bhi.n	80013b8 <FlowMeter_PulseCallback+0xb0>
        uint32_t d = delta_accumulator;
 800137e:	4b19      	ldr	r3, [pc, #100]	@ (80013e4 <FlowMeter_PulseCallback+0xdc>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	603b      	str	r3, [r7, #0]

        if (d > PULSE_DELTA_SOFT_MAX) {
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	f64f 72fa 	movw	r2, #65530	@ 0xfffa
 800138a:	4293      	cmp	r3, r2
 800138c:	d90a      	bls.n	80013a4 <FlowMeter_PulseCallback+0x9c>
            pulse_deltas[pulse_delta_index++] = PULSE_OVERFLOW_MARKER;
 800138e:	4b14      	ldr	r3, [pc, #80]	@ (80013e0 <FlowMeter_PulseCallback+0xd8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	1c5a      	adds	r2, r3, #1
 8001394:	4912      	ldr	r1, [pc, #72]	@ (80013e0 <FlowMeter_PulseCallback+0xd8>)
 8001396:	600a      	str	r2, [r1, #0]
 8001398:	4a13      	ldr	r2, [pc, #76]	@ (80013e8 <FlowMeter_PulseCallback+0xe0>)
 800139a:	f64f 71fb 	movw	r1, #65531	@ 0xfffb
 800139e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80013a2:	e009      	b.n	80013b8 <FlowMeter_PulseCallback+0xb0>
        } else {
            pulse_deltas[pulse_delta_index++] = (uint16_t)d;
 80013a4:	4b0e      	ldr	r3, [pc, #56]	@ (80013e0 <FlowMeter_PulseCallback+0xd8>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	1c5a      	adds	r2, r3, #1
 80013aa:	490d      	ldr	r1, [pc, #52]	@ (80013e0 <FlowMeter_PulseCallback+0xd8>)
 80013ac:	600a      	str	r2, [r1, #0]
 80013ae:	683a      	ldr	r2, [r7, #0]
 80013b0:	b291      	uxth	r1, r2
 80013b2:	4a0d      	ldr	r2, [pc, #52]	@ (80013e8 <FlowMeter_PulseCallback+0xe0>)
 80013b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        }
    }
    delta_accumulator = 0;
 80013b8:	4b0a      	ldr	r3, [pc, #40]	@ (80013e4 <FlowMeter_PulseCallback+0xdc>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
#endif
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20003370 	.word	0x20003370
 80013cc:	200032a8 	.word	0x200032a8
 80013d0:	51eb851f 	.word	0x51eb851f
 80013d4:	20003372 	.word	0x20003372
 80013d8:	200032a0 	.word	0x200032a0
 80013dc:	200032a4 	.word	0x200032a4
 80013e0:	20003298 	.word	0x20003298
 80013e4:	2000329c 	.word	0x2000329c
 80013e8:	200003b8 	.word	0x200003b8

080013ec <FlowMeter_UpdateInstantaneous>:

/**
 * Update instantaneous flow (L/min) based on short-term buffer
 */
void FlowMeter_UpdateInstantaneous(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08e      	sub	sp, #56	@ 0x38
 80013f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f2:	b672      	cpsid	i
}
 80013f4:	bf00      	nop
    __disable_irq();
    uint16_t count = short_term_count;
 80013f6:	4b58      	ldr	r3, [pc, #352]	@ (8001558 <FlowMeter_UpdateInstantaneous+0x16c>)
 80013f8:	881b      	ldrh	r3, [r3, #0]
 80013fa:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t index = short_term_index;
 80013fc:	4b57      	ldr	r3, [pc, #348]	@ (800155c <FlowMeter_UpdateInstantaneous+0x170>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	843b      	strh	r3, [r7, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 8001402:	b662      	cpsie	i
}
 8001404:	bf00      	nop
    __enable_irq();

    if (count == 0) {
 8001406:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001408:	2b00      	cmp	r3, #0
 800140a:	d104      	bne.n	8001416 <FlowMeter_UpdateInstantaneous+0x2a>
        last_flow_lmin = 0.0f;
 800140c:	4b54      	ldr	r3, [pc, #336]	@ (8001560 <FlowMeter_UpdateInstantaneous+0x174>)
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
        return;
 8001414:	e09c      	b.n	8001550 <FlowMeter_UpdateInstantaneous+0x164>
    }

    uint32_t now = HAL_GetTick();
 8001416:	f001 faa7 	bl	8002968 <HAL_GetTick>
 800141a:	61f8      	str	r0, [r7, #28]
    uint32_t window_start = now - FLOW_WINDOW_MS;
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	3b64      	subs	r3, #100	@ 0x64
 8001420:	61bb      	str	r3, [r7, #24]

    // Count pulses in the short-term buffer that are inside the window
    uint16_t pulses_in_window = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint16_t oldest_index = (index + SHORT_TERM_PULSE_BUFFER_SIZE - count) % SHORT_TERM_PULSE_BUFFER_SIZE;
 8001426:	8c3b      	ldrh	r3, [r7, #32]
 8001428:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800142c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	4a4c      	ldr	r2, [pc, #304]	@ (8001564 <FlowMeter_UpdateInstantaneous+0x178>)
 8001432:	fb82 1203 	smull	r1, r2, r2, r3
 8001436:	1111      	asrs	r1, r2, #4
 8001438:	17da      	asrs	r2, r3, #31
 800143a:	1a8a      	subs	r2, r1, r2
 800143c:	2132      	movs	r1, #50	@ 0x32
 800143e:	fb01 f202 	mul.w	r2, r1, r2
 8001442:	1a9a      	subs	r2, r3, r2
 8001444:	4613      	mov	r3, r2
 8001446:	82fb      	strh	r3, [r7, #22]

    for (uint16_t i = 0; i < count; i++) {
 8001448:	2300      	movs	r3, #0
 800144a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800144c:	e01b      	b.n	8001486 <FlowMeter_UpdateInstantaneous+0x9a>
        uint16_t buf_index = (oldest_index + i) % SHORT_TERM_PULSE_BUFFER_SIZE;
 800144e:	8afa      	ldrh	r2, [r7, #22]
 8001450:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001452:	4413      	add	r3, r2
 8001454:	4a43      	ldr	r2, [pc, #268]	@ (8001564 <FlowMeter_UpdateInstantaneous+0x178>)
 8001456:	fb82 1203 	smull	r1, r2, r2, r3
 800145a:	1111      	asrs	r1, r2, #4
 800145c:	17da      	asrs	r2, r3, #31
 800145e:	1a8a      	subs	r2, r1, r2
 8001460:	2132      	movs	r1, #50	@ 0x32
 8001462:	fb01 f202 	mul.w	r2, r1, r2
 8001466:	1a9a      	subs	r2, r3, r2
 8001468:	4613      	mov	r3, r2
 800146a:	80fb      	strh	r3, [r7, #6]
        if (short_term_pulses[buf_index] >= window_start) {
 800146c:	88fb      	ldrh	r3, [r7, #6]
 800146e:	4a3e      	ldr	r2, [pc, #248]	@ (8001568 <FlowMeter_UpdateInstantaneous+0x17c>)
 8001470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	429a      	cmp	r2, r3
 8001478:	d802      	bhi.n	8001480 <FlowMeter_UpdateInstantaneous+0x94>
            pulses_in_window++;
 800147a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800147c:	3301      	adds	r3, #1
 800147e:	86fb      	strh	r3, [r7, #54]	@ 0x36
    for (uint16_t i = 0; i < count; i++) {
 8001480:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001482:	3301      	adds	r3, #1
 8001484:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001486:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001488:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800148a:	429a      	cmp	r2, r3
 800148c:	d3df      	bcc.n	800144e <FlowMeter_UpdateInstantaneous+0x62>
        }
    }

    if (pulses_in_window < 2) {
 800148e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001490:	2b01      	cmp	r3, #1
 8001492:	d804      	bhi.n	800149e <FlowMeter_UpdateInstantaneous+0xb2>
        last_flow_lmin = 0.0f; // not enough pulses to calculate flow
 8001494:	4b32      	ldr	r3, [pc, #200]	@ (8001560 <FlowMeter_UpdateInstantaneous+0x174>)
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
        return;
 800149c:	e058      	b.n	8001550 <FlowMeter_UpdateInstantaneous+0x164>
    }

    // Time span of pulses in the window
    uint32_t t_first = 0xFFFFFFFF;
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t t_last = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    for (uint16_t i = 0; i < count; i++) {
 80014a8:	2300      	movs	r3, #0
 80014aa:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80014ac:	e026      	b.n	80014fc <FlowMeter_UpdateInstantaneous+0x110>
        uint16_t buf_index = (oldest_index + i) % SHORT_TERM_PULSE_BUFFER_SIZE;
 80014ae:	8afa      	ldrh	r2, [r7, #22]
 80014b0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80014b2:	4413      	add	r3, r2
 80014b4:	4a2b      	ldr	r2, [pc, #172]	@ (8001564 <FlowMeter_UpdateInstantaneous+0x178>)
 80014b6:	fb82 1203 	smull	r1, r2, r2, r3
 80014ba:	1111      	asrs	r1, r2, #4
 80014bc:	17da      	asrs	r2, r3, #31
 80014be:	1a8a      	subs	r2, r1, r2
 80014c0:	2132      	movs	r1, #50	@ 0x32
 80014c2:	fb01 f202 	mul.w	r2, r1, r2
 80014c6:	1a9a      	subs	r2, r3, r2
 80014c8:	4613      	mov	r3, r2
 80014ca:	81fb      	strh	r3, [r7, #14]
        uint32_t t = short_term_pulses[buf_index];
 80014cc:	89fb      	ldrh	r3, [r7, #14]
 80014ce:	4a26      	ldr	r2, [pc, #152]	@ (8001568 <FlowMeter_UpdateInstantaneous+0x17c>)
 80014d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d4:	60bb      	str	r3, [r7, #8]
        if (t >= window_start) {
 80014d6:	68ba      	ldr	r2, [r7, #8]
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d30b      	bcc.n	80014f6 <FlowMeter_UpdateInstantaneous+0x10a>
            if (t < t_first) t_first = t;
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d201      	bcs.n	80014ea <FlowMeter_UpdateInstantaneous+0xfe>
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	633b      	str	r3, [r7, #48]	@ 0x30
            if (t > t_last) t_last = t;
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d901      	bls.n	80014f6 <FlowMeter_UpdateInstantaneous+0x10a>
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (uint16_t i = 0; i < count; i++) {
 80014f6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80014f8:	3301      	adds	r3, #1
 80014fa:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80014fc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80014fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001500:	429a      	cmp	r2, r3
 8001502:	d3d4      	bcc.n	80014ae <FlowMeter_UpdateInstantaneous+0xc2>
        }
    }

    uint32_t delta_ms = t_last - t_first;
 8001504:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (delta_ms == 0) delta_ms = 1;
 800150c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150e:	2b00      	cmp	r3, #0
 8001510:	d101      	bne.n	8001516 <FlowMeter_UpdateInstantaneous+0x12a>
 8001512:	2301      	movs	r3, #1
 8001514:	627b      	str	r3, [r7, #36]	@ 0x24

    // Convert pulses to litres
    float litres = (float)(pulses_in_window - 1) / FLOW_PULSES_PER_LITRE;
 8001516:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001518:	3b01      	subs	r3, #1
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fbda 	bl	8000cd4 <__aeabi_i2f>
 8001520:	4603      	mov	r3, r0
 8001522:	4912      	ldr	r1, [pc, #72]	@ (800156c <FlowMeter_UpdateInstantaneous+0x180>)
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fcdd 	bl	8000ee4 <__aeabi_fdiv>
 800152a:	4603      	mov	r3, r0
 800152c:	613b      	str	r3, [r7, #16]

    // Convert to L/min
    last_flow_lmin = litres / ((float)delta_ms / 60000.0f);
 800152e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001530:	f7ff fbcc 	bl	8000ccc <__aeabi_ui2f>
 8001534:	4603      	mov	r3, r0
 8001536:	490e      	ldr	r1, [pc, #56]	@ (8001570 <FlowMeter_UpdateInstantaneous+0x184>)
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff fcd3 	bl	8000ee4 <__aeabi_fdiv>
 800153e:	4603      	mov	r3, r0
 8001540:	4619      	mov	r1, r3
 8001542:	6938      	ldr	r0, [r7, #16]
 8001544:	f7ff fcce 	bl	8000ee4 <__aeabi_fdiv>
 8001548:	4603      	mov	r3, r0
 800154a:	461a      	mov	r2, r3
 800154c:	4b04      	ldr	r3, [pc, #16]	@ (8001560 <FlowMeter_UpdateInstantaneous+0x174>)
 800154e:	601a      	str	r2, [r3, #0]
}
 8001550:	3738      	adds	r7, #56	@ 0x38
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20003372 	.word	0x20003372
 800155c:	20003370 	.word	0x20003370
 8001560:	20003374 	.word	0x20003374
 8001564:	51eb851f 	.word	0x51eb851f
 8001568:	200032a8 	.word	0x200032a8
 800156c:	45b7c000 	.word	0x45b7c000
 8001570:	476a6000 	.word	0x476a6000

08001574 <FlowMeter_UpdateTotal>:

/**
 * Update cumulative total volume
 */
void FlowMeter_UpdateTotal(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
    total_litres = (float)pulse_count_total / (float)FLOW_PULSES_PER_LITRE;
 8001578:	4b07      	ldr	r3, [pc, #28]	@ (8001598 <FlowMeter_UpdateTotal+0x24>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fba5 	bl	8000ccc <__aeabi_ui2f>
 8001582:	4603      	mov	r3, r0
 8001584:	4905      	ldr	r1, [pc, #20]	@ (800159c <FlowMeter_UpdateTotal+0x28>)
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff fcac 	bl	8000ee4 <__aeabi_fdiv>
 800158c:	4603      	mov	r3, r0
 800158e:	461a      	mov	r2, r3
 8001590:	4b03      	ldr	r3, [pc, #12]	@ (80015a0 <FlowMeter_UpdateTotal+0x2c>)
 8001592:	601a      	str	r2, [r3, #0]
}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200032a4 	.word	0x200032a4
 800159c:	45b7c000 	.word	0x45b7c000
 80015a0:	20003378 	.word	0x20003378

080015a4 <FlowMeter_GetFlow_Lmin>:

float FlowMeter_GetFlow_Lmin(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
    return last_flow_lmin;
 80015a8:	4b02      	ldr	r3, [pc, #8]	@ (80015b4 <FlowMeter_GetFlow_Lmin+0x10>)
 80015aa:	681b      	ldr	r3, [r3, #0]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	20003374 	.word	0x20003374

080015b8 <FlowMeter_GetTotalLitres>:

float FlowMeter_GetTotalLitres(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
    return total_litres;
 80015bc:	4b02      	ldr	r3, [pc, #8]	@ (80015c8 <FlowMeter_GetTotalLitres+0x10>)
 80015be:	681b      	ldr	r3, [r3, #0]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr
 80015c8:	20003378 	.word	0x20003378

080015cc <update_pump_state>:

void update_pump_state(void) {
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
	if (pump_flag) {
 80015d0:	4b07      	ldr	r3, [pc, #28]	@ (80015f0 <update_pump_state+0x24>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d007      	beq.n	80015e8 <update_pump_state+0x1c>
		pump_flag = 0;
 80015d8:	4b05      	ldr	r3, [pc, #20]	@ (80015f0 <update_pump_state+0x24>)
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_pump);
 80015de:	4b05      	ldr	r3, [pc, #20]	@ (80015f4 <update_pump_state+0x28>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a05      	ldr	r2, [pc, #20]	@ (80015f8 <update_pump_state+0x2c>)
 80015e4:	6812      	ldr	r2, [r2, #0]
 80015e6:	635a      	str	r2, [r3, #52]	@ 0x34
	}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr
 80015f0:	200003b0 	.word	0x200003b0
 80015f4:	200033dc 	.word	0x200033dc
 80015f8:	200003ac 	.word	0x200003ac

080015fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001600:	f001 f95a 	bl	80028b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001604:	f000 f832 	bl	800166c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001608:	f7ff fd9a 	bl	8001140 <MX_GPIO_Init>
  MX_TIM2_Init();
 800160c:	f000 fbea 	bl	8001de4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001610:	f000 fc5c 	bl	8001ecc <MX_TIM3_Init>
  MX_TIM6_Init();
 8001614:	f000 fcca 	bl	8001fac <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8001618:	f000 ffa6 	bl	8002568 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800161c:	f000 ffd2 	bl	80025c4 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8001620:	f009 ff26 	bl	800b470 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	
  HAL_TIM_Base_Start_IT(&htim6); // start TIM6 system clock
 8001624:	480e      	ldr	r0, [pc, #56]	@ (8001660 <main+0x64>)
 8001626:	f004 f857 	bl	80056d8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // start TIM2 for PWM for injection pump
 800162a:	2100      	movs	r1, #0
 800162c:	480d      	ldr	r0, [pc, #52]	@ (8001664 <main+0x68>)
 800162e:	f004 f90b 	bl	8005848 <HAL_TIM_PWM_Start>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // start TIM3 for flowmeter input capture.
 8001632:	2100      	movs	r1, #0
 8001634:	480c      	ldr	r0, [pc, #48]	@ (8001668 <main+0x6c>)
 8001636:	f004 fa19 	bl	8005a6c <HAL_TIM_IC_Start_IT>
	
	// Custom Init functions:
	InjectionAndFlow_Init();
 800163a:	f7ff fded 	bl	8001218 <InjectionAndFlow_Init>
	flags_init();
 800163e:	f7ff fced 	bl	800101c <flags_init>

    /* USER CODE BEGIN 3 */
//    hall_status_check();
//    lasers_shutdown();
		
      check_start();
 8001642:	f7ff fd07 	bl	8001054 <check_start>
      motor_test();
 8001646:	f000 facb 	bl	8001be0 <motor_test>
      motor_read();
 800164a:	f000 faf9 	bl	8001c40 <motor_read>
      transmit_data();
 800164e:	f7ff fd1b 	bl	8001088 <transmit_data>
		
			#if ENABLE_USB_SERIAL_DEBUG
					USB_serial_send_debug();
 8001652:	f001 f879 	bl	8002748 <USB_serial_send_debug>
			#endif
		
			update_pump_state();
 8001656:	f7ff ffb9 	bl	80015cc <update_pump_state>
      check_start();
 800165a:	bf00      	nop
 800165c:	e7f1      	b.n	8001642 <main+0x46>
 800165e:	bf00      	nop
 8001660:	2000346c 	.word	0x2000346c
 8001664:	200033dc 	.word	0x200033dc
 8001668:	20003424 	.word	0x20003424

0800166c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b096      	sub	sp, #88	@ 0x58
 8001670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001672:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001676:	2228      	movs	r2, #40	@ 0x28
 8001678:	2100      	movs	r1, #0
 800167a:	4618      	mov	r0, r3
 800167c:	f00b f987 	bl	800c98e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001680:	f107 031c 	add.w	r3, r7, #28
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001690:	1d3b      	adds	r3, r7, #4
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
 800169c:	611a      	str	r2, [r3, #16]
 800169e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016a0:	2301      	movs	r3, #1
 80016a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016a8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016aa:	2300      	movs	r3, #0
 80016ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016ae:	2301      	movs	r3, #1
 80016b0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016b2:	2302      	movs	r3, #2
 80016b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016ba:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80016bc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80016c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80016c6:	4618      	mov	r0, r3
 80016c8:	f003 faf0 	bl	8004cac <HAL_RCC_OscConfig>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80016d2:	f000 f8e1 	bl	8001898 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016d6:	230f      	movs	r3, #15
 80016d8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016da:	2302      	movs	r3, #2
 80016dc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016de:	2300      	movs	r3, #0
 80016e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016e8:	2300      	movs	r3, #0
 80016ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016ec:	f107 031c 	add.w	r3, r7, #28
 80016f0:	2101      	movs	r1, #1
 80016f2:	4618      	mov	r0, r3
 80016f4:	f003 fd5c 	bl	80051b0 <HAL_RCC_ClockConfig>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80016fe:	f000 f8cb 	bl	8001898 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001702:	2310      	movs	r3, #16
 8001704:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001706:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800170a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800170c:	1d3b      	adds	r3, r7, #4
 800170e:	4618      	mov	r0, r3
 8001710:	f003 fedc 	bl	80054cc <HAL_RCCEx_PeriphCLKConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800171a:	f000 f8bd 	bl	8001898 <Error_Handler>
  }
}
 800171e:	bf00      	nop
 8001720:	3758      	adds	r7, #88	@ 0x58
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a06      	ldr	r2, [pc, #24]	@ (8001750 <HAL_TIM_IC_CaptureCallback+0x28>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d105      	bne.n	8001746 <HAL_TIM_IC_CaptureCallback+0x1e>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	7f1b      	ldrb	r3, [r3, #28]
 800173e:	2b01      	cmp	r3, #1
 8001740:	d101      	bne.n	8001746 <HAL_TIM_IC_CaptureCallback+0x1e>
        FlowMeter_PulseCallback(); // call the function directly from the ISR for better real-time timestamping.
 8001742:	f7ff fde1 	bl	8001308 <FlowMeter_PulseCallback>
    }
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40000400 	.word	0x40000400

08001754 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a3a      	ldr	r2, [pc, #232]	@ (800184c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d16e      	bne.n	8001844 <HAL_TIM_PeriodElapsedCallback+0xf0>
				#if RECORD_PULSE_TIMESTAMPS
						FlowMeter_TickHook(); // for recording flowmeter pulse timestamps.
 8001766:	f7ff fda5 	bl	80012b4 <FlowMeter_TickHook>
						// GPT says that this is light for the ISR. Roughly 200 nanoseconds of time. Reevaluate and confirm if critical.
				#endif
			
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 800176a:	2201      	movs	r2, #1
 800176c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001770:	4837      	ldr	r0, [pc, #220]	@ (8001850 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001772:	f001 fd22 	bl	80031ba <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001776:	2200      	movs	r2, #0
 8001778:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800177c:	4834      	ldr	r0, [pc, #208]	@ (8001850 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800177e:	f001 fd1c 	bl	80031ba <HAL_GPIO_WritePin>
			
				// tim6_tick++;   // new extern counter variable (CONFIG.h)
				
        hall_check_flag = true;
 8001782:	4b34      	ldr	r3, [pc, #208]	@ (8001854 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001784:	2201      	movs	r2, #1
 8001786:	701a      	strb	r2, [r3, #0]
        lasers_flag = true;
 8001788:	4b33      	ldr	r3, [pc, #204]	@ (8001858 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800178a:	2201      	movs	r2, #1
 800178c:	701a      	strb	r2, [r3, #0]
        stepper_rx_check_flag = true;
 800178e:	4b33      	ldr	r3, [pc, #204]	@ (800185c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001790:	2201      	movs	r2, #1
 8001792:	701a      	strb	r2, [r3, #0]
        check_start_flag = true;
 8001794:	4b32      	ldr	r3, [pc, #200]	@ (8001860 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001796:	2201      	movs	r2, #1
 8001798:	701a      	strb	r2, [r3, #0]
			
        if (++timer_cnt_1s >= 10000) {
 800179a:	4b32      	ldr	r3, [pc, #200]	@ (8001864 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	3301      	adds	r3, #1
 80017a0:	4a30      	ldr	r2, [pc, #192]	@ (8001864 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80017a2:	6013      	str	r3, [r2, #0]
 80017a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001864 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d905      	bls.n	80017bc <HAL_TIM_PeriodElapsedCallback+0x68>
						timer_cnt_1s = 0;
 80017b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001864 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
						motor_flag = true;
 80017b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001868 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	701a      	strb	r2, [r3, #0]
        }
				
        if (++timer_cnt_2ms >= 20) {
 80017bc:	4b2b      	ldr	r3, [pc, #172]	@ (800186c <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	3301      	adds	r3, #1
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	4b29      	ldr	r3, [pc, #164]	@ (800186c <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017c6:	701a      	strb	r2, [r3, #0]
 80017c8:	4b28      	ldr	r3, [pc, #160]	@ (800186c <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b13      	cmp	r3, #19
 80017ce:	d908      	bls.n	80017e2 <HAL_TIM_PeriodElapsedCallback+0x8e>
						timer_cnt_2ms = 0;
 80017d0:	4b26      	ldr	r3, [pc, #152]	@ (800186c <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
						motor_read_flag = true;
 80017d6:	4b26      	ldr	r3, [pc, #152]	@ (8001870 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80017d8:	2201      	movs	r2, #1
 80017da:	701a      	strb	r2, [r3, #0]
						transmit_data_flag = true;
 80017dc:	4b25      	ldr	r3, [pc, #148]	@ (8001874 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80017de:	2201      	movs	r2, #1
 80017e0:	701a      	strb	r2, [r3, #0]
        }
				
				if (++usb_serial_timer >= serial_send_ticks_threshold) {
 80017e2:	4b25      	ldr	r3, [pc, #148]	@ (8001878 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	3301      	adds	r3, #1
 80017e8:	4a23      	ldr	r2, [pc, #140]	@ (8001878 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80017ea:	6013      	str	r3, [r2, #0]
 80017ec:	4b22      	ldr	r3, [pc, #136]	@ (8001878 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	4b22      	ldr	r3, [pc, #136]	@ (800187c <HAL_TIM_PeriodElapsedCallback+0x128>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d305      	bcc.n	8001804 <HAL_TIM_PeriodElapsedCallback+0xb0>
						usb_serial_timer = 0;
 80017f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001878 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
						usb_serial_flag = 1;
 80017fe:	4b20      	ldr	r3, [pc, #128]	@ (8001880 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001800:	2201      	movs	r2, #1
 8001802:	701a      	strb	r2, [r3, #0]
        }
				
				if (++pump_counter >= pump_ticks_threshold) {
 8001804:	4b1f      	ldr	r3, [pc, #124]	@ (8001884 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	3301      	adds	r3, #1
 800180a:	b29a      	uxth	r2, r3
 800180c:	4b1d      	ldr	r3, [pc, #116]	@ (8001884 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800180e:	801a      	strh	r2, [r3, #0]
 8001810:	4b1c      	ldr	r3, [pc, #112]	@ (8001884 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	461a      	mov	r2, r3
 8001816:	4b1c      	ldr	r3, [pc, #112]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	429a      	cmp	r2, r3
 800181c:	d305      	bcc.n	800182a <HAL_TIM_PeriodElapsedCallback+0xd6>
						pump_counter = 0;
 800181e:	4b19      	ldr	r3, [pc, #100]	@ (8001884 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001820:	2200      	movs	r2, #0
 8001822:	801a      	strh	r2, [r3, #0]
						pump_flag = 1;
 8001824:	4b19      	ldr	r3, [pc, #100]	@ (800188c <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001826:	2201      	movs	r2, #1
 8001828:	601a      	str	r2, [r3, #0]
        }
				
        if (run_state) {
 800182a:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d005      	beq.n	800183e <HAL_TIM_PeriodElapsedCallback+0xea>
						timer_sync_count++;
 8001832:	4b18      	ldr	r3, [pc, #96]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	3301      	adds	r3, #1
 8001838:	4a16      	ldr	r2, [pc, #88]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800183a:	6013      	str	r3, [r2, #0]
						timer_sync_count = 0;
        }
				
				
    }
}
 800183c:	e002      	b.n	8001844 <HAL_TIM_PeriodElapsedCallback+0xf0>
						timer_sync_count = 0;
 800183e:	4b15      	ldr	r3, [pc, #84]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40001000 	.word	0x40001000
 8001850:	40010c00 	.word	0x40010c00
 8001854:	2000337c 	.word	0x2000337c
 8001858:	2000337d 	.word	0x2000337d
 800185c:	20003380 	.word	0x20003380
 8001860:	20003381 	.word	0x20003381
 8001864:	20003384 	.word	0x20003384
 8001868:	2000337e 	.word	0x2000337e
 800186c:	20003388 	.word	0x20003388
 8001870:	2000337f 	.word	0x2000337f
 8001874:	20003382 	.word	0x20003382
 8001878:	20003390 	.word	0x20003390
 800187c:	20000000 	.word	0x20000000
 8001880:	20004d74 	.word	0x20004d74
 8001884:	200003b4 	.word	0x200003b4
 8001888:	20000004 	.word	0x20000004
 800188c:	200003b0 	.word	0x200003b0
 8001890:	2000036a 	.word	0x2000036a
 8001894:	2000338c 	.word	0x2000338c

08001898 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800189c:	b672      	cpsid	i
}
 800189e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <Error_Handler+0x8>

080018a4 <MKS_BUS>:
// Static variables
static uint8_t txBuffer[64];
static uint8_t rxBuffer[64];

// Private helper
static inline USART_TypeDef* MKS_BUS(void) { return USART3; }
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	4b02      	ldr	r3, [pc, #8]	@ (80018b4 <MKS_BUS+0x10>)
 80018aa:	4618      	mov	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	40004800 	.word	0x40004800

080018b8 <getCheckSum>:

uint8_t getCheckSum(uint8_t *buffer, uint8_t size) {
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	460b      	mov	r3, r1
 80018c2:	70fb      	strb	r3, [r7, #3]
    uint16_t sum = 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < size; i++) sum += buffer[i];
 80018c8:	2300      	movs	r3, #0
 80018ca:	737b      	strb	r3, [r7, #13]
 80018cc:	e00a      	b.n	80018e4 <getCheckSum+0x2c>
 80018ce:	7b7b      	ldrb	r3, [r7, #13]
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	4413      	add	r3, r2
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	461a      	mov	r2, r3
 80018d8:	89fb      	ldrh	r3, [r7, #14]
 80018da:	4413      	add	r3, r2
 80018dc:	81fb      	strh	r3, [r7, #14]
 80018de:	7b7b      	ldrb	r3, [r7, #13]
 80018e0:	3301      	adds	r3, #1
 80018e2:	737b      	strb	r3, [r7, #13]
 80018e4:	7b7a      	ldrb	r2, [r7, #13]
 80018e6:	78fb      	ldrb	r3, [r7, #3]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d3f0      	bcc.n	80018ce <getCheckSum+0x16>
    return (uint8_t)(sum & 0xFF);
 80018ec:	89fb      	ldrh	r3, [r7, #14]
 80018ee:	b2db      	uxtb	r3, r3
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3714      	adds	r7, #20
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bc80      	pop	{r7}
 80018f8:	4770      	bx	lr
	...

080018fc <positionMode2Run>:
    txBuffer[10] = getCheckSum(txBuffer, 10);

    UartHAL_Send(MKS_BUS(), txBuffer, 11);
}

void positionMode2Run(uint8_t slaveAddr, uint16_t speed, uint8_t acc, int32_t absPulses) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	603b      	str	r3, [r7, #0]
 8001904:	4603      	mov	r3, r0
 8001906:	71fb      	strb	r3, [r7, #7]
 8001908:	460b      	mov	r3, r1
 800190a:	80bb      	strh	r3, [r7, #4]
 800190c:	4613      	mov	r3, r2
 800190e:	71bb      	strb	r3, [r7, #6]
    if (speed > 3000) speed = 3000;
 8001910:	88bb      	ldrh	r3, [r7, #4]
 8001912:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001916:	4293      	cmp	r3, r2
 8001918:	d902      	bls.n	8001920 <positionMode2Run+0x24>
 800191a:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800191e:	80bb      	strh	r3, [r7, #4]

    txBuffer[0] = 0xFA;
 8001920:	4b1e      	ldr	r3, [pc, #120]	@ (800199c <positionMode2Run+0xa0>)
 8001922:	22fa      	movs	r2, #250	@ 0xfa
 8001924:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = slaveAddr;
 8001926:	4a1d      	ldr	r2, [pc, #116]	@ (800199c <positionMode2Run+0xa0>)
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	7053      	strb	r3, [r2, #1]
    txBuffer[2] = 0xFE;
 800192c:	4b1b      	ldr	r3, [pc, #108]	@ (800199c <positionMode2Run+0xa0>)
 800192e:	22fe      	movs	r2, #254	@ 0xfe
 8001930:	709a      	strb	r2, [r3, #2]
    
    // Byte 4-5: Speed (16-bit, no direction bit mixing here per Manual Page 38)
    txBuffer[3] = (uint8_t)((speed >> 8) & 0xFF);
 8001932:	88bb      	ldrh	r3, [r7, #4]
 8001934:	0a1b      	lsrs	r3, r3, #8
 8001936:	b29b      	uxth	r3, r3
 8001938:	b2da      	uxtb	r2, r3
 800193a:	4b18      	ldr	r3, [pc, #96]	@ (800199c <positionMode2Run+0xa0>)
 800193c:	70da      	strb	r2, [r3, #3]
    txBuffer[4] = (uint8_t)(speed & 0xFF);
 800193e:	88bb      	ldrh	r3, [r7, #4]
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4b16      	ldr	r3, [pc, #88]	@ (800199c <positionMode2Run+0xa0>)
 8001944:	711a      	strb	r2, [r3, #4]
    
    txBuffer[5] = acc;
 8001946:	4a15      	ldr	r2, [pc, #84]	@ (800199c <positionMode2Run+0xa0>)
 8001948:	79bb      	ldrb	r3, [r7, #6]
 800194a:	7153      	strb	r3, [r2, #5]
    
    // Bytes 7-10: Absolute Pulses (int32_t Big Endian)
    txBuffer[6] = (uint8_t)((absPulses >> 24) & 0xFF);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	161b      	asrs	r3, r3, #24
 8001950:	b2da      	uxtb	r2, r3
 8001952:	4b12      	ldr	r3, [pc, #72]	@ (800199c <positionMode2Run+0xa0>)
 8001954:	719a      	strb	r2, [r3, #6]
    txBuffer[7] = (uint8_t)((absPulses >> 16) & 0xFF);
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	141b      	asrs	r3, r3, #16
 800195a:	b2da      	uxtb	r2, r3
 800195c:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <positionMode2Run+0xa0>)
 800195e:	71da      	strb	r2, [r3, #7]
    txBuffer[8] = (uint8_t)((absPulses >> 8)  & 0xFF);
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	121b      	asrs	r3, r3, #8
 8001964:	b2da      	uxtb	r2, r3
 8001966:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <positionMode2Run+0xa0>)
 8001968:	721a      	strb	r2, [r3, #8]
    txBuffer[9] = (uint8_t)( absPulses        & 0xFF);
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	b2da      	uxtb	r2, r3
 800196e:	4b0b      	ldr	r3, [pc, #44]	@ (800199c <positionMode2Run+0xa0>)
 8001970:	725a      	strb	r2, [r3, #9]
    
    txBuffer[10] = getCheckSum(txBuffer, 10);
 8001972:	210a      	movs	r1, #10
 8001974:	4809      	ldr	r0, [pc, #36]	@ (800199c <positionMode2Run+0xa0>)
 8001976:	f7ff ff9f 	bl	80018b8 <getCheckSum>
 800197a:	4603      	mov	r3, r0
 800197c:	461a      	mov	r2, r3
 800197e:	4b07      	ldr	r3, [pc, #28]	@ (800199c <positionMode2Run+0xa0>)
 8001980:	729a      	strb	r2, [r3, #10]

    UartHAL_Send(MKS_BUS(), txBuffer, 11);
 8001982:	f7ff ff8f 	bl	80018a4 <MKS_BUS>
 8001986:	4603      	mov	r3, r0
 8001988:	220b      	movs	r2, #11
 800198a:	4904      	ldr	r1, [pc, #16]	@ (800199c <positionMode2Run+0xa0>)
 800198c:	4618      	mov	r0, r3
 800198e:	f000 fccd 	bl	800232c <UartHAL_Send>
}
 8001992:	bf00      	nop
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20003394 	.word	0x20003394

080019a0 <readStepperPosTx>:

void readStepperPosTx(uint8_t slaveAddr) {
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	71fb      	strb	r3, [r7, #7]
    UartHAL_FlushRx(MKS_BUS());
 80019aa:	f7ff ff7b 	bl	80018a4 <MKS_BUS>
 80019ae:	4603      	mov	r3, r0
 80019b0:	4618      	mov	r0, r3
 80019b2:	f000 fc58 	bl	8002266 <UartHAL_FlushRx>
    txBuffer[0] = 0xFA;          // Frame header
 80019b6:	4b0e      	ldr	r3, [pc, #56]	@ (80019f0 <readStepperPosTx+0x50>)
 80019b8:	22fa      	movs	r2, #250	@ 0xfa
 80019ba:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = slaveAddr;      // Slave address
 80019bc:	4a0c      	ldr	r2, [pc, #48]	@ (80019f0 <readStepperPosTx+0x50>)
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	7053      	strb	r3, [r2, #1]
    txBuffer[2] = 0x31;           // Position read command
 80019c2:	4b0b      	ldr	r3, [pc, #44]	@ (80019f0 <readStepperPosTx+0x50>)
 80019c4:	2231      	movs	r2, #49	@ 0x31
 80019c6:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = getCheckSum(txBuffer, 3); // Checksum (FA + Addr + 30)
 80019c8:	2103      	movs	r1, #3
 80019ca:	4809      	ldr	r0, [pc, #36]	@ (80019f0 <readStepperPosTx+0x50>)
 80019cc:	f7ff ff74 	bl	80018b8 <getCheckSum>
 80019d0:	4603      	mov	r3, r0
 80019d2:	461a      	mov	r2, r3
 80019d4:	4b06      	ldr	r3, [pc, #24]	@ (80019f0 <readStepperPosTx+0x50>)
 80019d6:	70da      	strb	r2, [r3, #3]
    
    UartHAL_Send(MKS_BUS(), txBuffer, 4);
 80019d8:	f7ff ff64 	bl	80018a4 <MKS_BUS>
 80019dc:	4603      	mov	r3, r0
 80019de:	2204      	movs	r2, #4
 80019e0:	4903      	ldr	r1, [pc, #12]	@ (80019f0 <readStepperPosTx+0x50>)
 80019e2:	4618      	mov	r0, r3
 80019e4:	f000 fca2 	bl	800232c <UartHAL_Send>
}
 80019e8:	bf00      	nop
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20003394 	.word	0x20003394

080019f4 <readStepperPos>:
    
    UartHAL_Send(MKS_BUS(), txBuffer, 4);
}

uint8_t readStepperPos(uint8_t ID)
{
 80019f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019f8:	b08e      	sub	sp, #56	@ 0x38
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	4603      	mov	r3, r0
 80019fe:	73fb      	strb	r3, [r7, #15]
    uint8_t Rx_total = UartHAL_RxAvailable(MKS_BUS());
 8001a00:	f7ff ff50 	bl	80018a4 <MKS_BUS>
 8001a04:	4603      	mov	r3, r0
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 fd70 	bl	80024ec <UartHAL_RxAvailable>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (Rx_total < 10) return 0; // need at least 10 bytes
 8001a12:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a16:	2b09      	cmp	r3, #9
 8001a18:	d801      	bhi.n	8001a1e <readStepperPos+0x2a>
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e0d8      	b.n	8001bd0 <readStepperPos+0x1dc>
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
    uint8_t success_cnt = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t buffer[10];
    uint16_t checksum = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	86bb      	strh	r3, [r7, #52]	@ 0x34

    for (uint8_t i = 0; i < Rx_total; i++) {
 8001a28:	2300      	movs	r3, #0
 8001a2a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8001a2e:	e0c7      	b.n	8001bc0 <readStepperPos+0x1cc>
        uint8_t temp = UartHAL_Read(MKS_BUS());
 8001a30:	f7ff ff38 	bl	80018a4 <MKS_BUS>
 8001a34:	4603      	mov	r3, r0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 fc36 	bl	80022a8 <UartHAL_Read>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        if (success_cnt == 0 && temp == 0xFB) {
 8001a42:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d10d      	bne.n	8001a66 <readStepperPos+0x72>
 8001a4a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001a4e:	2bfb      	cmp	r3, #251	@ 0xfb
 8001a50:	d109      	bne.n	8001a66 <readStepperPos+0x72>
            buffer[0] = temp;
 8001a52:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001a56:	753b      	strb	r3, [r7, #20]
            checksum = temp;
 8001a58:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001a5c:	86bb      	strh	r3, [r7, #52]	@ 0x34
            success_cnt = 1;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 8001a64:	e0a7      	b.n	8001bb6 <readStepperPos+0x1c2>
        }
        if (success_cnt == 1) {
 8001a66:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d115      	bne.n	8001a9a <readStepperPos+0xa6>
            buffer[1] = temp;
 8001a6e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001a72:	757b      	strb	r3, [r7, #21]
            checksum += temp;
 8001a74:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001a7c:	4413      	add	r3, r2
 8001a7e:	86bb      	strh	r3, [r7, #52]	@ 0x34
            if (temp != ID) { success_cnt = 0; continue; }
 8001a80:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d003      	beq.n	8001a92 <readStepperPos+0x9e>
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001a90:	e091      	b.n	8001bb6 <readStepperPos+0x1c2>
            success_cnt = 2;
 8001a92:	2302      	movs	r3, #2
 8001a94:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 8001a98:	e08d      	b.n	8001bb6 <readStepperPos+0x1c2>
        }
        if (success_cnt == 2) {
 8001a9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d114      	bne.n	8001acc <readStepperPos+0xd8>
            buffer[2] = temp;
 8001aa2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001aa6:	75bb      	strb	r3, [r7, #22]
            checksum += temp;
 8001aa8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001ab0:	4413      	add	r3, r2
 8001ab2:	86bb      	strh	r3, [r7, #52]	@ 0x34
            if (temp != 0x31) { success_cnt = 0; continue; }
 8001ab4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ab8:	2b31      	cmp	r3, #49	@ 0x31
 8001aba:	d003      	beq.n	8001ac4 <readStepperPos+0xd0>
 8001abc:	2300      	movs	r3, #0
 8001abe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001ac2:	e078      	b.n	8001bb6 <readStepperPos+0x1c2>
            success_cnt = 3;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 8001aca:	e074      	b.n	8001bb6 <readStepperPos+0x1c2>
        }
        if (success_cnt >= 3 && success_cnt < 9) {
 8001acc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d919      	bls.n	8001b08 <readStepperPos+0x114>
 8001ad4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001ad8:	2b08      	cmp	r3, #8
 8001ada:	d815      	bhi.n	8001b08 <readStepperPos+0x114>
            buffer[success_cnt] = temp;
 8001adc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001ae0:	3330      	adds	r3, #48	@ 0x30
 8001ae2:	f107 0208 	add.w	r2, r7, #8
 8001ae6:	4413      	add	r3, r2
 8001ae8:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001aec:	f803 2c24 	strb.w	r2, [r3, #-36]
            checksum += temp;
 8001af0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001af4:	b29a      	uxth	r2, r3
 8001af6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001af8:	4413      	add	r3, r2
 8001afa:	86bb      	strh	r3, [r7, #52]	@ 0x34
            success_cnt++;
 8001afc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001b00:	3301      	adds	r3, #1
 8001b02:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 8001b06:	e056      	b.n	8001bb6 <readStepperPos+0x1c2>
        }
        if (success_cnt == 9) {
 8001b08:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001b0c:	2b09      	cmp	r3, #9
 8001b0e:	d152      	bne.n	8001bb6 <readStepperPos+0x1c2>
            uint8_t receivedChecksum = temp;
 8001b10:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001b14:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            if ((checksum & 0xFF) == receivedChecksum) {
 8001b18:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d145      	bne.n	8001bb0 <readStepperPos+0x1bc>
                // --- Assemble full 48-bit signed position ---
                int64_t pos = 0;
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	f04f 0300 	mov.w	r3, #0
 8001b2c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
                for (int j = 0; j < 6; j++) {
 8001b30:	2300      	movs	r3, #0
 8001b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b34:	e022      	b.n	8001b7c <readStepperPos+0x188>
                    pos = (pos << 8) | buffer[3 + j];
 8001b36:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b3a:	f04f 0200 	mov.w	r2, #0
 8001b3e:	f04f 0300 	mov.w	r3, #0
 8001b42:	020b      	lsls	r3, r1, #8
 8001b44:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8001b48:	0202      	lsls	r2, r0, #8
 8001b4a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b4c:	3103      	adds	r1, #3
 8001b4e:	3130      	adds	r1, #48	@ 0x30
 8001b50:	f107 0008 	add.w	r0, r7, #8
 8001b54:	4401      	add	r1, r0
 8001b56:	f811 1c24 	ldrb.w	r1, [r1, #-36]
 8001b5a:	b2c9      	uxtb	r1, r1
 8001b5c:	2000      	movs	r0, #0
 8001b5e:	468a      	mov	sl, r1
 8001b60:	4683      	mov	fp, r0
 8001b62:	ea42 010a 	orr.w	r1, r2, sl
 8001b66:	6039      	str	r1, [r7, #0]
 8001b68:	ea43 030b 	orr.w	r3, r3, fp
 8001b6c:	607b      	str	r3, [r7, #4]
 8001b6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b72:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
                for (int j = 0; j < 6; j++) {
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	3301      	adds	r3, #1
 8001b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7e:	2b05      	cmp	r3, #5
 8001b80:	ddd9      	ble.n	8001b36 <readStepperPos+0x142>
                }
                if (pos & ((int64_t)1 << 47)) {
 8001b82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b86:	f04f 0800 	mov.w	r8, #0
 8001b8a:	f403 4900 	and.w	r9, r3, #32768	@ 0x8000
 8001b8e:	ea58 0309 	orrs.w	r3, r8, r9
 8001b92:	d008      	beq.n	8001ba6 <readStepperPos+0x1b2>
                    pos |= ~((int64_t)0xFFFFFFFFFFFF);
 8001b94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b98:	4614      	mov	r4, r2
 8001b9a:	ea6f 4503 	mvn.w	r5, r3, lsl #16
 8001b9e:	ea6f 4515 	mvn.w	r5, r5, lsr #16
 8001ba2:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
                }
                stepper_pos = (int32_t)pos;
 8001ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8001bdc <readStepperPos+0x1e8>)
 8001baa:	6013      	str	r3, [r2, #0]
//                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
//                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
                return 1; // success
 8001bac:	2301      	movs	r3, #1
 8001bae:	e00f      	b.n	8001bd0 <readStepperPos+0x1dc>
            }
            success_cnt = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    for (uint8_t i = 0; i < Rx_total; i++) {
 8001bb6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bba:	3301      	adds	r3, #1
 8001bbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8001bc0:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001bc4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	f4ff af31 	bcc.w	8001a30 <readStepperPos+0x3c>
        }
    }
    return 0;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3738      	adds	r7, #56	@ 0x38
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bda:	bf00      	nop
 8001bdc:	200033d8 	.word	0x200033d8

08001be0 <motor_test>:
bool state = 0;
bool stepper_rx_check_start = false;
int32_t stepper_pos = 0;

void motor_test(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
    if (motor_flag)
 8001be4:	4b14      	ldr	r3, [pc, #80]	@ (8001c38 <motor_test+0x58>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d022      	beq.n	8001c32 <motor_test+0x52>
    {
        motor_flag = false;
 8001bec:	4b12      	ldr	r3, [pc, #72]	@ (8001c38 <motor_test+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
        state ^= 1;
 8001bf2:	4b12      	ldr	r3, [pc, #72]	@ (8001c3c <motor_test+0x5c>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	f083 0301 	eor.w	r3, r3, #1
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	bf14      	ite	ne
 8001c00:	2301      	movne	r3, #1
 8001c02:	2300      	moveq	r3, #0
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	4b0d      	ldr	r3, [pc, #52]	@ (8001c3c <motor_test+0x5c>)
 8001c08:	701a      	strb	r2, [r3, #0]
        if (state)
 8001c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c3c <motor_test+0x5c>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d008      	beq.n	8001c24 <motor_test+0x44>
        {
            positionMode2Run(0x03, 1000, 150, 3100);
 8001c12:	f640 431c 	movw	r3, #3100	@ 0xc1c
 8001c16:	2296      	movs	r2, #150	@ 0x96
 8001c18:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f7ff fe6d 	bl	80018fc <positionMode2Run>
        else
        {
            positionMode2Run(0x03, 1000, 150, 100);
        }
    }
}
 8001c22:	e006      	b.n	8001c32 <motor_test+0x52>
            positionMode2Run(0x03, 1000, 150, 100);
 8001c24:	2364      	movs	r3, #100	@ 0x64
 8001c26:	2296      	movs	r2, #150	@ 0x96
 8001c28:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c2c:	2003      	movs	r0, #3
 8001c2e:	f7ff fe65 	bl	80018fc <positionMode2Run>
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	2000337e 	.word	0x2000337e
 8001c3c:	200033d4 	.word	0x200033d4

08001c40 <motor_read>:

void motor_read(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
    if (motor_read_flag && run_state)
 8001c44:	4b14      	ldr	r3, [pc, #80]	@ (8001c98 <motor_read+0x58>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d00c      	beq.n	8001c66 <motor_read+0x26>
 8001c4c:	4b13      	ldr	r3, [pc, #76]	@ (8001c9c <motor_read+0x5c>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d008      	beq.n	8001c66 <motor_read+0x26>
    {
        motor_read_flag = false;
 8001c54:	4b10      	ldr	r3, [pc, #64]	@ (8001c98 <motor_read+0x58>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	701a      	strb	r2, [r3, #0]
        readStepperPosTx(0x03);
 8001c5a:	2003      	movs	r0, #3
 8001c5c:	f7ff fea0 	bl	80019a0 <readStepperPosTx>
        stepper_rx_check_start = true;
 8001c60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca0 <motor_read+0x60>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	701a      	strb	r2, [r3, #0]
    }
    if (stepper_rx_check_flag && stepper_rx_check_start)
 8001c66:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca4 <motor_read+0x64>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d011      	beq.n	8001c92 <motor_read+0x52>
 8001c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca0 <motor_read+0x60>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00d      	beq.n	8001c92 <motor_read+0x52>
    {
        stepper_rx_check_flag = false;
 8001c76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca4 <motor_read+0x64>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	701a      	strb	r2, [r3, #0]
        stepper_rx_check_start = !readStepperPos(0x03);
 8001c7c:	2003      	movs	r0, #3
 8001c7e:	f7ff feb9 	bl	80019f4 <readStepperPos>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	bf0c      	ite	eq
 8001c88:	2301      	moveq	r3, #1
 8001c8a:	2300      	movne	r3, #0
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <motor_read+0x60>)
 8001c90:	701a      	strb	r2, [r3, #0]
    }
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	2000337f 	.word	0x2000337f
 8001c9c:	2000036a 	.word	0x2000036a
 8001ca0:	200033d5 	.word	0x200033d5
 8001ca4:	20003380 	.word	0x20003380

08001ca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cae:	4b15      	ldr	r3, [pc, #84]	@ (8001d04 <HAL_MspInit+0x5c>)
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	4a14      	ldr	r2, [pc, #80]	@ (8001d04 <HAL_MspInit+0x5c>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6193      	str	r3, [r2, #24]
 8001cba:	4b12      	ldr	r3, [pc, #72]	@ (8001d04 <HAL_MspInit+0x5c>)
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	60bb      	str	r3, [r7, #8]
 8001cc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d04 <HAL_MspInit+0x5c>)
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	4a0e      	ldr	r2, [pc, #56]	@ (8001d04 <HAL_MspInit+0x5c>)
 8001ccc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cd0:	61d3      	str	r3, [r2, #28]
 8001cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001d04 <HAL_MspInit+0x5c>)
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cda:	607b      	str	r3, [r7, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cde:	4b0a      	ldr	r3, [pc, #40]	@ (8001d08 <HAL_MspInit+0x60>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001cea:	60fb      	str	r3, [r7, #12]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	4a04      	ldr	r2, [pc, #16]	@ (8001d08 <HAL_MspInit+0x60>)
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	3714      	adds	r7, #20
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr
 8001d04:	40021000 	.word	0x40021000
 8001d08:	40010000 	.word	0x40010000

08001d0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <NMI_Handler+0x4>

08001d14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <HardFault_Handler+0x4>

08001d1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <MemManage_Handler+0x4>

08001d24 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <BusFault_Handler+0x4>

08001d2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d30:	bf00      	nop
 8001d32:	e7fd      	b.n	8001d30 <UsageFault_Handler+0x4>

08001d34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr

08001d40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr

08001d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d5c:	f000 fdf2 	bl	8002944 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001d68:	4802      	ldr	r0, [pc, #8]	@ (8001d74 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001d6a:	f001 fb5a 	bl	8003422 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	20005a44 	.word	0x20005a44

08001d78 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d7c:	4802      	ldr	r0, [pc, #8]	@ (8001d88 <TIM3_IRQHandler+0x10>)
 8001d7e:	f003 ff8f 	bl	8005ca0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	20003424 	.word	0x20003424

08001d8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    UartHAL_IRQHandler(USART2);
 8001d90:	4803      	ldr	r0, [pc, #12]	@ (8001da0 <USART2_IRQHandler+0x14>)
 8001d92:	f000 fb30 	bl	80023f6 <UartHAL_IRQHandler>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d96:	4803      	ldr	r0, [pc, #12]	@ (8001da4 <USART2_IRQHandler+0x18>)
 8001d98:	f004 ff86 	bl	8006ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40004400 	.word	0x40004400
 8001da4:	20004ce4 	.word	0x20004ce4

08001da8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
    UartHAL_IRQHandler(USART3);
 8001dac:	4803      	ldr	r0, [pc, #12]	@ (8001dbc <USART3_IRQHandler+0x14>)
 8001dae:	f000 fb22 	bl	80023f6 <UartHAL_IRQHandler>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001db2:	4803      	ldr	r0, [pc, #12]	@ (8001dc0 <USART3_IRQHandler+0x18>)
 8001db4:	f004 ff78 	bl	8006ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001db8:	bf00      	nop
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40004800 	.word	0x40004800
 8001dc0:	20004d2c 	.word	0x20004d2c

08001dc4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001dc8:	4802      	ldr	r0, [pc, #8]	@ (8001dd4 <TIM6_IRQHandler+0x10>)
 8001dca:	f003 ff69 	bl	8005ca0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	2000346c 	.word	0x2000346c

08001dd8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b08e      	sub	sp, #56	@ 0x38
 8001de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]
 8001df6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df8:	f107 0320 	add.w	r3, r7, #32
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e02:	1d3b      	adds	r3, r7, #4
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	611a      	str	r2, [r3, #16]
 8001e10:	615a      	str	r2, [r3, #20]
 8001e12:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e14:	4b2c      	ldr	r3, [pc, #176]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001e16:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e1a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001e1c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001e1e:	2247      	movs	r2, #71	@ 0x47
 8001e20:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e22:	4b29      	ldr	r3, [pc, #164]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49;
 8001e28:	4b27      	ldr	r3, [pc, #156]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001e2a:	2231      	movs	r2, #49	@ 0x31
 8001e2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e2e:	4b26      	ldr	r3, [pc, #152]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e34:	4b24      	ldr	r3, [pc, #144]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001e36:	2280      	movs	r2, #128	@ 0x80
 8001e38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e3a:	4823      	ldr	r0, [pc, #140]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001e3c:	f003 fbfc 	bl	8005638 <HAL_TIM_Base_Init>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001e46:	f7ff fd27 	bl	8001898 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e50:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e54:	4619      	mov	r1, r3
 8001e56:	481c      	ldr	r0, [pc, #112]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001e58:	f004 f970 	bl	800613c <HAL_TIM_ConfigClockSource>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001e62:	f7ff fd19 	bl	8001898 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e66:	4818      	ldr	r0, [pc, #96]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001e68:	f003 fc96 	bl	8005798 <HAL_TIM_PWM_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001e72:	f7ff fd11 	bl	8001898 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e76:	2300      	movs	r3, #0
 8001e78:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e7e:	f107 0320 	add.w	r3, r7, #32
 8001e82:	4619      	mov	r1, r3
 8001e84:	4810      	ldr	r0, [pc, #64]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001e86:	f004 fe41 	bl	8006b0c <HAL_TIMEx_MasterConfigSynchronization>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001e90:	f7ff fd02 	bl	8001898 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e94:	2360      	movs	r3, #96	@ 0x60
 8001e96:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ea4:	1d3b      	adds	r3, r7, #4
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4807      	ldr	r0, [pc, #28]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001eac:	f004 f884 	bl	8005fb8 <HAL_TIM_PWM_ConfigChannel>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001eb6:	f7ff fcef 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001eba:	4803      	ldr	r0, [pc, #12]	@ (8001ec8 <MX_TIM2_Init+0xe4>)
 8001ebc:	f000 f91e 	bl	80020fc <HAL_TIM_MspPostInit>

}
 8001ec0:	bf00      	nop
 8001ec2:	3738      	adds	r7, #56	@ 0x38
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	200033dc 	.word	0x200033dc

08001ecc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08a      	sub	sp, #40	@ 0x28
 8001ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ed2:	f107 0318 	add.w	r3, r7, #24
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee0:	f107 0310 	add.w	r3, r7, #16
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001eea:	463b      	mov	r3, r7
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ef6:	4b2b      	ldr	r3, [pc, #172]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001ef8:	4a2b      	ldr	r2, [pc, #172]	@ (8001fa8 <MX_TIM3_Init+0xdc>)
 8001efa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001efc:	4b29      	ldr	r3, [pc, #164]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001efe:	2247      	movs	r2, #71	@ 0x47
 8001f00:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f02:	4b28      	ldr	r3, [pc, #160]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001f08:	4b26      	ldr	r3, [pc, #152]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001f0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f10:	4b24      	ldr	r3, [pc, #144]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f16:	4b23      	ldr	r3, [pc, #140]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f1c:	4821      	ldr	r0, [pc, #132]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001f1e:	f003 fb8b 	bl	8005638 <HAL_TIM_Base_Init>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001f28:	f7ff fcb6 	bl	8001898 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f30:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f32:	f107 0318 	add.w	r3, r7, #24
 8001f36:	4619      	mov	r1, r3
 8001f38:	481a      	ldr	r0, [pc, #104]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001f3a:	f004 f8ff 	bl	800613c <HAL_TIM_ConfigClockSource>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001f44:	f7ff fca8 	bl	8001898 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001f48:	4816      	ldr	r0, [pc, #88]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001f4a:	f003 fd37 	bl	80059bc <HAL_TIM_IC_Init>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001f54:	f7ff fca0 	bl	8001898 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f60:	f107 0310 	add.w	r3, r7, #16
 8001f64:	4619      	mov	r1, r3
 8001f66:	480f      	ldr	r0, [pc, #60]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001f68:	f004 fdd0 	bl	8006b0c <HAL_TIMEx_MasterConfigSynchronization>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001f72:	f7ff fc91 	bl	8001898 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f76:	2300      	movs	r3, #0
 8001f78:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f86:	463b      	mov	r3, r7
 8001f88:	2200      	movs	r2, #0
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4805      	ldr	r0, [pc, #20]	@ (8001fa4 <MX_TIM3_Init+0xd8>)
 8001f8e:	f003 ff77 	bl	8005e80 <HAL_TIM_IC_ConfigChannel>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001f98:	f7ff fc7e 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f9c:	bf00      	nop
 8001f9e:	3728      	adds	r7, #40	@ 0x28
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20003424 	.word	0x20003424
 8001fa8:	40000400 	.word	0x40000400

08001fac <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001fba:	4b14      	ldr	r3, [pc, #80]	@ (800200c <MX_TIM6_Init+0x60>)
 8001fbc:	4a14      	ldr	r2, [pc, #80]	@ (8002010 <MX_TIM6_Init+0x64>)
 8001fbe:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71;
 8001fc0:	4b12      	ldr	r3, [pc, #72]	@ (800200c <MX_TIM6_Init+0x60>)
 8001fc2:	2247      	movs	r2, #71	@ 0x47
 8001fc4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc6:	4b11      	ldr	r3, [pc, #68]	@ (800200c <MX_TIM6_Init+0x60>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8001fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800200c <MX_TIM6_Init+0x60>)
 8001fce:	2263      	movs	r2, #99	@ 0x63
 8001fd0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800200c <MX_TIM6_Init+0x60>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001fd8:	480c      	ldr	r0, [pc, #48]	@ (800200c <MX_TIM6_Init+0x60>)
 8001fda:	f003 fb2d 	bl	8005638 <HAL_TIM_Base_Init>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8001fe4:	f7ff fc58 	bl	8001898 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001ff0:	463b      	mov	r3, r7
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4805      	ldr	r0, [pc, #20]	@ (800200c <MX_TIM6_Init+0x60>)
 8001ff6:	f004 fd89 	bl	8006b0c <HAL_TIMEx_MasterConfigSynchronization>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8002000:	f7ff fc4a 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	2000346c 	.word	0x2000346c
 8002010:	40001000 	.word	0x40001000

08002014 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08a      	sub	sp, #40	@ 0x28
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	f107 0318 	add.w	r3, r7, #24
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002032:	d10c      	bne.n	800204e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002034:	4b2d      	ldr	r3, [pc, #180]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 8002036:	69db      	ldr	r3, [r3, #28]
 8002038:	4a2c      	ldr	r2, [pc, #176]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 800203a:	f043 0301 	orr.w	r3, r3, #1
 800203e:	61d3      	str	r3, [r2, #28]
 8002040:	4b2a      	ldr	r3, [pc, #168]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 8002042:	69db      	ldr	r3, [r3, #28]
 8002044:	f003 0301 	and.w	r3, r3, #1
 8002048:	617b      	str	r3, [r7, #20]
 800204a:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800204c:	e04a      	b.n	80020e4 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM3)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a27      	ldr	r2, [pc, #156]	@ (80020f0 <HAL_TIM_Base_MspInit+0xdc>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d12c      	bne.n	80020b2 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002058:	4b24      	ldr	r3, [pc, #144]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	4a23      	ldr	r2, [pc, #140]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 800205e:	f043 0302 	orr.w	r3, r3, #2
 8002062:	61d3      	str	r3, [r2, #28]
 8002064:	4b21      	ldr	r3, [pc, #132]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 8002066:	69db      	ldr	r3, [r3, #28]
 8002068:	f003 0302 	and.w	r3, r3, #2
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002070:	4b1e      	ldr	r3, [pc, #120]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	4a1d      	ldr	r2, [pc, #116]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 8002076:	f043 0304 	orr.w	r3, r3, #4
 800207a:	6193      	str	r3, [r2, #24]
 800207c:	4b1b      	ldr	r3, [pc, #108]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002088:	2340      	movs	r3, #64	@ 0x40
 800208a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800208c:	2300      	movs	r3, #0
 800208e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002090:	2300      	movs	r3, #0
 8002092:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002094:	f107 0318 	add.w	r3, r7, #24
 8002098:	4619      	mov	r1, r3
 800209a:	4816      	ldr	r0, [pc, #88]	@ (80020f4 <HAL_TIM_Base_MspInit+0xe0>)
 800209c:	f000 fee2 	bl	8002e64 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 80020a0:	2200      	movs	r2, #0
 80020a2:	2103      	movs	r1, #3
 80020a4:	201d      	movs	r0, #29
 80020a6:	f000 fd64 	bl	8002b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80020aa:	201d      	movs	r0, #29
 80020ac:	f000 fd7d 	bl	8002baa <HAL_NVIC_EnableIRQ>
}
 80020b0:	e018      	b.n	80020e4 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM6)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a10      	ldr	r2, [pc, #64]	@ (80020f8 <HAL_TIM_Base_MspInit+0xe4>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d113      	bne.n	80020e4 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80020bc:	4b0b      	ldr	r3, [pc, #44]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 80020be:	69db      	ldr	r3, [r3, #28]
 80020c0:	4a0a      	ldr	r2, [pc, #40]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 80020c2:	f043 0310 	orr.w	r3, r3, #16
 80020c6:	61d3      	str	r3, [r2, #28]
 80020c8:	4b08      	ldr	r3, [pc, #32]	@ (80020ec <HAL_TIM_Base_MspInit+0xd8>)
 80020ca:	69db      	ldr	r3, [r3, #28]
 80020cc:	f003 0310 	and.w	r3, r3, #16
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80020d4:	2200      	movs	r2, #0
 80020d6:	2100      	movs	r1, #0
 80020d8:	2036      	movs	r0, #54	@ 0x36
 80020da:	f000 fd4a 	bl	8002b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80020de:	2036      	movs	r0, #54	@ 0x36
 80020e0:	f000 fd63 	bl	8002baa <HAL_NVIC_EnableIRQ>
}
 80020e4:	bf00      	nop
 80020e6:	3728      	adds	r7, #40	@ 0x28
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40021000 	.word	0x40021000
 80020f0:	40000400 	.word	0x40000400
 80020f4:	40010800 	.word	0x40010800
 80020f8:	40001000 	.word	0x40001000

080020fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b088      	sub	sp, #32
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	f107 030c 	add.w	r3, r7, #12
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800211a:	d12a      	bne.n	8002172 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211c:	4b17      	ldr	r3, [pc, #92]	@ (800217c <HAL_TIM_MspPostInit+0x80>)
 800211e:	699b      	ldr	r3, [r3, #24]
 8002120:	4a16      	ldr	r2, [pc, #88]	@ (800217c <HAL_TIM_MspPostInit+0x80>)
 8002122:	f043 0304 	orr.w	r3, r3, #4
 8002126:	6193      	str	r3, [r2, #24]
 8002128:	4b14      	ldr	r3, [pc, #80]	@ (800217c <HAL_TIM_MspPostInit+0x80>)
 800212a:	699b      	ldr	r3, [r3, #24]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	60bb      	str	r3, [r7, #8]
 8002132:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002134:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002138:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213a:	2302      	movs	r3, #2
 800213c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213e:	2302      	movs	r3, #2
 8002140:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002142:	f107 030c 	add.w	r3, r7, #12
 8002146:	4619      	mov	r1, r3
 8002148:	480d      	ldr	r0, [pc, #52]	@ (8002180 <HAL_TIM_MspPostInit+0x84>)
 800214a:	f000 fe8b 	bl	8002e64 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800214e:	4b0d      	ldr	r3, [pc, #52]	@ (8002184 <HAL_TIM_MspPostInit+0x88>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	61fb      	str	r3, [r7, #28]
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800215a:	61fb      	str	r3, [r7, #28]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002162:	61fb      	str	r3, [r7, #28]
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800216a:	61fb      	str	r3, [r7, #28]
 800216c:	4a05      	ldr	r2, [pc, #20]	@ (8002184 <HAL_TIM_MspPostInit+0x88>)
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002172:	bf00      	nop
 8002174:	3720      	adds	r7, #32
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40021000 	.word	0x40021000
 8002180:	40010800 	.word	0x40010800
 8002184:	40010000 	.word	0x40010000

08002188 <_get_port>:
    uint8_t attached;
} UartHAL_Port;

static UartHAL_Port _ports[3];  // support USART1/2/3

static inline UartHAL_Port* _get_port(USART_TypeDef *inst) {
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
    if (inst == USART1) return &_ports[0];
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a0b      	ldr	r2, [pc, #44]	@ (80021c0 <_get_port+0x38>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d101      	bne.n	800219c <_get_port+0x14>
 8002198:	4b0a      	ldr	r3, [pc, #40]	@ (80021c4 <_get_port+0x3c>)
 800219a:	e00c      	b.n	80021b6 <_get_port+0x2e>
    if (inst == USART2) return &_ports[1];
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a0a      	ldr	r2, [pc, #40]	@ (80021c8 <_get_port+0x40>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d101      	bne.n	80021a8 <_get_port+0x20>
 80021a4:	4b09      	ldr	r3, [pc, #36]	@ (80021cc <_get_port+0x44>)
 80021a6:	e006      	b.n	80021b6 <_get_port+0x2e>
    if (inst == USART3) return &_ports[2];
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a09      	ldr	r2, [pc, #36]	@ (80021d0 <_get_port+0x48>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d101      	bne.n	80021b4 <_get_port+0x2c>
 80021b0:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <_get_port+0x4c>)
 80021b2:	e000      	b.n	80021b6 <_get_port+0x2e>
    return NULL;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	370c      	adds	r7, #12
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr
 80021c0:	40013800 	.word	0x40013800
 80021c4:	200034b4 	.word	0x200034b4
 80021c8:	40004400 	.word	0x40004400
 80021cc:	20003cc4 	.word	0x20003cc4
 80021d0:	40004800 	.word	0x40004800
 80021d4:	200044d4 	.word	0x200044d4

080021d8 <_nxt>:

static inline uint16_t _nxt(uint16_t i, uint16_t mod) { return (uint16_t)((i + 1u) % mod); }
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	460a      	mov	r2, r1
 80021e2:	80fb      	strh	r3, [r7, #6]
 80021e4:	4613      	mov	r3, r2
 80021e6:	80bb      	strh	r3, [r7, #4]
 80021e8:	88fb      	ldrh	r3, [r7, #6]
 80021ea:	3301      	adds	r3, #1
 80021ec:	88ba      	ldrh	r2, [r7, #4]
 80021ee:	fbb3 f1f2 	udiv	r1, r3, r2
 80021f2:	fb01 f202 	mul.w	r2, r1, r2
 80021f6:	1a9b      	subs	r3, r3, r2
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	4618      	mov	r0, r3
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr

08002204 <UartHAL_Attach>:

void UartHAL_Attach(USART_TypeDef *inst) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff ffbb 	bl	8002188 <_get_port>
 8002212:	60f8      	str	r0, [r7, #12]
    if (!p) return;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d021      	beq.n	800225e <UartHAL_Attach+0x5a>
    p->inst = inst;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	601a      	str	r2, [r3, #0]
    p->rx_head = p->rx_tail = 0;
 8002220:	2100      	movs	r1, #0
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	460a      	mov	r2, r1
 8002226:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	460a      	mov	r2, r1
 800222e:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    p->tx_head = p->tx_tail = 0;
 8002232:	2100      	movs	r1, #0
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	460a      	mov	r2, r1
 8002238:	f8a3 280a 	strh.w	r2, [r3, #2058]	@ 0x80a
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	460a      	mov	r2, r1
 8002240:	f8a3 2808 	strh.w	r2, [r3, #2056]	@ 0x808
    p->attached = 1u;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 280c 	strb.w	r2, [r3, #2060]	@ 0x80c

    // Enable RXNE interrupt so RX is always captured
    // (CubeMX already enabled clocks/GPIO/IRQ; MX_USARTx_Init called before.)
    p->inst->CR1 |= USART_CR1_RXNEIE;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	68da      	ldr	r2, [r3, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f042 0220 	orr.w	r2, r2, #32
 800225a:	60da      	str	r2, [r3, #12]
 800225c:	e000      	b.n	8002260 <UartHAL_Attach+0x5c>
    if (!p) return;
 800225e:	bf00      	nop
}
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <UartHAL_FlushRx>:
    if (!p || !p->attached) return;
    if (enable) p->inst->CR1 |= USART_CR1_RXNEIE;
    else        p->inst->CR1 &= ~USART_CR1_RXNEIE;
}

void UartHAL_FlushRx(USART_TypeDef *inst) {
 8002266:	b580      	push	{r7, lr}
 8002268:	b084      	sub	sp, #16
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff ff8a 	bl	8002188 <_get_port>
 8002274:	60f8      	str	r0, [r7, #12]
    if (!p || !p->attached) return;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d011      	beq.n	80022a0 <UartHAL_FlushRx+0x3a>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00c      	beq.n	80022a0 <UartHAL_FlushRx+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002286:	b672      	cpsid	i
}
 8002288:	bf00      	nop
    __disable_irq();
    p->rx_head = p->rx_tail = 0;
 800228a:	2100      	movs	r1, #0
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	460a      	mov	r2, r1
 8002290:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	460a      	mov	r2, r1
 8002298:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
  __ASM volatile ("cpsie i" : : : "memory");
 800229c:	b662      	cpsie	i
}
 800229e:	e000      	b.n	80022a2 <UartHAL_FlushRx+0x3c>
    if (!p || !p->attached) return;
 80022a0:	bf00      	nop
    __enable_irq();
}
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <UartHAL_Read>:

int16_t UartHAL_Read(USART_TypeDef *inst) {
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f7ff ff69 	bl	8002188 <_get_port>
 80022b6:	60b8      	str	r0, [r7, #8]
    if (!p || !p->attached) return -1;
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d004      	beq.n	80022c8 <UartHAL_Read+0x20>
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d102      	bne.n	80022ce <UartHAL_Read+0x26>
 80022c8:	f04f 33ff 	mov.w	r3, #4294967295
 80022cc:	e02a      	b.n	8002324 <UartHAL_Read+0x7c>
    int16_t out = -1;
 80022ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80022d2:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 80022d4:	b672      	cpsid	i
}
 80022d6:	bf00      	nop
    __disable_irq();
    if (p->rx_head != p->rx_tail) {
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 80022de:	b29a      	uxth	r2, r3
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d017      	beq.n	800231c <UartHAL_Read+0x74>
        out = p->rx[p->rx_tail];
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	461a      	mov	r2, r3
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	4413      	add	r3, r2
 80022fa:	791b      	ldrb	r3, [r3, #4]
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	81fb      	strh	r3, [r7, #14]
        p->rx_tail = _nxt(p->rx_tail, UART_HAL_RX_SZ);
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002306:	b29b      	uxth	r3, r3
 8002308:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff ff63 	bl	80021d8 <_nxt>
 8002312:	4603      	mov	r3, r0
 8002314:	461a      	mov	r2, r3
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
  __ASM volatile ("cpsie i" : : : "memory");
 800231c:	b662      	cpsie	i
}
 800231e:	bf00      	nop
    }
    __enable_irq();
    return out;
 8002320:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <UartHAL_Send>:

uint16_t UartHAL_Send(USART_TypeDef *inst, const uint8_t *buf, uint16_t len) {
 800232c:	b580      	push	{r7, lr}
 800232e:	b088      	sub	sp, #32
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	4613      	mov	r3, r2
 8002338:	80fb      	strh	r3, [r7, #6]
    UartHAL_Port *p = _get_port(inst);
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f7ff ff24 	bl	8002188 <_get_port>
 8002340:	61b8      	str	r0, [r7, #24]
    if (!p || !p->attached || !buf || !len) return 0;
 8002342:	69bb      	ldr	r3, [r7, #24]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00a      	beq.n	800235e <UartHAL_Send+0x32>
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 800234e:	2b00      	cmp	r3, #0
 8002350:	d005      	beq.n	800235e <UartHAL_Send+0x32>
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d002      	beq.n	800235e <UartHAL_Send+0x32>
 8002358:	88fb      	ldrh	r3, [r7, #6]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d101      	bne.n	8002362 <UartHAL_Send+0x36>
 800235e:	2300      	movs	r3, #0
 8002360:	e045      	b.n	80023ee <UartHAL_Send+0xc2>

    uint16_t accepted = 0;
 8002362:	2300      	movs	r3, #0
 8002364:	83fb      	strh	r3, [r7, #30]
  __ASM volatile ("cpsid i" : : : "memory");
 8002366:	b672      	cpsid	i
}
 8002368:	bf00      	nop
    __disable_irq();
    for (; accepted < len; ++accepted) {
 800236a:	e025      	b.n	80023b8 <UartHAL_Send+0x8c>
        uint16_t n = _nxt(p->tx_head, UART_HAL_TX_SZ);
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 8002372:	b29b      	uxth	r3, r3
 8002374:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff ff2d 	bl	80021d8 <_nxt>
 800237e:	4603      	mov	r3, r0
 8002380:	82fb      	strh	r3, [r7, #22]
        if (n == p->tx_tail) break; // full
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002388:	b29b      	uxth	r3, r3
 800238a:	8afa      	ldrh	r2, [r7, #22]
 800238c:	429a      	cmp	r2, r3
 800238e:	d018      	beq.n	80023c2 <UartHAL_Send+0x96>
        p->tx[p->tx_head] = buf[accepted];
 8002390:	8bfb      	ldrh	r3, [r7, #30]
 8002392:	68ba      	ldr	r2, [r7, #8]
 8002394:	4413      	add	r3, r2
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	f8b2 2808 	ldrh.w	r2, [r2, #2056]	@ 0x808
 800239c:	b292      	uxth	r2, r2
 800239e:	4611      	mov	r1, r2
 80023a0:	781a      	ldrb	r2, [r3, #0]
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	440b      	add	r3, r1
 80023a6:	f883 2408 	strb.w	r2, [r3, #1032]	@ 0x408
        p->tx_head = n;
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	8afa      	ldrh	r2, [r7, #22]
 80023ae:	f8a3 2808 	strh.w	r2, [r3, #2056]	@ 0x808
    for (; accepted < len; ++accepted) {
 80023b2:	8bfb      	ldrh	r3, [r7, #30]
 80023b4:	3301      	adds	r3, #1
 80023b6:	83fb      	strh	r3, [r7, #30]
 80023b8:	8bfa      	ldrh	r2, [r7, #30]
 80023ba:	88fb      	ldrh	r3, [r7, #6]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d3d5      	bcc.n	800236c <UartHAL_Send+0x40>
 80023c0:	e000      	b.n	80023c4 <UartHAL_Send+0x98>
        if (n == p->tx_tail) break; // full
 80023c2:	bf00      	nop
    }
    // Kick TXE interrupt to start draining
    if (p->tx_head != p->tx_tail) {
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d007      	beq.n	80023e8 <UartHAL_Send+0xbc>
        p->inst->CR1 |= USART_CR1_TXEIE;
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	68da      	ldr	r2, [r3, #12]
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80023e6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80023e8:	b662      	cpsie	i
}
 80023ea:	bf00      	nop
    }
    __enable_irq();
    return accepted;
 80023ec:	8bfb      	ldrh	r3, [r7, #30]
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3720      	adds	r7, #32
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <UartHAL_IRQHandler>:

void UartHAL_IRQHandler(USART_TypeDef *inst) {
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b086      	sub	sp, #24
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7ff fec2 	bl	8002188 <_get_port>
 8002404:	6178      	str	r0, [r7, #20]
    if (!p || !p->attached) return;
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d06b      	beq.n	80024e4 <UartHAL_IRQHandler+0xee>
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002412:	2b00      	cmp	r3, #0
 8002414:	d066      	beq.n	80024e4 <UartHAL_IRQHandler+0xee>

    uint32_t sr = p->inst->SR;
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	613b      	str	r3, [r7, #16]

    // RXNE: data available
    if (sr & USART_SR_RXNE) {
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	f003 0320 	and.w	r3, r3, #32
 8002424:	2b00      	cmp	r3, #0
 8002426:	d022      	beq.n	800246e <UartHAL_IRQHandler+0x78>
        uint8_t b = (uint8_t)p->inst->DR; // read DR clears RXNE
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	73fb      	strb	r3, [r7, #15]
        uint16_t n = _nxt(p->rx_head, UART_HAL_RX_SZ);
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002436:	b29b      	uxth	r3, r3
 8002438:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff fecb 	bl	80021d8 <_nxt>
 8002442:	4603      	mov	r3, r0
 8002444:	81bb      	strh	r3, [r7, #12]
        if (n != p->rx_tail) {
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 800244c:	b29b      	uxth	r3, r3
 800244e:	89ba      	ldrh	r2, [r7, #12]
 8002450:	429a      	cmp	r2, r3
 8002452:	d00c      	beq.n	800246e <UartHAL_IRQHandler+0x78>
            p->rx[p->rx_head] = b;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 800245a:	b29b      	uxth	r3, r3
 800245c:	461a      	mov	r2, r3
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	4413      	add	r3, r2
 8002462:	7bfa      	ldrb	r2, [r7, #15]
 8002464:	711a      	strb	r2, [r3, #4]
            p->rx_head = n;
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	89ba      	ldrh	r2, [r7, #12]
 800246a:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
            // overflow -> drop byte
        }
    }

    // TXE: data register empty -> send next if any
    if ((p->inst->CR1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002478:	2b00      	cmp	r3, #0
 800247a:	d034      	beq.n	80024e6 <UartHAL_IRQHandler+0xf0>
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002482:	2b00      	cmp	r3, #0
 8002484:	d02f      	beq.n	80024e6 <UartHAL_IRQHandler+0xf0>
        if (p->tx_tail != p->tx_head) {
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 800248c:	b29a      	uxth	r2, r3
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 8002494:	b29b      	uxth	r3, r3
 8002496:	429a      	cmp	r2, r3
 8002498:	d01b      	beq.n	80024d2 <UartHAL_IRQHandler+0xdc>
            p->inst->DR = p->tx[p->tx_tail];
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	461a      	mov	r2, r3
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	4413      	add	r3, r2
 80024a8:	f893 3408 	ldrb.w	r3, [r3, #1032]	@ 0x408
 80024ac:	b2da      	uxtb	r2, r3
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	605a      	str	r2, [r3, #4]
            p->tx_tail = _nxt(p->tx_tail, UART_HAL_TX_SZ);
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff fe89 	bl	80021d8 <_nxt>
 80024c6:	4603      	mov	r3, r0
 80024c8:	461a      	mov	r2, r3
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	f8a3 280a 	strh.w	r2, [r3, #2058]	@ 0x80a
 80024d0:	e009      	b.n	80024e6 <UartHAL_IRQHandler+0xf0>
        } else {
            // nothing to send -> disable TXE interrupt
            p->inst->CR1 &= ~USART_CR1_TXEIE;
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68da      	ldr	r2, [r3, #12]
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024e0:	60da      	str	r2, [r3, #12]
 80024e2:	e000      	b.n	80024e6 <UartHAL_IRQHandler+0xf0>
    if (!p || !p->attached) return;
 80024e4:	bf00      	nop
        }
    }

    // Optional: handle ORE by reading DR if needed; RXNE path already reads DR.
    // if (sr & USART_SR_ORE) { volatile uint8_t dummy = p->inst->DR; (void)dummy; }
}
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <UartHAL_RxAvailable>:

// Add to uart_hal.c
uint16_t UartHAL_RxAvailable(USART_TypeDef *inst)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f7ff fe47 	bl	8002188 <_get_port>
 80024fa:	60f8      	str	r0, [r7, #12]
    if (!p || !p->attached) return 0;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d004      	beq.n	800250c <UartHAL_RxAvailable+0x20>
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002508:	2b00      	cmp	r3, #0
 800250a:	d101      	bne.n	8002510 <UartHAL_RxAvailable+0x24>
 800250c:	2300      	movs	r3, #0
 800250e:	e027      	b.n	8002560 <UartHAL_RxAvailable+0x74>
  __ASM volatile ("cpsid i" : : : "memory");
 8002510:	b672      	cpsid	i
}
 8002512:	bf00      	nop
    
    __disable_irq();
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 800251a:	b29a      	uxth	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002522:	b29b      	uxth	r3, r3
 8002524:	429a      	cmp	r2, r3
 8002526:	d30a      	bcc.n	800253e <UartHAL_RxAvailable+0x52>
                       (p->rx_head - p->rx_tail) : 
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 800252e:	b29a      	uxth	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002536:	b29b      	uxth	r3, r3
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	b29b      	uxth	r3, r3
 800253c:	e00c      	b.n	8002558 <UartHAL_RxAvailable+0x6c>
                       (UART_HAL_RX_SZ - p->rx_tail + p->rx_head);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002544:	b29a      	uxth	r2, r3
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 800254c:	b29b      	uxth	r3, r3
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	b29b      	uxth	r3, r3
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 8002552:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002556:	b29b      	uxth	r3, r3
 8002558:	817b      	strh	r3, [r7, #10]
  __ASM volatile ("cpsie i" : : : "memory");
 800255a:	b662      	cpsie	i
}
 800255c:	bf00      	nop
    __enable_irq();
    
    return available;
 800255e:	897b      	ldrh	r3, [r7, #10]
}
 8002560:	4618      	mov	r0, r3
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800256c:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <MX_USART2_UART_Init+0x50>)
 800256e:	4a13      	ldr	r2, [pc, #76]	@ (80025bc <MX_USART2_UART_Init+0x54>)
 8002570:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8002572:	4b11      	ldr	r3, [pc, #68]	@ (80025b8 <MX_USART2_UART_Init+0x50>)
 8002574:	4a12      	ldr	r2, [pc, #72]	@ (80025c0 <MX_USART2_UART_Init+0x58>)
 8002576:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002578:	4b0f      	ldr	r3, [pc, #60]	@ (80025b8 <MX_USART2_UART_Init+0x50>)
 800257a:	2200      	movs	r2, #0
 800257c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800257e:	4b0e      	ldr	r3, [pc, #56]	@ (80025b8 <MX_USART2_UART_Init+0x50>)
 8002580:	2200      	movs	r2, #0
 8002582:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002584:	4b0c      	ldr	r3, [pc, #48]	@ (80025b8 <MX_USART2_UART_Init+0x50>)
 8002586:	2200      	movs	r2, #0
 8002588:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800258a:	4b0b      	ldr	r3, [pc, #44]	@ (80025b8 <MX_USART2_UART_Init+0x50>)
 800258c:	220c      	movs	r2, #12
 800258e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002590:	4b09      	ldr	r3, [pc, #36]	@ (80025b8 <MX_USART2_UART_Init+0x50>)
 8002592:	2200      	movs	r2, #0
 8002594:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002596:	4b08      	ldr	r3, [pc, #32]	@ (80025b8 <MX_USART2_UART_Init+0x50>)
 8002598:	2200      	movs	r2, #0
 800259a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800259c:	4806      	ldr	r0, [pc, #24]	@ (80025b8 <MX_USART2_UART_Init+0x50>)
 800259e:	f004 fb33 	bl	8006c08 <HAL_UART_Init>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 80025a8:	f7ff f976 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
    UartHAL_Attach(USART2);
 80025ac:	4803      	ldr	r0, [pc, #12]	@ (80025bc <MX_USART2_UART_Init+0x54>)
 80025ae:	f7ff fe29 	bl	8002204 <UartHAL_Attach>
  /* USER CODE END USART2_Init 2 */

}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20004ce4 	.word	0x20004ce4
 80025bc:	40004400 	.word	0x40004400
 80025c0:	000f4240 	.word	0x000f4240

080025c4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025c8:	4b12      	ldr	r3, [pc, #72]	@ (8002614 <MX_USART3_UART_Init+0x50>)
 80025ca:	4a13      	ldr	r2, [pc, #76]	@ (8002618 <MX_USART3_UART_Init+0x54>)
 80025cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 256000;
 80025ce:	4b11      	ldr	r3, [pc, #68]	@ (8002614 <MX_USART3_UART_Init+0x50>)
 80025d0:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 80025d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002614 <MX_USART3_UART_Init+0x50>)
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002614 <MX_USART3_UART_Init+0x50>)
 80025de:	2200      	movs	r2, #0
 80025e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002614 <MX_USART3_UART_Init+0x50>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002614 <MX_USART3_UART_Init+0x50>)
 80025ea:	220c      	movs	r2, #12
 80025ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ee:	4b09      	ldr	r3, [pc, #36]	@ (8002614 <MX_USART3_UART_Init+0x50>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025f4:	4b07      	ldr	r3, [pc, #28]	@ (8002614 <MX_USART3_UART_Init+0x50>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025fa:	4806      	ldr	r0, [pc, #24]	@ (8002614 <MX_USART3_UART_Init+0x50>)
 80025fc:	f004 fb04 	bl	8006c08 <HAL_UART_Init>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002606:	f7ff f947 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
    UartHAL_Attach(USART3);
 800260a:	4803      	ldr	r0, [pc, #12]	@ (8002618 <MX_USART3_UART_Init+0x54>)
 800260c:	f7ff fdfa 	bl	8002204 <UartHAL_Attach>
  /* USER CODE END USART3_Init 2 */

}
 8002610:	bf00      	nop
 8002612:	bd80      	pop	{r7, pc}
 8002614:	20004d2c 	.word	0x20004d2c
 8002618:	40004800 	.word	0x40004800

0800261c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b08a      	sub	sp, #40	@ 0x28
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002624:	f107 0318 	add.w	r3, r7, #24
 8002628:	2200      	movs	r2, #0
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	605a      	str	r2, [r3, #4]
 800262e:	609a      	str	r2, [r3, #8]
 8002630:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a3f      	ldr	r2, [pc, #252]	@ (8002734 <HAL_UART_MspInit+0x118>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d138      	bne.n	80026ae <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800263c:	4b3e      	ldr	r3, [pc, #248]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	4a3d      	ldr	r2, [pc, #244]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 8002642:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002646:	61d3      	str	r3, [r2, #28]
 8002648:	4b3b      	ldr	r3, [pc, #236]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002650:	617b      	str	r3, [r7, #20]
 8002652:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002654:	4b38      	ldr	r3, [pc, #224]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	4a37      	ldr	r2, [pc, #220]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 800265a:	f043 0304 	orr.w	r3, r3, #4
 800265e:	6193      	str	r3, [r2, #24]
 8002660:	4b35      	ldr	r3, [pc, #212]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	f003 0304 	and.w	r3, r3, #4
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800266c:	2304      	movs	r3, #4
 800266e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002670:	2302      	movs	r3, #2
 8002672:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002674:	2303      	movs	r3, #3
 8002676:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002678:	f107 0318 	add.w	r3, r7, #24
 800267c:	4619      	mov	r1, r3
 800267e:	482f      	ldr	r0, [pc, #188]	@ (800273c <HAL_UART_MspInit+0x120>)
 8002680:	f000 fbf0 	bl	8002e64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002684:	2308      	movs	r3, #8
 8002686:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002688:	2300      	movs	r3, #0
 800268a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002690:	f107 0318 	add.w	r3, r7, #24
 8002694:	4619      	mov	r1, r3
 8002696:	4829      	ldr	r0, [pc, #164]	@ (800273c <HAL_UART_MspInit+0x120>)
 8002698:	f000 fbe4 	bl	8002e64 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 800269c:	2200      	movs	r2, #0
 800269e:	2102      	movs	r1, #2
 80026a0:	2026      	movs	r0, #38	@ 0x26
 80026a2:	f000 fa66 	bl	8002b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80026a6:	2026      	movs	r0, #38	@ 0x26
 80026a8:	f000 fa7f 	bl	8002baa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80026ac:	e03e      	b.n	800272c <HAL_UART_MspInit+0x110>
  else if(uartHandle->Instance==USART3)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a23      	ldr	r2, [pc, #140]	@ (8002740 <HAL_UART_MspInit+0x124>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d139      	bne.n	800272c <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 80026b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 80026ba:	69db      	ldr	r3, [r3, #28]
 80026bc:	4a1e      	ldr	r2, [pc, #120]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 80026be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026c2:	61d3      	str	r3, [r2, #28]
 80026c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 80026c6:	69db      	ldr	r3, [r3, #28]
 80026c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026d0:	4b19      	ldr	r3, [pc, #100]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 80026d2:	699b      	ldr	r3, [r3, #24]
 80026d4:	4a18      	ldr	r2, [pc, #96]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 80026d6:	f043 0308 	orr.w	r3, r3, #8
 80026da:	6193      	str	r3, [r2, #24]
 80026dc:	4b16      	ldr	r3, [pc, #88]	@ (8002738 <HAL_UART_MspInit+0x11c>)
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	f003 0308 	and.w	r3, r3, #8
 80026e4:	60bb      	str	r3, [r7, #8]
 80026e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80026e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ee:	2302      	movs	r3, #2
 80026f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026f2:	2303      	movs	r3, #3
 80026f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026f6:	f107 0318 	add.w	r3, r7, #24
 80026fa:	4619      	mov	r1, r3
 80026fc:	4811      	ldr	r0, [pc, #68]	@ (8002744 <HAL_UART_MspInit+0x128>)
 80026fe:	f000 fbb1 	bl	8002e64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002702:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002706:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002708:	2300      	movs	r3, #0
 800270a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270c:	2300      	movs	r3, #0
 800270e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002710:	f107 0318 	add.w	r3, r7, #24
 8002714:	4619      	mov	r1, r3
 8002716:	480b      	ldr	r0, [pc, #44]	@ (8002744 <HAL_UART_MspInit+0x128>)
 8002718:	f000 fba4 	bl	8002e64 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800271c:	2200      	movs	r2, #0
 800271e:	2101      	movs	r1, #1
 8002720:	2027      	movs	r0, #39	@ 0x27
 8002722:	f000 fa26 	bl	8002b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002726:	2027      	movs	r0, #39	@ 0x27
 8002728:	f000 fa3f 	bl	8002baa <HAL_NVIC_EnableIRQ>
}
 800272c:	bf00      	nop
 800272e:	3728      	adds	r7, #40	@ 0x28
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	40004400 	.word	0x40004400
 8002738:	40021000 	.word	0x40021000
 800273c:	40010800 	.word	0x40010800
 8002740:	40004800 	.word	0x40004800
 8002744:	40010c00 	.word	0x40010c00

08002748 <USB_serial_send_debug>:
#include "injection_and_flow.h"
#include "config.h"

int8_t usb_serial_flag;

void USB_serial_send_debug() {
 8002748:	b5b0      	push	{r4, r5, r7, lr}
 800274a:	b0a0      	sub	sp, #128	@ 0x80
 800274c:	af04      	add	r7, sp, #16
	if (stream_enabled) {
 800274e:	4b20      	ldr	r3, [pc, #128]	@ (80027d0 <USB_serial_send_debug+0x88>)
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	b2db      	uxtb	r3, r3
 8002754:	2b00      	cmp	r3, #0
 8002756:	d02c      	beq.n	80027b2 <USB_serial_send_debug+0x6a>
		if (usb_serial_flag) {
 8002758:	4b1e      	ldr	r3, [pc, #120]	@ (80027d4 <USB_serial_send_debug+0x8c>)
 800275a:	f993 3000 	ldrsb.w	r3, [r3]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d027      	beq.n	80027b2 <USB_serial_send_debug+0x6a>
		
		usb_serial_flag = 0;
 8002762:	4b1c      	ldr	r3, [pc, #112]	@ (80027d4 <USB_serial_send_debug+0x8c>)
 8002764:	2200      	movs	r2, #0
 8002766:	701a      	strb	r2, [r3, #0]
		
		FlowMeter_UpdateInstantaneous();
 8002768:	f7fe fe40 	bl	80013ec <FlowMeter_UpdateInstantaneous>
		FlowMeter_UpdateTotal();
 800276c:	f7fe ff02 	bl	8001574 <FlowMeter_UpdateTotal>
		
		float flow = FlowMeter_GetFlow_Lmin();
 8002770:	f7fe ff18 	bl	80015a4 <FlowMeter_GetFlow_Lmin>
 8002774:	66f8      	str	r0, [r7, #108]	@ 0x6c
		float volume = FlowMeter_GetTotalLitres();
 8002776:	f7fe ff1f 	bl	80015b8 <FlowMeter_GetTotalLitres>
 800277a:	66b8      	str	r0, [r7, #104]	@ 0x68

		char msg[96];
		int len = snprintf(msg, sizeof(msg),
 800277c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800277e:	f7fd febf 	bl	8000500 <__aeabi_f2d>
 8002782:	4604      	mov	r4, r0
 8002784:	460d      	mov	r5, r1
 8002786:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002788:	f7fd feba 	bl	8000500 <__aeabi_f2d>
 800278c:	4602      	mov	r2, r0
 800278e:	460b      	mov	r3, r1
 8002790:	1d38      	adds	r0, r7, #4
 8002792:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002796:	e9cd 4500 	strd	r4, r5, [sp]
 800279a:	4a0f      	ldr	r2, [pc, #60]	@ (80027d8 <USB_serial_send_debug+0x90>)
 800279c:	2160      	movs	r1, #96	@ 0x60
 800279e:	f00a f87d 	bl	800c89c <sniprintf>
 80027a2:	6678      	str	r0, [r7, #100]	@ 0x64
				"Flow: %.3f L/min | Volume: %.4f L\r\n",
				flow, volume);

		CDC_Transmit_FS((uint8_t*)msg, len);
 80027a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80027a6:	b29a      	uxth	r2, r3
 80027a8:	1d3b      	adds	r3, r7, #4
 80027aa:	4611      	mov	r1, r2
 80027ac:	4618      	mov	r0, r3
 80027ae:	f008 ff2f 	bl	800b610 <CDC_Transmit_FS>
		}
	}
	
	if (request_dump_long_term)
 80027b2:	4b0a      	ldr	r3, [pc, #40]	@ (80027dc <USB_serial_send_debug+0x94>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d005      	beq.n	80027c8 <USB_serial_send_debug+0x80>
    {
        request_dump_long_term = 0;
 80027bc:	4b07      	ldr	r3, [pc, #28]	@ (80027dc <USB_serial_send_debug+0x94>)
 80027be:	2200      	movs	r2, #0
 80027c0:	701a      	strb	r2, [r3, #0]
        Dump_LongTerm_Memory_USB();
 80027c2:	f000 f80d 	bl	80027e0 <Dump_LongTerm_Memory_USB>
        return;
 80027c6:	bf00      	nop
    }
	
}
 80027c8:	3770      	adds	r7, #112	@ 0x70
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bdb0      	pop	{r4, r5, r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000369 	.word	0x20000369
 80027d4:	20004d74 	.word	0x20004d74
 80027d8:	0800ebe8 	.word	0x0800ebe8
 80027dc:	20000368 	.word	0x20000368

080027e0 <Dump_LongTerm_Memory_USB>:

void Dump_LongTerm_Memory_USB(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b0a0      	sub	sp, #128	@ 0x80
 80027e4:	af02      	add	r7, sp, #8
  __ASM volatile ("cpsid i" : : : "memory");
 80027e6:	b672      	cpsid	i
}
 80027e8:	bf00      	nop

    uint32_t count;

    // Take atomic snapshot of count
    __disable_irq();
    count = FlowMeter_GetPulseDeltaCount();
 80027ea:	f7fe fd4f 	bl	800128c <FlowMeter_GetPulseDeltaCount>
 80027ee:	66f8      	str	r0, [r7, #108]	@ 0x6c
  __ASM volatile ("cpsie i" : : : "memory");
 80027f0:	b662      	cpsie	i
}
 80027f2:	bf00      	nop
    __enable_irq();

    char header[64];
    int len = snprintf(header, sizeof(header),
 80027f4:	f107 0020 	add.w	r0, r7, #32
 80027f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027fa:	4a2b      	ldr	r2, [pc, #172]	@ (80028a8 <Dump_LongTerm_Memory_USB+0xc8>)
 80027fc:	2140      	movs	r1, #64	@ 0x40
 80027fe:	f00a f84d 	bl	800c89c <sniprintf>
 8002802:	6778      	str	r0, [r7, #116]	@ 0x74
                       "\r\nLONGTERM_DUMP,count=%lu\r\n", count);
    CDC_Transmit_FS((uint8_t*)header, len);
 8002804:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002806:	b29a      	uxth	r2, r3
 8002808:	f107 0320 	add.w	r3, r7, #32
 800280c:	4611      	mov	r1, r2
 800280e:	4618      	mov	r0, r3
 8002810:	f008 fefe 	bl	800b610 <CDC_Transmit_FS>

    const volatile uint16_t* deltas = FlowMeter_GetPulseDeltas();
 8002814:	f7fe fd44 	bl	80012a0 <FlowMeter_GetPulseDeltas>
 8002818:	66b8      	str	r0, [r7, #104]	@ 0x68

    char line[32];

    for (uint32_t i = 0; i < count; i++)
 800281a:	2300      	movs	r3, #0
 800281c:	673b      	str	r3, [r7, #112]	@ 0x70
 800281e:	e02f      	b.n	8002880 <Dump_LongTerm_Memory_USB+0xa0>
    {
        uint16_t v = deltas[i];
 8002820:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002826:	4413      	add	r3, r2
 8002828:	881b      	ldrh	r3, [r3, #0]
 800282a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

        if (v == PULSE_OVERFLOW_MARKER)
 800282e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002832:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 8002836:	4293      	cmp	r3, r2
 8002838:	d107      	bne.n	800284a <Dump_LongTerm_Memory_USB+0x6a>
        {
            len = snprintf(line, sizeof(line), "%lu,OVERFLOW\r\n", i);
 800283a:	4638      	mov	r0, r7
 800283c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800283e:	4a1b      	ldr	r2, [pc, #108]	@ (80028ac <Dump_LongTerm_Memory_USB+0xcc>)
 8002840:	2120      	movs	r1, #32
 8002842:	f00a f82b 	bl	800c89c <sniprintf>
 8002846:	6778      	str	r0, [r7, #116]	@ 0x74
 8002848:	e00d      	b.n	8002866 <Dump_LongTerm_Memory_USB+0x86>
        }
        else
        {
            len = snprintf(line, sizeof(line), "%lu,%u\r\n", i, v);
 800284a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800284e:	4638      	mov	r0, r7
 8002850:	9300      	str	r3, [sp, #0]
 8002852:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002854:	4a16      	ldr	r2, [pc, #88]	@ (80028b0 <Dump_LongTerm_Memory_USB+0xd0>)
 8002856:	2120      	movs	r1, #32
 8002858:	f00a f820 	bl	800c89c <sniprintf>
 800285c:	6778      	str	r0, [r7, #116]	@ 0x74
        }

        // Wait if USB is busy (non-blocking safe version)
        while (CDC_Transmit_FS((uint8_t*)line, len) == USBD_BUSY)
 800285e:	e002      	b.n	8002866 <Dump_LongTerm_Memory_USB+0x86>
        {
            HAL_Delay(1);
 8002860:	2001      	movs	r0, #1
 8002862:	f000 f88b 	bl	800297c <HAL_Delay>
        while (CDC_Transmit_FS((uint8_t*)line, len) == USBD_BUSY)
 8002866:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002868:	b29a      	uxth	r2, r3
 800286a:	463b      	mov	r3, r7
 800286c:	4611      	mov	r1, r2
 800286e:	4618      	mov	r0, r3
 8002870:	f008 fece 	bl	800b610 <CDC_Transmit_FS>
 8002874:	4603      	mov	r3, r0
 8002876:	2b01      	cmp	r3, #1
 8002878:	d0f2      	beq.n	8002860 <Dump_LongTerm_Memory_USB+0x80>
    for (uint32_t i = 0; i < count; i++)
 800287a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800287c:	3301      	adds	r3, #1
 800287e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002880:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002882:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002884:	429a      	cmp	r2, r3
 8002886:	d3cb      	bcc.n	8002820 <Dump_LongTerm_Memory_USB+0x40>
        }
    }

    const char *footer = "END_LONGTERM_DUMP\r\n";
 8002888:	4b0a      	ldr	r3, [pc, #40]	@ (80028b4 <Dump_LongTerm_Memory_USB+0xd4>)
 800288a:	667b      	str	r3, [r7, #100]	@ 0x64
    CDC_Transmit_FS((uint8_t*)footer, strlen(footer));
 800288c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800288e:	f7fd fccb 	bl	8000228 <strlen>
 8002892:	4603      	mov	r3, r0
 8002894:	b29b      	uxth	r3, r3
 8002896:	4619      	mov	r1, r3
 8002898:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800289a:	f008 feb9 	bl	800b610 <CDC_Transmit_FS>
 800289e:	bf00      	nop
 80028a0:	3778      	adds	r7, #120	@ 0x78
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	0800ec0c 	.word	0x0800ec0c
 80028ac:	0800ec28 	.word	0x0800ec28
 80028b0:	0800ec38 	.word	0x0800ec38
 80028b4:	0800ec44 	.word	0x0800ec44

080028b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028bc:	4b08      	ldr	r3, [pc, #32]	@ (80028e0 <HAL_Init+0x28>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a07      	ldr	r2, [pc, #28]	@ (80028e0 <HAL_Init+0x28>)
 80028c2:	f043 0310 	orr.w	r3, r3, #16
 80028c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028c8:	2003      	movs	r0, #3
 80028ca:	f000 f947 	bl	8002b5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ce:	200f      	movs	r0, #15
 80028d0:	f000 f808 	bl	80028e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028d4:	f7ff f9e8 	bl	8001ca8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40022000 	.word	0x40022000

080028e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028ec:	4b12      	ldr	r3, [pc, #72]	@ (8002938 <HAL_InitTick+0x54>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4b12      	ldr	r3, [pc, #72]	@ (800293c <HAL_InitTick+0x58>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	4619      	mov	r1, r3
 80028f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80028fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002902:	4618      	mov	r0, r3
 8002904:	f000 f95f 	bl	8002bc6 <HAL_SYSTICK_Config>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e00e      	b.n	8002930 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b0f      	cmp	r3, #15
 8002916:	d80a      	bhi.n	800292e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002918:	2200      	movs	r2, #0
 800291a:	6879      	ldr	r1, [r7, #4]
 800291c:	f04f 30ff 	mov.w	r0, #4294967295
 8002920:	f000 f927 	bl	8002b72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002924:	4a06      	ldr	r2, [pc, #24]	@ (8002940 <HAL_InitTick+0x5c>)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	e000      	b.n	8002930 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
}
 8002930:	4618      	mov	r0, r3
 8002932:	3708      	adds	r7, #8
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	20000008 	.word	0x20000008
 800293c:	20000010 	.word	0x20000010
 8002940:	2000000c 	.word	0x2000000c

08002944 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002948:	4b05      	ldr	r3, [pc, #20]	@ (8002960 <HAL_IncTick+0x1c>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	461a      	mov	r2, r3
 800294e:	4b05      	ldr	r3, [pc, #20]	@ (8002964 <HAL_IncTick+0x20>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4413      	add	r3, r2
 8002954:	4a03      	ldr	r2, [pc, #12]	@ (8002964 <HAL_IncTick+0x20>)
 8002956:	6013      	str	r3, [r2, #0]
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	bc80      	pop	{r7}
 800295e:	4770      	bx	lr
 8002960:	20000010 	.word	0x20000010
 8002964:	20004d78 	.word	0x20004d78

08002968 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  return uwTick;
 800296c:	4b02      	ldr	r3, [pc, #8]	@ (8002978 <HAL_GetTick+0x10>)
 800296e:	681b      	ldr	r3, [r3, #0]
}
 8002970:	4618      	mov	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr
 8002978:	20004d78 	.word	0x20004d78

0800297c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002984:	f7ff fff0 	bl	8002968 <HAL_GetTick>
 8002988:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002994:	d005      	beq.n	80029a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002996:	4b0a      	ldr	r3, [pc, #40]	@ (80029c0 <HAL_Delay+0x44>)
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	461a      	mov	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4413      	add	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029a2:	bf00      	nop
 80029a4:	f7ff ffe0 	bl	8002968 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d8f7      	bhi.n	80029a4 <HAL_Delay+0x28>
  {
  }
}
 80029b4:	bf00      	nop
 80029b6:	bf00      	nop
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20000010 	.word	0x20000010

080029c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029e0:	4013      	ands	r3, r2
 80029e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029f6:	4a04      	ldr	r2, [pc, #16]	@ (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	60d3      	str	r3, [r2, #12]
}
 80029fc:	bf00      	nop
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bc80      	pop	{r7}
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a10:	4b04      	ldr	r3, [pc, #16]	@ (8002a24 <__NVIC_GetPriorityGrouping+0x18>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	0a1b      	lsrs	r3, r3, #8
 8002a16:	f003 0307 	and.w	r3, r3, #7
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	e000ed00 	.word	0xe000ed00

08002a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	db0b      	blt.n	8002a52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	f003 021f 	and.w	r2, r3, #31
 8002a40:	4906      	ldr	r1, [pc, #24]	@ (8002a5c <__NVIC_EnableIRQ+0x34>)
 8002a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a46:	095b      	lsrs	r3, r3, #5
 8002a48:	2001      	movs	r0, #1
 8002a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr
 8002a5c:	e000e100 	.word	0xe000e100

08002a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	6039      	str	r1, [r7, #0]
 8002a6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	db0a      	blt.n	8002a8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	b2da      	uxtb	r2, r3
 8002a78:	490c      	ldr	r1, [pc, #48]	@ (8002aac <__NVIC_SetPriority+0x4c>)
 8002a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7e:	0112      	lsls	r2, r2, #4
 8002a80:	b2d2      	uxtb	r2, r2
 8002a82:	440b      	add	r3, r1
 8002a84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a88:	e00a      	b.n	8002aa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	b2da      	uxtb	r2, r3
 8002a8e:	4908      	ldr	r1, [pc, #32]	@ (8002ab0 <__NVIC_SetPriority+0x50>)
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	f003 030f 	and.w	r3, r3, #15
 8002a96:	3b04      	subs	r3, #4
 8002a98:	0112      	lsls	r2, r2, #4
 8002a9a:	b2d2      	uxtb	r2, r2
 8002a9c:	440b      	add	r3, r1
 8002a9e:	761a      	strb	r2, [r3, #24]
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bc80      	pop	{r7}
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	e000e100 	.word	0xe000e100
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b089      	sub	sp, #36	@ 0x24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f1c3 0307 	rsb	r3, r3, #7
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	bf28      	it	cs
 8002ad2:	2304      	movcs	r3, #4
 8002ad4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	3304      	adds	r3, #4
 8002ada:	2b06      	cmp	r3, #6
 8002adc:	d902      	bls.n	8002ae4 <NVIC_EncodePriority+0x30>
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	3b03      	subs	r3, #3
 8002ae2:	e000      	b.n	8002ae6 <NVIC_EncodePriority+0x32>
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43da      	mvns	r2, r3
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	401a      	ands	r2, r3
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002afc:	f04f 31ff 	mov.w	r1, #4294967295
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	fa01 f303 	lsl.w	r3, r1, r3
 8002b06:	43d9      	mvns	r1, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b0c:	4313      	orrs	r3, r2
         );
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3724      	adds	r7, #36	@ 0x24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr

08002b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b28:	d301      	bcc.n	8002b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e00f      	b.n	8002b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b58 <SysTick_Config+0x40>)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3b01      	subs	r3, #1
 8002b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b36:	210f      	movs	r1, #15
 8002b38:	f04f 30ff 	mov.w	r0, #4294967295
 8002b3c:	f7ff ff90 	bl	8002a60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b40:	4b05      	ldr	r3, [pc, #20]	@ (8002b58 <SysTick_Config+0x40>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b46:	4b04      	ldr	r3, [pc, #16]	@ (8002b58 <SysTick_Config+0x40>)
 8002b48:	2207      	movs	r2, #7
 8002b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	e000e010 	.word	0xe000e010

08002b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7ff ff2d 	bl	80029c4 <__NVIC_SetPriorityGrouping>
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b086      	sub	sp, #24
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	4603      	mov	r3, r0
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	607a      	str	r2, [r7, #4]
 8002b7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b80:	2300      	movs	r3, #0
 8002b82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b84:	f7ff ff42 	bl	8002a0c <__NVIC_GetPriorityGrouping>
 8002b88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	68b9      	ldr	r1, [r7, #8]
 8002b8e:	6978      	ldr	r0, [r7, #20]
 8002b90:	f7ff ff90 	bl	8002ab4 <NVIC_EncodePriority>
 8002b94:	4602      	mov	r2, r0
 8002b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b9a:	4611      	mov	r1, r2
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff ff5f 	bl	8002a60 <__NVIC_SetPriority>
}
 8002ba2:	bf00      	nop
 8002ba4:	3718      	adds	r7, #24
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b082      	sub	sp, #8
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7ff ff35 	bl	8002a28 <__NVIC_EnableIRQ>
}
 8002bbe:	bf00      	nop
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b082      	sub	sp, #8
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7ff ffa2 	bl	8002b18 <SysTick_Config>
 8002bd4:	4603      	mov	r3, r0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b085      	sub	sp, #20
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002be6:	2300      	movs	r3, #0
 8002be8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d008      	beq.n	8002c08 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2204      	movs	r2, #4
 8002bfa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e020      	b.n	8002c4a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 020e 	bic.w	r2, r2, #14
 8002c16:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 0201 	bic.w	r2, r2, #1
 8002c26:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c30:	2101      	movs	r1, #1
 8002c32:	fa01 f202 	lsl.w	r2, r1, r2
 8002c36:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3714      	adds	r7, #20
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr

08002c54 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d005      	beq.n	8002c78 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2204      	movs	r2, #4
 8002c70:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	73fb      	strb	r3, [r7, #15]
 8002c76:	e0d6      	b.n	8002e26 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 020e 	bic.w	r2, r2, #14
 8002c86:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f022 0201 	bic.w	r2, r2, #1
 8002c96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4b64      	ldr	r3, [pc, #400]	@ (8002e30 <HAL_DMA_Abort_IT+0x1dc>)
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d958      	bls.n	8002d56 <HAL_DMA_Abort_IT+0x102>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a62      	ldr	r2, [pc, #392]	@ (8002e34 <HAL_DMA_Abort_IT+0x1e0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d04f      	beq.n	8002d4e <HAL_DMA_Abort_IT+0xfa>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a61      	ldr	r2, [pc, #388]	@ (8002e38 <HAL_DMA_Abort_IT+0x1e4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d048      	beq.n	8002d4a <HAL_DMA_Abort_IT+0xf6>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a5f      	ldr	r2, [pc, #380]	@ (8002e3c <HAL_DMA_Abort_IT+0x1e8>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d040      	beq.n	8002d44 <HAL_DMA_Abort_IT+0xf0>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a5e      	ldr	r2, [pc, #376]	@ (8002e40 <HAL_DMA_Abort_IT+0x1ec>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d038      	beq.n	8002d3e <HAL_DMA_Abort_IT+0xea>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a5c      	ldr	r2, [pc, #368]	@ (8002e44 <HAL_DMA_Abort_IT+0x1f0>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d030      	beq.n	8002d38 <HAL_DMA_Abort_IT+0xe4>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a5b      	ldr	r2, [pc, #364]	@ (8002e48 <HAL_DMA_Abort_IT+0x1f4>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d028      	beq.n	8002d32 <HAL_DMA_Abort_IT+0xde>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a52      	ldr	r2, [pc, #328]	@ (8002e30 <HAL_DMA_Abort_IT+0x1dc>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d020      	beq.n	8002d2c <HAL_DMA_Abort_IT+0xd8>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a57      	ldr	r2, [pc, #348]	@ (8002e4c <HAL_DMA_Abort_IT+0x1f8>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d019      	beq.n	8002d28 <HAL_DMA_Abort_IT+0xd4>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a55      	ldr	r2, [pc, #340]	@ (8002e50 <HAL_DMA_Abort_IT+0x1fc>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d012      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xd0>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a54      	ldr	r2, [pc, #336]	@ (8002e54 <HAL_DMA_Abort_IT+0x200>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d00a      	beq.n	8002d1e <HAL_DMA_Abort_IT+0xca>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a52      	ldr	r2, [pc, #328]	@ (8002e58 <HAL_DMA_Abort_IT+0x204>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d102      	bne.n	8002d18 <HAL_DMA_Abort_IT+0xc4>
 8002d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d16:	e01b      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d18:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d1c:	e018      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d22:	e015      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d24:	2310      	movs	r3, #16
 8002d26:	e013      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e011      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d2c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d30:	e00e      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d32:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002d36:	e00b      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d3c:	e008      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d42:	e005      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d48:	e002      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d4a:	2310      	movs	r3, #16
 8002d4c:	e000      	b.n	8002d50 <HAL_DMA_Abort_IT+0xfc>
 8002d4e:	2301      	movs	r3, #1
 8002d50:	4a42      	ldr	r2, [pc, #264]	@ (8002e5c <HAL_DMA_Abort_IT+0x208>)
 8002d52:	6053      	str	r3, [r2, #4]
 8002d54:	e057      	b.n	8002e06 <HAL_DMA_Abort_IT+0x1b2>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a36      	ldr	r2, [pc, #216]	@ (8002e34 <HAL_DMA_Abort_IT+0x1e0>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d04f      	beq.n	8002e00 <HAL_DMA_Abort_IT+0x1ac>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a34      	ldr	r2, [pc, #208]	@ (8002e38 <HAL_DMA_Abort_IT+0x1e4>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d048      	beq.n	8002dfc <HAL_DMA_Abort_IT+0x1a8>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a33      	ldr	r2, [pc, #204]	@ (8002e3c <HAL_DMA_Abort_IT+0x1e8>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d040      	beq.n	8002df6 <HAL_DMA_Abort_IT+0x1a2>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a31      	ldr	r2, [pc, #196]	@ (8002e40 <HAL_DMA_Abort_IT+0x1ec>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d038      	beq.n	8002df0 <HAL_DMA_Abort_IT+0x19c>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a30      	ldr	r2, [pc, #192]	@ (8002e44 <HAL_DMA_Abort_IT+0x1f0>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d030      	beq.n	8002dea <HAL_DMA_Abort_IT+0x196>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a2e      	ldr	r2, [pc, #184]	@ (8002e48 <HAL_DMA_Abort_IT+0x1f4>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d028      	beq.n	8002de4 <HAL_DMA_Abort_IT+0x190>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a26      	ldr	r2, [pc, #152]	@ (8002e30 <HAL_DMA_Abort_IT+0x1dc>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d020      	beq.n	8002dde <HAL_DMA_Abort_IT+0x18a>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a2a      	ldr	r2, [pc, #168]	@ (8002e4c <HAL_DMA_Abort_IT+0x1f8>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d019      	beq.n	8002dda <HAL_DMA_Abort_IT+0x186>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a29      	ldr	r2, [pc, #164]	@ (8002e50 <HAL_DMA_Abort_IT+0x1fc>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d012      	beq.n	8002dd6 <HAL_DMA_Abort_IT+0x182>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a27      	ldr	r2, [pc, #156]	@ (8002e54 <HAL_DMA_Abort_IT+0x200>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d00a      	beq.n	8002dd0 <HAL_DMA_Abort_IT+0x17c>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a26      	ldr	r2, [pc, #152]	@ (8002e58 <HAL_DMA_Abort_IT+0x204>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d102      	bne.n	8002dca <HAL_DMA_Abort_IT+0x176>
 8002dc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dc8:	e01b      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002dca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002dce:	e018      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002dd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dd4:	e015      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002dd6:	2310      	movs	r3, #16
 8002dd8:	e013      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e011      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002dde:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002de2:	e00e      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002de4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002de8:	e00b      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002dea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002dee:	e008      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002df0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002df4:	e005      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002df6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dfa:	e002      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002dfc:	2310      	movs	r3, #16
 8002dfe:	e000      	b.n	8002e02 <HAL_DMA_Abort_IT+0x1ae>
 8002e00:	2301      	movs	r3, #1
 8002e02:	4a17      	ldr	r2, [pc, #92]	@ (8002e60 <HAL_DMA_Abort_IT+0x20c>)
 8002e04:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	4798      	blx	r3
    } 
  }
  return status;
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3710      	adds	r7, #16
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40020080 	.word	0x40020080
 8002e34:	40020008 	.word	0x40020008
 8002e38:	4002001c 	.word	0x4002001c
 8002e3c:	40020030 	.word	0x40020030
 8002e40:	40020044 	.word	0x40020044
 8002e44:	40020058 	.word	0x40020058
 8002e48:	4002006c 	.word	0x4002006c
 8002e4c:	40020408 	.word	0x40020408
 8002e50:	4002041c 	.word	0x4002041c
 8002e54:	40020430 	.word	0x40020430
 8002e58:	40020444 	.word	0x40020444
 8002e5c:	40020400 	.word	0x40020400
 8002e60:	40020000 	.word	0x40020000

08002e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b08b      	sub	sp, #44	@ 0x2c
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e72:	2300      	movs	r3, #0
 8002e74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e76:	e179      	b.n	800316c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e78:	2201      	movs	r2, #1
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	69fa      	ldr	r2, [r7, #28]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	f040 8168 	bne.w	8003166 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4a96      	ldr	r2, [pc, #600]	@ (80030f4 <HAL_GPIO_Init+0x290>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d05e      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
 8002ea0:	4a94      	ldr	r2, [pc, #592]	@ (80030f4 <HAL_GPIO_Init+0x290>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d875      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002ea6:	4a94      	ldr	r2, [pc, #592]	@ (80030f8 <HAL_GPIO_Init+0x294>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d058      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
 8002eac:	4a92      	ldr	r2, [pc, #584]	@ (80030f8 <HAL_GPIO_Init+0x294>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d86f      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002eb2:	4a92      	ldr	r2, [pc, #584]	@ (80030fc <HAL_GPIO_Init+0x298>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d052      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
 8002eb8:	4a90      	ldr	r2, [pc, #576]	@ (80030fc <HAL_GPIO_Init+0x298>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d869      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002ebe:	4a90      	ldr	r2, [pc, #576]	@ (8003100 <HAL_GPIO_Init+0x29c>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d04c      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
 8002ec4:	4a8e      	ldr	r2, [pc, #568]	@ (8003100 <HAL_GPIO_Init+0x29c>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d863      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002eca:	4a8e      	ldr	r2, [pc, #568]	@ (8003104 <HAL_GPIO_Init+0x2a0>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d046      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
 8002ed0:	4a8c      	ldr	r2, [pc, #560]	@ (8003104 <HAL_GPIO_Init+0x2a0>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d85d      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002ed6:	2b12      	cmp	r3, #18
 8002ed8:	d82a      	bhi.n	8002f30 <HAL_GPIO_Init+0xcc>
 8002eda:	2b12      	cmp	r3, #18
 8002edc:	d859      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002ede:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee4 <HAL_GPIO_Init+0x80>)
 8002ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee4:	08002f5f 	.word	0x08002f5f
 8002ee8:	08002f39 	.word	0x08002f39
 8002eec:	08002f4b 	.word	0x08002f4b
 8002ef0:	08002f8d 	.word	0x08002f8d
 8002ef4:	08002f93 	.word	0x08002f93
 8002ef8:	08002f93 	.word	0x08002f93
 8002efc:	08002f93 	.word	0x08002f93
 8002f00:	08002f93 	.word	0x08002f93
 8002f04:	08002f93 	.word	0x08002f93
 8002f08:	08002f93 	.word	0x08002f93
 8002f0c:	08002f93 	.word	0x08002f93
 8002f10:	08002f93 	.word	0x08002f93
 8002f14:	08002f93 	.word	0x08002f93
 8002f18:	08002f93 	.word	0x08002f93
 8002f1c:	08002f93 	.word	0x08002f93
 8002f20:	08002f93 	.word	0x08002f93
 8002f24:	08002f93 	.word	0x08002f93
 8002f28:	08002f41 	.word	0x08002f41
 8002f2c:	08002f55 	.word	0x08002f55
 8002f30:	4a75      	ldr	r2, [pc, #468]	@ (8003108 <HAL_GPIO_Init+0x2a4>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d013      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f36:	e02c      	b.n	8002f92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	623b      	str	r3, [r7, #32]
          break;
 8002f3e:	e029      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	3304      	adds	r3, #4
 8002f46:	623b      	str	r3, [r7, #32]
          break;
 8002f48:	e024      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	3308      	adds	r3, #8
 8002f50:	623b      	str	r3, [r7, #32]
          break;
 8002f52:	e01f      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	330c      	adds	r3, #12
 8002f5a:	623b      	str	r3, [r7, #32]
          break;
 8002f5c:	e01a      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d102      	bne.n	8002f6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f66:	2304      	movs	r3, #4
 8002f68:	623b      	str	r3, [r7, #32]
          break;
 8002f6a:	e013      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d105      	bne.n	8002f80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f74:	2308      	movs	r3, #8
 8002f76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	69fa      	ldr	r2, [r7, #28]
 8002f7c:	611a      	str	r2, [r3, #16]
          break;
 8002f7e:	e009      	b.n	8002f94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f80:	2308      	movs	r3, #8
 8002f82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69fa      	ldr	r2, [r7, #28]
 8002f88:	615a      	str	r2, [r3, #20]
          break;
 8002f8a:	e003      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	623b      	str	r3, [r7, #32]
          break;
 8002f90:	e000      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          break;
 8002f92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	2bff      	cmp	r3, #255	@ 0xff
 8002f98:	d801      	bhi.n	8002f9e <HAL_GPIO_Init+0x13a>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	e001      	b.n	8002fa2 <HAL_GPIO_Init+0x13e>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	2bff      	cmp	r3, #255	@ 0xff
 8002fa8:	d802      	bhi.n	8002fb0 <HAL_GPIO_Init+0x14c>
 8002faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	e002      	b.n	8002fb6 <HAL_GPIO_Init+0x152>
 8002fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb2:	3b08      	subs	r3, #8
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	210f      	movs	r1, #15
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	401a      	ands	r2, r3
 8002fc8:	6a39      	ldr	r1, [r7, #32]
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd0:	431a      	orrs	r2, r3
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f000 80c1 	beq.w	8003166 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fe4:	4b49      	ldr	r3, [pc, #292]	@ (800310c <HAL_GPIO_Init+0x2a8>)
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	4a48      	ldr	r2, [pc, #288]	@ (800310c <HAL_GPIO_Init+0x2a8>)
 8002fea:	f043 0301 	orr.w	r3, r3, #1
 8002fee:	6193      	str	r3, [r2, #24]
 8002ff0:	4b46      	ldr	r3, [pc, #280]	@ (800310c <HAL_GPIO_Init+0x2a8>)
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	60bb      	str	r3, [r7, #8]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ffc:	4a44      	ldr	r2, [pc, #272]	@ (8003110 <HAL_GPIO_Init+0x2ac>)
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003000:	089b      	lsrs	r3, r3, #2
 8003002:	3302      	adds	r3, #2
 8003004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003008:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300c:	f003 0303 	and.w	r3, r3, #3
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	220f      	movs	r2, #15
 8003014:	fa02 f303 	lsl.w	r3, r2, r3
 8003018:	43db      	mvns	r3, r3
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	4013      	ands	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a3c      	ldr	r2, [pc, #240]	@ (8003114 <HAL_GPIO_Init+0x2b0>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d01f      	beq.n	8003068 <HAL_GPIO_Init+0x204>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a3b      	ldr	r2, [pc, #236]	@ (8003118 <HAL_GPIO_Init+0x2b4>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d019      	beq.n	8003064 <HAL_GPIO_Init+0x200>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4a3a      	ldr	r2, [pc, #232]	@ (800311c <HAL_GPIO_Init+0x2b8>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d013      	beq.n	8003060 <HAL_GPIO_Init+0x1fc>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4a39      	ldr	r2, [pc, #228]	@ (8003120 <HAL_GPIO_Init+0x2bc>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d00d      	beq.n	800305c <HAL_GPIO_Init+0x1f8>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4a38      	ldr	r2, [pc, #224]	@ (8003124 <HAL_GPIO_Init+0x2c0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d007      	beq.n	8003058 <HAL_GPIO_Init+0x1f4>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a37      	ldr	r2, [pc, #220]	@ (8003128 <HAL_GPIO_Init+0x2c4>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d101      	bne.n	8003054 <HAL_GPIO_Init+0x1f0>
 8003050:	2305      	movs	r3, #5
 8003052:	e00a      	b.n	800306a <HAL_GPIO_Init+0x206>
 8003054:	2306      	movs	r3, #6
 8003056:	e008      	b.n	800306a <HAL_GPIO_Init+0x206>
 8003058:	2304      	movs	r3, #4
 800305a:	e006      	b.n	800306a <HAL_GPIO_Init+0x206>
 800305c:	2303      	movs	r3, #3
 800305e:	e004      	b.n	800306a <HAL_GPIO_Init+0x206>
 8003060:	2302      	movs	r3, #2
 8003062:	e002      	b.n	800306a <HAL_GPIO_Init+0x206>
 8003064:	2301      	movs	r3, #1
 8003066:	e000      	b.n	800306a <HAL_GPIO_Init+0x206>
 8003068:	2300      	movs	r3, #0
 800306a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800306c:	f002 0203 	and.w	r2, r2, #3
 8003070:	0092      	lsls	r2, r2, #2
 8003072:	4093      	lsls	r3, r2
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	4313      	orrs	r3, r2
 8003078:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800307a:	4925      	ldr	r1, [pc, #148]	@ (8003110 <HAL_GPIO_Init+0x2ac>)
 800307c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307e:	089b      	lsrs	r3, r3, #2
 8003080:	3302      	adds	r3, #2
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d006      	beq.n	80030a2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003094:	4b25      	ldr	r3, [pc, #148]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 8003096:	689a      	ldr	r2, [r3, #8]
 8003098:	4924      	ldr	r1, [pc, #144]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	4313      	orrs	r3, r2
 800309e:	608b      	str	r3, [r1, #8]
 80030a0:	e006      	b.n	80030b0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030a2:	4b22      	ldr	r3, [pc, #136]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	43db      	mvns	r3, r3
 80030aa:	4920      	ldr	r1, [pc, #128]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 80030ac:	4013      	ands	r3, r2
 80030ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d006      	beq.n	80030ca <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030bc:	4b1b      	ldr	r3, [pc, #108]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 80030be:	68da      	ldr	r2, [r3, #12]
 80030c0:	491a      	ldr	r1, [pc, #104]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	60cb      	str	r3, [r1, #12]
 80030c8:	e006      	b.n	80030d8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80030ca:	4b18      	ldr	r3, [pc, #96]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 80030cc:	68da      	ldr	r2, [r3, #12]
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	43db      	mvns	r3, r3
 80030d2:	4916      	ldr	r1, [pc, #88]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 80030d4:	4013      	ands	r3, r2
 80030d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d025      	beq.n	8003130 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030e4:	4b11      	ldr	r3, [pc, #68]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 80030e6:	685a      	ldr	r2, [r3, #4]
 80030e8:	4910      	ldr	r1, [pc, #64]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	604b      	str	r3, [r1, #4]
 80030f0:	e025      	b.n	800313e <HAL_GPIO_Init+0x2da>
 80030f2:	bf00      	nop
 80030f4:	10320000 	.word	0x10320000
 80030f8:	10310000 	.word	0x10310000
 80030fc:	10220000 	.word	0x10220000
 8003100:	10210000 	.word	0x10210000
 8003104:	10120000 	.word	0x10120000
 8003108:	10110000 	.word	0x10110000
 800310c:	40021000 	.word	0x40021000
 8003110:	40010000 	.word	0x40010000
 8003114:	40010800 	.word	0x40010800
 8003118:	40010c00 	.word	0x40010c00
 800311c:	40011000 	.word	0x40011000
 8003120:	40011400 	.word	0x40011400
 8003124:	40011800 	.word	0x40011800
 8003128:	40011c00 	.word	0x40011c00
 800312c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003130:	4b15      	ldr	r3, [pc, #84]	@ (8003188 <HAL_GPIO_Init+0x324>)
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	43db      	mvns	r3, r3
 8003138:	4913      	ldr	r1, [pc, #76]	@ (8003188 <HAL_GPIO_Init+0x324>)
 800313a:	4013      	ands	r3, r2
 800313c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d006      	beq.n	8003158 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800314a:	4b0f      	ldr	r3, [pc, #60]	@ (8003188 <HAL_GPIO_Init+0x324>)
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	490e      	ldr	r1, [pc, #56]	@ (8003188 <HAL_GPIO_Init+0x324>)
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	4313      	orrs	r3, r2
 8003154:	600b      	str	r3, [r1, #0]
 8003156:	e006      	b.n	8003166 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003158:	4b0b      	ldr	r3, [pc, #44]	@ (8003188 <HAL_GPIO_Init+0x324>)
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	43db      	mvns	r3, r3
 8003160:	4909      	ldr	r1, [pc, #36]	@ (8003188 <HAL_GPIO_Init+0x324>)
 8003162:	4013      	ands	r3, r2
 8003164:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	3301      	adds	r3, #1
 800316a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003172:	fa22 f303 	lsr.w	r3, r2, r3
 8003176:	2b00      	cmp	r3, #0
 8003178:	f47f ae7e 	bne.w	8002e78 <HAL_GPIO_Init+0x14>
  }
}
 800317c:	bf00      	nop
 800317e:	bf00      	nop
 8003180:	372c      	adds	r7, #44	@ 0x2c
 8003182:	46bd      	mov	sp, r7
 8003184:	bc80      	pop	{r7}
 8003186:	4770      	bx	lr
 8003188:	40010400 	.word	0x40010400

0800318c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	460b      	mov	r3, r1
 8003196:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	887b      	ldrh	r3, [r7, #2]
 800319e:	4013      	ands	r3, r2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031a4:	2301      	movs	r3, #1
 80031a6:	73fb      	strb	r3, [r7, #15]
 80031a8:	e001      	b.n	80031ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031aa:	2300      	movs	r3, #0
 80031ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3714      	adds	r7, #20
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bc80      	pop	{r7}
 80031b8:	4770      	bx	lr

080031ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031ba:	b480      	push	{r7}
 80031bc:	b083      	sub	sp, #12
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
 80031c2:	460b      	mov	r3, r1
 80031c4:	807b      	strh	r3, [r7, #2]
 80031c6:	4613      	mov	r3, r2
 80031c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031ca:	787b      	ldrb	r3, [r7, #1]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d003      	beq.n	80031d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031d0:	887a      	ldrh	r2, [r7, #2]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80031d6:	e003      	b.n	80031e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80031d8:	887b      	ldrh	r3, [r7, #2]
 80031da:	041a      	lsls	r2, r3, #16
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	611a      	str	r2, [r3, #16]
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr

080031ea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b084      	sub	sp, #16
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0e8      	b.n	80033ce <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8003202:	b2db      	uxtb	r3, r3
 8003204:	2b00      	cmp	r3, #0
 8003206:	d106      	bne.n	8003216 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f008 fb57 	bl	800b8c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2203      	movs	r2, #3
 800321a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4618      	mov	r0, r3
 800322a:	f004 fa42 	bl	80076b2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6818      	ldr	r0, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	3304      	adds	r3, #4
 8003236:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003238:	f004 fa18 	bl	800766c <USB_CoreInit>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d005      	beq.n	800324e <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2202      	movs	r2, #2
 8003246:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e0bf      	b.n	80033ce <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2100      	movs	r1, #0
 8003254:	4618      	mov	r0, r3
 8003256:	f004 fa46 	bl	80076e6 <USB_SetCurrentMode>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d005      	beq.n	800326c <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2202      	movs	r2, #2
 8003264:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e0b0      	b.n	80033ce <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800326c:	2300      	movs	r3, #0
 800326e:	73fb      	strb	r3, [r7, #15]
 8003270:	e03e      	b.n	80032f0 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003272:	7bfa      	ldrb	r2, [r7, #15]
 8003274:	6879      	ldr	r1, [r7, #4]
 8003276:	4613      	mov	r3, r2
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	4413      	add	r3, r2
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	440b      	add	r3, r1
 8003280:	3311      	adds	r3, #17
 8003282:	2201      	movs	r2, #1
 8003284:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003286:	7bfa      	ldrb	r2, [r7, #15]
 8003288:	6879      	ldr	r1, [r7, #4]
 800328a:	4613      	mov	r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	4413      	add	r3, r2
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	440b      	add	r3, r1
 8003294:	3310      	adds	r3, #16
 8003296:	7bfa      	ldrb	r2, [r7, #15]
 8003298:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800329a:	7bfa      	ldrb	r2, [r7, #15]
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	4413      	add	r3, r2
 80032a4:	00db      	lsls	r3, r3, #3
 80032a6:	440b      	add	r3, r1
 80032a8:	3313      	adds	r3, #19
 80032aa:	2200      	movs	r2, #0
 80032ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80032ae:	7bfa      	ldrb	r2, [r7, #15]
 80032b0:	6879      	ldr	r1, [r7, #4]
 80032b2:	4613      	mov	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4413      	add	r3, r2
 80032b8:	00db      	lsls	r3, r3, #3
 80032ba:	440b      	add	r3, r1
 80032bc:	3320      	adds	r3, #32
 80032be:	2200      	movs	r2, #0
 80032c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80032c2:	7bfa      	ldrb	r2, [r7, #15]
 80032c4:	6879      	ldr	r1, [r7, #4]
 80032c6:	4613      	mov	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	4413      	add	r3, r2
 80032cc:	00db      	lsls	r3, r3, #3
 80032ce:	440b      	add	r3, r1
 80032d0:	3324      	adds	r3, #36	@ 0x24
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80032d6:	7bfb      	ldrb	r3, [r7, #15]
 80032d8:	6879      	ldr	r1, [r7, #4]
 80032da:	1c5a      	adds	r2, r3, #1
 80032dc:	4613      	mov	r3, r2
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	4413      	add	r3, r2
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	440b      	add	r3, r1
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032ea:	7bfb      	ldrb	r3, [r7, #15]
 80032ec:	3301      	adds	r3, #1
 80032ee:	73fb      	strb	r3, [r7, #15]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	791b      	ldrb	r3, [r3, #4]
 80032f4:	7bfa      	ldrb	r2, [r7, #15]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d3bb      	bcc.n	8003272 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032fa:	2300      	movs	r3, #0
 80032fc:	73fb      	strb	r3, [r7, #15]
 80032fe:	e044      	b.n	800338a <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003300:	7bfa      	ldrb	r2, [r7, #15]
 8003302:	6879      	ldr	r1, [r7, #4]
 8003304:	4613      	mov	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4413      	add	r3, r2
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	440b      	add	r3, r1
 800330e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8003312:	2200      	movs	r2, #0
 8003314:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003316:	7bfa      	ldrb	r2, [r7, #15]
 8003318:	6879      	ldr	r1, [r7, #4]
 800331a:	4613      	mov	r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	4413      	add	r3, r2
 8003320:	00db      	lsls	r3, r3, #3
 8003322:	440b      	add	r3, r1
 8003324:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003328:	7bfa      	ldrb	r2, [r7, #15]
 800332a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800332c:	7bfa      	ldrb	r2, [r7, #15]
 800332e:	6879      	ldr	r1, [r7, #4]
 8003330:	4613      	mov	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4413      	add	r3, r2
 8003336:	00db      	lsls	r3, r3, #3
 8003338:	440b      	add	r3, r1
 800333a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800333e:	2200      	movs	r2, #0
 8003340:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003342:	7bfa      	ldrb	r2, [r7, #15]
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	00db      	lsls	r3, r3, #3
 800334e:	440b      	add	r3, r1
 8003350:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003358:	7bfa      	ldrb	r2, [r7, #15]
 800335a:	6879      	ldr	r1, [r7, #4]
 800335c:	4613      	mov	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	440b      	add	r3, r1
 8003366:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800336a:	2200      	movs	r2, #0
 800336c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800336e:	7bfa      	ldrb	r2, [r7, #15]
 8003370:	6879      	ldr	r1, [r7, #4]
 8003372:	4613      	mov	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	440b      	add	r3, r1
 800337c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003384:	7bfb      	ldrb	r3, [r7, #15]
 8003386:	3301      	adds	r3, #1
 8003388:	73fb      	strb	r3, [r7, #15]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	791b      	ldrb	r3, [r3, #4]
 800338e:	7bfa      	ldrb	r2, [r7, #15]
 8003390:	429a      	cmp	r2, r3
 8003392:	d3b5      	bcc.n	8003300 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6818      	ldr	r0, [r3, #0]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3304      	adds	r3, #4
 800339c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800339e:	f004 f9ae 	bl	80076fe <USB_DevInit>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d005      	beq.n	80033b4 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2202      	movs	r2, #2
 80033ac:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e00c      	b.n	80033ce <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f006 fc2d 	bl	8009c26 <USB_DevDisconnect>

  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b082      	sub	sp, #8
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d101      	bne.n	80033ec <HAL_PCD_Start+0x16>
 80033e8:	2302      	movs	r3, #2
 80033ea:	e016      	b.n	800341a <HAL_PCD_Start+0x44>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f004 f944 	bl	8007686 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80033fe:	2101      	movs	r1, #1
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f008 fcd2 	bl	800bdaa <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4618      	mov	r0, r3
 800340c:	f006 fc01 	bl	8009c12 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b088      	sub	sp, #32
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4618      	mov	r0, r3
 8003430:	f006 fc03 	bl	8009c3a <USB_ReadInterrupts>
 8003434:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d003      	beq.n	8003448 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 fb1a 	bl	8003a7a <PCD_EP_ISR_Handler>

    return;
 8003446:	e119      	b.n	800367c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800344e:	2b00      	cmp	r3, #0
 8003450:	d013      	beq.n	800347a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800345a:	b29a      	uxth	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003464:	b292      	uxth	r2, r2
 8003466:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f008 faa5 	bl	800b9ba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003470:	2100      	movs	r1, #0
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f905 	bl	8003682 <HAL_PCD_SetAddress>

    return;
 8003478:	e100      	b.n	800367c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00c      	beq.n	800349e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800348c:	b29a      	uxth	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003496:	b292      	uxth	r2, r2
 8003498:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800349c:	e0ee      	b.n	800367c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00c      	beq.n	80034c2 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034ba:	b292      	uxth	r2, r2
 80034bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80034c0:	e0dc      	b.n	800367c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d027      	beq.n	800351c <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0204 	bic.w	r2, r2, #4
 80034de:	b292      	uxth	r2, r2
 80034e0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0208 	bic.w	r2, r2, #8
 80034f6:	b292      	uxth	r2, r2
 80034f8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f008 fa95 	bl	800ba2c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800350a:	b29a      	uxth	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003514:	b292      	uxth	r2, r2
 8003516:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800351a:	e0af      	b.n	800367c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 8083 	beq.w	800362e <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8003528:	2300      	movs	r3, #0
 800352a:	77fb      	strb	r3, [r7, #31]
 800352c:	e010      	b.n	8003550 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	461a      	mov	r2, r3
 8003534:	7ffb      	ldrb	r3, [r7, #31]
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	441a      	add	r2, r3
 800353a:	7ffb      	ldrb	r3, [r7, #31]
 800353c:	8812      	ldrh	r2, [r2, #0]
 800353e:	b292      	uxth	r2, r2
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	3320      	adds	r3, #32
 8003544:	443b      	add	r3, r7
 8003546:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800354a:	7ffb      	ldrb	r3, [r7, #31]
 800354c:	3301      	adds	r3, #1
 800354e:	77fb      	strb	r3, [r7, #31]
 8003550:	7ffb      	ldrb	r3, [r7, #31]
 8003552:	2b07      	cmp	r3, #7
 8003554:	d9eb      	bls.n	800352e <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800355e:	b29a      	uxth	r2, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f042 0201 	orr.w	r2, r2, #1
 8003568:	b292      	uxth	r2, r2
 800356a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003576:	b29a      	uxth	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0201 	bic.w	r2, r2, #1
 8003580:	b292      	uxth	r2, r2
 8003582:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003586:	bf00      	nop
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003590:	b29b      	uxth	r3, r3
 8003592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0f6      	beq.n	8003588 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035ac:	b292      	uxth	r2, r2
 80035ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80035b2:	2300      	movs	r3, #0
 80035b4:	77fb      	strb	r3, [r7, #31]
 80035b6:	e00f      	b.n	80035d8 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80035b8:	7ffb      	ldrb	r3, [r7, #31]
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	6812      	ldr	r2, [r2, #0]
 80035be:	4611      	mov	r1, r2
 80035c0:	7ffa      	ldrb	r2, [r7, #31]
 80035c2:	0092      	lsls	r2, r2, #2
 80035c4:	440a      	add	r2, r1
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	3320      	adds	r3, #32
 80035ca:	443b      	add	r3, r7
 80035cc:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80035d0:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80035d2:	7ffb      	ldrb	r3, [r7, #31]
 80035d4:	3301      	adds	r3, #1
 80035d6:	77fb      	strb	r3, [r7, #31]
 80035d8:	7ffb      	ldrb	r3, [r7, #31]
 80035da:	2b07      	cmp	r3, #7
 80035dc:	d9ec      	bls.n	80035b8 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f042 0208 	orr.w	r2, r2, #8
 80035f0:	b292      	uxth	r2, r2
 80035f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80035fe:	b29a      	uxth	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003608:	b292      	uxth	r2, r2
 800360a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003616:	b29a      	uxth	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f042 0204 	orr.w	r2, r2, #4
 8003620:	b292      	uxth	r2, r2
 8003622:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f008 f9e6 	bl	800b9f8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800362c:	e026      	b.n	800367c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00f      	beq.n	8003658 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003640:	b29a      	uxth	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800364a:	b292      	uxth	r2, r2
 800364c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f008 f9a4 	bl	800b99e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003656:	e011      	b.n	800367c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00c      	beq.n	800367c <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800366a:	b29a      	uxth	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003674:	b292      	uxth	r2, r2
 8003676:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800367a:	bf00      	nop
  }
}
 800367c:	3720      	adds	r7, #32
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
 800368a:	460b      	mov	r3, r1
 800368c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003694:	2b01      	cmp	r3, #1
 8003696:	d101      	bne.n	800369c <HAL_PCD_SetAddress+0x1a>
 8003698:	2302      	movs	r3, #2
 800369a:	e012      	b.n	80036c2 <HAL_PCD_SetAddress+0x40>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	78fa      	ldrb	r2, [r7, #3]
 80036a8:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	78fa      	ldrb	r2, [r7, #3]
 80036b0:	4611      	mov	r1, r2
 80036b2:	4618      	mov	r0, r3
 80036b4:	f006 fa9a 	bl	8009bec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b084      	sub	sp, #16
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
 80036d2:	4608      	mov	r0, r1
 80036d4:	4611      	mov	r1, r2
 80036d6:	461a      	mov	r2, r3
 80036d8:	4603      	mov	r3, r0
 80036da:	70fb      	strb	r3, [r7, #3]
 80036dc:	460b      	mov	r3, r1
 80036de:	803b      	strh	r3, [r7, #0]
 80036e0:	4613      	mov	r3, r2
 80036e2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80036e4:	2300      	movs	r3, #0
 80036e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80036e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	da0e      	bge.n	800370e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036f0:	78fb      	ldrb	r3, [r7, #3]
 80036f2:	f003 0207 	and.w	r2, r3, #7
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	3310      	adds	r3, #16
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	4413      	add	r3, r2
 8003704:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2201      	movs	r2, #1
 800370a:	705a      	strb	r2, [r3, #1]
 800370c:	e00e      	b.n	800372c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800370e:	78fb      	ldrb	r3, [r7, #3]
 8003710:	f003 0207 	and.w	r2, r3, #7
 8003714:	4613      	mov	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	4413      	add	r3, r2
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	4413      	add	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800372c:	78fb      	ldrb	r3, [r7, #3]
 800372e:	f003 0307 	and.w	r3, r3, #7
 8003732:	b2da      	uxtb	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003738:	883a      	ldrh	r2, [r7, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	78ba      	ldrb	r2, [r7, #2]
 8003742:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003744:	78bb      	ldrb	r3, [r7, #2]
 8003746:	2b02      	cmp	r3, #2
 8003748:	d102      	bne.n	8003750 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003756:	2b01      	cmp	r3, #1
 8003758:	d101      	bne.n	800375e <HAL_PCD_EP_Open+0x94>
 800375a:	2302      	movs	r3, #2
 800375c:	e00e      	b.n	800377c <HAL_PCD_EP_Open+0xb2>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2201      	movs	r2, #1
 8003762:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68f9      	ldr	r1, [r7, #12]
 800376c:	4618      	mov	r0, r3
 800376e:	f003 ffe3 	bl	8007738 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800377a:	7afb      	ldrb	r3, [r7, #11]
}
 800377c:	4618      	mov	r0, r3
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	460b      	mov	r3, r1
 800378e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003790:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003794:	2b00      	cmp	r3, #0
 8003796:	da0e      	bge.n	80037b6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003798:	78fb      	ldrb	r3, [r7, #3]
 800379a:	f003 0207 	and.w	r2, r3, #7
 800379e:	4613      	mov	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	4413      	add	r3, r2
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	3310      	adds	r3, #16
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	4413      	add	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2201      	movs	r2, #1
 80037b2:	705a      	strb	r2, [r3, #1]
 80037b4:	e00e      	b.n	80037d4 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037b6:	78fb      	ldrb	r3, [r7, #3]
 80037b8:	f003 0207 	and.w	r2, r3, #7
 80037bc:	4613      	mov	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	4413      	add	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80037d4:	78fb      	ldrb	r3, [r7, #3]
 80037d6:	f003 0307 	and.w	r3, r3, #7
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d101      	bne.n	80037ee <HAL_PCD_EP_Close+0x6a>
 80037ea:	2302      	movs	r3, #2
 80037ec:	e00e      	b.n	800380c <HAL_PCD_EP_Close+0x88>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68f9      	ldr	r1, [r7, #12]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f004 fb5b 	bl	8007eb8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	607a      	str	r2, [r7, #4]
 800381e:	603b      	str	r3, [r7, #0]
 8003820:	460b      	mov	r3, r1
 8003822:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003824:	7afb      	ldrb	r3, [r7, #11]
 8003826:	f003 0207 	and.w	r2, r3, #7
 800382a:	4613      	mov	r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	4413      	add	r3, r2
 8003830:	00db      	lsls	r3, r3, #3
 8003832:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	4413      	add	r3, r2
 800383a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	2200      	movs	r2, #0
 800384c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	2200      	movs	r2, #0
 8003852:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003854:	7afb      	ldrb	r3, [r7, #11]
 8003856:	f003 0307 	and.w	r3, r3, #7
 800385a:	b2da      	uxtb	r2, r3
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6979      	ldr	r1, [r7, #20]
 8003866:	4618      	mov	r0, r3
 8003868:	f004 fd12 	bl	8008290 <USB_EPStartXfer>

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3718      	adds	r7, #24
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}

08003876 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003876:	b480      	push	{r7}
 8003878:	b083      	sub	sp, #12
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
 800387e:	460b      	mov	r3, r1
 8003880:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003882:	78fb      	ldrb	r3, [r7, #3]
 8003884:	f003 0207 	and.w	r2, r3, #7
 8003888:	6879      	ldr	r1, [r7, #4]
 800388a:	4613      	mov	r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	4413      	add	r3, r2
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	440b      	add	r3, r1
 8003894:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003898:	681b      	ldr	r3, [r3, #0]
}
 800389a:	4618      	mov	r0, r3
 800389c:	370c      	adds	r7, #12
 800389e:	46bd      	mov	sp, r7
 80038a0:	bc80      	pop	{r7}
 80038a2:	4770      	bx	lr

080038a4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	607a      	str	r2, [r7, #4]
 80038ae:	603b      	str	r3, [r7, #0]
 80038b0:	460b      	mov	r3, r1
 80038b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038b4:	7afb      	ldrb	r3, [r7, #11]
 80038b6:	f003 0207 	and.w	r2, r3, #7
 80038ba:	4613      	mov	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	4413      	add	r3, r2
 80038c0:	00db      	lsls	r3, r3, #3
 80038c2:	3310      	adds	r3, #16
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	4413      	add	r3, r2
 80038c8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	2200      	movs	r2, #0
 80038e8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	2201      	movs	r2, #1
 80038ee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80038f0:	7afb      	ldrb	r3, [r7, #11]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	b2da      	uxtb	r2, r3
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6979      	ldr	r1, [r7, #20]
 8003902:	4618      	mov	r0, r3
 8003904:	f004 fcc4 	bl	8008290 <USB_EPStartXfer>

  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b084      	sub	sp, #16
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
 800391a:	460b      	mov	r3, r1
 800391c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800391e:	78fb      	ldrb	r3, [r7, #3]
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	7912      	ldrb	r2, [r2, #4]
 8003928:	4293      	cmp	r3, r2
 800392a:	d901      	bls.n	8003930 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e04c      	b.n	80039ca <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003930:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003934:	2b00      	cmp	r3, #0
 8003936:	da0e      	bge.n	8003956 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003938:	78fb      	ldrb	r3, [r7, #3]
 800393a:	f003 0207 	and.w	r2, r3, #7
 800393e:	4613      	mov	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	4413      	add	r3, r2
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	3310      	adds	r3, #16
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	4413      	add	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2201      	movs	r2, #1
 8003952:	705a      	strb	r2, [r3, #1]
 8003954:	e00c      	b.n	8003970 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003956:	78fa      	ldrb	r2, [r7, #3]
 8003958:	4613      	mov	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4413      	add	r3, r2
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	4413      	add	r3, r2
 8003968:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2201      	movs	r2, #1
 8003974:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003976:	78fb      	ldrb	r3, [r7, #3]
 8003978:	f003 0307 	and.w	r3, r3, #7
 800397c:	b2da      	uxtb	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_PCD_EP_SetStall+0x7e>
 800398c:	2302      	movs	r3, #2
 800398e:	e01c      	b.n	80039ca <HAL_PCD_EP_SetStall+0xb8>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68f9      	ldr	r1, [r7, #12]
 800399e:	4618      	mov	r0, r3
 80039a0:	f006 f827 	bl	80099f2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80039a4:	78fb      	ldrb	r3, [r7, #3]
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d108      	bne.n	80039c0 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80039b8:	4619      	mov	r1, r3
 80039ba:	4610      	mov	r0, r2
 80039bc:	f006 f94c 	bl	8009c58 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3710      	adds	r7, #16
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b084      	sub	sp, #16
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
 80039da:	460b      	mov	r3, r1
 80039dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80039de:	78fb      	ldrb	r3, [r7, #3]
 80039e0:	f003 030f 	and.w	r3, r3, #15
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	7912      	ldrb	r2, [r2, #4]
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d901      	bls.n	80039f0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e040      	b.n	8003a72 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80039f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	da0e      	bge.n	8003a16 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039f8:	78fb      	ldrb	r3, [r7, #3]
 80039fa:	f003 0207 	and.w	r2, r3, #7
 80039fe:	4613      	mov	r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	4413      	add	r3, r2
 8003a04:	00db      	lsls	r3, r3, #3
 8003a06:	3310      	adds	r3, #16
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2201      	movs	r2, #1
 8003a12:	705a      	strb	r2, [r3, #1]
 8003a14:	e00e      	b.n	8003a34 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a16:	78fb      	ldrb	r3, [r7, #3]
 8003a18:	f003 0207 	and.w	r2, r3, #7
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	4413      	add	r3, r2
 8003a2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a3a:	78fb      	ldrb	r3, [r7, #3]
 8003a3c:	f003 0307 	and.w	r3, r3, #7
 8003a40:	b2da      	uxtb	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d101      	bne.n	8003a54 <HAL_PCD_EP_ClrStall+0x82>
 8003a50:	2302      	movs	r3, #2
 8003a52:	e00e      	b.n	8003a72 <HAL_PCD_EP_ClrStall+0xa0>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68f9      	ldr	r1, [r7, #12]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f006 f815 	bl	8009a92 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b096      	sub	sp, #88	@ 0x58
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003a82:	e3bb      	b.n	80041fc <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003a8c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003a90:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	f003 030f 	and.w	r3, r3, #15
 8003a9a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8003a9e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f040 8175 	bne.w	8003d92 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003aa8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003aac:	f003 0310 	and.w	r3, r3, #16
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d14e      	bne.n	8003b52 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	881b      	ldrh	r3, [r3, #0]
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003ac0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ac4:	81fb      	strh	r3, [r7, #14]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	89fb      	ldrh	r3, [r7, #14]
 8003acc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ad0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	3310      	adds	r3, #16
 8003adc:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	461a      	mov	r2, r3
 8003aea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	00db      	lsls	r3, r3, #3
 8003af0:	4413      	add	r3, r2
 8003af2:	3302      	adds	r3, #2
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	4413      	add	r3, r2
 8003afc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003b00:	881b      	ldrh	r3, [r3, #0]
 8003b02:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003b06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b08:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003b0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b0c:	695a      	ldr	r2, [r3, #20]
 8003b0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	441a      	add	r2, r3
 8003b14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b16:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003b18:	2100      	movs	r1, #0
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f007 ff25 	bl	800b96a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	7b5b      	ldrb	r3, [r3, #13]
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f000 8368 	beq.w	80041fc <PCD_EP_ISR_Handler+0x782>
 8003b2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f040 8363 	bne.w	80041fc <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	7b5b      	ldrb	r3, [r3, #13]
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003b40:	b2da      	uxtb	r2, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	735a      	strb	r2, [r3, #13]
 8003b50:	e354      	b.n	80041fc <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003b58:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	881b      	ldrh	r3, [r3, #0]
 8003b60:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003b64:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003b68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d034      	beq.n	8003bda <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	00db      	lsls	r3, r3, #3
 8003b82:	4413      	add	r3, r2
 8003b84:	3306      	adds	r3, #6
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6812      	ldr	r2, [r2, #0]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003b92:	881b      	ldrh	r3, [r3, #0]
 8003b94:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003b98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b9a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6818      	ldr	r0, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003ba6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ba8:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003baa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bac:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	f006 f8a3 	bl	8009cfa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	881b      	ldrh	r3, [r3, #0]
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	823b      	strh	r3, [r7, #16]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	8a3a      	ldrh	r2, [r7, #16]
 8003bca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003bce:	b292      	uxth	r2, r2
 8003bd0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f007 fe9c 	bl	800b910 <HAL_PCD_SetupStageCallback>
 8003bd8:	e310      	b.n	80041fc <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003bda:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	f280 830c 	bge.w	80041fc <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	881b      	ldrh	r3, [r3, #0]
 8003bea:	b29a      	uxth	r2, r3
 8003bec:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	83fb      	strh	r3, [r7, #30]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	8bfa      	ldrh	r2, [r7, #30]
 8003bfa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003bfe:	b292      	uxth	r2, r2
 8003c00:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	4413      	add	r3, r2
 8003c16:	3306      	adds	r3, #6
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	6812      	ldr	r2, [r2, #0]
 8003c1e:	4413      	add	r3, r2
 8003c20:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003c24:	881b      	ldrh	r3, [r3, #0]
 8003c26:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003c2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c2c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003c2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c30:	69db      	ldr	r3, [r3, #28]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d019      	beq.n	8003c6a <PCD_EP_ISR_Handler+0x1f0>
 8003c36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d015      	beq.n	8003c6a <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6818      	ldr	r0, [r3, #0]
 8003c42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c44:	6959      	ldr	r1, [r3, #20]
 8003c46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c48:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003c4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c4c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	f006 f853 	bl	8009cfa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003c54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c56:	695a      	ldr	r2, [r3, #20]
 8003c58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c5a:	69db      	ldr	r3, [r3, #28]
 8003c5c:	441a      	add	r2, r3
 8003c5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c60:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003c62:	2100      	movs	r1, #0
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f007 fe65 	bl	800b934 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	881b      	ldrh	r3, [r3, #0]
 8003c70:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003c74:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003c78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f040 82bd 	bne.w	80041fc <PCD_EP_ISR_Handler+0x782>
 8003c82:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003c86:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003c8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c8e:	f000 82b5 	beq.w	80041fc <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	61bb      	str	r3, [r7, #24]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	61bb      	str	r3, [r7, #24]
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003cb0:	617b      	str	r3, [r7, #20]
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	881b      	ldrh	r3, [r3, #0]
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	801a      	strh	r2, [r3, #0]
 8003cc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2b3e      	cmp	r3, #62	@ 0x3e
 8003cc8:	d91d      	bls.n	8003d06 <PCD_EP_ISR_Handler+0x28c>
 8003cca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	095b      	lsrs	r3, r3, #5
 8003cd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	f003 031f 	and.w	r3, r3, #31
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d102      	bne.n	8003ce4 <PCD_EP_ISR_Handler+0x26a>
 8003cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	881b      	ldrh	r3, [r3, #0]
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	029b      	lsls	r3, r3, #10
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	801a      	strh	r2, [r3, #0]
 8003d04:	e026      	b.n	8003d54 <PCD_EP_ISR_Handler+0x2da>
 8003d06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10a      	bne.n	8003d24 <PCD_EP_ISR_Handler+0x2aa>
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	881b      	ldrh	r3, [r3, #0]
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	801a      	strh	r2, [r3, #0]
 8003d22:	e017      	b.n	8003d54 <PCD_EP_ISR_Handler+0x2da>
 8003d24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	085b      	lsrs	r3, r3, #1
 8003d2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	f003 0301 	and.w	r3, r3, #1
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d002      	beq.n	8003d3e <PCD_EP_ISR_Handler+0x2c4>
 8003d38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	881b      	ldrh	r3, [r3, #0]
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	029b      	lsls	r3, r3, #10
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	881b      	ldrh	r3, [r3, #0]
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d64:	827b      	strh	r3, [r7, #18]
 8003d66:	8a7b      	ldrh	r3, [r7, #18]
 8003d68:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003d6c:	827b      	strh	r3, [r7, #18]
 8003d6e:	8a7b      	ldrh	r3, [r7, #18]
 8003d70:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003d74:	827b      	strh	r3, [r7, #18]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	8a7b      	ldrh	r3, [r7, #18]
 8003d7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	8013      	strh	r3, [r2, #0]
 8003d90:	e234      	b.n	80041fc <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	461a      	mov	r2, r3
 8003d98:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	4413      	add	r3, r2
 8003da0:	881b      	ldrh	r3, [r3, #0]
 8003da2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003da6:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	f280 80fc 	bge.w	8003fa8 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	461a      	mov	r2, r3
 8003db6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	4413      	add	r3, r2
 8003dbe:	881b      	ldrh	r3, [r3, #0]
 8003dc0:	b29a      	uxth	r2, r3
 8003dc2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	4413      	add	r3, r2
 8003dda:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8003dde:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003de2:	b292      	uxth	r2, r2
 8003de4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003de6:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8003dea:	4613      	mov	r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	4413      	add	r3, r2
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	4413      	add	r3, r2
 8003dfa:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003dfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dfe:	7b1b      	ldrb	r3, [r3, #12]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d125      	bne.n	8003e50 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	461a      	mov	r2, r3
 8003e10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	4413      	add	r3, r2
 8003e18:	3306      	adds	r3, #6
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	6812      	ldr	r2, [r2, #0]
 8003e20:	4413      	add	r3, r2
 8003e22:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003e26:	881b      	ldrh	r3, [r3, #0]
 8003e28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e2c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8003e30:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f000 8092 	beq.w	8003f5e <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6818      	ldr	r0, [r3, #0]
 8003e3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e40:	6959      	ldr	r1, [r3, #20]
 8003e42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e44:	88da      	ldrh	r2, [r3, #6]
 8003e46:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003e4a:	f005 ff56 	bl	8009cfa <USB_ReadPMA>
 8003e4e:	e086      	b.n	8003f5e <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003e50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e52:	78db      	ldrb	r3, [r3, #3]
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d10a      	bne.n	8003e6e <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003e58:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f000 f9d9 	bl	8004218 <HAL_PCD_EP_DB_Receive>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8003e6c:	e077      	b.n	8003f5e <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	461a      	mov	r2, r3
 8003e74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	4413      	add	r3, r2
 8003e7c:	881b      	ldrh	r3, [r3, #0]
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e88:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	461a      	mov	r2, r3
 8003e92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	441a      	add	r2, r3
 8003e9a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8003e9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ea2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ea6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003eaa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	4413      	add	r3, r2
 8003ec0:	881b      	ldrh	r3, [r3, #0]
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d024      	beq.n	8003f16 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	4413      	add	r3, r2
 8003ee0:	3302      	adds	r3, #2
 8003ee2:	005b      	lsls	r3, r3, #1
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	6812      	ldr	r2, [r2, #0]
 8003ee8:	4413      	add	r3, r2
 8003eea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003eee:	881b      	ldrh	r3, [r3, #0]
 8003ef0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ef4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8003ef8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d02e      	beq.n	8003f5e <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6818      	ldr	r0, [r3, #0]
 8003f04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f06:	6959      	ldr	r1, [r3, #20]
 8003f08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f0a:	891a      	ldrh	r2, [r3, #8]
 8003f0c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003f10:	f005 fef3 	bl	8009cfa <USB_ReadPMA>
 8003f14:	e023      	b.n	8003f5e <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	461a      	mov	r2, r3
 8003f22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	4413      	add	r3, r2
 8003f2a:	3306      	adds	r3, #6
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6812      	ldr	r2, [r2, #0]
 8003f32:	4413      	add	r3, r2
 8003f34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003f38:	881b      	ldrh	r3, [r3, #0]
 8003f3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f3e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8003f42:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d009      	beq.n	8003f5e <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6818      	ldr	r0, [r3, #0]
 8003f4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f50:	6959      	ldr	r1, [r3, #20]
 8003f52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f54:	895a      	ldrh	r2, [r3, #10]
 8003f56:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003f5a:	f005 fece 	bl	8009cfa <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003f5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f60:	69da      	ldr	r2, [r3, #28]
 8003f62:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003f66:	441a      	add	r2, r3
 8003f68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f6a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003f6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f6e:	695a      	ldr	r2, [r3, #20]
 8003f70:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003f74:	441a      	add	r2, r3
 8003f76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f78:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003f7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d005      	beq.n	8003f8e <PCD_EP_ISR_Handler+0x514>
 8003f82:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8003f86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d206      	bcs.n	8003f9c <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003f8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	4619      	mov	r1, r3
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f007 fccd 	bl	800b934 <HAL_PCD_DataOutStageCallback>
 8003f9a:	e005      	b.n	8003fa8 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f004 f974 	bl	8008290 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003fa8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f000 8123 	beq.w	80041fc <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8003fb6:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8003fba:	4613      	mov	r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	4413      	add	r3, r2
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	3310      	adds	r3, #16
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	461a      	mov	r2, r3
 8003fd0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	4413      	add	r3, r2
 8003fd8:	881b      	ldrh	r3, [r3, #0]
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003fe0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fe4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	461a      	mov	r2, r3
 8003fee:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	441a      	add	r2, r3
 8003ff6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003ffa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ffe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004002:	b29b      	uxth	r3, r3
 8004004:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8004006:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004008:	78db      	ldrb	r3, [r3, #3]
 800400a:	2b01      	cmp	r3, #1
 800400c:	f040 80a2 	bne.w	8004154 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8004010:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004012:	2200      	movs	r2, #0
 8004014:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8004016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004018:	7b1b      	ldrb	r3, [r3, #12]
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 8093 	beq.w	8004146 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004020:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004028:	2b00      	cmp	r3, #0
 800402a:	d046      	beq.n	80040ba <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800402c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800402e:	785b      	ldrb	r3, [r3, #1]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d126      	bne.n	8004082 <PCD_EP_ISR_Handler+0x608>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	627b      	str	r3, [r7, #36]	@ 0x24
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004042:	b29b      	uxth	r3, r3
 8004044:	461a      	mov	r2, r3
 8004046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004048:	4413      	add	r3, r2
 800404a:	627b      	str	r3, [r7, #36]	@ 0x24
 800404c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	011a      	lsls	r2, r3, #4
 8004052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004054:	4413      	add	r3, r2
 8004056:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800405a:	623b      	str	r3, [r7, #32]
 800405c:	6a3b      	ldr	r3, [r7, #32]
 800405e:	881b      	ldrh	r3, [r3, #0]
 8004060:	b29b      	uxth	r3, r3
 8004062:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004066:	b29a      	uxth	r2, r3
 8004068:	6a3b      	ldr	r3, [r7, #32]
 800406a:	801a      	strh	r2, [r3, #0]
 800406c:	6a3b      	ldr	r3, [r7, #32]
 800406e:	881b      	ldrh	r3, [r3, #0]
 8004070:	b29b      	uxth	r3, r3
 8004072:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004076:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800407a:	b29a      	uxth	r2, r3
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	801a      	strh	r2, [r3, #0]
 8004080:	e061      	b.n	8004146 <PCD_EP_ISR_Handler+0x6cc>
 8004082:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004084:	785b      	ldrb	r3, [r3, #1]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d15d      	bne.n	8004146 <PCD_EP_ISR_Handler+0x6cc>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004098:	b29b      	uxth	r3, r3
 800409a:	461a      	mov	r2, r3
 800409c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800409e:	4413      	add	r3, r2
 80040a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	011a      	lsls	r2, r3, #4
 80040a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040aa:	4413      	add	r3, r2
 80040ac:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80040b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b4:	2200      	movs	r2, #0
 80040b6:	801a      	strh	r2, [r3, #0]
 80040b8:	e045      	b.n	8004146 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040c2:	785b      	ldrb	r3, [r3, #1]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d126      	bne.n	8004116 <PCD_EP_ISR_Handler+0x69c>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	461a      	mov	r2, r3
 80040da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040dc:	4413      	add	r3, r2
 80040de:	637b      	str	r3, [r7, #52]	@ 0x34
 80040e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	011a      	lsls	r2, r3, #4
 80040e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040e8:	4413      	add	r3, r2
 80040ea:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80040ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80040f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f2:	881b      	ldrh	r3, [r3, #0]
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fe:	801a      	strh	r2, [r3, #0]
 8004100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004102:	881b      	ldrh	r3, [r3, #0]
 8004104:	b29b      	uxth	r3, r3
 8004106:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800410a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800410e:	b29a      	uxth	r2, r3
 8004110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004112:	801a      	strh	r2, [r3, #0]
 8004114:	e017      	b.n	8004146 <PCD_EP_ISR_Handler+0x6cc>
 8004116:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004118:	785b      	ldrb	r3, [r3, #1]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d113      	bne.n	8004146 <PCD_EP_ISR_Handler+0x6cc>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004126:	b29b      	uxth	r3, r3
 8004128:	461a      	mov	r2, r3
 800412a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800412c:	4413      	add	r3, r2
 800412e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004130:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	011a      	lsls	r2, r3, #4
 8004136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004138:	4413      	add	r3, r2
 800413a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800413e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004142:	2200      	movs	r2, #0
 8004144:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004146:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	4619      	mov	r1, r3
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f007 fc0c 	bl	800b96a <HAL_PCD_DataInStageCallback>
 8004152:	e053      	b.n	80041fc <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004154:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800415c:	2b00      	cmp	r3, #0
 800415e:	d146      	bne.n	80041ee <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004168:	b29b      	uxth	r3, r3
 800416a:	461a      	mov	r2, r3
 800416c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	00db      	lsls	r3, r3, #3
 8004172:	4413      	add	r3, r2
 8004174:	3302      	adds	r3, #2
 8004176:	005b      	lsls	r3, r3, #1
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	6812      	ldr	r2, [r2, #0]
 800417c:	4413      	add	r3, r2
 800417e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004182:	881b      	ldrh	r3, [r3, #0]
 8004184:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004188:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 800418c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800418e:	699a      	ldr	r2, [r3, #24]
 8004190:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004194:	429a      	cmp	r2, r3
 8004196:	d907      	bls.n	80041a8 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8004198:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800419a:	699a      	ldr	r2, [r3, #24]
 800419c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80041a0:	1ad2      	subs	r2, r2, r3
 80041a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041a4:	619a      	str	r2, [r3, #24]
 80041a6:	e002      	b.n	80041ae <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 80041a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041aa:	2200      	movs	r2, #0
 80041ac:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80041ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d106      	bne.n	80041c4 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80041b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	4619      	mov	r1, r3
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f007 fbd4 	bl	800b96a <HAL_PCD_DataInStageCallback>
 80041c2:	e01b      	b.n	80041fc <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80041c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041c6:	695a      	ldr	r2, [r3, #20]
 80041c8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80041cc:	441a      	add	r2, r3
 80041ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041d0:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80041d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041d4:	69da      	ldr	r2, [r3, #28]
 80041d6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80041da:	441a      	add	r2, r3
 80041dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041de:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80041e6:	4618      	mov	r0, r3
 80041e8:	f004 f852 	bl	8008290 <USB_EPStartXfer>
 80041ec:	e006      	b.n	80041fc <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80041ee:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80041f2:	461a      	mov	r2, r3
 80041f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f91b 	bl	8004432 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004204:	b29b      	uxth	r3, r3
 8004206:	b21b      	sxth	r3, r3
 8004208:	2b00      	cmp	r3, #0
 800420a:	f6ff ac3b 	blt.w	8003a84 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3758      	adds	r7, #88	@ 0x58
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b088      	sub	sp, #32
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	4613      	mov	r3, r2
 8004224:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004226:	88fb      	ldrh	r3, [r7, #6]
 8004228:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d07e      	beq.n	800432e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004238:	b29b      	uxth	r3, r3
 800423a:	461a      	mov	r2, r3
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	00db      	lsls	r3, r3, #3
 8004242:	4413      	add	r3, r2
 8004244:	3302      	adds	r3, #2
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	6812      	ldr	r2, [r2, #0]
 800424c:	4413      	add	r3, r2
 800424e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004252:	881b      	ldrh	r3, [r3, #0]
 8004254:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004258:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	699a      	ldr	r2, [r3, #24]
 800425e:	8b7b      	ldrh	r3, [r7, #26]
 8004260:	429a      	cmp	r2, r3
 8004262:	d306      	bcc.n	8004272 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	699a      	ldr	r2, [r3, #24]
 8004268:	8b7b      	ldrh	r3, [r7, #26]
 800426a:	1ad2      	subs	r2, r2, r3
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	619a      	str	r2, [r3, #24]
 8004270:	e002      	b.n	8004278 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	2200      	movs	r2, #0
 8004276:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d123      	bne.n	80042c8 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	461a      	mov	r2, r3
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	4413      	add	r3, r2
 800428e:	881b      	ldrh	r3, [r3, #0]
 8004290:	b29b      	uxth	r3, r3
 8004292:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004296:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800429a:	833b      	strh	r3, [r7, #24]
 800429c:	8b3b      	ldrh	r3, [r7, #24]
 800429e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80042a2:	833b      	strh	r3, [r7, #24]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	461a      	mov	r2, r3
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	441a      	add	r2, r3
 80042b2:	8b3b      	ldrh	r3, [r7, #24]
 80042b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80042c8:	88fb      	ldrh	r3, [r7, #6]
 80042ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d01f      	beq.n	8004312 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	461a      	mov	r2, r3
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	4413      	add	r3, r2
 80042e0:	881b      	ldrh	r3, [r3, #0]
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ec:	82fb      	strh	r3, [r7, #22]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	461a      	mov	r2, r3
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	441a      	add	r2, r3
 80042fc:	8afb      	ldrh	r3, [r7, #22]
 80042fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004302:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004306:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800430a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800430e:	b29b      	uxth	r3, r3
 8004310:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004312:	8b7b      	ldrh	r3, [r7, #26]
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 8087 	beq.w	8004428 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6818      	ldr	r0, [r3, #0]
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	6959      	ldr	r1, [r3, #20]
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	891a      	ldrh	r2, [r3, #8]
 8004326:	8b7b      	ldrh	r3, [r7, #26]
 8004328:	f005 fce7 	bl	8009cfa <USB_ReadPMA>
 800432c:	e07c      	b.n	8004428 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004336:	b29b      	uxth	r3, r3
 8004338:	461a      	mov	r2, r3
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	4413      	add	r3, r2
 8004342:	3306      	adds	r3, #6
 8004344:	005b      	lsls	r3, r3, #1
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	6812      	ldr	r2, [r2, #0]
 800434a:	4413      	add	r3, r2
 800434c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004350:	881b      	ldrh	r3, [r3, #0]
 8004352:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004356:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	699a      	ldr	r2, [r3, #24]
 800435c:	8b7b      	ldrh	r3, [r7, #26]
 800435e:	429a      	cmp	r2, r3
 8004360:	d306      	bcc.n	8004370 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	699a      	ldr	r2, [r3, #24]
 8004366:	8b7b      	ldrh	r3, [r7, #26]
 8004368:	1ad2      	subs	r2, r2, r3
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	619a      	str	r2, [r3, #24]
 800436e:	e002      	b.n	8004376 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	2200      	movs	r2, #0
 8004374:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d123      	bne.n	80043c6 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	461a      	mov	r2, r3
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4413      	add	r3, r2
 800438c:	881b      	ldrh	r3, [r3, #0]
 800438e:	b29b      	uxth	r3, r3
 8004390:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004394:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004398:	83fb      	strh	r3, [r7, #30]
 800439a:	8bfb      	ldrh	r3, [r7, #30]
 800439c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80043a0:	83fb      	strh	r3, [r7, #30]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	461a      	mov	r2, r3
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	441a      	add	r2, r3
 80043b0:	8bfb      	ldrh	r3, [r7, #30]
 80043b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80043c6:	88fb      	ldrh	r3, [r7, #6]
 80043c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d11f      	bne.n	8004410 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	461a      	mov	r2, r3
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4413      	add	r3, r2
 80043de:	881b      	ldrh	r3, [r3, #0]
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ea:	83bb      	strh	r3, [r7, #28]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	461a      	mov	r2, r3
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	441a      	add	r2, r3
 80043fa:	8bbb      	ldrh	r3, [r7, #28]
 80043fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004400:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004404:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004408:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800440c:	b29b      	uxth	r3, r3
 800440e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004410:	8b7b      	ldrh	r3, [r7, #26]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d008      	beq.n	8004428 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	6959      	ldr	r1, [r3, #20]
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	895a      	ldrh	r2, [r3, #10]
 8004422:	8b7b      	ldrh	r3, [r7, #26]
 8004424:	f005 fc69 	bl	8009cfa <USB_ReadPMA>
    }
  }

  return count;
 8004428:	8b7b      	ldrh	r3, [r7, #26]
}
 800442a:	4618      	mov	r0, r3
 800442c:	3720      	adds	r7, #32
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b0a4      	sub	sp, #144	@ 0x90
 8004436:	af00      	add	r7, sp, #0
 8004438:	60f8      	str	r0, [r7, #12]
 800443a:	60b9      	str	r1, [r7, #8]
 800443c:	4613      	mov	r3, r2
 800443e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004440:	88fb      	ldrh	r3, [r7, #6]
 8004442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 81dd 	beq.w	8004806 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004454:	b29b      	uxth	r3, r3
 8004456:	461a      	mov	r2, r3
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	00db      	lsls	r3, r3, #3
 800445e:	4413      	add	r3, r2
 8004460:	3302      	adds	r3, #2
 8004462:	005b      	lsls	r3, r3, #1
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	6812      	ldr	r2, [r2, #0]
 8004468:	4413      	add	r3, r2
 800446a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800446e:	881b      	ldrh	r3, [r3, #0]
 8004470:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004474:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	699a      	ldr	r2, [r3, #24]
 800447c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004480:	429a      	cmp	r2, r3
 8004482:	d907      	bls.n	8004494 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	699a      	ldr	r2, [r3, #24]
 8004488:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800448c:	1ad2      	subs	r2, r2, r3
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	619a      	str	r2, [r3, #24]
 8004492:	e002      	b.n	800449a <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	2200      	movs	r2, #0
 8004498:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	f040 80b9 	bne.w	8004616 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	785b      	ldrb	r3, [r3, #1]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d126      	bne.n	80044fa <HAL_PCD_EP_DB_Transmit+0xc8>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	461a      	mov	r2, r3
 80044be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044c0:	4413      	add	r3, r2
 80044c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	011a      	lsls	r2, r3, #4
 80044ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044cc:	4413      	add	r3, r2
 80044ce:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80044d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d6:	881b      	ldrh	r3, [r3, #0]
 80044d8:	b29b      	uxth	r3, r3
 80044da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044de:	b29a      	uxth	r2, r3
 80044e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e2:	801a      	strh	r2, [r3, #0]
 80044e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e6:	881b      	ldrh	r3, [r3, #0]
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80044ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f6:	801a      	strh	r2, [r3, #0]
 80044f8:	e01a      	b.n	8004530 <HAL_PCD_EP_DB_Transmit+0xfe>
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	785b      	ldrb	r3, [r3, #1]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d116      	bne.n	8004530 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	637b      	str	r3, [r7, #52]	@ 0x34
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004510:	b29b      	uxth	r3, r3
 8004512:	461a      	mov	r2, r3
 8004514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004516:	4413      	add	r3, r2
 8004518:	637b      	str	r3, [r7, #52]	@ 0x34
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	011a      	lsls	r2, r3, #4
 8004520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004522:	4413      	add	r3, r2
 8004524:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004528:	633b      	str	r3, [r7, #48]	@ 0x30
 800452a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452c:	2200      	movs	r2, #0
 800452e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	627b      	str	r3, [r7, #36]	@ 0x24
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	785b      	ldrb	r3, [r3, #1]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d126      	bne.n	800458c <HAL_PCD_EP_DB_Transmit+0x15a>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	61fb      	str	r3, [r7, #28]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800454c:	b29b      	uxth	r3, r3
 800454e:	461a      	mov	r2, r3
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	4413      	add	r3, r2
 8004554:	61fb      	str	r3, [r7, #28]
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	011a      	lsls	r2, r3, #4
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	4413      	add	r3, r2
 8004560:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004564:	61bb      	str	r3, [r7, #24]
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	881b      	ldrh	r3, [r3, #0]
 800456a:	b29b      	uxth	r3, r3
 800456c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004570:	b29a      	uxth	r2, r3
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	801a      	strh	r2, [r3, #0]
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	881b      	ldrh	r3, [r3, #0]
 800457a:	b29b      	uxth	r3, r3
 800457c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004580:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004584:	b29a      	uxth	r2, r3
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	801a      	strh	r2, [r3, #0]
 800458a:	e017      	b.n	80045bc <HAL_PCD_EP_DB_Transmit+0x18a>
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	785b      	ldrb	r3, [r3, #1]
 8004590:	2b01      	cmp	r3, #1
 8004592:	d113      	bne.n	80045bc <HAL_PCD_EP_DB_Transmit+0x18a>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800459c:	b29b      	uxth	r3, r3
 800459e:	461a      	mov	r2, r3
 80045a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a2:	4413      	add	r3, r2
 80045a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	011a      	lsls	r2, r3, #4
 80045ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ae:	4413      	add	r3, r2
 80045b0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80045b4:	623b      	str	r3, [r7, #32]
 80045b6:	6a3b      	ldr	r3, [r7, #32]
 80045b8:	2200      	movs	r2, #0
 80045ba:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	4619      	mov	r1, r3
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f007 f9d1 	bl	800b96a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80045c8:	88fb      	ldrh	r3, [r7, #6]
 80045ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 82fc 	beq.w	8004bcc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	461a      	mov	r2, r3
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	4413      	add	r3, r2
 80045e2:	881b      	ldrh	r3, [r3, #0]
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ee:	82fb      	strh	r3, [r7, #22]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	461a      	mov	r2, r3
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	441a      	add	r2, r3
 80045fe:	8afb      	ldrh	r3, [r7, #22]
 8004600:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004604:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004608:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800460c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004610:	b29b      	uxth	r3, r3
 8004612:	8013      	strh	r3, [r2, #0]
 8004614:	e2da      	b.n	8004bcc <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004616:	88fb      	ldrh	r3, [r7, #6]
 8004618:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d021      	beq.n	8004664 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	461a      	mov	r2, r3
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	4413      	add	r3, r2
 800462e:	881b      	ldrh	r3, [r3, #0]
 8004630:	b29b      	uxth	r3, r3
 8004632:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800463a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	461a      	mov	r2, r3
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	441a      	add	r2, r3
 800464c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004650:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004654:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004658:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800465c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004660:	b29b      	uxth	r3, r3
 8004662:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800466a:	2b01      	cmp	r3, #1
 800466c:	f040 82ae 	bne.w	8004bcc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	695a      	ldr	r2, [r3, #20]
 8004674:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004678:	441a      	add	r2, r3
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	69da      	ldr	r2, [r3, #28]
 8004682:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004686:	441a      	add	r2, r3
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	6a1a      	ldr	r2, [r3, #32]
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	429a      	cmp	r2, r3
 8004696:	d30b      	bcc.n	80046b0 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	6a1a      	ldr	r2, [r3, #32]
 80046a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046a8:	1ad2      	subs	r2, r2, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	621a      	str	r2, [r3, #32]
 80046ae:	e017      	b.n	80046e0 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	6a1b      	ldr	r3, [r3, #32]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d108      	bne.n	80046ca <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80046b8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80046bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80046c8:	e00a      	b.n	80046e0 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	2200      	movs	r2, #0
 80046de:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	785b      	ldrb	r3, [r3, #1]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d165      	bne.n	80047b4 <HAL_PCD_EP_DB_Transmit+0x382>
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	461a      	mov	r2, r3
 80046fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046fc:	4413      	add	r3, r2
 80046fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	011a      	lsls	r2, r3, #4
 8004706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004708:	4413      	add	r3, r2
 800470a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800470e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004712:	881b      	ldrh	r3, [r3, #0]
 8004714:	b29b      	uxth	r3, r3
 8004716:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800471a:	b29a      	uxth	r2, r3
 800471c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800471e:	801a      	strh	r2, [r3, #0]
 8004720:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004724:	2b3e      	cmp	r3, #62	@ 0x3e
 8004726:	d91d      	bls.n	8004764 <HAL_PCD_EP_DB_Transmit+0x332>
 8004728:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800472c:	095b      	lsrs	r3, r3, #5
 800472e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004730:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004734:	f003 031f 	and.w	r3, r3, #31
 8004738:	2b00      	cmp	r3, #0
 800473a:	d102      	bne.n	8004742 <HAL_PCD_EP_DB_Transmit+0x310>
 800473c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800473e:	3b01      	subs	r3, #1
 8004740:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004744:	881b      	ldrh	r3, [r3, #0]
 8004746:	b29a      	uxth	r2, r3
 8004748:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800474a:	b29b      	uxth	r3, r3
 800474c:	029b      	lsls	r3, r3, #10
 800474e:	b29b      	uxth	r3, r3
 8004750:	4313      	orrs	r3, r2
 8004752:	b29b      	uxth	r3, r3
 8004754:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004758:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800475c:	b29a      	uxth	r2, r3
 800475e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004760:	801a      	strh	r2, [r3, #0]
 8004762:	e044      	b.n	80047ee <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004764:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004768:	2b00      	cmp	r3, #0
 800476a:	d10a      	bne.n	8004782 <HAL_PCD_EP_DB_Transmit+0x350>
 800476c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800476e:	881b      	ldrh	r3, [r3, #0]
 8004770:	b29b      	uxth	r3, r3
 8004772:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004776:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800477a:	b29a      	uxth	r2, r3
 800477c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800477e:	801a      	strh	r2, [r3, #0]
 8004780:	e035      	b.n	80047ee <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004782:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004786:	085b      	lsrs	r3, r3, #1
 8004788:	64bb      	str	r3, [r7, #72]	@ 0x48
 800478a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d002      	beq.n	800479c <HAL_PCD_EP_DB_Transmit+0x36a>
 8004796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004798:	3301      	adds	r3, #1
 800479a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800479c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800479e:	881b      	ldrh	r3, [r3, #0]
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	029b      	lsls	r3, r3, #10
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	4313      	orrs	r3, r2
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047b0:	801a      	strh	r2, [r3, #0]
 80047b2:	e01c      	b.n	80047ee <HAL_PCD_EP_DB_Transmit+0x3bc>
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	785b      	ldrb	r3, [r3, #1]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d118      	bne.n	80047ee <HAL_PCD_EP_DB_Transmit+0x3bc>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	461a      	mov	r2, r3
 80047ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047d0:	4413      	add	r3, r2
 80047d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	011a      	lsls	r2, r3, #4
 80047da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047dc:	4413      	add	r3, r2
 80047de:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80047e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80047e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047ec:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6818      	ldr	r0, [r3, #0]
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	6959      	ldr	r1, [r3, #20]
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	891a      	ldrh	r2, [r3, #8]
 80047fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80047fe:	b29b      	uxth	r3, r3
 8004800:	f005 fa35 	bl	8009c6e <USB_WritePMA>
 8004804:	e1e2      	b.n	8004bcc <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800480e:	b29b      	uxth	r3, r3
 8004810:	461a      	mov	r2, r3
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	00db      	lsls	r3, r3, #3
 8004818:	4413      	add	r3, r2
 800481a:	3306      	adds	r3, #6
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	68fa      	ldr	r2, [r7, #12]
 8004820:	6812      	ldr	r2, [r2, #0]
 8004822:	4413      	add	r3, r2
 8004824:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004828:	881b      	ldrh	r3, [r3, #0]
 800482a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800482e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	699a      	ldr	r2, [r3, #24]
 8004836:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800483a:	429a      	cmp	r2, r3
 800483c:	d307      	bcc.n	800484e <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	699a      	ldr	r2, [r3, #24]
 8004842:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004846:	1ad2      	subs	r2, r2, r3
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	619a      	str	r2, [r3, #24]
 800484c:	e002      	b.n	8004854 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	2200      	movs	r2, #0
 8004852:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	2b00      	cmp	r3, #0
 800485a:	f040 80c0 	bne.w	80049de <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	785b      	ldrb	r3, [r3, #1]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d126      	bne.n	80048b4 <HAL_PCD_EP_DB_Transmit+0x482>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004874:	b29b      	uxth	r3, r3
 8004876:	461a      	mov	r2, r3
 8004878:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800487a:	4413      	add	r3, r2
 800487c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	011a      	lsls	r2, r3, #4
 8004884:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004886:	4413      	add	r3, r2
 8004888:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800488c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800488e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004890:	881b      	ldrh	r3, [r3, #0]
 8004892:	b29b      	uxth	r3, r3
 8004894:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004898:	b29a      	uxth	r2, r3
 800489a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800489c:	801a      	strh	r2, [r3, #0]
 800489e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80048a0:	881b      	ldrh	r3, [r3, #0]
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80048b0:	801a      	strh	r2, [r3, #0]
 80048b2:	e01a      	b.n	80048ea <HAL_PCD_EP_DB_Transmit+0x4b8>
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	785b      	ldrb	r3, [r3, #1]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d116      	bne.n	80048ea <HAL_PCD_EP_DB_Transmit+0x4b8>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	461a      	mov	r2, r3
 80048ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80048d0:	4413      	add	r3, r2
 80048d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	011a      	lsls	r2, r3, #4
 80048da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80048dc:	4413      	add	r3, r2
 80048de:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80048e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80048e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048e6:	2200      	movs	r2, #0
 80048e8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	677b      	str	r3, [r7, #116]	@ 0x74
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	785b      	ldrb	r3, [r3, #1]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d12b      	bne.n	8004950 <HAL_PCD_EP_DB_Transmit+0x51e>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004906:	b29b      	uxth	r3, r3
 8004908:	461a      	mov	r2, r3
 800490a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800490c:	4413      	add	r3, r2
 800490e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	011a      	lsls	r2, r3, #4
 8004916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004918:	4413      	add	r3, r2
 800491a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800491e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004922:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004926:	881b      	ldrh	r3, [r3, #0]
 8004928:	b29b      	uxth	r3, r3
 800492a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800492e:	b29a      	uxth	r2, r3
 8004930:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004934:	801a      	strh	r2, [r3, #0]
 8004936:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800493a:	881b      	ldrh	r3, [r3, #0]
 800493c:	b29b      	uxth	r3, r3
 800493e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004942:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004946:	b29a      	uxth	r2, r3
 8004948:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800494c:	801a      	strh	r2, [r3, #0]
 800494e:	e017      	b.n	8004980 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	785b      	ldrb	r3, [r3, #1]
 8004954:	2b01      	cmp	r3, #1
 8004956:	d113      	bne.n	8004980 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004960:	b29b      	uxth	r3, r3
 8004962:	461a      	mov	r2, r3
 8004964:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004966:	4413      	add	r3, r2
 8004968:	677b      	str	r3, [r7, #116]	@ 0x74
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	011a      	lsls	r2, r3, #4
 8004970:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004972:	4413      	add	r3, r2
 8004974:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004978:	673b      	str	r3, [r7, #112]	@ 0x70
 800497a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800497c:	2200      	movs	r2, #0
 800497e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	4619      	mov	r1, r3
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f006 ffef 	bl	800b96a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800498c:	88fb      	ldrh	r3, [r7, #6]
 800498e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004992:	2b00      	cmp	r3, #0
 8004994:	f040 811a 	bne.w	8004bcc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	461a      	mov	r2, r3
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	4413      	add	r3, r2
 80049a6:	881b      	ldrh	r3, [r3, #0]
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049b2:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	461a      	mov	r2, r3
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	441a      	add	r2, r3
 80049c4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80049c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049d8:	b29b      	uxth	r3, r3
 80049da:	8013      	strh	r3, [r2, #0]
 80049dc:	e0f6      	b.n	8004bcc <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80049de:	88fb      	ldrh	r3, [r7, #6]
 80049e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d121      	bne.n	8004a2c <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	461a      	mov	r2, r3
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	4413      	add	r3, r2
 80049f6:	881b      	ldrh	r3, [r3, #0]
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a02:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	441a      	add	r2, r3
 8004a14:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004a18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	f040 80ca 	bne.w	8004bcc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	695a      	ldr	r2, [r3, #20]
 8004a3c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004a40:	441a      	add	r2, r3
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	69da      	ldr	r2, [r3, #28]
 8004a4a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004a4e:	441a      	add	r2, r3
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	6a1a      	ldr	r2, [r3, #32]
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d30b      	bcc.n	8004a78 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	6a1a      	ldr	r2, [r3, #32]
 8004a6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a70:	1ad2      	subs	r2, r2, r3
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	621a      	str	r2, [r3, #32]
 8004a76:	e017      	b.n	8004aa8 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d108      	bne.n	8004a92 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004a80:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004a84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004a90:	e00a      	b.n	8004aa8 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	657b      	str	r3, [r7, #84]	@ 0x54
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	785b      	ldrb	r3, [r3, #1]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d165      	bne.n	8004b82 <HAL_PCD_EP_DB_Transmit+0x750>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004aca:	4413      	add	r3, r2
 8004acc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	011a      	lsls	r2, r3, #4
 8004ad4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ad6:	4413      	add	r3, r2
 8004ad8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004adc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ade:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ae0:	881b      	ldrh	r3, [r3, #0]
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ae8:	b29a      	uxth	r2, r3
 8004aea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004aec:	801a      	strh	r2, [r3, #0]
 8004aee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004af2:	2b3e      	cmp	r3, #62	@ 0x3e
 8004af4:	d91d      	bls.n	8004b32 <HAL_PCD_EP_DB_Transmit+0x700>
 8004af6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004afa:	095b      	lsrs	r3, r3, #5
 8004afc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004afe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b02:	f003 031f 	and.w	r3, r3, #31
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d102      	bne.n	8004b10 <HAL_PCD_EP_DB_Transmit+0x6de>
 8004b0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b12:	881b      	ldrh	r3, [r3, #0]
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	029b      	lsls	r3, r3, #10
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b2e:	801a      	strh	r2, [r3, #0]
 8004b30:	e041      	b.n	8004bb6 <HAL_PCD_EP_DB_Transmit+0x784>
 8004b32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d10a      	bne.n	8004b50 <HAL_PCD_EP_DB_Transmit+0x71e>
 8004b3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b3c:	881b      	ldrh	r3, [r3, #0]
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b4c:	801a      	strh	r2, [r3, #0]
 8004b4e:	e032      	b.n	8004bb6 <HAL_PCD_EP_DB_Transmit+0x784>
 8004b50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b54:	085b      	lsrs	r3, r3, #1
 8004b56:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d002      	beq.n	8004b6a <HAL_PCD_EP_DB_Transmit+0x738>
 8004b64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b66:	3301      	adds	r3, #1
 8004b68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b6c:	881b      	ldrh	r3, [r3, #0]
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	029b      	lsls	r3, r3, #10
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b7e:	801a      	strh	r2, [r3, #0]
 8004b80:	e019      	b.n	8004bb6 <HAL_PCD_EP_DB_Transmit+0x784>
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	785b      	ldrb	r3, [r3, #1]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d115      	bne.n	8004bb6 <HAL_PCD_EP_DB_Transmit+0x784>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	461a      	mov	r2, r3
 8004b96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b98:	4413      	add	r3, r2
 8004b9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	011a      	lsls	r2, r3, #4
 8004ba2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ba4:	4413      	add	r3, r2
 8004ba6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004baa:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bb4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6818      	ldr	r0, [r3, #0]
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	6959      	ldr	r1, [r3, #20]
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	895a      	ldrh	r2, [r3, #10]
 8004bc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	f005 f851 	bl	8009c6e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	4413      	add	r3, r2
 8004bda:	881b      	ldrh	r3, [r3, #0]
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004be2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004be6:	82bb      	strh	r3, [r7, #20]
 8004be8:	8abb      	ldrh	r3, [r7, #20]
 8004bea:	f083 0310 	eor.w	r3, r3, #16
 8004bee:	82bb      	strh	r3, [r7, #20]
 8004bf0:	8abb      	ldrh	r3, [r7, #20]
 8004bf2:	f083 0320 	eor.w	r3, r3, #32
 8004bf6:	82bb      	strh	r3, [r7, #20]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	441a      	add	r2, r3
 8004c06:	8abb      	ldrh	r3, [r7, #20]
 8004c08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3790      	adds	r7, #144	@ 0x90
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b087      	sub	sp, #28
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	60f8      	str	r0, [r7, #12]
 8004c2e:	607b      	str	r3, [r7, #4]
 8004c30:	460b      	mov	r3, r1
 8004c32:	817b      	strh	r3, [r7, #10]
 8004c34:	4613      	mov	r3, r2
 8004c36:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004c38:	897b      	ldrh	r3, [r7, #10]
 8004c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00b      	beq.n	8004c5c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c44:	897b      	ldrh	r3, [r7, #10]
 8004c46:	f003 0207 	and.w	r2, r3, #7
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	4413      	add	r3, r2
 8004c50:	00db      	lsls	r3, r3, #3
 8004c52:	3310      	adds	r3, #16
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	4413      	add	r3, r2
 8004c58:	617b      	str	r3, [r7, #20]
 8004c5a:	e009      	b.n	8004c70 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004c5c:	897a      	ldrh	r2, [r7, #10]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	4413      	add	r3, r2
 8004c64:	00db      	lsls	r3, r3, #3
 8004c66:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004c70:	893b      	ldrh	r3, [r7, #8]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d107      	bne.n	8004c86 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	80da      	strh	r2, [r3, #6]
 8004c84:	e00b      	b.n	8004c9e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	b29a      	uxth	r2, r3
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	0c1b      	lsrs	r3, r3, #16
 8004c98:	b29a      	uxth	r2, r3
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	371c      	adds	r7, #28
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bc80      	pop	{r7}
 8004ca8:	4770      	bx	lr
	...

08004cac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b086      	sub	sp, #24
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e272      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	f000 8087 	beq.w	8004dda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ccc:	4b92      	ldr	r3, [pc, #584]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	f003 030c 	and.w	r3, r3, #12
 8004cd4:	2b04      	cmp	r3, #4
 8004cd6:	d00c      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004cd8:	4b8f      	ldr	r3, [pc, #572]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f003 030c 	and.w	r3, r3, #12
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	d112      	bne.n	8004d0a <HAL_RCC_OscConfig+0x5e>
 8004ce4:	4b8c      	ldr	r3, [pc, #560]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cf0:	d10b      	bne.n	8004d0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cf2:	4b89      	ldr	r3, [pc, #548]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d06c      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x12c>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d168      	bne.n	8004dd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e24c      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d12:	d106      	bne.n	8004d22 <HAL_RCC_OscConfig+0x76>
 8004d14:	4b80      	ldr	r3, [pc, #512]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a7f      	ldr	r2, [pc, #508]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d1e:	6013      	str	r3, [r2, #0]
 8004d20:	e02e      	b.n	8004d80 <HAL_RCC_OscConfig+0xd4>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10c      	bne.n	8004d44 <HAL_RCC_OscConfig+0x98>
 8004d2a:	4b7b      	ldr	r3, [pc, #492]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a7a      	ldr	r2, [pc, #488]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d34:	6013      	str	r3, [r2, #0]
 8004d36:	4b78      	ldr	r3, [pc, #480]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a77      	ldr	r2, [pc, #476]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d40:	6013      	str	r3, [r2, #0]
 8004d42:	e01d      	b.n	8004d80 <HAL_RCC_OscConfig+0xd4>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d4c:	d10c      	bne.n	8004d68 <HAL_RCC_OscConfig+0xbc>
 8004d4e:	4b72      	ldr	r3, [pc, #456]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a71      	ldr	r2, [pc, #452]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d58:	6013      	str	r3, [r2, #0]
 8004d5a:	4b6f      	ldr	r3, [pc, #444]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a6e      	ldr	r2, [pc, #440]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d64:	6013      	str	r3, [r2, #0]
 8004d66:	e00b      	b.n	8004d80 <HAL_RCC_OscConfig+0xd4>
 8004d68:	4b6b      	ldr	r3, [pc, #428]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a6a      	ldr	r2, [pc, #424]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d72:	6013      	str	r3, [r2, #0]
 8004d74:	4b68      	ldr	r3, [pc, #416]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a67      	ldr	r2, [pc, #412]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004d7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d013      	beq.n	8004db0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d88:	f7fd fdee 	bl	8002968 <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d8e:	e008      	b.n	8004da2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d90:	f7fd fdea 	bl	8002968 <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	2b64      	cmp	r3, #100	@ 0x64
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e200      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004da2:	4b5d      	ldr	r3, [pc, #372]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d0f0      	beq.n	8004d90 <HAL_RCC_OscConfig+0xe4>
 8004dae:	e014      	b.n	8004dda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db0:	f7fd fdda 	bl	8002968 <HAL_GetTick>
 8004db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004db6:	e008      	b.n	8004dca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004db8:	f7fd fdd6 	bl	8002968 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b64      	cmp	r3, #100	@ 0x64
 8004dc4:	d901      	bls.n	8004dca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e1ec      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dca:	4b53      	ldr	r3, [pc, #332]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1f0      	bne.n	8004db8 <HAL_RCC_OscConfig+0x10c>
 8004dd6:	e000      	b.n	8004dda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d063      	beq.n	8004eae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004de6:	4b4c      	ldr	r3, [pc, #304]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	f003 030c 	and.w	r3, r3, #12
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00b      	beq.n	8004e0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004df2:	4b49      	ldr	r3, [pc, #292]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f003 030c 	and.w	r3, r3, #12
 8004dfa:	2b08      	cmp	r3, #8
 8004dfc:	d11c      	bne.n	8004e38 <HAL_RCC_OscConfig+0x18c>
 8004dfe:	4b46      	ldr	r3, [pc, #280]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d116      	bne.n	8004e38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e0a:	4b43      	ldr	r3, [pc, #268]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d005      	beq.n	8004e22 <HAL_RCC_OscConfig+0x176>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d001      	beq.n	8004e22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e1c0      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e22:	4b3d      	ldr	r3, [pc, #244]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	00db      	lsls	r3, r3, #3
 8004e30:	4939      	ldr	r1, [pc, #228]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e36:	e03a      	b.n	8004eae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d020      	beq.n	8004e82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e40:	4b36      	ldr	r3, [pc, #216]	@ (8004f1c <HAL_RCC_OscConfig+0x270>)
 8004e42:	2201      	movs	r2, #1
 8004e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e46:	f7fd fd8f 	bl	8002968 <HAL_GetTick>
 8004e4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e4c:	e008      	b.n	8004e60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e4e:	f7fd fd8b 	bl	8002968 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d901      	bls.n	8004e60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e1a1      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e60:	4b2d      	ldr	r3, [pc, #180]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0302 	and.w	r3, r3, #2
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0f0      	beq.n	8004e4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e6c:	4b2a      	ldr	r3, [pc, #168]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	00db      	lsls	r3, r3, #3
 8004e7a:	4927      	ldr	r1, [pc, #156]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	600b      	str	r3, [r1, #0]
 8004e80:	e015      	b.n	8004eae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e82:	4b26      	ldr	r3, [pc, #152]	@ (8004f1c <HAL_RCC_OscConfig+0x270>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e88:	f7fd fd6e 	bl	8002968 <HAL_GetTick>
 8004e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e90:	f7fd fd6a 	bl	8002968 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e180      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1f0      	bne.n	8004e90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0308 	and.w	r3, r3, #8
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d03a      	beq.n	8004f30 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	699b      	ldr	r3, [r3, #24]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d019      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ec2:	4b17      	ldr	r3, [pc, #92]	@ (8004f20 <HAL_RCC_OscConfig+0x274>)
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ec8:	f7fd fd4e 	bl	8002968 <HAL_GetTick>
 8004ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ece:	e008      	b.n	8004ee2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ed0:	f7fd fd4a 	bl	8002968 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	d901      	bls.n	8004ee2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e160      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8004f18 <HAL_RCC_OscConfig+0x26c>)
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d0f0      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004eee:	2001      	movs	r0, #1
 8004ef0:	f000 face 	bl	8005490 <RCC_Delay>
 8004ef4:	e01c      	b.n	8004f30 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8004f20 <HAL_RCC_OscConfig+0x274>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004efc:	f7fd fd34 	bl	8002968 <HAL_GetTick>
 8004f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f02:	e00f      	b.n	8004f24 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f04:	f7fd fd30 	bl	8002968 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d908      	bls.n	8004f24 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e146      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
 8004f16:	bf00      	nop
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	42420000 	.word	0x42420000
 8004f20:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f24:	4b92      	ldr	r3, [pc, #584]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d1e9      	bne.n	8004f04 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0304 	and.w	r3, r3, #4
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 80a6 	beq.w	800508a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f42:	4b8b      	ldr	r3, [pc, #556]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004f44:	69db      	ldr	r3, [r3, #28]
 8004f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10d      	bne.n	8004f6a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f4e:	4b88      	ldr	r3, [pc, #544]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004f50:	69db      	ldr	r3, [r3, #28]
 8004f52:	4a87      	ldr	r2, [pc, #540]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004f54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f58:	61d3      	str	r3, [r2, #28]
 8004f5a:	4b85      	ldr	r3, [pc, #532]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004f5c:	69db      	ldr	r3, [r3, #28]
 8004f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f62:	60bb      	str	r3, [r7, #8]
 8004f64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f66:	2301      	movs	r3, #1
 8004f68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f6a:	4b82      	ldr	r3, [pc, #520]	@ (8005174 <HAL_RCC_OscConfig+0x4c8>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d118      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f76:	4b7f      	ldr	r3, [pc, #508]	@ (8005174 <HAL_RCC_OscConfig+0x4c8>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a7e      	ldr	r2, [pc, #504]	@ (8005174 <HAL_RCC_OscConfig+0x4c8>)
 8004f7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f82:	f7fd fcf1 	bl	8002968 <HAL_GetTick>
 8004f86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f88:	e008      	b.n	8004f9c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f8a:	f7fd fced 	bl	8002968 <HAL_GetTick>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	2b64      	cmp	r3, #100	@ 0x64
 8004f96:	d901      	bls.n	8004f9c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e103      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f9c:	4b75      	ldr	r3, [pc, #468]	@ (8005174 <HAL_RCC_OscConfig+0x4c8>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0f0      	beq.n	8004f8a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d106      	bne.n	8004fbe <HAL_RCC_OscConfig+0x312>
 8004fb0:	4b6f      	ldr	r3, [pc, #444]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	4a6e      	ldr	r2, [pc, #440]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004fb6:	f043 0301 	orr.w	r3, r3, #1
 8004fba:	6213      	str	r3, [r2, #32]
 8004fbc:	e02d      	b.n	800501a <HAL_RCC_OscConfig+0x36e>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d10c      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x334>
 8004fc6:	4b6a      	ldr	r3, [pc, #424]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	4a69      	ldr	r2, [pc, #420]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004fcc:	f023 0301 	bic.w	r3, r3, #1
 8004fd0:	6213      	str	r3, [r2, #32]
 8004fd2:	4b67      	ldr	r3, [pc, #412]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004fd4:	6a1b      	ldr	r3, [r3, #32]
 8004fd6:	4a66      	ldr	r2, [pc, #408]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004fd8:	f023 0304 	bic.w	r3, r3, #4
 8004fdc:	6213      	str	r3, [r2, #32]
 8004fde:	e01c      	b.n	800501a <HAL_RCC_OscConfig+0x36e>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	2b05      	cmp	r3, #5
 8004fe6:	d10c      	bne.n	8005002 <HAL_RCC_OscConfig+0x356>
 8004fe8:	4b61      	ldr	r3, [pc, #388]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004fea:	6a1b      	ldr	r3, [r3, #32]
 8004fec:	4a60      	ldr	r2, [pc, #384]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004fee:	f043 0304 	orr.w	r3, r3, #4
 8004ff2:	6213      	str	r3, [r2, #32]
 8004ff4:	4b5e      	ldr	r3, [pc, #376]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	4a5d      	ldr	r2, [pc, #372]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8004ffa:	f043 0301 	orr.w	r3, r3, #1
 8004ffe:	6213      	str	r3, [r2, #32]
 8005000:	e00b      	b.n	800501a <HAL_RCC_OscConfig+0x36e>
 8005002:	4b5b      	ldr	r3, [pc, #364]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8005004:	6a1b      	ldr	r3, [r3, #32]
 8005006:	4a5a      	ldr	r2, [pc, #360]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8005008:	f023 0301 	bic.w	r3, r3, #1
 800500c:	6213      	str	r3, [r2, #32]
 800500e:	4b58      	ldr	r3, [pc, #352]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	4a57      	ldr	r2, [pc, #348]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8005014:	f023 0304 	bic.w	r3, r3, #4
 8005018:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d015      	beq.n	800504e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005022:	f7fd fca1 	bl	8002968 <HAL_GetTick>
 8005026:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005028:	e00a      	b.n	8005040 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800502a:	f7fd fc9d 	bl	8002968 <HAL_GetTick>
 800502e:	4602      	mov	r2, r0
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005038:	4293      	cmp	r3, r2
 800503a:	d901      	bls.n	8005040 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e0b1      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005040:	4b4b      	ldr	r3, [pc, #300]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8005042:	6a1b      	ldr	r3, [r3, #32]
 8005044:	f003 0302 	and.w	r3, r3, #2
 8005048:	2b00      	cmp	r3, #0
 800504a:	d0ee      	beq.n	800502a <HAL_RCC_OscConfig+0x37e>
 800504c:	e014      	b.n	8005078 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800504e:	f7fd fc8b 	bl	8002968 <HAL_GetTick>
 8005052:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005054:	e00a      	b.n	800506c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005056:	f7fd fc87 	bl	8002968 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005064:	4293      	cmp	r3, r2
 8005066:	d901      	bls.n	800506c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e09b      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800506c:	4b40      	ldr	r3, [pc, #256]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	f003 0302 	and.w	r3, r3, #2
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1ee      	bne.n	8005056 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005078:	7dfb      	ldrb	r3, [r7, #23]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d105      	bne.n	800508a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800507e:	4b3c      	ldr	r3, [pc, #240]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	4a3b      	ldr	r2, [pc, #236]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8005084:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005088:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	2b00      	cmp	r3, #0
 8005090:	f000 8087 	beq.w	80051a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005094:	4b36      	ldr	r3, [pc, #216]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f003 030c 	and.w	r3, r3, #12
 800509c:	2b08      	cmp	r3, #8
 800509e:	d061      	beq.n	8005164 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	69db      	ldr	r3, [r3, #28]
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d146      	bne.n	8005136 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050a8:	4b33      	ldr	r3, [pc, #204]	@ (8005178 <HAL_RCC_OscConfig+0x4cc>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ae:	f7fd fc5b 	bl	8002968 <HAL_GetTick>
 80050b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050b4:	e008      	b.n	80050c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050b6:	f7fd fc57 	bl	8002968 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d901      	bls.n	80050c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e06d      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050c8:	4b29      	ldr	r3, [pc, #164]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d1f0      	bne.n	80050b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050dc:	d108      	bne.n	80050f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80050de:	4b24      	ldr	r3, [pc, #144]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	4921      	ldr	r1, [pc, #132]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050f0:	4b1f      	ldr	r3, [pc, #124]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a19      	ldr	r1, [r3, #32]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	430b      	orrs	r3, r1
 8005102:	491b      	ldr	r1, [pc, #108]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8005104:	4313      	orrs	r3, r2
 8005106:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005108:	4b1b      	ldr	r3, [pc, #108]	@ (8005178 <HAL_RCC_OscConfig+0x4cc>)
 800510a:	2201      	movs	r2, #1
 800510c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800510e:	f7fd fc2b 	bl	8002968 <HAL_GetTick>
 8005112:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005114:	e008      	b.n	8005128 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005116:	f7fd fc27 	bl	8002968 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	2b02      	cmp	r3, #2
 8005122:	d901      	bls.n	8005128 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	e03d      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005128:	4b11      	ldr	r3, [pc, #68]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005130:	2b00      	cmp	r3, #0
 8005132:	d0f0      	beq.n	8005116 <HAL_RCC_OscConfig+0x46a>
 8005134:	e035      	b.n	80051a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005136:	4b10      	ldr	r3, [pc, #64]	@ (8005178 <HAL_RCC_OscConfig+0x4cc>)
 8005138:	2200      	movs	r2, #0
 800513a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800513c:	f7fd fc14 	bl	8002968 <HAL_GetTick>
 8005140:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005142:	e008      	b.n	8005156 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005144:	f7fd fc10 	bl	8002968 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b02      	cmp	r3, #2
 8005150:	d901      	bls.n	8005156 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e026      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005156:	4b06      	ldr	r3, [pc, #24]	@ (8005170 <HAL_RCC_OscConfig+0x4c4>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1f0      	bne.n	8005144 <HAL_RCC_OscConfig+0x498>
 8005162:	e01e      	b.n	80051a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	69db      	ldr	r3, [r3, #28]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d107      	bne.n	800517c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e019      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
 8005170:	40021000 	.word	0x40021000
 8005174:	40007000 	.word	0x40007000
 8005178:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800517c:	4b0b      	ldr	r3, [pc, #44]	@ (80051ac <HAL_RCC_OscConfig+0x500>)
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	429a      	cmp	r2, r3
 800518e:	d106      	bne.n	800519e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800519a:	429a      	cmp	r2, r3
 800519c:	d001      	beq.n	80051a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e000      	b.n	80051a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	40021000 	.word	0x40021000

080051b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d101      	bne.n	80051c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e0d0      	b.n	8005366 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051c4:	4b6a      	ldr	r3, [pc, #424]	@ (8005370 <HAL_RCC_ClockConfig+0x1c0>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0307 	and.w	r3, r3, #7
 80051cc:	683a      	ldr	r2, [r7, #0]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d910      	bls.n	80051f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051d2:	4b67      	ldr	r3, [pc, #412]	@ (8005370 <HAL_RCC_ClockConfig+0x1c0>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f023 0207 	bic.w	r2, r3, #7
 80051da:	4965      	ldr	r1, [pc, #404]	@ (8005370 <HAL_RCC_ClockConfig+0x1c0>)
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	4313      	orrs	r3, r2
 80051e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051e2:	4b63      	ldr	r3, [pc, #396]	@ (8005370 <HAL_RCC_ClockConfig+0x1c0>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0307 	and.w	r3, r3, #7
 80051ea:	683a      	ldr	r2, [r7, #0]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d001      	beq.n	80051f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e0b8      	b.n	8005366 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0302 	and.w	r3, r3, #2
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d020      	beq.n	8005242 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0304 	and.w	r3, r3, #4
 8005208:	2b00      	cmp	r3, #0
 800520a:	d005      	beq.n	8005218 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800520c:	4b59      	ldr	r3, [pc, #356]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	4a58      	ldr	r2, [pc, #352]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 8005212:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005216:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0308 	and.w	r3, r3, #8
 8005220:	2b00      	cmp	r3, #0
 8005222:	d005      	beq.n	8005230 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005224:	4b53      	ldr	r3, [pc, #332]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	4a52      	ldr	r2, [pc, #328]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 800522a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800522e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005230:	4b50      	ldr	r3, [pc, #320]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	494d      	ldr	r1, [pc, #308]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 800523e:	4313      	orrs	r3, r2
 8005240:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b00      	cmp	r3, #0
 800524c:	d040      	beq.n	80052d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d107      	bne.n	8005266 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005256:	4b47      	ldr	r3, [pc, #284]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d115      	bne.n	800528e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e07f      	b.n	8005366 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	2b02      	cmp	r3, #2
 800526c:	d107      	bne.n	800527e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800526e:	4b41      	ldr	r3, [pc, #260]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d109      	bne.n	800528e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e073      	b.n	8005366 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800527e:	4b3d      	ldr	r3, [pc, #244]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0302 	and.w	r3, r3, #2
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e06b      	b.n	8005366 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800528e:	4b39      	ldr	r3, [pc, #228]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f023 0203 	bic.w	r2, r3, #3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	4936      	ldr	r1, [pc, #216]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 800529c:	4313      	orrs	r3, r2
 800529e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052a0:	f7fd fb62 	bl	8002968 <HAL_GetTick>
 80052a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052a6:	e00a      	b.n	80052be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052a8:	f7fd fb5e 	bl	8002968 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d901      	bls.n	80052be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e053      	b.n	8005366 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052be:	4b2d      	ldr	r3, [pc, #180]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f003 020c 	and.w	r2, r3, #12
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d1eb      	bne.n	80052a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052d0:	4b27      	ldr	r3, [pc, #156]	@ (8005370 <HAL_RCC_ClockConfig+0x1c0>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0307 	and.w	r3, r3, #7
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	429a      	cmp	r2, r3
 80052dc:	d210      	bcs.n	8005300 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052de:	4b24      	ldr	r3, [pc, #144]	@ (8005370 <HAL_RCC_ClockConfig+0x1c0>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f023 0207 	bic.w	r2, r3, #7
 80052e6:	4922      	ldr	r1, [pc, #136]	@ (8005370 <HAL_RCC_ClockConfig+0x1c0>)
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ee:	4b20      	ldr	r3, [pc, #128]	@ (8005370 <HAL_RCC_ClockConfig+0x1c0>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 0307 	and.w	r3, r3, #7
 80052f6:	683a      	ldr	r2, [r7, #0]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d001      	beq.n	8005300 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e032      	b.n	8005366 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0304 	and.w	r3, r3, #4
 8005308:	2b00      	cmp	r3, #0
 800530a:	d008      	beq.n	800531e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800530c:	4b19      	ldr	r3, [pc, #100]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	4916      	ldr	r1, [pc, #88]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 800531a:	4313      	orrs	r3, r2
 800531c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0308 	and.w	r3, r3, #8
 8005326:	2b00      	cmp	r3, #0
 8005328:	d009      	beq.n	800533e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800532a:	4b12      	ldr	r3, [pc, #72]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	00db      	lsls	r3, r3, #3
 8005338:	490e      	ldr	r1, [pc, #56]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 800533a:	4313      	orrs	r3, r2
 800533c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800533e:	f000 f821 	bl	8005384 <HAL_RCC_GetSysClockFreq>
 8005342:	4602      	mov	r2, r0
 8005344:	4b0b      	ldr	r3, [pc, #44]	@ (8005374 <HAL_RCC_ClockConfig+0x1c4>)
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	091b      	lsrs	r3, r3, #4
 800534a:	f003 030f 	and.w	r3, r3, #15
 800534e:	490a      	ldr	r1, [pc, #40]	@ (8005378 <HAL_RCC_ClockConfig+0x1c8>)
 8005350:	5ccb      	ldrb	r3, [r1, r3]
 8005352:	fa22 f303 	lsr.w	r3, r2, r3
 8005356:	4a09      	ldr	r2, [pc, #36]	@ (800537c <HAL_RCC_ClockConfig+0x1cc>)
 8005358:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800535a:	4b09      	ldr	r3, [pc, #36]	@ (8005380 <HAL_RCC_ClockConfig+0x1d0>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4618      	mov	r0, r3
 8005360:	f7fd fac0 	bl	80028e4 <HAL_InitTick>

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	40022000 	.word	0x40022000
 8005374:	40021000 	.word	0x40021000
 8005378:	0800eca0 	.word	0x0800eca0
 800537c:	20000008 	.word	0x20000008
 8005380:	2000000c 	.word	0x2000000c

08005384 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005384:	b480      	push	{r7}
 8005386:	b087      	sub	sp, #28
 8005388:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800538a:	2300      	movs	r3, #0
 800538c:	60fb      	str	r3, [r7, #12]
 800538e:	2300      	movs	r3, #0
 8005390:	60bb      	str	r3, [r7, #8]
 8005392:	2300      	movs	r3, #0
 8005394:	617b      	str	r3, [r7, #20]
 8005396:	2300      	movs	r3, #0
 8005398:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800539a:	2300      	movs	r3, #0
 800539c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800539e:	4b1e      	ldr	r3, [pc, #120]	@ (8005418 <HAL_RCC_GetSysClockFreq+0x94>)
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f003 030c 	and.w	r3, r3, #12
 80053aa:	2b04      	cmp	r3, #4
 80053ac:	d002      	beq.n	80053b4 <HAL_RCC_GetSysClockFreq+0x30>
 80053ae:	2b08      	cmp	r3, #8
 80053b0:	d003      	beq.n	80053ba <HAL_RCC_GetSysClockFreq+0x36>
 80053b2:	e027      	b.n	8005404 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053b4:	4b19      	ldr	r3, [pc, #100]	@ (800541c <HAL_RCC_GetSysClockFreq+0x98>)
 80053b6:	613b      	str	r3, [r7, #16]
      break;
 80053b8:	e027      	b.n	800540a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	0c9b      	lsrs	r3, r3, #18
 80053be:	f003 030f 	and.w	r3, r3, #15
 80053c2:	4a17      	ldr	r2, [pc, #92]	@ (8005420 <HAL_RCC_GetSysClockFreq+0x9c>)
 80053c4:	5cd3      	ldrb	r3, [r2, r3]
 80053c6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d010      	beq.n	80053f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80053d2:	4b11      	ldr	r3, [pc, #68]	@ (8005418 <HAL_RCC_GetSysClockFreq+0x94>)
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	0c5b      	lsrs	r3, r3, #17
 80053d8:	f003 0301 	and.w	r3, r3, #1
 80053dc:	4a11      	ldr	r2, [pc, #68]	@ (8005424 <HAL_RCC_GetSysClockFreq+0xa0>)
 80053de:	5cd3      	ldrb	r3, [r2, r3]
 80053e0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a0d      	ldr	r2, [pc, #52]	@ (800541c <HAL_RCC_GetSysClockFreq+0x98>)
 80053e6:	fb03 f202 	mul.w	r2, r3, r2
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f0:	617b      	str	r3, [r7, #20]
 80053f2:	e004      	b.n	80053fe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a0c      	ldr	r2, [pc, #48]	@ (8005428 <HAL_RCC_GetSysClockFreq+0xa4>)
 80053f8:	fb02 f303 	mul.w	r3, r2, r3
 80053fc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	613b      	str	r3, [r7, #16]
      break;
 8005402:	e002      	b.n	800540a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005404:	4b05      	ldr	r3, [pc, #20]	@ (800541c <HAL_RCC_GetSysClockFreq+0x98>)
 8005406:	613b      	str	r3, [r7, #16]
      break;
 8005408:	bf00      	nop
    }
  }
  return sysclockfreq;
 800540a:	693b      	ldr	r3, [r7, #16]
}
 800540c:	4618      	mov	r0, r3
 800540e:	371c      	adds	r7, #28
 8005410:	46bd      	mov	sp, r7
 8005412:	bc80      	pop	{r7}
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	40021000 	.word	0x40021000
 800541c:	007a1200 	.word	0x007a1200
 8005420:	0800ecb8 	.word	0x0800ecb8
 8005424:	0800ecc8 	.word	0x0800ecc8
 8005428:	003d0900 	.word	0x003d0900

0800542c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800542c:	b480      	push	{r7}
 800542e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005430:	4b02      	ldr	r3, [pc, #8]	@ (800543c <HAL_RCC_GetHCLKFreq+0x10>)
 8005432:	681b      	ldr	r3, [r3, #0]
}
 8005434:	4618      	mov	r0, r3
 8005436:	46bd      	mov	sp, r7
 8005438:	bc80      	pop	{r7}
 800543a:	4770      	bx	lr
 800543c:	20000008 	.word	0x20000008

08005440 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005444:	f7ff fff2 	bl	800542c <HAL_RCC_GetHCLKFreq>
 8005448:	4602      	mov	r2, r0
 800544a:	4b05      	ldr	r3, [pc, #20]	@ (8005460 <HAL_RCC_GetPCLK1Freq+0x20>)
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	0a1b      	lsrs	r3, r3, #8
 8005450:	f003 0307 	and.w	r3, r3, #7
 8005454:	4903      	ldr	r1, [pc, #12]	@ (8005464 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005456:	5ccb      	ldrb	r3, [r1, r3]
 8005458:	fa22 f303 	lsr.w	r3, r2, r3
}
 800545c:	4618      	mov	r0, r3
 800545e:	bd80      	pop	{r7, pc}
 8005460:	40021000 	.word	0x40021000
 8005464:	0800ecb0 	.word	0x0800ecb0

08005468 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800546c:	f7ff ffde 	bl	800542c <HAL_RCC_GetHCLKFreq>
 8005470:	4602      	mov	r2, r0
 8005472:	4b05      	ldr	r3, [pc, #20]	@ (8005488 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	0adb      	lsrs	r3, r3, #11
 8005478:	f003 0307 	and.w	r3, r3, #7
 800547c:	4903      	ldr	r1, [pc, #12]	@ (800548c <HAL_RCC_GetPCLK2Freq+0x24>)
 800547e:	5ccb      	ldrb	r3, [r1, r3]
 8005480:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005484:	4618      	mov	r0, r3
 8005486:	bd80      	pop	{r7, pc}
 8005488:	40021000 	.word	0x40021000
 800548c:	0800ecb0 	.word	0x0800ecb0

08005490 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005498:	4b0a      	ldr	r3, [pc, #40]	@ (80054c4 <RCC_Delay+0x34>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a0a      	ldr	r2, [pc, #40]	@ (80054c8 <RCC_Delay+0x38>)
 800549e:	fba2 2303 	umull	r2, r3, r2, r3
 80054a2:	0a5b      	lsrs	r3, r3, #9
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	fb02 f303 	mul.w	r3, r2, r3
 80054aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80054ac:	bf00      	nop
  }
  while (Delay --);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	1e5a      	subs	r2, r3, #1
 80054b2:	60fa      	str	r2, [r7, #12]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1f9      	bne.n	80054ac <RCC_Delay+0x1c>
}
 80054b8:	bf00      	nop
 80054ba:	bf00      	nop
 80054bc:	3714      	adds	r7, #20
 80054be:	46bd      	mov	sp, r7
 80054c0:	bc80      	pop	{r7}
 80054c2:	4770      	bx	lr
 80054c4:	20000008 	.word	0x20000008
 80054c8:	10624dd3 	.word	0x10624dd3

080054cc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80054d4:	2300      	movs	r3, #0
 80054d6:	613b      	str	r3, [r7, #16]
 80054d8:	2300      	movs	r3, #0
 80054da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d07d      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80054e8:	2300      	movs	r3, #0
 80054ea:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054ec:	4b4f      	ldr	r3, [pc, #316]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054ee:	69db      	ldr	r3, [r3, #28]
 80054f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10d      	bne.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054f8:	4b4c      	ldr	r3, [pc, #304]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054fa:	69db      	ldr	r3, [r3, #28]
 80054fc:	4a4b      	ldr	r2, [pc, #300]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005502:	61d3      	str	r3, [r2, #28]
 8005504:	4b49      	ldr	r3, [pc, #292]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005506:	69db      	ldr	r3, [r3, #28]
 8005508:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800550c:	60bb      	str	r3, [r7, #8]
 800550e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005510:	2301      	movs	r3, #1
 8005512:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005514:	4b46      	ldr	r3, [pc, #280]	@ (8005630 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800551c:	2b00      	cmp	r3, #0
 800551e:	d118      	bne.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005520:	4b43      	ldr	r3, [pc, #268]	@ (8005630 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a42      	ldr	r2, [pc, #264]	@ (8005630 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800552a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800552c:	f7fd fa1c 	bl	8002968 <HAL_GetTick>
 8005530:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005532:	e008      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005534:	f7fd fa18 	bl	8002968 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b64      	cmp	r3, #100	@ 0x64
 8005540:	d901      	bls.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e06d      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005546:	4b3a      	ldr	r3, [pc, #232]	@ (8005630 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800554e:	2b00      	cmp	r3, #0
 8005550:	d0f0      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005552:	4b36      	ldr	r3, [pc, #216]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800555a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d02e      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	429a      	cmp	r2, r3
 800556e:	d027      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005570:	4b2e      	ldr	r3, [pc, #184]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005572:	6a1b      	ldr	r3, [r3, #32]
 8005574:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005578:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800557a:	4b2e      	ldr	r3, [pc, #184]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800557c:	2201      	movs	r2, #1
 800557e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005580:	4b2c      	ldr	r3, [pc, #176]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005582:	2200      	movs	r2, #0
 8005584:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005586:	4a29      	ldr	r2, [pc, #164]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	2b00      	cmp	r3, #0
 8005594:	d014      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005596:	f7fd f9e7 	bl	8002968 <HAL_GetTick>
 800559a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800559c:	e00a      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800559e:	f7fd f9e3 	bl	8002968 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d901      	bls.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e036      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055b4:	4b1d      	ldr	r3, [pc, #116]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d0ee      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055c0:	4b1a      	ldr	r3, [pc, #104]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055c2:	6a1b      	ldr	r3, [r3, #32]
 80055c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	4917      	ldr	r1, [pc, #92]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055d2:	7dfb      	ldrb	r3, [r7, #23]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d105      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055d8:	4b14      	ldr	r3, [pc, #80]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055da:	69db      	ldr	r3, [r3, #28]
 80055dc:	4a13      	ldr	r2, [pc, #76]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055e2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0302 	and.w	r3, r3, #2
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d008      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80055f0:	4b0e      	ldr	r3, [pc, #56]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	490b      	ldr	r1, [pc, #44]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0310 	and.w	r3, r3, #16
 800560a:	2b00      	cmp	r3, #0
 800560c:	d008      	beq.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800560e:	4b07      	ldr	r3, [pc, #28]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	4904      	ldr	r1, [pc, #16]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800561c:	4313      	orrs	r3, r2
 800561e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	40021000 	.word	0x40021000
 8005630:	40007000 	.word	0x40007000
 8005634:	42420440 	.word	0x42420440

08005638 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e041      	b.n	80056ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d106      	bne.n	8005664 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f7fc fcd8 	bl	8002014 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2202      	movs	r2, #2
 8005668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3304      	adds	r3, #4
 8005674:	4619      	mov	r1, r3
 8005676:	4610      	mov	r0, r2
 8005678:	f000 fe42 	bl	8006300 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3708      	adds	r7, #8
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
	...

080056d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d001      	beq.n	80056f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e044      	b.n	800577a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2202      	movs	r2, #2
 80056f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f042 0201 	orr.w	r2, r2, #1
 8005706:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a1d      	ldr	r2, [pc, #116]	@ (8005784 <HAL_TIM_Base_Start_IT+0xac>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d018      	beq.n	8005744 <HAL_TIM_Base_Start_IT+0x6c>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a1c      	ldr	r2, [pc, #112]	@ (8005788 <HAL_TIM_Base_Start_IT+0xb0>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d013      	beq.n	8005744 <HAL_TIM_Base_Start_IT+0x6c>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005724:	d00e      	beq.n	8005744 <HAL_TIM_Base_Start_IT+0x6c>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a18      	ldr	r2, [pc, #96]	@ (800578c <HAL_TIM_Base_Start_IT+0xb4>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d009      	beq.n	8005744 <HAL_TIM_Base_Start_IT+0x6c>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a16      	ldr	r2, [pc, #88]	@ (8005790 <HAL_TIM_Base_Start_IT+0xb8>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d004      	beq.n	8005744 <HAL_TIM_Base_Start_IT+0x6c>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a15      	ldr	r2, [pc, #84]	@ (8005794 <HAL_TIM_Base_Start_IT+0xbc>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d111      	bne.n	8005768 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	f003 0307 	and.w	r3, r3, #7
 800574e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2b06      	cmp	r3, #6
 8005754:	d010      	beq.n	8005778 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f042 0201 	orr.w	r2, r2, #1
 8005764:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005766:	e007      	b.n	8005778 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f042 0201 	orr.w	r2, r2, #1
 8005776:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	bc80      	pop	{r7}
 8005782:	4770      	bx	lr
 8005784:	40012c00 	.word	0x40012c00
 8005788:	40013400 	.word	0x40013400
 800578c:	40000400 	.word	0x40000400
 8005790:	40000800 	.word	0x40000800
 8005794:	40000c00 	.word	0x40000c00

08005798 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b082      	sub	sp, #8
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d101      	bne.n	80057aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e041      	b.n	800582e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d106      	bne.n	80057c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f839 	bl	8005836 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2202      	movs	r2, #2
 80057c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	3304      	adds	r3, #4
 80057d4:	4619      	mov	r1, r3
 80057d6:	4610      	mov	r0, r2
 80057d8:	f000 fd92 	bl	8006300 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3708      	adds	r7, #8
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005836:	b480      	push	{r7}
 8005838:	b083      	sub	sp, #12
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	bc80      	pop	{r7}
 8005846:	4770      	bx	lr

08005848 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d109      	bne.n	800586c <HAL_TIM_PWM_Start+0x24>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800585e:	b2db      	uxtb	r3, r3
 8005860:	2b01      	cmp	r3, #1
 8005862:	bf14      	ite	ne
 8005864:	2301      	movne	r3, #1
 8005866:	2300      	moveq	r3, #0
 8005868:	b2db      	uxtb	r3, r3
 800586a:	e022      	b.n	80058b2 <HAL_TIM_PWM_Start+0x6a>
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	2b04      	cmp	r3, #4
 8005870:	d109      	bne.n	8005886 <HAL_TIM_PWM_Start+0x3e>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b01      	cmp	r3, #1
 800587c:	bf14      	ite	ne
 800587e:	2301      	movne	r3, #1
 8005880:	2300      	moveq	r3, #0
 8005882:	b2db      	uxtb	r3, r3
 8005884:	e015      	b.n	80058b2 <HAL_TIM_PWM_Start+0x6a>
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	2b08      	cmp	r3, #8
 800588a:	d109      	bne.n	80058a0 <HAL_TIM_PWM_Start+0x58>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005892:	b2db      	uxtb	r3, r3
 8005894:	2b01      	cmp	r3, #1
 8005896:	bf14      	ite	ne
 8005898:	2301      	movne	r3, #1
 800589a:	2300      	moveq	r3, #0
 800589c:	b2db      	uxtb	r3, r3
 800589e:	e008      	b.n	80058b2 <HAL_TIM_PWM_Start+0x6a>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	bf14      	ite	ne
 80058ac:	2301      	movne	r3, #1
 80058ae:	2300      	moveq	r3, #0
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e072      	b.n	80059a0 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d104      	bne.n	80058ca <HAL_TIM_PWM_Start+0x82>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2202      	movs	r2, #2
 80058c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058c8:	e013      	b.n	80058f2 <HAL_TIM_PWM_Start+0xaa>
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	2b04      	cmp	r3, #4
 80058ce:	d104      	bne.n	80058da <HAL_TIM_PWM_Start+0x92>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2202      	movs	r2, #2
 80058d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058d8:	e00b      	b.n	80058f2 <HAL_TIM_PWM_Start+0xaa>
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	2b08      	cmp	r3, #8
 80058de:	d104      	bne.n	80058ea <HAL_TIM_PWM_Start+0xa2>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2202      	movs	r2, #2
 80058e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058e8:	e003      	b.n	80058f2 <HAL_TIM_PWM_Start+0xaa>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2202      	movs	r2, #2
 80058ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2201      	movs	r2, #1
 80058f8:	6839      	ldr	r1, [r7, #0]
 80058fa:	4618      	mov	r0, r3
 80058fc:	f001 f8e1 	bl	8006ac2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a28      	ldr	r2, [pc, #160]	@ (80059a8 <HAL_TIM_PWM_Start+0x160>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d004      	beq.n	8005914 <HAL_TIM_PWM_Start+0xcc>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a27      	ldr	r2, [pc, #156]	@ (80059ac <HAL_TIM_PWM_Start+0x164>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d101      	bne.n	8005918 <HAL_TIM_PWM_Start+0xd0>
 8005914:	2301      	movs	r3, #1
 8005916:	e000      	b.n	800591a <HAL_TIM_PWM_Start+0xd2>
 8005918:	2300      	movs	r3, #0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d007      	beq.n	800592e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800592c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a1d      	ldr	r2, [pc, #116]	@ (80059a8 <HAL_TIM_PWM_Start+0x160>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d018      	beq.n	800596a <HAL_TIM_PWM_Start+0x122>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a1b      	ldr	r2, [pc, #108]	@ (80059ac <HAL_TIM_PWM_Start+0x164>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d013      	beq.n	800596a <HAL_TIM_PWM_Start+0x122>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800594a:	d00e      	beq.n	800596a <HAL_TIM_PWM_Start+0x122>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a17      	ldr	r2, [pc, #92]	@ (80059b0 <HAL_TIM_PWM_Start+0x168>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d009      	beq.n	800596a <HAL_TIM_PWM_Start+0x122>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a16      	ldr	r2, [pc, #88]	@ (80059b4 <HAL_TIM_PWM_Start+0x16c>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d004      	beq.n	800596a <HAL_TIM_PWM_Start+0x122>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a14      	ldr	r2, [pc, #80]	@ (80059b8 <HAL_TIM_PWM_Start+0x170>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d111      	bne.n	800598e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f003 0307 	and.w	r3, r3, #7
 8005974:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2b06      	cmp	r3, #6
 800597a:	d010      	beq.n	800599e <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f042 0201 	orr.w	r2, r2, #1
 800598a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800598c:	e007      	b.n	800599e <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f042 0201 	orr.w	r2, r2, #1
 800599c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3710      	adds	r7, #16
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	40012c00 	.word	0x40012c00
 80059ac:	40013400 	.word	0x40013400
 80059b0:	40000400 	.word	0x40000400
 80059b4:	40000800 	.word	0x40000800
 80059b8:	40000c00 	.word	0x40000c00

080059bc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b082      	sub	sp, #8
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d101      	bne.n	80059ce <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e041      	b.n	8005a52 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d106      	bne.n	80059e8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f839 	bl	8005a5a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2202      	movs	r2, #2
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	3304      	adds	r3, #4
 80059f8:	4619      	mov	r1, r3
 80059fa:	4610      	mov	r0, r2
 80059fc:	f000 fc80 	bl	8006300 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3708      	adds	r7, #8
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b083      	sub	sp, #12
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005a62:	bf00      	nop
 8005a64:	370c      	adds	r7, #12
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bc80      	pop	{r7}
 8005a6a:	4770      	bx	lr

08005a6c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a76:	2300      	movs	r3, #0
 8005a78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d104      	bne.n	8005a8a <HAL_TIM_IC_Start_IT+0x1e>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	e013      	b.n	8005ab2 <HAL_TIM_IC_Start_IT+0x46>
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2b04      	cmp	r3, #4
 8005a8e:	d104      	bne.n	8005a9a <HAL_TIM_IC_Start_IT+0x2e>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	e00b      	b.n	8005ab2 <HAL_TIM_IC_Start_IT+0x46>
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	2b08      	cmp	r3, #8
 8005a9e:	d104      	bne.n	8005aaa <HAL_TIM_IC_Start_IT+0x3e>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	e003      	b.n	8005ab2 <HAL_TIM_IC_Start_IT+0x46>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d104      	bne.n	8005ac4 <HAL_TIM_IC_Start_IT+0x58>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	e013      	b.n	8005aec <HAL_TIM_IC_Start_IT+0x80>
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	2b04      	cmp	r3, #4
 8005ac8:	d104      	bne.n	8005ad4 <HAL_TIM_IC_Start_IT+0x68>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	e00b      	b.n	8005aec <HAL_TIM_IC_Start_IT+0x80>
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	2b08      	cmp	r3, #8
 8005ad8:	d104      	bne.n	8005ae4 <HAL_TIM_IC_Start_IT+0x78>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	e003      	b.n	8005aec <HAL_TIM_IC_Start_IT+0x80>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005aee:	7bbb      	ldrb	r3, [r7, #14]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d102      	bne.n	8005afa <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005af4:	7b7b      	ldrb	r3, [r7, #13]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d001      	beq.n	8005afe <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e0c2      	b.n	8005c84 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d104      	bne.n	8005b0e <HAL_TIM_IC_Start_IT+0xa2>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2202      	movs	r2, #2
 8005b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b0c:	e013      	b.n	8005b36 <HAL_TIM_IC_Start_IT+0xca>
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2b04      	cmp	r3, #4
 8005b12:	d104      	bne.n	8005b1e <HAL_TIM_IC_Start_IT+0xb2>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2202      	movs	r2, #2
 8005b18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b1c:	e00b      	b.n	8005b36 <HAL_TIM_IC_Start_IT+0xca>
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	2b08      	cmp	r3, #8
 8005b22:	d104      	bne.n	8005b2e <HAL_TIM_IC_Start_IT+0xc2>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2202      	movs	r2, #2
 8005b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b2c:	e003      	b.n	8005b36 <HAL_TIM_IC_Start_IT+0xca>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2202      	movs	r2, #2
 8005b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d104      	bne.n	8005b46 <HAL_TIM_IC_Start_IT+0xda>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2202      	movs	r2, #2
 8005b40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b44:	e013      	b.n	8005b6e <HAL_TIM_IC_Start_IT+0x102>
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	2b04      	cmp	r3, #4
 8005b4a:	d104      	bne.n	8005b56 <HAL_TIM_IC_Start_IT+0xea>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2202      	movs	r2, #2
 8005b50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b54:	e00b      	b.n	8005b6e <HAL_TIM_IC_Start_IT+0x102>
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	2b08      	cmp	r3, #8
 8005b5a:	d104      	bne.n	8005b66 <HAL_TIM_IC_Start_IT+0xfa>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2202      	movs	r2, #2
 8005b60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b64:	e003      	b.n	8005b6e <HAL_TIM_IC_Start_IT+0x102>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2202      	movs	r2, #2
 8005b6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b0c      	cmp	r3, #12
 8005b72:	d841      	bhi.n	8005bf8 <HAL_TIM_IC_Start_IT+0x18c>
 8005b74:	a201      	add	r2, pc, #4	@ (adr r2, 8005b7c <HAL_TIM_IC_Start_IT+0x110>)
 8005b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b7a:	bf00      	nop
 8005b7c:	08005bb1 	.word	0x08005bb1
 8005b80:	08005bf9 	.word	0x08005bf9
 8005b84:	08005bf9 	.word	0x08005bf9
 8005b88:	08005bf9 	.word	0x08005bf9
 8005b8c:	08005bc3 	.word	0x08005bc3
 8005b90:	08005bf9 	.word	0x08005bf9
 8005b94:	08005bf9 	.word	0x08005bf9
 8005b98:	08005bf9 	.word	0x08005bf9
 8005b9c:	08005bd5 	.word	0x08005bd5
 8005ba0:	08005bf9 	.word	0x08005bf9
 8005ba4:	08005bf9 	.word	0x08005bf9
 8005ba8:	08005bf9 	.word	0x08005bf9
 8005bac:	08005be7 	.word	0x08005be7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0202 	orr.w	r2, r2, #2
 8005bbe:	60da      	str	r2, [r3, #12]
      break;
 8005bc0:	e01d      	b.n	8005bfe <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68da      	ldr	r2, [r3, #12]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f042 0204 	orr.w	r2, r2, #4
 8005bd0:	60da      	str	r2, [r3, #12]
      break;
 8005bd2:	e014      	b.n	8005bfe <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68da      	ldr	r2, [r3, #12]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f042 0208 	orr.w	r2, r2, #8
 8005be2:	60da      	str	r2, [r3, #12]
      break;
 8005be4:	e00b      	b.n	8005bfe <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68da      	ldr	r2, [r3, #12]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f042 0210 	orr.w	r2, r2, #16
 8005bf4:	60da      	str	r2, [r3, #12]
      break;
 8005bf6:	e002      	b.n	8005bfe <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	73fb      	strb	r3, [r7, #15]
      break;
 8005bfc:	bf00      	nop
  }

  if (status == HAL_OK)
 8005bfe:	7bfb      	ldrb	r3, [r7, #15]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d13e      	bne.n	8005c82 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	6839      	ldr	r1, [r7, #0]
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f000 ff58 	bl	8006ac2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a1d      	ldr	r2, [pc, #116]	@ (8005c8c <HAL_TIM_IC_Start_IT+0x220>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d018      	beq.n	8005c4e <HAL_TIM_IC_Start_IT+0x1e2>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a1b      	ldr	r2, [pc, #108]	@ (8005c90 <HAL_TIM_IC_Start_IT+0x224>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d013      	beq.n	8005c4e <HAL_TIM_IC_Start_IT+0x1e2>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c2e:	d00e      	beq.n	8005c4e <HAL_TIM_IC_Start_IT+0x1e2>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a17      	ldr	r2, [pc, #92]	@ (8005c94 <HAL_TIM_IC_Start_IT+0x228>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d009      	beq.n	8005c4e <HAL_TIM_IC_Start_IT+0x1e2>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a16      	ldr	r2, [pc, #88]	@ (8005c98 <HAL_TIM_IC_Start_IT+0x22c>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d004      	beq.n	8005c4e <HAL_TIM_IC_Start_IT+0x1e2>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a14      	ldr	r2, [pc, #80]	@ (8005c9c <HAL_TIM_IC_Start_IT+0x230>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d111      	bne.n	8005c72 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 0307 	and.w	r3, r3, #7
 8005c58:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	2b06      	cmp	r3, #6
 8005c5e:	d010      	beq.n	8005c82 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f042 0201 	orr.w	r2, r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c70:	e007      	b.n	8005c82 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f042 0201 	orr.w	r2, r2, #1
 8005c80:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3710      	adds	r7, #16
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	40012c00 	.word	0x40012c00
 8005c90:	40013400 	.word	0x40013400
 8005c94:	40000400 	.word	0x40000400
 8005c98:	40000800 	.word	0x40000800
 8005c9c:	40000c00 	.word	0x40000c00

08005ca0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	f003 0302 	and.w	r3, r3, #2
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d020      	beq.n	8005d04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f003 0302 	and.w	r3, r3, #2
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d01b      	beq.n	8005d04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f06f 0202 	mvn.w	r2, #2
 8005cd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	f003 0303 	and.w	r3, r3, #3
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d003      	beq.n	8005cf2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f7fb fd1c 	bl	8001728 <HAL_TIM_IC_CaptureCallback>
 8005cf0:	e005      	b.n	8005cfe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 fae9 	bl	80062ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 faef 	bl	80062dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	f003 0304 	and.w	r3, r3, #4
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d020      	beq.n	8005d50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d01b      	beq.n	8005d50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f06f 0204 	mvn.w	r2, #4
 8005d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2202      	movs	r2, #2
 8005d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	699b      	ldr	r3, [r3, #24]
 8005d2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d003      	beq.n	8005d3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7fb fcf6 	bl	8001728 <HAL_TIM_IC_CaptureCallback>
 8005d3c:	e005      	b.n	8005d4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 fac3 	bl	80062ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 fac9 	bl	80062dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f003 0308 	and.w	r3, r3, #8
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d020      	beq.n	8005d9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f003 0308 	and.w	r3, r3, #8
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d01b      	beq.n	8005d9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f06f 0208 	mvn.w	r2, #8
 8005d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2204      	movs	r2, #4
 8005d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	69db      	ldr	r3, [r3, #28]
 8005d7a:	f003 0303 	and.w	r3, r3, #3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d003      	beq.n	8005d8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f7fb fcd0 	bl	8001728 <HAL_TIM_IC_CaptureCallback>
 8005d88:	e005      	b.n	8005d96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 fa9d 	bl	80062ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f000 faa3 	bl	80062dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	f003 0310 	and.w	r3, r3, #16
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d020      	beq.n	8005de8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f003 0310 	and.w	r3, r3, #16
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d01b      	beq.n	8005de8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f06f 0210 	mvn.w	r2, #16
 8005db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2208      	movs	r2, #8
 8005dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d003      	beq.n	8005dd6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f7fb fcaa 	bl	8001728 <HAL_TIM_IC_CaptureCallback>
 8005dd4:	e005      	b.n	8005de2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f000 fa77 	bl	80062ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f000 fa7d 	bl	80062dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00c      	beq.n	8005e0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f003 0301 	and.w	r3, r3, #1
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d007      	beq.n	8005e0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f06f 0201 	mvn.w	r2, #1
 8005e04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7fb fca4 	bl	8001754 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d00c      	beq.n	8005e30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d007      	beq.n	8005e30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005e28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 fee3 	bl	8006bf6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d00c      	beq.n	8005e54 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d007      	beq.n	8005e54 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 fa4d 	bl	80062ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	f003 0320 	and.w	r3, r3, #32
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00c      	beq.n	8005e78 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f003 0320 	and.w	r3, r3, #32
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d007      	beq.n	8005e78 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f06f 0220 	mvn.w	r2, #32
 8005e70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 feb6 	bl	8006be4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e78:	bf00      	nop
 8005e7a:	3710      	adds	r7, #16
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b086      	sub	sp, #24
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d101      	bne.n	8005e9e <HAL_TIM_IC_ConfigChannel+0x1e>
 8005e9a:	2302      	movs	r3, #2
 8005e9c:	e088      	b.n	8005fb0 <HAL_TIM_IC_ConfigChannel+0x130>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d11b      	bne.n	8005ee4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005ebc:	f000 fc52 	bl	8006764 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	699a      	ldr	r2, [r3, #24]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f022 020c 	bic.w	r2, r2, #12
 8005ece:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6999      	ldr	r1, [r3, #24]
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	689a      	ldr	r2, [r3, #8]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	619a      	str	r2, [r3, #24]
 8005ee2:	e060      	b.n	8005fa6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b04      	cmp	r3, #4
 8005ee8:	d11c      	bne.n	8005f24 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005efa:	f000 fcc7 	bl	800688c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	699a      	ldr	r2, [r3, #24]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005f0c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	6999      	ldr	r1, [r3, #24]
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	021a      	lsls	r2, r3, #8
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	619a      	str	r2, [r3, #24]
 8005f22:	e040      	b.n	8005fa6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2b08      	cmp	r3, #8
 8005f28:	d11b      	bne.n	8005f62 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005f3a:	f000 fd12 	bl	8006962 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	69da      	ldr	r2, [r3, #28]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f022 020c 	bic.w	r2, r2, #12
 8005f4c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	69d9      	ldr	r1, [r3, #28]
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	689a      	ldr	r2, [r3, #8]
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	61da      	str	r2, [r3, #28]
 8005f60:	e021      	b.n	8005fa6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2b0c      	cmp	r3, #12
 8005f66:	d11c      	bne.n	8005fa2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005f78:	f000 fd2e 	bl	80069d8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	69da      	ldr	r2, [r3, #28]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005f8a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	69d9      	ldr	r1, [r3, #28]
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	021a      	lsls	r2, r3, #8
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	430a      	orrs	r2, r1
 8005f9e:	61da      	str	r2, [r3, #28]
 8005fa0:	e001      	b.n	8005fa6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3718      	adds	r7, #24
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b086      	sub	sp, #24
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d101      	bne.n	8005fd6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005fd2:	2302      	movs	r3, #2
 8005fd4:	e0ae      	b.n	8006134 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2b0c      	cmp	r3, #12
 8005fe2:	f200 809f 	bhi.w	8006124 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8005fec <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fec:	08006021 	.word	0x08006021
 8005ff0:	08006125 	.word	0x08006125
 8005ff4:	08006125 	.word	0x08006125
 8005ff8:	08006125 	.word	0x08006125
 8005ffc:	08006061 	.word	0x08006061
 8006000:	08006125 	.word	0x08006125
 8006004:	08006125 	.word	0x08006125
 8006008:	08006125 	.word	0x08006125
 800600c:	080060a3 	.word	0x080060a3
 8006010:	08006125 	.word	0x08006125
 8006014:	08006125 	.word	0x08006125
 8006018:	08006125 	.word	0x08006125
 800601c:	080060e3 	.word	0x080060e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68b9      	ldr	r1, [r7, #8]
 8006026:	4618      	mov	r0, r3
 8006028:	f000 f9f0 	bl	800640c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	699a      	ldr	r2, [r3, #24]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f042 0208 	orr.w	r2, r2, #8
 800603a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	699a      	ldr	r2, [r3, #24]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f022 0204 	bic.w	r2, r2, #4
 800604a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	6999      	ldr	r1, [r3, #24]
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	691a      	ldr	r2, [r3, #16]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	430a      	orrs	r2, r1
 800605c:	619a      	str	r2, [r3, #24]
      break;
 800605e:	e064      	b.n	800612a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68b9      	ldr	r1, [r7, #8]
 8006066:	4618      	mov	r0, r3
 8006068:	f000 fa40 	bl	80064ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	699a      	ldr	r2, [r3, #24]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800607a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	699a      	ldr	r2, [r3, #24]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800608a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	6999      	ldr	r1, [r3, #24]
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	021a      	lsls	r2, r3, #8
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	430a      	orrs	r2, r1
 800609e:	619a      	str	r2, [r3, #24]
      break;
 80060a0:	e043      	b.n	800612a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	68b9      	ldr	r1, [r7, #8]
 80060a8:	4618      	mov	r0, r3
 80060aa:	f000 fa93 	bl	80065d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	69da      	ldr	r2, [r3, #28]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f042 0208 	orr.w	r2, r2, #8
 80060bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	69da      	ldr	r2, [r3, #28]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f022 0204 	bic.w	r2, r2, #4
 80060cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	69d9      	ldr	r1, [r3, #28]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	691a      	ldr	r2, [r3, #16]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	430a      	orrs	r2, r1
 80060de:	61da      	str	r2, [r3, #28]
      break;
 80060e0:	e023      	b.n	800612a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68b9      	ldr	r1, [r7, #8]
 80060e8:	4618      	mov	r0, r3
 80060ea:	f000 fae7 	bl	80066bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	69da      	ldr	r2, [r3, #28]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	69da      	ldr	r2, [r3, #28]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800610c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	69d9      	ldr	r1, [r3, #28]
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	691b      	ldr	r3, [r3, #16]
 8006118:	021a      	lsls	r2, r3, #8
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	430a      	orrs	r2, r1
 8006120:	61da      	str	r2, [r3, #28]
      break;
 8006122:	e002      	b.n	800612a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	75fb      	strb	r3, [r7, #23]
      break;
 8006128:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006132:	7dfb      	ldrb	r3, [r7, #23]
}
 8006134:	4618      	mov	r0, r3
 8006136:	3718      	adds	r7, #24
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006146:	2300      	movs	r3, #0
 8006148:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006150:	2b01      	cmp	r3, #1
 8006152:	d101      	bne.n	8006158 <HAL_TIM_ConfigClockSource+0x1c>
 8006154:	2302      	movs	r3, #2
 8006156:	e0b4      	b.n	80062c2 <HAL_TIM_ConfigClockSource+0x186>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2202      	movs	r2, #2
 8006164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006176:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800617e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68ba      	ldr	r2, [r7, #8]
 8006186:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006190:	d03e      	beq.n	8006210 <HAL_TIM_ConfigClockSource+0xd4>
 8006192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006196:	f200 8087 	bhi.w	80062a8 <HAL_TIM_ConfigClockSource+0x16c>
 800619a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800619e:	f000 8086 	beq.w	80062ae <HAL_TIM_ConfigClockSource+0x172>
 80061a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061a6:	d87f      	bhi.n	80062a8 <HAL_TIM_ConfigClockSource+0x16c>
 80061a8:	2b70      	cmp	r3, #112	@ 0x70
 80061aa:	d01a      	beq.n	80061e2 <HAL_TIM_ConfigClockSource+0xa6>
 80061ac:	2b70      	cmp	r3, #112	@ 0x70
 80061ae:	d87b      	bhi.n	80062a8 <HAL_TIM_ConfigClockSource+0x16c>
 80061b0:	2b60      	cmp	r3, #96	@ 0x60
 80061b2:	d050      	beq.n	8006256 <HAL_TIM_ConfigClockSource+0x11a>
 80061b4:	2b60      	cmp	r3, #96	@ 0x60
 80061b6:	d877      	bhi.n	80062a8 <HAL_TIM_ConfigClockSource+0x16c>
 80061b8:	2b50      	cmp	r3, #80	@ 0x50
 80061ba:	d03c      	beq.n	8006236 <HAL_TIM_ConfigClockSource+0xfa>
 80061bc:	2b50      	cmp	r3, #80	@ 0x50
 80061be:	d873      	bhi.n	80062a8 <HAL_TIM_ConfigClockSource+0x16c>
 80061c0:	2b40      	cmp	r3, #64	@ 0x40
 80061c2:	d058      	beq.n	8006276 <HAL_TIM_ConfigClockSource+0x13a>
 80061c4:	2b40      	cmp	r3, #64	@ 0x40
 80061c6:	d86f      	bhi.n	80062a8 <HAL_TIM_ConfigClockSource+0x16c>
 80061c8:	2b30      	cmp	r3, #48	@ 0x30
 80061ca:	d064      	beq.n	8006296 <HAL_TIM_ConfigClockSource+0x15a>
 80061cc:	2b30      	cmp	r3, #48	@ 0x30
 80061ce:	d86b      	bhi.n	80062a8 <HAL_TIM_ConfigClockSource+0x16c>
 80061d0:	2b20      	cmp	r3, #32
 80061d2:	d060      	beq.n	8006296 <HAL_TIM_ConfigClockSource+0x15a>
 80061d4:	2b20      	cmp	r3, #32
 80061d6:	d867      	bhi.n	80062a8 <HAL_TIM_ConfigClockSource+0x16c>
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d05c      	beq.n	8006296 <HAL_TIM_ConfigClockSource+0x15a>
 80061dc:	2b10      	cmp	r3, #16
 80061de:	d05a      	beq.n	8006296 <HAL_TIM_ConfigClockSource+0x15a>
 80061e0:	e062      	b.n	80062a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80061f2:	f000 fc47 	bl	8006a84 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006204:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	609a      	str	r2, [r3, #8]
      break;
 800620e:	e04f      	b.n	80062b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006220:	f000 fc30 	bl	8006a84 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	689a      	ldr	r2, [r3, #8]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006232:	609a      	str	r2, [r3, #8]
      break;
 8006234:	e03c      	b.n	80062b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006242:	461a      	mov	r2, r3
 8006244:	f000 faf4 	bl	8006830 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2150      	movs	r1, #80	@ 0x50
 800624e:	4618      	mov	r0, r3
 8006250:	f000 fbfe 	bl	8006a50 <TIM_ITRx_SetConfig>
      break;
 8006254:	e02c      	b.n	80062b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006262:	461a      	mov	r2, r3
 8006264:	f000 fb4e 	bl	8006904 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2160      	movs	r1, #96	@ 0x60
 800626e:	4618      	mov	r0, r3
 8006270:	f000 fbee 	bl	8006a50 <TIM_ITRx_SetConfig>
      break;
 8006274:	e01c      	b.n	80062b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006282:	461a      	mov	r2, r3
 8006284:	f000 fad4 	bl	8006830 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2140      	movs	r1, #64	@ 0x40
 800628e:	4618      	mov	r0, r3
 8006290:	f000 fbde 	bl	8006a50 <TIM_ITRx_SetConfig>
      break;
 8006294:	e00c      	b.n	80062b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4619      	mov	r1, r3
 80062a0:	4610      	mov	r0, r2
 80062a2:	f000 fbd5 	bl	8006a50 <TIM_ITRx_SetConfig>
      break;
 80062a6:	e003      	b.n	80062b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	73fb      	strb	r3, [r7, #15]
      break;
 80062ac:	e000      	b.n	80062b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80062ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3710      	adds	r7, #16
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}

080062ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062ca:	b480      	push	{r7}
 80062cc:	b083      	sub	sp, #12
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062d2:	bf00      	nop
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bc80      	pop	{r7}
 80062da:	4770      	bx	lr

080062dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bc80      	pop	{r7}
 80062ec:	4770      	bx	lr

080062ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b083      	sub	sp, #12
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062f6:	bf00      	nop
 80062f8:	370c      	adds	r7, #12
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bc80      	pop	{r7}
 80062fe:	4770      	bx	lr

08006300 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006300:	b480      	push	{r7}
 8006302:	b085      	sub	sp, #20
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a39      	ldr	r2, [pc, #228]	@ (80063f8 <TIM_Base_SetConfig+0xf8>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d013      	beq.n	8006340 <TIM_Base_SetConfig+0x40>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a38      	ldr	r2, [pc, #224]	@ (80063fc <TIM_Base_SetConfig+0xfc>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d00f      	beq.n	8006340 <TIM_Base_SetConfig+0x40>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006326:	d00b      	beq.n	8006340 <TIM_Base_SetConfig+0x40>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	4a35      	ldr	r2, [pc, #212]	@ (8006400 <TIM_Base_SetConfig+0x100>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d007      	beq.n	8006340 <TIM_Base_SetConfig+0x40>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a34      	ldr	r2, [pc, #208]	@ (8006404 <TIM_Base_SetConfig+0x104>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d003      	beq.n	8006340 <TIM_Base_SetConfig+0x40>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a33      	ldr	r2, [pc, #204]	@ (8006408 <TIM_Base_SetConfig+0x108>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d108      	bne.n	8006352 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006346:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	68fa      	ldr	r2, [r7, #12]
 800634e:	4313      	orrs	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a28      	ldr	r2, [pc, #160]	@ (80063f8 <TIM_Base_SetConfig+0xf8>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d013      	beq.n	8006382 <TIM_Base_SetConfig+0x82>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a27      	ldr	r2, [pc, #156]	@ (80063fc <TIM_Base_SetConfig+0xfc>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d00f      	beq.n	8006382 <TIM_Base_SetConfig+0x82>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006368:	d00b      	beq.n	8006382 <TIM_Base_SetConfig+0x82>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a24      	ldr	r2, [pc, #144]	@ (8006400 <TIM_Base_SetConfig+0x100>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d007      	beq.n	8006382 <TIM_Base_SetConfig+0x82>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a23      	ldr	r2, [pc, #140]	@ (8006404 <TIM_Base_SetConfig+0x104>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d003      	beq.n	8006382 <TIM_Base_SetConfig+0x82>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a22      	ldr	r2, [pc, #136]	@ (8006408 <TIM_Base_SetConfig+0x108>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d108      	bne.n	8006394 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006388:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	4313      	orrs	r3, r2
 8006392:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	4313      	orrs	r3, r2
 80063a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	68fa      	ldr	r2, [r7, #12]
 80063a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	689a      	ldr	r2, [r3, #8]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a0f      	ldr	r2, [pc, #60]	@ (80063f8 <TIM_Base_SetConfig+0xf8>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d003      	beq.n	80063c8 <TIM_Base_SetConfig+0xc8>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a0e      	ldr	r2, [pc, #56]	@ (80063fc <TIM_Base_SetConfig+0xfc>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d103      	bne.n	80063d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	691a      	ldr	r2, [r3, #16]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	f003 0301 	and.w	r3, r3, #1
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d005      	beq.n	80063ee <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	f023 0201 	bic.w	r2, r3, #1
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	611a      	str	r2, [r3, #16]
  }
}
 80063ee:	bf00      	nop
 80063f0:	3714      	adds	r7, #20
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bc80      	pop	{r7}
 80063f6:	4770      	bx	lr
 80063f8:	40012c00 	.word	0x40012c00
 80063fc:	40013400 	.word	0x40013400
 8006400:	40000400 	.word	0x40000400
 8006404:	40000800 	.word	0x40000800
 8006408:	40000c00 	.word	0x40000c00

0800640c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800640c:	b480      	push	{r7}
 800640e:	b087      	sub	sp, #28
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a1b      	ldr	r3, [r3, #32]
 800641a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6a1b      	ldr	r3, [r3, #32]
 8006420:	f023 0201 	bic.w	r2, r3, #1
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800643a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f023 0303 	bic.w	r3, r3, #3
 8006442:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	4313      	orrs	r3, r2
 800644c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	f023 0302 	bic.w	r3, r3, #2
 8006454:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	4313      	orrs	r3, r2
 800645e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a20      	ldr	r2, [pc, #128]	@ (80064e4 <TIM_OC1_SetConfig+0xd8>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d003      	beq.n	8006470 <TIM_OC1_SetConfig+0x64>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a1f      	ldr	r2, [pc, #124]	@ (80064e8 <TIM_OC1_SetConfig+0xdc>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d10c      	bne.n	800648a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f023 0308 	bic.w	r3, r3, #8
 8006476:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	4313      	orrs	r3, r2
 8006480:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f023 0304 	bic.w	r3, r3, #4
 8006488:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a15      	ldr	r2, [pc, #84]	@ (80064e4 <TIM_OC1_SetConfig+0xd8>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d003      	beq.n	800649a <TIM_OC1_SetConfig+0x8e>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a14      	ldr	r2, [pc, #80]	@ (80064e8 <TIM_OC1_SetConfig+0xdc>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d111      	bne.n	80064be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	695b      	ldr	r3, [r3, #20]
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	699b      	ldr	r3, [r3, #24]
 80064b8:	693a      	ldr	r2, [r7, #16]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	693a      	ldr	r2, [r7, #16]
 80064c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	685a      	ldr	r2, [r3, #4]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	697a      	ldr	r2, [r7, #20]
 80064d6:	621a      	str	r2, [r3, #32]
}
 80064d8:	bf00      	nop
 80064da:	371c      	adds	r7, #28
 80064dc:	46bd      	mov	sp, r7
 80064de:	bc80      	pop	{r7}
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop
 80064e4:	40012c00 	.word	0x40012c00
 80064e8:	40013400 	.word	0x40013400

080064ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b087      	sub	sp, #28
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6a1b      	ldr	r3, [r3, #32]
 80064fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a1b      	ldr	r3, [r3, #32]
 8006500:	f023 0210 	bic.w	r2, r3, #16
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800651a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006522:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	021b      	lsls	r3, r3, #8
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	4313      	orrs	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	f023 0320 	bic.w	r3, r3, #32
 8006536:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	011b      	lsls	r3, r3, #4
 800653e:	697a      	ldr	r2, [r7, #20]
 8006540:	4313      	orrs	r3, r2
 8006542:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a21      	ldr	r2, [pc, #132]	@ (80065cc <TIM_OC2_SetConfig+0xe0>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d003      	beq.n	8006554 <TIM_OC2_SetConfig+0x68>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a20      	ldr	r2, [pc, #128]	@ (80065d0 <TIM_OC2_SetConfig+0xe4>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d10d      	bne.n	8006570 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800655a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	011b      	lsls	r3, r3, #4
 8006562:	697a      	ldr	r2, [r7, #20]
 8006564:	4313      	orrs	r3, r2
 8006566:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800656e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a16      	ldr	r2, [pc, #88]	@ (80065cc <TIM_OC2_SetConfig+0xe0>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d003      	beq.n	8006580 <TIM_OC2_SetConfig+0x94>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a15      	ldr	r2, [pc, #84]	@ (80065d0 <TIM_OC2_SetConfig+0xe4>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d113      	bne.n	80065a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006586:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800658e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	695b      	ldr	r3, [r3, #20]
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	4313      	orrs	r3, r2
 800659a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	693a      	ldr	r2, [r7, #16]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	685a      	ldr	r2, [r3, #4]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	621a      	str	r2, [r3, #32]
}
 80065c2:	bf00      	nop
 80065c4:	371c      	adds	r7, #28
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bc80      	pop	{r7}
 80065ca:	4770      	bx	lr
 80065cc:	40012c00 	.word	0x40012c00
 80065d0:	40013400 	.word	0x40013400

080065d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b087      	sub	sp, #28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a1b      	ldr	r3, [r3, #32]
 80065e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f023 0303 	bic.w	r3, r3, #3
 800660a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	4313      	orrs	r3, r2
 8006614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800661c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	021b      	lsls	r3, r3, #8
 8006624:	697a      	ldr	r2, [r7, #20]
 8006626:	4313      	orrs	r3, r2
 8006628:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a21      	ldr	r2, [pc, #132]	@ (80066b4 <TIM_OC3_SetConfig+0xe0>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d003      	beq.n	800663a <TIM_OC3_SetConfig+0x66>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a20      	ldr	r2, [pc, #128]	@ (80066b8 <TIM_OC3_SetConfig+0xe4>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d10d      	bne.n	8006656 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006640:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	021b      	lsls	r3, r3, #8
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	4313      	orrs	r3, r2
 800664c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a16      	ldr	r2, [pc, #88]	@ (80066b4 <TIM_OC3_SetConfig+0xe0>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d003      	beq.n	8006666 <TIM_OC3_SetConfig+0x92>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4a15      	ldr	r2, [pc, #84]	@ (80066b8 <TIM_OC3_SetConfig+0xe4>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d113      	bne.n	800668e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800666c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006674:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	011b      	lsls	r3, r3, #4
 800667c:	693a      	ldr	r2, [r7, #16]
 800667e:	4313      	orrs	r3, r2
 8006680:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	699b      	ldr	r3, [r3, #24]
 8006686:	011b      	lsls	r3, r3, #4
 8006688:	693a      	ldr	r2, [r7, #16]
 800668a:	4313      	orrs	r3, r2
 800668c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	693a      	ldr	r2, [r7, #16]
 8006692:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	68fa      	ldr	r2, [r7, #12]
 8006698:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	685a      	ldr	r2, [r3, #4]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	697a      	ldr	r2, [r7, #20]
 80066a6:	621a      	str	r2, [r3, #32]
}
 80066a8:	bf00      	nop
 80066aa:	371c      	adds	r7, #28
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bc80      	pop	{r7}
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	40012c00 	.word	0x40012c00
 80066b8:	40013400 	.word	0x40013400

080066bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066bc:	b480      	push	{r7}
 80066be:	b087      	sub	sp, #28
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a1b      	ldr	r3, [r3, #32]
 80066ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6a1b      	ldr	r3, [r3, #32]
 80066d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	69db      	ldr	r3, [r3, #28]
 80066e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	021b      	lsls	r3, r3, #8
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006706:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	031b      	lsls	r3, r3, #12
 800670e:	693a      	ldr	r2, [r7, #16]
 8006710:	4313      	orrs	r3, r2
 8006712:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a11      	ldr	r2, [pc, #68]	@ (800675c <TIM_OC4_SetConfig+0xa0>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d003      	beq.n	8006724 <TIM_OC4_SetConfig+0x68>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	4a10      	ldr	r2, [pc, #64]	@ (8006760 <TIM_OC4_SetConfig+0xa4>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d109      	bne.n	8006738 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800672a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	695b      	ldr	r3, [r3, #20]
 8006730:	019b      	lsls	r3, r3, #6
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	4313      	orrs	r3, r2
 8006736:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	693a      	ldr	r2, [r7, #16]
 8006750:	621a      	str	r2, [r3, #32]
}
 8006752:	bf00      	nop
 8006754:	371c      	adds	r7, #28
 8006756:	46bd      	mov	sp, r7
 8006758:	bc80      	pop	{r7}
 800675a:	4770      	bx	lr
 800675c:	40012c00 	.word	0x40012c00
 8006760:	40013400 	.word	0x40013400

08006764 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006764:	b480      	push	{r7}
 8006766:	b087      	sub	sp, #28
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	607a      	str	r2, [r7, #4]
 8006770:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6a1b      	ldr	r3, [r3, #32]
 800677c:	f023 0201 	bic.w	r2, r3, #1
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	699b      	ldr	r3, [r3, #24]
 8006788:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	4a23      	ldr	r2, [pc, #140]	@ (800681c <TIM_TI1_SetConfig+0xb8>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d013      	beq.n	80067ba <TIM_TI1_SetConfig+0x56>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	4a22      	ldr	r2, [pc, #136]	@ (8006820 <TIM_TI1_SetConfig+0xbc>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d00f      	beq.n	80067ba <TIM_TI1_SetConfig+0x56>
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067a0:	d00b      	beq.n	80067ba <TIM_TI1_SetConfig+0x56>
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	4a1f      	ldr	r2, [pc, #124]	@ (8006824 <TIM_TI1_SetConfig+0xc0>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d007      	beq.n	80067ba <TIM_TI1_SetConfig+0x56>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	4a1e      	ldr	r2, [pc, #120]	@ (8006828 <TIM_TI1_SetConfig+0xc4>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d003      	beq.n	80067ba <TIM_TI1_SetConfig+0x56>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	4a1d      	ldr	r2, [pc, #116]	@ (800682c <TIM_TI1_SetConfig+0xc8>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d101      	bne.n	80067be <TIM_TI1_SetConfig+0x5a>
 80067ba:	2301      	movs	r3, #1
 80067bc:	e000      	b.n	80067c0 <TIM_TI1_SetConfig+0x5c>
 80067be:	2300      	movs	r3, #0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d008      	beq.n	80067d6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	f023 0303 	bic.w	r3, r3, #3
 80067ca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	617b      	str	r3, [r7, #20]
 80067d4:	e003      	b.n	80067de <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	f043 0301 	orr.w	r3, r3, #1
 80067dc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	011b      	lsls	r3, r3, #4
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	f023 030a 	bic.w	r3, r3, #10
 80067f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	f003 030a 	and.w	r3, r3, #10
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	4313      	orrs	r3, r2
 8006804:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	697a      	ldr	r2, [r7, #20]
 800680a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	621a      	str	r2, [r3, #32]
}
 8006812:	bf00      	nop
 8006814:	371c      	adds	r7, #28
 8006816:	46bd      	mov	sp, r7
 8006818:	bc80      	pop	{r7}
 800681a:	4770      	bx	lr
 800681c:	40012c00 	.word	0x40012c00
 8006820:	40013400 	.word	0x40013400
 8006824:	40000400 	.word	0x40000400
 8006828:	40000800 	.word	0x40000800
 800682c:	40000c00 	.word	0x40000c00

08006830 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006830:	b480      	push	{r7}
 8006832:	b087      	sub	sp, #28
 8006834:	af00      	add	r7, sp, #0
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6a1b      	ldr	r3, [r3, #32]
 8006840:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	6a1b      	ldr	r3, [r3, #32]
 8006846:	f023 0201 	bic.w	r2, r3, #1
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800685a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	011b      	lsls	r3, r3, #4
 8006860:	693a      	ldr	r2, [r7, #16]
 8006862:	4313      	orrs	r3, r2
 8006864:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f023 030a 	bic.w	r3, r3, #10
 800686c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800686e:	697a      	ldr	r2, [r7, #20]
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	4313      	orrs	r3, r2
 8006874:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	621a      	str	r2, [r3, #32]
}
 8006882:	bf00      	nop
 8006884:	371c      	adds	r7, #28
 8006886:	46bd      	mov	sp, r7
 8006888:	bc80      	pop	{r7}
 800688a:	4770      	bx	lr

0800688c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800688c:	b480      	push	{r7}
 800688e:	b087      	sub	sp, #28
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	607a      	str	r2, [r7, #4]
 8006898:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6a1b      	ldr	r3, [r3, #32]
 80068a4:	f023 0210 	bic.w	r2, r3, #16
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	699b      	ldr	r3, [r3, #24]
 80068b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	021b      	lsls	r3, r3, #8
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	031b      	lsls	r3, r3, #12
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80068de:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	011b      	lsls	r3, r3, #4
 80068e4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	693a      	ldr	r2, [r7, #16]
 80068f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	621a      	str	r2, [r3, #32]
}
 80068fa:	bf00      	nop
 80068fc:	371c      	adds	r7, #28
 80068fe:	46bd      	mov	sp, r7
 8006900:	bc80      	pop	{r7}
 8006902:	4770      	bx	lr

08006904 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006904:	b480      	push	{r7}
 8006906:	b087      	sub	sp, #28
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6a1b      	ldr	r3, [r3, #32]
 8006914:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6a1b      	ldr	r3, [r3, #32]
 800691a:	f023 0210 	bic.w	r2, r3, #16
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	699b      	ldr	r3, [r3, #24]
 8006926:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800692e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	031b      	lsls	r3, r3, #12
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	4313      	orrs	r3, r2
 8006938:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006940:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	011b      	lsls	r3, r3, #4
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	4313      	orrs	r3, r2
 800694a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	693a      	ldr	r2, [r7, #16]
 8006950:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	621a      	str	r2, [r3, #32]
}
 8006958:	bf00      	nop
 800695a:	371c      	adds	r7, #28
 800695c:	46bd      	mov	sp, r7
 800695e:	bc80      	pop	{r7}
 8006960:	4770      	bx	lr

08006962 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006962:	b480      	push	{r7}
 8006964:	b087      	sub	sp, #28
 8006966:	af00      	add	r7, sp, #0
 8006968:	60f8      	str	r0, [r7, #12]
 800696a:	60b9      	str	r1, [r7, #8]
 800696c:	607a      	str	r2, [r7, #4]
 800696e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6a1b      	ldr	r3, [r3, #32]
 8006974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	69db      	ldr	r3, [r3, #28]
 8006986:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	f023 0303 	bic.w	r3, r3, #3
 800698e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4313      	orrs	r3, r2
 8006996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800699e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	011b      	lsls	r3, r3, #4
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	693a      	ldr	r2, [r7, #16]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80069b2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	021b      	lsls	r3, r3, #8
 80069b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069bc:	697a      	ldr	r2, [r7, #20]
 80069be:	4313      	orrs	r3, r2
 80069c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	693a      	ldr	r2, [r7, #16]
 80069c6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	621a      	str	r2, [r3, #32]
}
 80069ce:	bf00      	nop
 80069d0:	371c      	adds	r7, #28
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bc80      	pop	{r7}
 80069d6:	4770      	bx	lr

080069d8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80069d8:	b480      	push	{r7}
 80069da:	b087      	sub	sp, #28
 80069dc:	af00      	add	r7, sp, #0
 80069de:	60f8      	str	r0, [r7, #12]
 80069e0:	60b9      	str	r1, [r7, #8]
 80069e2:	607a      	str	r2, [r7, #4]
 80069e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6a1b      	ldr	r3, [r3, #32]
 80069f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	69db      	ldr	r3, [r3, #28]
 80069fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a04:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	021b      	lsls	r3, r3, #8
 8006a0a:	693a      	ldr	r2, [r7, #16]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a16:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	031b      	lsls	r3, r3, #12
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	693a      	ldr	r2, [r7, #16]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a2a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	031b      	lsls	r3, r3, #12
 8006a30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a34:	697a      	ldr	r2, [r7, #20]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	693a      	ldr	r2, [r7, #16]
 8006a3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	697a      	ldr	r2, [r7, #20]
 8006a44:	621a      	str	r2, [r3, #32]
}
 8006a46:	bf00      	nop
 8006a48:	371c      	adds	r7, #28
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bc80      	pop	{r7}
 8006a4e:	4770      	bx	lr

08006a50 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b085      	sub	sp, #20
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a66:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	f043 0307 	orr.w	r3, r3, #7
 8006a72:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	68fa      	ldr	r2, [r7, #12]
 8006a78:	609a      	str	r2, [r3, #8]
}
 8006a7a:	bf00      	nop
 8006a7c:	3714      	adds	r7, #20
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bc80      	pop	{r7}
 8006a82:	4770      	bx	lr

08006a84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b087      	sub	sp, #28
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	607a      	str	r2, [r7, #4]
 8006a90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	021a      	lsls	r2, r3, #8
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	431a      	orrs	r2, r3
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	609a      	str	r2, [r3, #8]
}
 8006ab8:	bf00      	nop
 8006aba:	371c      	adds	r7, #28
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bc80      	pop	{r7}
 8006ac0:	4770      	bx	lr

08006ac2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b087      	sub	sp, #28
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	60f8      	str	r0, [r7, #12]
 8006aca:	60b9      	str	r1, [r7, #8]
 8006acc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	f003 031f 	and.w	r3, r3, #31
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8006ada:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6a1a      	ldr	r2, [r3, #32]
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	43db      	mvns	r3, r3
 8006ae4:	401a      	ands	r2, r3
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6a1a      	ldr	r2, [r3, #32]
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	f003 031f 	and.w	r3, r3, #31
 8006af4:	6879      	ldr	r1, [r7, #4]
 8006af6:	fa01 f303 	lsl.w	r3, r1, r3
 8006afa:	431a      	orrs	r2, r3
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	621a      	str	r2, [r3, #32]
}
 8006b00:	bf00      	nop
 8006b02:	371c      	adds	r7, #28
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bc80      	pop	{r7}
 8006b08:	4770      	bx	lr
	...

08006b0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d101      	bne.n	8006b24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b20:	2302      	movs	r3, #2
 8006b22:	e050      	b.n	8006bc6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2202      	movs	r2, #2
 8006b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a1b      	ldr	r2, [pc, #108]	@ (8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d018      	beq.n	8006b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a19      	ldr	r2, [pc, #100]	@ (8006bd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d013      	beq.n	8006b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b7a:	d00e      	beq.n	8006b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a15      	ldr	r2, [pc, #84]	@ (8006bd8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d009      	beq.n	8006b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a14      	ldr	r2, [pc, #80]	@ (8006bdc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d004      	beq.n	8006b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a12      	ldr	r2, [pc, #72]	@ (8006be0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d10c      	bne.n	8006bb4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ba0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	68ba      	ldr	r2, [r7, #8]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	68ba      	ldr	r2, [r7, #8]
 8006bb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3714      	adds	r7, #20
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bc80      	pop	{r7}
 8006bce:	4770      	bx	lr
 8006bd0:	40012c00 	.word	0x40012c00
 8006bd4:	40013400 	.word	0x40013400
 8006bd8:	40000400 	.word	0x40000400
 8006bdc:	40000800 	.word	0x40000800
 8006be0:	40000c00 	.word	0x40000c00

08006be4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bec:	bf00      	nop
 8006bee:	370c      	adds	r7, #12
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bc80      	pop	{r7}
 8006bf4:	4770      	bx	lr

08006bf6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b083      	sub	sp, #12
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bfe:	bf00      	nop
 8006c00:	370c      	adds	r7, #12
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bc80      	pop	{r7}
 8006c06:	4770      	bx	lr

08006c08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d101      	bne.n	8006c1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e042      	b.n	8006ca0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d106      	bne.n	8006c34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f7fb fcf4 	bl	800261c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2224      	movs	r2, #36	@ 0x24
 8006c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68da      	ldr	r2, [r3, #12]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 fc7f 	bl	8007550 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	691a      	ldr	r2, [r3, #16]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	695a      	ldr	r2, [r3, #20]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	68da      	ldr	r2, [r3, #12]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2200      	movs	r2, #0
 8006c86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2220      	movs	r2, #32
 8006c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3708      	adds	r7, #8
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b0ba      	sub	sp, #232	@ 0xe8
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	695b      	ldr	r3, [r3, #20]
 8006cca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cde:	f003 030f 	and.w	r3, r3, #15
 8006ce2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006ce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d10f      	bne.n	8006d0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cf2:	f003 0320 	and.w	r3, r3, #32
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d009      	beq.n	8006d0e <HAL_UART_IRQHandler+0x66>
 8006cfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cfe:	f003 0320 	and.w	r3, r3, #32
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d003      	beq.n	8006d0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f000 fb63 	bl	80073d2 <UART_Receive_IT>
      return;
 8006d0c:	e25b      	b.n	80071c6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f000 80de 	beq.w	8006ed4 <HAL_UART_IRQHandler+0x22c>
 8006d18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d1c:	f003 0301 	and.w	r3, r3, #1
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d106      	bne.n	8006d32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d28:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f000 80d1 	beq.w	8006ed4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d36:	f003 0301 	and.w	r3, r3, #1
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d00b      	beq.n	8006d56 <HAL_UART_IRQHandler+0xae>
 8006d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d005      	beq.n	8006d56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d4e:	f043 0201 	orr.w	r2, r3, #1
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d5a:	f003 0304 	and.w	r3, r3, #4
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00b      	beq.n	8006d7a <HAL_UART_IRQHandler+0xd2>
 8006d62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d66:	f003 0301 	and.w	r3, r3, #1
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d005      	beq.n	8006d7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d72:	f043 0202 	orr.w	r2, r3, #2
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d7e:	f003 0302 	and.w	r3, r3, #2
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00b      	beq.n	8006d9e <HAL_UART_IRQHandler+0xf6>
 8006d86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d8a:	f003 0301 	and.w	r3, r3, #1
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d005      	beq.n	8006d9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d96:	f043 0204 	orr.w	r2, r3, #4
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006da2:	f003 0308 	and.w	r3, r3, #8
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d011      	beq.n	8006dce <HAL_UART_IRQHandler+0x126>
 8006daa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dae:	f003 0320 	and.w	r3, r3, #32
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d105      	bne.n	8006dc2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006db6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dba:	f003 0301 	and.w	r3, r3, #1
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d005      	beq.n	8006dce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dc6:	f043 0208 	orr.w	r2, r3, #8
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f000 81f2 	beq.w	80071bc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006dd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ddc:	f003 0320 	and.w	r3, r3, #32
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d008      	beq.n	8006df6 <HAL_UART_IRQHandler+0x14e>
 8006de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006de8:	f003 0320 	and.w	r3, r3, #32
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d002      	beq.n	8006df6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 faee 	bl	80073d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	695b      	ldr	r3, [r3, #20]
 8006dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	bf14      	ite	ne
 8006e04:	2301      	movne	r3, #1
 8006e06:	2300      	moveq	r3, #0
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e12:	f003 0308 	and.w	r3, r3, #8
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d103      	bne.n	8006e22 <HAL_UART_IRQHandler+0x17a>
 8006e1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d04f      	beq.n	8006ec2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 f9f8 	bl	8007218 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	695b      	ldr	r3, [r3, #20]
 8006e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d041      	beq.n	8006eba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	3314      	adds	r3, #20
 8006e3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e44:	e853 3f00 	ldrex	r3, [r3]
 8006e48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006e4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	3314      	adds	r3, #20
 8006e5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006e62:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006e66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006e6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006e72:	e841 2300 	strex	r3, r2, [r1]
 8006e76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006e7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1d9      	bne.n	8006e36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d013      	beq.n	8006eb2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e8e:	4a7e      	ldr	r2, [pc, #504]	@ (8007088 <HAL_UART_IRQHandler+0x3e0>)
 8006e90:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e96:	4618      	mov	r0, r3
 8006e98:	f7fb fedc 	bl	8002c54 <HAL_DMA_Abort_IT>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d016      	beq.n	8006ed0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ea8:	687a      	ldr	r2, [r7, #4]
 8006eaa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006eac:	4610      	mov	r0, r2
 8006eae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb0:	e00e      	b.n	8006ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f99c 	bl	80071f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb8:	e00a      	b.n	8006ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f998 	bl	80071f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ec0:	e006      	b.n	8006ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 f994 	bl	80071f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006ece:	e175      	b.n	80071bc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ed0:	bf00      	nop
    return;
 8006ed2:	e173      	b.n	80071bc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	f040 814f 	bne.w	800717c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ee2:	f003 0310 	and.w	r3, r3, #16
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f000 8148 	beq.w	800717c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006eec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ef0:	f003 0310 	and.w	r3, r3, #16
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	f000 8141 	beq.w	800717c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006efa:	2300      	movs	r3, #0
 8006efc:	60bb      	str	r3, [r7, #8]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	60bb      	str	r3, [r7, #8]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	60bb      	str	r3, [r7, #8]
 8006f0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	695b      	ldr	r3, [r3, #20]
 8006f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	f000 80b6 	beq.w	800708c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	f000 8145 	beq.w	80071c0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	f080 813e 	bcs.w	80071c0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f4a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	2b20      	cmp	r3, #32
 8006f54:	f000 8088 	beq.w	8007068 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	330c      	adds	r3, #12
 8006f5e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f66:	e853 3f00 	ldrex	r3, [r3]
 8006f6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006f6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f72:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f76:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	330c      	adds	r3, #12
 8006f80:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006f84:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006f90:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006f94:	e841 2300 	strex	r3, r2, [r1]
 8006f98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006f9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d1d9      	bne.n	8006f58 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	3314      	adds	r3, #20
 8006faa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fae:	e853 3f00 	ldrex	r3, [r3]
 8006fb2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006fb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fb6:	f023 0301 	bic.w	r3, r3, #1
 8006fba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	3314      	adds	r3, #20
 8006fc4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006fc8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006fcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fce:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006fd0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006fd4:	e841 2300 	strex	r3, r2, [r1]
 8006fd8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006fda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d1e1      	bne.n	8006fa4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	3314      	adds	r3, #20
 8006fe6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fea:	e853 3f00 	ldrex	r3, [r3]
 8006fee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ff0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ff2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ff6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	3314      	adds	r3, #20
 8007000:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007004:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007006:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007008:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800700a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800700c:	e841 2300 	strex	r3, r2, [r1]
 8007010:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007012:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007014:	2b00      	cmp	r3, #0
 8007016:	d1e3      	bne.n	8006fe0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2220      	movs	r2, #32
 800701c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	330c      	adds	r3, #12
 800702c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800702e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007030:	e853 3f00 	ldrex	r3, [r3]
 8007034:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007036:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007038:	f023 0310 	bic.w	r3, r3, #16
 800703c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	330c      	adds	r3, #12
 8007046:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800704a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800704c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800704e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007050:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007052:	e841 2300 	strex	r3, r2, [r1]
 8007056:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007058:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1e3      	bne.n	8007026 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007062:	4618      	mov	r0, r3
 8007064:	f7fb fdbb 	bl	8002bde <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2202      	movs	r2, #2
 800706c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007076:	b29b      	uxth	r3, r3
 8007078:	1ad3      	subs	r3, r2, r3
 800707a:	b29b      	uxth	r3, r3
 800707c:	4619      	mov	r1, r3
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f8bf 	bl	8007202 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007084:	e09c      	b.n	80071c0 <HAL_UART_IRQHandler+0x518>
 8007086:	bf00      	nop
 8007088:	080072dd 	.word	0x080072dd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007094:	b29b      	uxth	r3, r3
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f000 808e 	beq.w	80071c4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80070a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f000 8089 	beq.w	80071c4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	330c      	adds	r3, #12
 80070b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070bc:	e853 3f00 	ldrex	r3, [r3]
 80070c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	330c      	adds	r3, #12
 80070d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80070d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80070d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070de:	e841 2300 	strex	r3, r2, [r1]
 80070e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1e3      	bne.n	80070b2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	3314      	adds	r3, #20
 80070f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f4:	e853 3f00 	ldrex	r3, [r3]
 80070f8:	623b      	str	r3, [r7, #32]
   return(result);
 80070fa:	6a3b      	ldr	r3, [r7, #32]
 80070fc:	f023 0301 	bic.w	r3, r3, #1
 8007100:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	3314      	adds	r3, #20
 800710a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800710e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007110:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007112:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007114:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007116:	e841 2300 	strex	r3, r2, [r1]
 800711a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800711c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711e:	2b00      	cmp	r3, #0
 8007120:	d1e3      	bne.n	80070ea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2220      	movs	r2, #32
 8007126:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	330c      	adds	r3, #12
 8007136:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	e853 3f00 	ldrex	r3, [r3]
 800713e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	f023 0310 	bic.w	r3, r3, #16
 8007146:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	330c      	adds	r3, #12
 8007150:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007154:	61fa      	str	r2, [r7, #28]
 8007156:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	69b9      	ldr	r1, [r7, #24]
 800715a:	69fa      	ldr	r2, [r7, #28]
 800715c:	e841 2300 	strex	r3, r2, [r1]
 8007160:	617b      	str	r3, [r7, #20]
   return(result);
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1e3      	bne.n	8007130 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2202      	movs	r2, #2
 800716c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800716e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007172:	4619      	mov	r1, r3
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f000 f844 	bl	8007202 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800717a:	e023      	b.n	80071c4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800717c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007184:	2b00      	cmp	r3, #0
 8007186:	d009      	beq.n	800719c <HAL_UART_IRQHandler+0x4f4>
 8007188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800718c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007190:	2b00      	cmp	r3, #0
 8007192:	d003      	beq.n	800719c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f000 f8b5 	bl	8007304 <UART_Transmit_IT>
    return;
 800719a:	e014      	b.n	80071c6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800719c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d00e      	beq.n	80071c6 <HAL_UART_IRQHandler+0x51e>
 80071a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d008      	beq.n	80071c6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f000 f8f4 	bl	80073a2 <UART_EndTransmit_IT>
    return;
 80071ba:	e004      	b.n	80071c6 <HAL_UART_IRQHandler+0x51e>
    return;
 80071bc:	bf00      	nop
 80071be:	e002      	b.n	80071c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80071c0:	bf00      	nop
 80071c2:	e000      	b.n	80071c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80071c4:	bf00      	nop
  }
}
 80071c6:	37e8      	adds	r7, #232	@ 0xe8
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80071d4:	bf00      	nop
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	bc80      	pop	{r7}
 80071dc:	4770      	bx	lr

080071de <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80071de:	b480      	push	{r7}
 80071e0:	b083      	sub	sp, #12
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80071e6:	bf00      	nop
 80071e8:	370c      	adds	r7, #12
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bc80      	pop	{r7}
 80071ee:	4770      	bx	lr

080071f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bc80      	pop	{r7}
 8007200:	4770      	bx	lr

08007202 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007202:	b480      	push	{r7}
 8007204:	b083      	sub	sp, #12
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
 800720a:	460b      	mov	r3, r1
 800720c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800720e:	bf00      	nop
 8007210:	370c      	adds	r7, #12
 8007212:	46bd      	mov	sp, r7
 8007214:	bc80      	pop	{r7}
 8007216:	4770      	bx	lr

08007218 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007218:	b480      	push	{r7}
 800721a:	b095      	sub	sp, #84	@ 0x54
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	330c      	adds	r3, #12
 8007226:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800722a:	e853 3f00 	ldrex	r3, [r3]
 800722e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007232:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007236:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	330c      	adds	r3, #12
 800723e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007240:	643a      	str	r2, [r7, #64]	@ 0x40
 8007242:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007244:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007246:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007248:	e841 2300 	strex	r3, r2, [r1]
 800724c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800724e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007250:	2b00      	cmp	r3, #0
 8007252:	d1e5      	bne.n	8007220 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	3314      	adds	r3, #20
 800725a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800725c:	6a3b      	ldr	r3, [r7, #32]
 800725e:	e853 3f00 	ldrex	r3, [r3]
 8007262:	61fb      	str	r3, [r7, #28]
   return(result);
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	f023 0301 	bic.w	r3, r3, #1
 800726a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	3314      	adds	r3, #20
 8007272:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007274:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007276:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007278:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800727a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800727c:	e841 2300 	strex	r3, r2, [r1]
 8007280:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007284:	2b00      	cmp	r3, #0
 8007286:	d1e5      	bne.n	8007254 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800728c:	2b01      	cmp	r3, #1
 800728e:	d119      	bne.n	80072c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	330c      	adds	r3, #12
 8007296:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	e853 3f00 	ldrex	r3, [r3]
 800729e:	60bb      	str	r3, [r7, #8]
   return(result);
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	f023 0310 	bic.w	r3, r3, #16
 80072a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	330c      	adds	r3, #12
 80072ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072b0:	61ba      	str	r2, [r7, #24]
 80072b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b4:	6979      	ldr	r1, [r7, #20]
 80072b6:	69ba      	ldr	r2, [r7, #24]
 80072b8:	e841 2300 	strex	r3, r2, [r1]
 80072bc:	613b      	str	r3, [r7, #16]
   return(result);
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1e5      	bne.n	8007290 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2220      	movs	r2, #32
 80072c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80072d2:	bf00      	nop
 80072d4:	3754      	adds	r7, #84	@ 0x54
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bc80      	pop	{r7}
 80072da:	4770      	bx	lr

080072dc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b084      	sub	sp, #16
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80072f6:	68f8      	ldr	r0, [r7, #12]
 80072f8:	f7ff ff7a 	bl	80071f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072fc:	bf00      	nop
 80072fe:	3710      	adds	r7, #16
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b21      	cmp	r3, #33	@ 0x21
 8007316:	d13e      	bne.n	8007396 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007320:	d114      	bne.n	800734c <UART_Transmit_IT+0x48>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d110      	bne.n	800734c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a1b      	ldr	r3, [r3, #32]
 800732e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	881b      	ldrh	r3, [r3, #0]
 8007334:	461a      	mov	r2, r3
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800733e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6a1b      	ldr	r3, [r3, #32]
 8007344:	1c9a      	adds	r2, r3, #2
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	621a      	str	r2, [r3, #32]
 800734a:	e008      	b.n	800735e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6a1b      	ldr	r3, [r3, #32]
 8007350:	1c59      	adds	r1, r3, #1
 8007352:	687a      	ldr	r2, [r7, #4]
 8007354:	6211      	str	r1, [r2, #32]
 8007356:	781a      	ldrb	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007362:	b29b      	uxth	r3, r3
 8007364:	3b01      	subs	r3, #1
 8007366:	b29b      	uxth	r3, r3
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	4619      	mov	r1, r3
 800736c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800736e:	2b00      	cmp	r3, #0
 8007370:	d10f      	bne.n	8007392 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	68da      	ldr	r2, [r3, #12]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007380:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68da      	ldr	r2, [r3, #12]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007390:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007392:	2300      	movs	r3, #0
 8007394:	e000      	b.n	8007398 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007396:	2302      	movs	r3, #2
  }
}
 8007398:	4618      	mov	r0, r3
 800739a:	3714      	adds	r7, #20
 800739c:	46bd      	mov	sp, r7
 800739e:	bc80      	pop	{r7}
 80073a0:	4770      	bx	lr

080073a2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073a2:	b580      	push	{r7, lr}
 80073a4:	b082      	sub	sp, #8
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	68da      	ldr	r2, [r3, #12]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073b8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2220      	movs	r2, #32
 80073be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f7ff ff02 	bl	80071cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80073c8:	2300      	movs	r3, #0
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3708      	adds	r7, #8
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b08c      	sub	sp, #48	@ 0x30
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	2b22      	cmp	r3, #34	@ 0x22
 80073e4:	f040 80ae 	bne.w	8007544 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073f0:	d117      	bne.n	8007422 <UART_Receive_IT+0x50>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	691b      	ldr	r3, [r3, #16]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d113      	bne.n	8007422 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80073fa:	2300      	movs	r3, #0
 80073fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007402:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	b29b      	uxth	r3, r3
 800740c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007410:	b29a      	uxth	r2, r3
 8007412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007414:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800741a:	1c9a      	adds	r2, r3, #2
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007420:	e026      	b.n	8007470 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007426:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007428:	2300      	movs	r3, #0
 800742a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007434:	d007      	beq.n	8007446 <UART_Receive_IT+0x74>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d10a      	bne.n	8007454 <UART_Receive_IT+0x82>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d106      	bne.n	8007454 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	b2da      	uxtb	r2, r3
 800744e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007450:	701a      	strb	r2, [r3, #0]
 8007452:	e008      	b.n	8007466 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	b2db      	uxtb	r3, r3
 800745c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007460:	b2da      	uxtb	r2, r3
 8007462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007464:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800746a:	1c5a      	adds	r2, r3, #1
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007474:	b29b      	uxth	r3, r3
 8007476:	3b01      	subs	r3, #1
 8007478:	b29b      	uxth	r3, r3
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	4619      	mov	r1, r3
 800747e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007480:	2b00      	cmp	r3, #0
 8007482:	d15d      	bne.n	8007540 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68da      	ldr	r2, [r3, #12]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f022 0220 	bic.w	r2, r2, #32
 8007492:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68da      	ldr	r2, [r3, #12]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80074a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	695a      	ldr	r2, [r3, #20]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f022 0201 	bic.w	r2, r2, #1
 80074b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2220      	movs	r2, #32
 80074b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d135      	bne.n	8007536 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	330c      	adds	r3, #12
 80074d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	e853 3f00 	ldrex	r3, [r3]
 80074de:	613b      	str	r3, [r7, #16]
   return(result);
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	f023 0310 	bic.w	r3, r3, #16
 80074e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	330c      	adds	r3, #12
 80074ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074f0:	623a      	str	r2, [r7, #32]
 80074f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f4:	69f9      	ldr	r1, [r7, #28]
 80074f6:	6a3a      	ldr	r2, [r7, #32]
 80074f8:	e841 2300 	strex	r3, r2, [r1]
 80074fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d1e5      	bne.n	80074d0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0310 	and.w	r3, r3, #16
 800750e:	2b10      	cmp	r3, #16
 8007510:	d10a      	bne.n	8007528 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007512:	2300      	movs	r3, #0
 8007514:	60fb      	str	r3, [r7, #12]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	60fb      	str	r3, [r7, #12]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	60fb      	str	r3, [r7, #12]
 8007526:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800752c:	4619      	mov	r1, r3
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f7ff fe67 	bl	8007202 <HAL_UARTEx_RxEventCallback>
 8007534:	e002      	b.n	800753c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f7ff fe51 	bl	80071de <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800753c:	2300      	movs	r3, #0
 800753e:	e002      	b.n	8007546 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007540:	2300      	movs	r3, #0
 8007542:	e000      	b.n	8007546 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007544:	2302      	movs	r3, #2
  }
}
 8007546:	4618      	mov	r0, r3
 8007548:	3730      	adds	r7, #48	@ 0x30
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
	...

08007550 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	691b      	ldr	r3, [r3, #16]
 800755e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	68da      	ldr	r2, [r3, #12]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	430a      	orrs	r2, r1
 800756c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	689a      	ldr	r2, [r3, #8]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	431a      	orrs	r2, r3
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	695b      	ldr	r3, [r3, #20]
 800757c:	4313      	orrs	r3, r2
 800757e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800758a:	f023 030c 	bic.w	r3, r3, #12
 800758e:	687a      	ldr	r2, [r7, #4]
 8007590:	6812      	ldr	r2, [r2, #0]
 8007592:	68b9      	ldr	r1, [r7, #8]
 8007594:	430b      	orrs	r3, r1
 8007596:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	699a      	ldr	r2, [r3, #24]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	430a      	orrs	r2, r1
 80075ac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a2c      	ldr	r2, [pc, #176]	@ (8007664 <UART_SetConfig+0x114>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d103      	bne.n	80075c0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80075b8:	f7fd ff56 	bl	8005468 <HAL_RCC_GetPCLK2Freq>
 80075bc:	60f8      	str	r0, [r7, #12]
 80075be:	e002      	b.n	80075c6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80075c0:	f7fd ff3e 	bl	8005440 <HAL_RCC_GetPCLK1Freq>
 80075c4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	4613      	mov	r3, r2
 80075ca:	009b      	lsls	r3, r3, #2
 80075cc:	4413      	add	r3, r2
 80075ce:	009a      	lsls	r2, r3, #2
 80075d0:	441a      	add	r2, r3
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075dc:	4a22      	ldr	r2, [pc, #136]	@ (8007668 <UART_SetConfig+0x118>)
 80075de:	fba2 2303 	umull	r2, r3, r2, r3
 80075e2:	095b      	lsrs	r3, r3, #5
 80075e4:	0119      	lsls	r1, r3, #4
 80075e6:	68fa      	ldr	r2, [r7, #12]
 80075e8:	4613      	mov	r3, r2
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	4413      	add	r3, r2
 80075ee:	009a      	lsls	r2, r3, #2
 80075f0:	441a      	add	r2, r3
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	009b      	lsls	r3, r3, #2
 80075f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80075fc:	4b1a      	ldr	r3, [pc, #104]	@ (8007668 <UART_SetConfig+0x118>)
 80075fe:	fba3 0302 	umull	r0, r3, r3, r2
 8007602:	095b      	lsrs	r3, r3, #5
 8007604:	2064      	movs	r0, #100	@ 0x64
 8007606:	fb00 f303 	mul.w	r3, r0, r3
 800760a:	1ad3      	subs	r3, r2, r3
 800760c:	011b      	lsls	r3, r3, #4
 800760e:	3332      	adds	r3, #50	@ 0x32
 8007610:	4a15      	ldr	r2, [pc, #84]	@ (8007668 <UART_SetConfig+0x118>)
 8007612:	fba2 2303 	umull	r2, r3, r2, r3
 8007616:	095b      	lsrs	r3, r3, #5
 8007618:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800761c:	4419      	add	r1, r3
 800761e:	68fa      	ldr	r2, [r7, #12]
 8007620:	4613      	mov	r3, r2
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	4413      	add	r3, r2
 8007626:	009a      	lsls	r2, r3, #2
 8007628:	441a      	add	r2, r3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	009b      	lsls	r3, r3, #2
 8007630:	fbb2 f2f3 	udiv	r2, r2, r3
 8007634:	4b0c      	ldr	r3, [pc, #48]	@ (8007668 <UART_SetConfig+0x118>)
 8007636:	fba3 0302 	umull	r0, r3, r3, r2
 800763a:	095b      	lsrs	r3, r3, #5
 800763c:	2064      	movs	r0, #100	@ 0x64
 800763e:	fb00 f303 	mul.w	r3, r0, r3
 8007642:	1ad3      	subs	r3, r2, r3
 8007644:	011b      	lsls	r3, r3, #4
 8007646:	3332      	adds	r3, #50	@ 0x32
 8007648:	4a07      	ldr	r2, [pc, #28]	@ (8007668 <UART_SetConfig+0x118>)
 800764a:	fba2 2303 	umull	r2, r3, r2, r3
 800764e:	095b      	lsrs	r3, r3, #5
 8007650:	f003 020f 	and.w	r2, r3, #15
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	440a      	add	r2, r1
 800765a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800765c:	bf00      	nop
 800765e:	3710      	adds	r7, #16
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	40013800 	.word	0x40013800
 8007668:	51eb851f 	.word	0x51eb851f

0800766c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800766c:	b480      	push	{r7}
 800766e:	b085      	sub	sp, #20
 8007670:	af00      	add	r7, sp, #0
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	4638      	mov	r0, r7
 8007676:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3714      	adds	r7, #20
 8007680:	46bd      	mov	sp, r7
 8007682:	bc80      	pop	{r7}
 8007684:	4770      	bx	lr

08007686 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007686:	b480      	push	{r7}
 8007688:	b085      	sub	sp, #20
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007696:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800769a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	b29a      	uxth	r2, r3
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80076a6:	2300      	movs	r3, #0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3714      	adds	r7, #20
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bc80      	pop	{r7}
 80076b0:	4770      	bx	lr

080076b2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80076b2:	b480      	push	{r7}
 80076b4:	b085      	sub	sp, #20
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80076ba:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80076be:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80076c6:	b29a      	uxth	r2, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	43db      	mvns	r3, r3
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	4013      	ands	r3, r2
 80076d2:	b29a      	uxth	r2, r3
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80076da:	2300      	movs	r3, #0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3714      	adds	r7, #20
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bc80      	pop	{r7}
 80076e4:	4770      	bx	lr

080076e6 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80076e6:	b480      	push	{r7}
 80076e8:	b083      	sub	sp, #12
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
 80076ee:	460b      	mov	r3, r1
 80076f0:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80076f2:	2300      	movs	r3, #0
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	370c      	adds	r7, #12
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bc80      	pop	{r7}
 80076fc:	4770      	bx	lr

080076fe <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80076fe:	b480      	push	{r7}
 8007700:	b085      	sub	sp, #20
 8007702:	af00      	add	r7, sp, #0
 8007704:	60f8      	str	r0, [r7, #12]
 8007706:	4638      	mov	r0, r7
 8007708:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2201      	movs	r2, #1
 8007710:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2200      	movs	r2, #0
 8007718:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2200      	movs	r2, #0
 8007720:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2200      	movs	r2, #0
 8007728:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3714      	adds	r7, #20
 8007732:	46bd      	mov	sp, r7
 8007734:	bc80      	pop	{r7}
 8007736:	4770      	bx	lr

08007738 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007738:	b480      	push	{r7}
 800773a:	b09d      	sub	sp, #116	@ 0x74
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
 8007740:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007742:	2300      	movs	r3, #0
 8007744:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	781b      	ldrb	r3, [r3, #0]
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	4413      	add	r3, r2
 8007752:	881b      	ldrh	r3, [r3, #0]
 8007754:	b29b      	uxth	r3, r3
 8007756:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800775a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800775e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	78db      	ldrb	r3, [r3, #3]
 8007766:	2b03      	cmp	r3, #3
 8007768:	d81f      	bhi.n	80077aa <USB_ActivateEndpoint+0x72>
 800776a:	a201      	add	r2, pc, #4	@ (adr r2, 8007770 <USB_ActivateEndpoint+0x38>)
 800776c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007770:	08007781 	.word	0x08007781
 8007774:	0800779d 	.word	0x0800779d
 8007778:	080077b3 	.word	0x080077b3
 800777c:	0800778f 	.word	0x0800778f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007780:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007784:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007788:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800778c:	e012      	b.n	80077b4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800778e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007792:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007796:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800779a:	e00b      	b.n	80077b4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800779c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80077a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80077a4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80077a8:	e004      	b.n	80077b4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80077b0:	e000      	b.n	80077b4 <USB_ActivateEndpoint+0x7c>
      break;
 80077b2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	441a      	add	r2, r3
 80077be:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80077c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80077d6:	687a      	ldr	r2, [r7, #4]
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	009b      	lsls	r3, r3, #2
 80077de:	4413      	add	r3, r2
 80077e0:	881b      	ldrh	r3, [r3, #0]
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	683a      	ldr	r2, [r7, #0]
 80077f0:	7812      	ldrb	r2, [r2, #0]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80077f8:	687a      	ldr	r2, [r7, #4]
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	441a      	add	r2, r3
 8007802:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007806:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800780a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800780e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007812:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007816:	b29b      	uxth	r3, r3
 8007818:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	7b1b      	ldrb	r3, [r3, #12]
 800781e:	2b00      	cmp	r3, #0
 8007820:	f040 8178 	bne.w	8007b14 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	785b      	ldrb	r3, [r3, #1]
 8007828:	2b00      	cmp	r3, #0
 800782a:	f000 8084 	beq.w	8007936 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	61bb      	str	r3, [r7, #24]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007838:	b29b      	uxth	r3, r3
 800783a:	461a      	mov	r2, r3
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	4413      	add	r3, r2
 8007840:	61bb      	str	r3, [r7, #24]
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	781b      	ldrb	r3, [r3, #0]
 8007846:	011a      	lsls	r2, r3, #4
 8007848:	69bb      	ldr	r3, [r7, #24]
 800784a:	4413      	add	r3, r2
 800784c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007850:	617b      	str	r3, [r7, #20]
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	88db      	ldrh	r3, [r3, #6]
 8007856:	085b      	lsrs	r3, r3, #1
 8007858:	b29b      	uxth	r3, r3
 800785a:	005b      	lsls	r3, r3, #1
 800785c:	b29a      	uxth	r2, r3
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	4413      	add	r3, r2
 800786c:	881b      	ldrh	r3, [r3, #0]
 800786e:	827b      	strh	r3, [r7, #18]
 8007870:	8a7b      	ldrh	r3, [r7, #18]
 8007872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007876:	2b00      	cmp	r3, #0
 8007878:	d01b      	beq.n	80078b2 <USB_ActivateEndpoint+0x17a>
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	4413      	add	r3, r2
 8007884:	881b      	ldrh	r3, [r3, #0]
 8007886:	b29b      	uxth	r3, r3
 8007888:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800788c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007890:	823b      	strh	r3, [r7, #16]
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	441a      	add	r2, r3
 800789c:	8a3b      	ldrh	r3, [r7, #16]
 800789e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078aa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	78db      	ldrb	r3, [r3, #3]
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d020      	beq.n	80078fc <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	4413      	add	r3, r2
 80078c4:	881b      	ldrh	r3, [r3, #0]
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078d0:	81bb      	strh	r3, [r7, #12]
 80078d2:	89bb      	ldrh	r3, [r7, #12]
 80078d4:	f083 0320 	eor.w	r3, r3, #32
 80078d8:	81bb      	strh	r3, [r7, #12]
 80078da:	687a      	ldr	r2, [r7, #4]
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	441a      	add	r2, r3
 80078e4:	89bb      	ldrh	r3, [r7, #12]
 80078e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	8013      	strh	r3, [r2, #0]
 80078fa:	e2d5      	b.n	8007ea8 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	781b      	ldrb	r3, [r3, #0]
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	4413      	add	r3, r2
 8007906:	881b      	ldrh	r3, [r3, #0]
 8007908:	b29b      	uxth	r3, r3
 800790a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800790e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007912:	81fb      	strh	r3, [r7, #14]
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	441a      	add	r2, r3
 800791e:	89fb      	ldrh	r3, [r7, #14]
 8007920:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007924:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007928:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800792c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007930:	b29b      	uxth	r3, r3
 8007932:	8013      	strh	r3, [r2, #0]
 8007934:	e2b8      	b.n	8007ea8 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	633b      	str	r3, [r7, #48]	@ 0x30
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007940:	b29b      	uxth	r3, r3
 8007942:	461a      	mov	r2, r3
 8007944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007946:	4413      	add	r3, r2
 8007948:	633b      	str	r3, [r7, #48]	@ 0x30
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	011a      	lsls	r2, r3, #4
 8007950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007952:	4413      	add	r3, r2
 8007954:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8007958:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	88db      	ldrh	r3, [r3, #6]
 800795e:	085b      	lsrs	r3, r3, #1
 8007960:	b29b      	uxth	r3, r3
 8007962:	005b      	lsls	r3, r3, #1
 8007964:	b29a      	uxth	r2, r3
 8007966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007968:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007974:	b29b      	uxth	r3, r3
 8007976:	461a      	mov	r2, r3
 8007978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800797a:	4413      	add	r3, r2
 800797c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	011a      	lsls	r2, r3, #4
 8007984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007986:	4413      	add	r3, r2
 8007988:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800798c:	627b      	str	r3, [r7, #36]	@ 0x24
 800798e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007990:	881b      	ldrh	r3, [r3, #0]
 8007992:	b29b      	uxth	r3, r3
 8007994:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007998:	b29a      	uxth	r2, r3
 800799a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799c:	801a      	strh	r2, [r3, #0]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	2b3e      	cmp	r3, #62	@ 0x3e
 80079a4:	d91d      	bls.n	80079e2 <USB_ActivateEndpoint+0x2aa>
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	691b      	ldr	r3, [r3, #16]
 80079aa:	095b      	lsrs	r3, r3, #5
 80079ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	f003 031f 	and.w	r3, r3, #31
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d102      	bne.n	80079c0 <USB_ActivateEndpoint+0x288>
 80079ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079bc:	3b01      	subs	r3, #1
 80079be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c2:	881b      	ldrh	r3, [r3, #0]
 80079c4:	b29a      	uxth	r2, r3
 80079c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	029b      	lsls	r3, r3, #10
 80079cc:	b29b      	uxth	r3, r3
 80079ce:	4313      	orrs	r3, r2
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079da:	b29a      	uxth	r2, r3
 80079dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079de:	801a      	strh	r2, [r3, #0]
 80079e0:	e026      	b.n	8007a30 <USB_ActivateEndpoint+0x2f8>
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	691b      	ldr	r3, [r3, #16]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d10a      	bne.n	8007a00 <USB_ActivateEndpoint+0x2c8>
 80079ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ec:	881b      	ldrh	r3, [r3, #0]
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079fc:	801a      	strh	r2, [r3, #0]
 80079fe:	e017      	b.n	8007a30 <USB_ActivateEndpoint+0x2f8>
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	085b      	lsrs	r3, r3, #1
 8007a06:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	691b      	ldr	r3, [r3, #16]
 8007a0c:	f003 0301 	and.w	r3, r3, #1
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d002      	beq.n	8007a1a <USB_ActivateEndpoint+0x2e2>
 8007a14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a16:	3301      	adds	r3, #1
 8007a18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a1c:	881b      	ldrh	r3, [r3, #0]
 8007a1e:	b29a      	uxth	r2, r3
 8007a20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	029b      	lsls	r3, r3, #10
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	b29a      	uxth	r2, r3
 8007a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a2e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007a30:	687a      	ldr	r2, [r7, #4]
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	009b      	lsls	r3, r3, #2
 8007a38:	4413      	add	r3, r2
 8007a3a:	881b      	ldrh	r3, [r3, #0]
 8007a3c:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007a3e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007a40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d01b      	beq.n	8007a80 <USB_ActivateEndpoint+0x348>
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	4413      	add	r3, r2
 8007a52:	881b      	ldrh	r3, [r3, #0]
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a5e:	843b      	strh	r3, [r7, #32]
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	781b      	ldrb	r3, [r3, #0]
 8007a66:	009b      	lsls	r3, r3, #2
 8007a68:	441a      	add	r2, r3
 8007a6a:	8c3b      	ldrh	r3, [r7, #32]
 8007a6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a74:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007a78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	781b      	ldrb	r3, [r3, #0]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d124      	bne.n	8007ad2 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007a88:	687a      	ldr	r2, [r7, #4]
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	781b      	ldrb	r3, [r3, #0]
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4413      	add	r3, r2
 8007a92:	881b      	ldrh	r3, [r3, #0]
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a9e:	83bb      	strh	r3, [r7, #28]
 8007aa0:	8bbb      	ldrh	r3, [r7, #28]
 8007aa2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007aa6:	83bb      	strh	r3, [r7, #28]
 8007aa8:	8bbb      	ldrh	r3, [r7, #28]
 8007aaa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007aae:	83bb      	strh	r3, [r7, #28]
 8007ab0:	687a      	ldr	r2, [r7, #4]
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	441a      	add	r2, r3
 8007aba:	8bbb      	ldrh	r3, [r7, #28]
 8007abc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ac0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ac4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ac8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	8013      	strh	r3, [r2, #0]
 8007ad0:	e1ea      	b.n	8007ea8 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	4413      	add	r3, r2
 8007adc:	881b      	ldrh	r3, [r3, #0]
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ae4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ae8:	83fb      	strh	r3, [r7, #30]
 8007aea:	8bfb      	ldrh	r3, [r7, #30]
 8007aec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007af0:	83fb      	strh	r3, [r7, #30]
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	781b      	ldrb	r3, [r3, #0]
 8007af8:	009b      	lsls	r3, r3, #2
 8007afa:	441a      	add	r2, r3
 8007afc:	8bfb      	ldrh	r3, [r7, #30]
 8007afe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	8013      	strh	r3, [r2, #0]
 8007b12:	e1c9      	b.n	8007ea8 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	78db      	ldrb	r3, [r3, #3]
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d11e      	bne.n	8007b5a <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	009b      	lsls	r3, r3, #2
 8007b24:	4413      	add	r3, r2
 8007b26:	881b      	ldrh	r3, [r3, #0]
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b32:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	781b      	ldrb	r3, [r3, #0]
 8007b3c:	009b      	lsls	r3, r3, #2
 8007b3e:	441a      	add	r2, r3
 8007b40:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007b44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b4c:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007b50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	8013      	strh	r3, [r2, #0]
 8007b58:	e01d      	b.n	8007b96 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	009b      	lsls	r3, r3, #2
 8007b62:	4413      	add	r3, r2
 8007b64:	881b      	ldrh	r3, [r3, #0]
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007b6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b70:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	009b      	lsls	r3, r3, #2
 8007b7c:	441a      	add	r2, r3
 8007b7e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007b82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ba6:	4413      	add	r3, r2
 8007ba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	781b      	ldrb	r3, [r3, #0]
 8007bae:	011a      	lsls	r2, r3, #4
 8007bb0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bb2:	4413      	add	r3, r2
 8007bb4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007bb8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	891b      	ldrh	r3, [r3, #8]
 8007bbe:	085b      	lsrs	r3, r3, #1
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	005b      	lsls	r3, r3, #1
 8007bc4:	b29a      	uxth	r2, r3
 8007bc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007bc8:	801a      	strh	r2, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bda:	4413      	add	r3, r2
 8007bdc:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	011a      	lsls	r2, r3, #4
 8007be4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007be6:	4413      	add	r3, r2
 8007be8:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8007bec:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	895b      	ldrh	r3, [r3, #10]
 8007bf2:	085b      	lsrs	r3, r3, #1
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	005b      	lsls	r3, r3, #1
 8007bf8:	b29a      	uxth	r2, r3
 8007bfa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bfc:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	785b      	ldrb	r3, [r3, #1]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	f040 8093 	bne.w	8007d2e <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007c08:	687a      	ldr	r2, [r7, #4]
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	781b      	ldrb	r3, [r3, #0]
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	4413      	add	r3, r2
 8007c12:	881b      	ldrh	r3, [r3, #0]
 8007c14:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8007c18:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007c1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d01b      	beq.n	8007c5c <USB_ActivateEndpoint+0x524>
 8007c24:	687a      	ldr	r2, [r7, #4]
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	009b      	lsls	r3, r3, #2
 8007c2c:	4413      	add	r3, r2
 8007c2e:	881b      	ldrh	r3, [r3, #0]
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c3a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	441a      	add	r2, r3
 8007c46:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007c48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	781b      	ldrb	r3, [r3, #0]
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4413      	add	r3, r2
 8007c66:	881b      	ldrh	r3, [r3, #0]
 8007c68:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007c6a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d01b      	beq.n	8007cac <USB_ActivateEndpoint+0x574>
 8007c74:	687a      	ldr	r2, [r7, #4]
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	781b      	ldrb	r3, [r3, #0]
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	4413      	add	r3, r2
 8007c7e:	881b      	ldrh	r3, [r3, #0]
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c8a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	441a      	add	r2, r3
 8007c96:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007c98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ca4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007cac:	687a      	ldr	r2, [r7, #4]
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	4413      	add	r3, r2
 8007cb6:	881b      	ldrh	r3, [r3, #0]
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cc2:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007cc4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007cc6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007cca:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007ccc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007cce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007cd2:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	441a      	add	r2, r3
 8007cde:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007ce0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ce4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ce8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007cf4:	687a      	ldr	r2, [r7, #4]
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	009b      	lsls	r3, r3, #2
 8007cfc:	4413      	add	r3, r2
 8007cfe:	881b      	ldrh	r3, [r3, #0]
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d0a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007d0c:	687a      	ldr	r2, [r7, #4]
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	781b      	ldrb	r3, [r3, #0]
 8007d12:	009b      	lsls	r3, r3, #2
 8007d14:	441a      	add	r2, r3
 8007d16:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007d18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	8013      	strh	r3, [r2, #0]
 8007d2c:	e0bc      	b.n	8007ea8 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d2e:	687a      	ldr	r2, [r7, #4]
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	4413      	add	r3, r2
 8007d38:	881b      	ldrh	r3, [r3, #0]
 8007d3a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007d3e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007d42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d01d      	beq.n	8007d86 <USB_ActivateEndpoint+0x64e>
 8007d4a:	687a      	ldr	r2, [r7, #4]
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	4413      	add	r3, r2
 8007d54:	881b      	ldrh	r3, [r3, #0]
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d60:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	441a      	add	r2, r3
 8007d6e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007d72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	009b      	lsls	r3, r3, #2
 8007d8e:	4413      	add	r3, r2
 8007d90:	881b      	ldrh	r3, [r3, #0]
 8007d92:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007d96:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8007d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d01d      	beq.n	8007dde <USB_ActivateEndpoint+0x6a6>
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	4413      	add	r3, r2
 8007dac:	881b      	ldrh	r3, [r3, #0]
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007db4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007db8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	009b      	lsls	r3, r3, #2
 8007dc4:	441a      	add	r2, r3
 8007dc6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007dca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dd6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	78db      	ldrb	r3, [r3, #3]
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d024      	beq.n	8007e30 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	4413      	add	r3, r2
 8007df0:	881b      	ldrh	r3, [r3, #0]
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007df8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dfc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007e00:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007e04:	f083 0320 	eor.w	r3, r3, #32
 8007e08:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	441a      	add	r2, r3
 8007e16:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007e1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	8013      	strh	r3, [r2, #0]
 8007e2e:	e01d      	b.n	8007e6c <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e30:	687a      	ldr	r2, [r7, #4]
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	781b      	ldrb	r3, [r3, #0]
 8007e36:	009b      	lsls	r3, r3, #2
 8007e38:	4413      	add	r3, r2
 8007e3a:	881b      	ldrh	r3, [r3, #0]
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e46:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	441a      	add	r2, r3
 8007e54:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007e58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	4413      	add	r3, r2
 8007e76:	881b      	ldrh	r3, [r3, #0]
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e82:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8007e86:	687a      	ldr	r2, [r7, #4]
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	441a      	add	r2, r3
 8007e90:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007e94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ea0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007ea8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3774      	adds	r7, #116	@ 0x74
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bc80      	pop	{r7}
 8007eb4:	4770      	bx	lr
 8007eb6:	bf00      	nop

08007eb8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b08d      	sub	sp, #52	@ 0x34
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	7b1b      	ldrb	r3, [r3, #12]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	f040 808e 	bne.w	8007fe8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	785b      	ldrb	r3, [r3, #1]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d044      	beq.n	8007f5e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	4413      	add	r3, r2
 8007ede:	881b      	ldrh	r3, [r3, #0]
 8007ee0:	81bb      	strh	r3, [r7, #12]
 8007ee2:	89bb      	ldrh	r3, [r7, #12]
 8007ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d01b      	beq.n	8007f24 <USB_DeactivateEndpoint+0x6c>
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	781b      	ldrb	r3, [r3, #0]
 8007ef2:	009b      	lsls	r3, r3, #2
 8007ef4:	4413      	add	r3, r2
 8007ef6:	881b      	ldrh	r3, [r3, #0]
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f02:	817b      	strh	r3, [r7, #10]
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	781b      	ldrb	r3, [r3, #0]
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	441a      	add	r2, r3
 8007f0e:	897b      	ldrh	r3, [r7, #10]
 8007f10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f1c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007f24:	687a      	ldr	r2, [r7, #4]
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	781b      	ldrb	r3, [r3, #0]
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	4413      	add	r3, r2
 8007f2e:	881b      	ldrh	r3, [r3, #0]
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f3a:	813b      	strh	r3, [r7, #8]
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	441a      	add	r2, r3
 8007f46:	893b      	ldrh	r3, [r7, #8]
 8007f48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	8013      	strh	r3, [r2, #0]
 8007f5c:	e192      	b.n	8008284 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	781b      	ldrb	r3, [r3, #0]
 8007f64:	009b      	lsls	r3, r3, #2
 8007f66:	4413      	add	r3, r2
 8007f68:	881b      	ldrh	r3, [r3, #0]
 8007f6a:	827b      	strh	r3, [r7, #18]
 8007f6c:	8a7b      	ldrh	r3, [r7, #18]
 8007f6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d01b      	beq.n	8007fae <USB_DeactivateEndpoint+0xf6>
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	781b      	ldrb	r3, [r3, #0]
 8007f7c:	009b      	lsls	r3, r3, #2
 8007f7e:	4413      	add	r3, r2
 8007f80:	881b      	ldrh	r3, [r3, #0]
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f8c:	823b      	strh	r3, [r7, #16]
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	781b      	ldrb	r3, [r3, #0]
 8007f94:	009b      	lsls	r3, r3, #2
 8007f96:	441a      	add	r2, r3
 8007f98:	8a3b      	ldrh	r3, [r7, #16]
 8007f9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fa2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	4413      	add	r3, r2
 8007fb8:	881b      	ldrh	r3, [r3, #0]
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007fc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fc4:	81fb      	strh	r3, [r7, #14]
 8007fc6:	687a      	ldr	r2, [r7, #4]
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	781b      	ldrb	r3, [r3, #0]
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	441a      	add	r2, r3
 8007fd0:	89fb      	ldrh	r3, [r7, #14]
 8007fd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	8013      	strh	r3, [r2, #0]
 8007fe6:	e14d      	b.n	8008284 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	785b      	ldrb	r3, [r3, #1]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f040 80a5 	bne.w	800813c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ff2:	687a      	ldr	r2, [r7, #4]
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	4413      	add	r3, r2
 8007ffc:	881b      	ldrh	r3, [r3, #0]
 8007ffe:	843b      	strh	r3, [r7, #32]
 8008000:	8c3b      	ldrh	r3, [r7, #32]
 8008002:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008006:	2b00      	cmp	r3, #0
 8008008:	d01b      	beq.n	8008042 <USB_DeactivateEndpoint+0x18a>
 800800a:	687a      	ldr	r2, [r7, #4]
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	4413      	add	r3, r2
 8008014:	881b      	ldrh	r3, [r3, #0]
 8008016:	b29b      	uxth	r3, r3
 8008018:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800801c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008020:	83fb      	strh	r3, [r7, #30]
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	441a      	add	r2, r3
 800802c:	8bfb      	ldrh	r3, [r7, #30]
 800802e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008032:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008036:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800803a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800803e:	b29b      	uxth	r3, r3
 8008040:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008042:	687a      	ldr	r2, [r7, #4]
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	4413      	add	r3, r2
 800804c:	881b      	ldrh	r3, [r3, #0]
 800804e:	83bb      	strh	r3, [r7, #28]
 8008050:	8bbb      	ldrh	r3, [r7, #28]
 8008052:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008056:	2b00      	cmp	r3, #0
 8008058:	d01b      	beq.n	8008092 <USB_DeactivateEndpoint+0x1da>
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4413      	add	r3, r2
 8008064:	881b      	ldrh	r3, [r3, #0]
 8008066:	b29b      	uxth	r3, r3
 8008068:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800806c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008070:	837b      	strh	r3, [r7, #26]
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	781b      	ldrb	r3, [r3, #0]
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	441a      	add	r2, r3
 800807c:	8b7b      	ldrh	r3, [r7, #26]
 800807e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008082:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008086:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800808a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800808e:	b29b      	uxth	r3, r3
 8008090:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008092:	687a      	ldr	r2, [r7, #4]
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	781b      	ldrb	r3, [r3, #0]
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	4413      	add	r3, r2
 800809c:	881b      	ldrh	r3, [r3, #0]
 800809e:	b29b      	uxth	r3, r3
 80080a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080a8:	833b      	strh	r3, [r7, #24]
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	441a      	add	r2, r3
 80080b4:	8b3b      	ldrh	r3, [r7, #24]
 80080b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080c2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80080ca:	687a      	ldr	r2, [r7, #4]
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	781b      	ldrb	r3, [r3, #0]
 80080d0:	009b      	lsls	r3, r3, #2
 80080d2:	4413      	add	r3, r2
 80080d4:	881b      	ldrh	r3, [r3, #0]
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80080dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e0:	82fb      	strh	r3, [r7, #22]
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	781b      	ldrb	r3, [r3, #0]
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	441a      	add	r2, r3
 80080ec:	8afb      	ldrh	r3, [r7, #22]
 80080ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080fe:	b29b      	uxth	r3, r3
 8008100:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	781b      	ldrb	r3, [r3, #0]
 8008108:	009b      	lsls	r3, r3, #2
 800810a:	4413      	add	r3, r2
 800810c:	881b      	ldrh	r3, [r3, #0]
 800810e:	b29b      	uxth	r3, r3
 8008110:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008114:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008118:	82bb      	strh	r3, [r7, #20]
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	781b      	ldrb	r3, [r3, #0]
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	441a      	add	r2, r3
 8008124:	8abb      	ldrh	r3, [r7, #20]
 8008126:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800812a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800812e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008132:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008136:	b29b      	uxth	r3, r3
 8008138:	8013      	strh	r3, [r2, #0]
 800813a:	e0a3      	b.n	8008284 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800813c:	687a      	ldr	r2, [r7, #4]
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	4413      	add	r3, r2
 8008146:	881b      	ldrh	r3, [r3, #0]
 8008148:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800814a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800814c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008150:	2b00      	cmp	r3, #0
 8008152:	d01b      	beq.n	800818c <USB_DeactivateEndpoint+0x2d4>
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	781b      	ldrb	r3, [r3, #0]
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	4413      	add	r3, r2
 800815e:	881b      	ldrh	r3, [r3, #0]
 8008160:	b29b      	uxth	r3, r3
 8008162:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008166:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800816a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	441a      	add	r2, r3
 8008176:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008178:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800817c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008180:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008188:	b29b      	uxth	r3, r3
 800818a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	781b      	ldrb	r3, [r3, #0]
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	4413      	add	r3, r2
 8008196:	881b      	ldrh	r3, [r3, #0]
 8008198:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800819a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800819c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d01b      	beq.n	80081dc <USB_DeactivateEndpoint+0x324>
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	4413      	add	r3, r2
 80081ae:	881b      	ldrh	r3, [r3, #0]
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ba:	853b      	strh	r3, [r7, #40]	@ 0x28
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	441a      	add	r2, r3
 80081c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80081c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80081d8:	b29b      	uxth	r3, r3
 80081da:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	4413      	add	r3, r2
 80081e6:	881b      	ldrh	r3, [r3, #0]
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	441a      	add	r2, r3
 80081fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008200:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008204:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008208:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800820c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008210:	b29b      	uxth	r3, r3
 8008212:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	781b      	ldrb	r3, [r3, #0]
 800821a:	009b      	lsls	r3, r3, #2
 800821c:	4413      	add	r3, r2
 800821e:	881b      	ldrh	r3, [r3, #0]
 8008220:	b29b      	uxth	r3, r3
 8008222:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008226:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800822a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800822c:	687a      	ldr	r2, [r7, #4]
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	781b      	ldrb	r3, [r3, #0]
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	441a      	add	r2, r3
 8008236:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008238:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800823c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008240:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008244:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008248:	b29b      	uxth	r3, r3
 800824a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	4413      	add	r3, r2
 8008256:	881b      	ldrh	r3, [r3, #0]
 8008258:	b29b      	uxth	r3, r3
 800825a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800825e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008262:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	441a      	add	r2, r3
 800826e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008270:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008274:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008278:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800827c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008280:	b29b      	uxth	r3, r3
 8008282:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008284:	2300      	movs	r3, #0
}
 8008286:	4618      	mov	r0, r3
 8008288:	3734      	adds	r7, #52	@ 0x34
 800828a:	46bd      	mov	sp, r7
 800828c:	bc80      	pop	{r7}
 800828e:	4770      	bx	lr

08008290 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b0c2      	sub	sp, #264	@ 0x108
 8008294:	af00      	add	r7, sp, #0
 8008296:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800829a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800829e:	6018      	str	r0, [r3, #0]
 80082a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082a8:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80082aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	785b      	ldrb	r3, [r3, #1]
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	f040 86b7 	bne.w	800902a <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80082bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	699a      	ldr	r2, [r3, #24]
 80082c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d908      	bls.n	80082ea <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80082d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80082e8:	e007      	b.n	80082fa <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80082ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	699b      	ldr	r3, [r3, #24]
 80082f6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80082fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	7b1b      	ldrb	r3, [r3, #12]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d13a      	bne.n	8008380 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800830a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800830e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	6959      	ldr	r1, [r3, #20]
 8008316:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800831a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	88da      	ldrh	r2, [r3, #6]
 8008322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008326:	b29b      	uxth	r3, r3
 8008328:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800832c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008330:	6800      	ldr	r0, [r0, #0]
 8008332:	f001 fc9c 	bl	8009c6e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008336:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800833a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	613b      	str	r3, [r7, #16]
 8008342:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008346:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008350:	b29b      	uxth	r3, r3
 8008352:	461a      	mov	r2, r3
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	4413      	add	r3, r2
 8008358:	613b      	str	r3, [r7, #16]
 800835a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800835e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	011a      	lsls	r2, r3, #4
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	4413      	add	r3, r2
 800836c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008370:	60fb      	str	r3, [r7, #12]
 8008372:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008376:	b29a      	uxth	r2, r3
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	801a      	strh	r2, [r3, #0]
 800837c:	f000 be1f 	b.w	8008fbe <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008380:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008384:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	78db      	ldrb	r3, [r3, #3]
 800838c:	2b02      	cmp	r3, #2
 800838e:	f040 8462 	bne.w	8008c56 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008392:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008396:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	6a1a      	ldr	r2, [r3, #32]
 800839e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	691b      	ldr	r3, [r3, #16]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	f240 83df 	bls.w	8008b6e <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80083b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083b8:	681a      	ldr	r2, [r3, #0]
 80083ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	009b      	lsls	r3, r3, #2
 80083c8:	4413      	add	r3, r2
 80083ca:	881b      	ldrh	r3, [r3, #0]
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083d6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80083da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	441a      	add	r2, r3
 80083f4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80083f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008400:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008404:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008408:	b29b      	uxth	r3, r3
 800840a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800840c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008410:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	6a1a      	ldr	r2, [r3, #32]
 8008418:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800841c:	1ad2      	subs	r2, r2, r3
 800841e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008422:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800842a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800842e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008438:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	4413      	add	r3, r2
 8008444:	881b      	ldrh	r3, [r3, #0]
 8008446:	b29b      	uxth	r3, r3
 8008448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800844c:	2b00      	cmp	r3, #0
 800844e:	f000 81c7 	beq.w	80087e0 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008452:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008456:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	633b      	str	r3, [r7, #48]	@ 0x30
 800845e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008462:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	785b      	ldrb	r3, [r3, #1]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d177      	bne.n	800855e <USB_EPStartXfer+0x2ce>
 800846e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008472:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	62bb      	str	r3, [r7, #40]	@ 0x28
 800847a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800847e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008488:	b29b      	uxth	r3, r3
 800848a:	461a      	mov	r2, r3
 800848c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800848e:	4413      	add	r3, r2
 8008490:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008492:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008496:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	011a      	lsls	r2, r3, #4
 80084a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a2:	4413      	add	r3, r2
 80084a4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80084a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80084aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ac:	881b      	ldrh	r3, [r3, #0]
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084b4:	b29a      	uxth	r2, r3
 80084b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b8:	801a      	strh	r2, [r3, #0]
 80084ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084be:	2b3e      	cmp	r3, #62	@ 0x3e
 80084c0:	d921      	bls.n	8008506 <USB_EPStartXfer+0x276>
 80084c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084c6:	095b      	lsrs	r3, r3, #5
 80084c8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80084cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084d0:	f003 031f 	and.w	r3, r3, #31
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d104      	bne.n	80084e2 <USB_EPStartXfer+0x252>
 80084d8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80084dc:	3b01      	subs	r3, #1
 80084de:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80084e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e4:	881b      	ldrh	r3, [r3, #0]
 80084e6:	b29a      	uxth	r2, r3
 80084e8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	029b      	lsls	r3, r3, #10
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	4313      	orrs	r3, r2
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084fe:	b29a      	uxth	r2, r3
 8008500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008502:	801a      	strh	r2, [r3, #0]
 8008504:	e050      	b.n	80085a8 <USB_EPStartXfer+0x318>
 8008506:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800850a:	2b00      	cmp	r3, #0
 800850c:	d10a      	bne.n	8008524 <USB_EPStartXfer+0x294>
 800850e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008510:	881b      	ldrh	r3, [r3, #0]
 8008512:	b29b      	uxth	r3, r3
 8008514:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008518:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800851c:	b29a      	uxth	r2, r3
 800851e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008520:	801a      	strh	r2, [r3, #0]
 8008522:	e041      	b.n	80085a8 <USB_EPStartXfer+0x318>
 8008524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008528:	085b      	lsrs	r3, r3, #1
 800852a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800852e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008532:	f003 0301 	and.w	r3, r3, #1
 8008536:	2b00      	cmp	r3, #0
 8008538:	d004      	beq.n	8008544 <USB_EPStartXfer+0x2b4>
 800853a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800853e:	3301      	adds	r3, #1
 8008540:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008546:	881b      	ldrh	r3, [r3, #0]
 8008548:	b29a      	uxth	r2, r3
 800854a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800854e:	b29b      	uxth	r3, r3
 8008550:	029b      	lsls	r3, r3, #10
 8008552:	b29b      	uxth	r3, r3
 8008554:	4313      	orrs	r3, r2
 8008556:	b29a      	uxth	r2, r3
 8008558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800855a:	801a      	strh	r2, [r3, #0]
 800855c:	e024      	b.n	80085a8 <USB_EPStartXfer+0x318>
 800855e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008562:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	785b      	ldrb	r3, [r3, #1]
 800856a:	2b01      	cmp	r3, #1
 800856c:	d11c      	bne.n	80085a8 <USB_EPStartXfer+0x318>
 800856e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008572:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800857c:	b29b      	uxth	r3, r3
 800857e:	461a      	mov	r2, r3
 8008580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008582:	4413      	add	r3, r2
 8008584:	633b      	str	r3, [r7, #48]	@ 0x30
 8008586:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800858a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	011a      	lsls	r2, r3, #4
 8008594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008596:	4413      	add	r3, r2
 8008598:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800859c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800859e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085a2:	b29a      	uxth	r2, r3
 80085a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085a6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80085a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	895b      	ldrh	r3, [r3, #10]
 80085b4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80085b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	6959      	ldr	r1, [r3, #20]
 80085c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085c8:	b29b      	uxth	r3, r3
 80085ca:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80085ce:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80085d2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80085d6:	6800      	ldr	r0, [r0, #0]
 80085d8:	f001 fb49 	bl	8009c6e <USB_WritePMA>
            ep->xfer_buff += len;
 80085dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	695a      	ldr	r2, [r3, #20]
 80085e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085ec:	441a      	add	r2, r3
 80085ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80085fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	6a1a      	ldr	r2, [r3, #32]
 8008606:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800860a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	691b      	ldr	r3, [r3, #16]
 8008612:	429a      	cmp	r2, r3
 8008614:	d90f      	bls.n	8008636 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8008616:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800861a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	6a1a      	ldr	r2, [r3, #32]
 8008622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008626:	1ad2      	subs	r2, r2, r3
 8008628:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800862c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	621a      	str	r2, [r3, #32]
 8008634:	e00e      	b.n	8008654 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8008636:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800863a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	6a1b      	ldr	r3, [r3, #32]
 8008642:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8008646:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800864a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2200      	movs	r2, #0
 8008652:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008654:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008658:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	785b      	ldrb	r3, [r3, #1]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d177      	bne.n	8008754 <USB_EPStartXfer+0x4c4>
 8008664:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008668:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	61bb      	str	r3, [r7, #24]
 8008670:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008674:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800867e:	b29b      	uxth	r3, r3
 8008680:	461a      	mov	r2, r3
 8008682:	69bb      	ldr	r3, [r7, #24]
 8008684:	4413      	add	r3, r2
 8008686:	61bb      	str	r3, [r7, #24]
 8008688:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800868c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	781b      	ldrb	r3, [r3, #0]
 8008694:	011a      	lsls	r2, r3, #4
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	4413      	add	r3, r2
 800869a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800869e:	617b      	str	r3, [r7, #20]
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	881b      	ldrh	r3, [r3, #0]
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086aa:	b29a      	uxth	r2, r3
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	801a      	strh	r2, [r3, #0]
 80086b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80086b6:	d921      	bls.n	80086fc <USB_EPStartXfer+0x46c>
 80086b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086bc:	095b      	lsrs	r3, r3, #5
 80086be:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80086c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086c6:	f003 031f 	and.w	r3, r3, #31
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d104      	bne.n	80086d8 <USB_EPStartXfer+0x448>
 80086ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086d2:	3b01      	subs	r3, #1
 80086d4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	881b      	ldrh	r3, [r3, #0]
 80086dc:	b29a      	uxth	r2, r3
 80086de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	029b      	lsls	r3, r3, #10
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	4313      	orrs	r3, r2
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086f4:	b29a      	uxth	r2, r3
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	801a      	strh	r2, [r3, #0]
 80086fa:	e056      	b.n	80087aa <USB_EPStartXfer+0x51a>
 80086fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008700:	2b00      	cmp	r3, #0
 8008702:	d10a      	bne.n	800871a <USB_EPStartXfer+0x48a>
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	881b      	ldrh	r3, [r3, #0]
 8008708:	b29b      	uxth	r3, r3
 800870a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800870e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008712:	b29a      	uxth	r2, r3
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	801a      	strh	r2, [r3, #0]
 8008718:	e047      	b.n	80087aa <USB_EPStartXfer+0x51a>
 800871a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800871e:	085b      	lsrs	r3, r3, #1
 8008720:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008728:	f003 0301 	and.w	r3, r3, #1
 800872c:	2b00      	cmp	r3, #0
 800872e:	d004      	beq.n	800873a <USB_EPStartXfer+0x4aa>
 8008730:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008734:	3301      	adds	r3, #1
 8008736:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	881b      	ldrh	r3, [r3, #0]
 800873e:	b29a      	uxth	r2, r3
 8008740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008744:	b29b      	uxth	r3, r3
 8008746:	029b      	lsls	r3, r3, #10
 8008748:	b29b      	uxth	r3, r3
 800874a:	4313      	orrs	r3, r2
 800874c:	b29a      	uxth	r2, r3
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	801a      	strh	r2, [r3, #0]
 8008752:	e02a      	b.n	80087aa <USB_EPStartXfer+0x51a>
 8008754:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008758:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	785b      	ldrb	r3, [r3, #1]
 8008760:	2b01      	cmp	r3, #1
 8008762:	d122      	bne.n	80087aa <USB_EPStartXfer+0x51a>
 8008764:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008768:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	623b      	str	r3, [r7, #32]
 8008770:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008774:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800877e:	b29b      	uxth	r3, r3
 8008780:	461a      	mov	r2, r3
 8008782:	6a3b      	ldr	r3, [r7, #32]
 8008784:	4413      	add	r3, r2
 8008786:	623b      	str	r3, [r7, #32]
 8008788:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800878c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	011a      	lsls	r2, r3, #4
 8008796:	6a3b      	ldr	r3, [r7, #32]
 8008798:	4413      	add	r3, r2
 800879a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800879e:	61fb      	str	r3, [r7, #28]
 80087a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087a4:	b29a      	uxth	r2, r3
 80087a6:	69fb      	ldr	r3, [r7, #28]
 80087a8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80087aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	891b      	ldrh	r3, [r3, #8]
 80087b6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80087ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	6959      	ldr	r1, [r3, #20]
 80087c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80087d0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80087d4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80087d8:	6800      	ldr	r0, [r0, #0]
 80087da:	f001 fa48 	bl	8009c6e <USB_WritePMA>
 80087de:	e3ee      	b.n	8008fbe <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80087e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	785b      	ldrb	r3, [r3, #1]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d177      	bne.n	80088e0 <USB_EPStartXfer+0x650>
 80087f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008800:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800880a:	b29b      	uxth	r3, r3
 800880c:	461a      	mov	r2, r3
 800880e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008810:	4413      	add	r3, r2
 8008812:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008814:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008818:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	011a      	lsls	r2, r3, #4
 8008822:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008824:	4413      	add	r3, r2
 8008826:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800882a:	647b      	str	r3, [r7, #68]	@ 0x44
 800882c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800882e:	881b      	ldrh	r3, [r3, #0]
 8008830:	b29b      	uxth	r3, r3
 8008832:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008836:	b29a      	uxth	r2, r3
 8008838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800883a:	801a      	strh	r2, [r3, #0]
 800883c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008840:	2b3e      	cmp	r3, #62	@ 0x3e
 8008842:	d921      	bls.n	8008888 <USB_EPStartXfer+0x5f8>
 8008844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008848:	095b      	lsrs	r3, r3, #5
 800884a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800884e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008852:	f003 031f 	and.w	r3, r3, #31
 8008856:	2b00      	cmp	r3, #0
 8008858:	d104      	bne.n	8008864 <USB_EPStartXfer+0x5d4>
 800885a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800885e:	3b01      	subs	r3, #1
 8008860:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008864:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008866:	881b      	ldrh	r3, [r3, #0]
 8008868:	b29a      	uxth	r2, r3
 800886a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800886e:	b29b      	uxth	r3, r3
 8008870:	029b      	lsls	r3, r3, #10
 8008872:	b29b      	uxth	r3, r3
 8008874:	4313      	orrs	r3, r2
 8008876:	b29b      	uxth	r3, r3
 8008878:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800887c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008880:	b29a      	uxth	r2, r3
 8008882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008884:	801a      	strh	r2, [r3, #0]
 8008886:	e056      	b.n	8008936 <USB_EPStartXfer+0x6a6>
 8008888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800888c:	2b00      	cmp	r3, #0
 800888e:	d10a      	bne.n	80088a6 <USB_EPStartXfer+0x616>
 8008890:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008892:	881b      	ldrh	r3, [r3, #0]
 8008894:	b29b      	uxth	r3, r3
 8008896:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800889a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800889e:	b29a      	uxth	r2, r3
 80088a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088a2:	801a      	strh	r2, [r3, #0]
 80088a4:	e047      	b.n	8008936 <USB_EPStartXfer+0x6a6>
 80088a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088aa:	085b      	lsrs	r3, r3, #1
 80088ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80088b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088b4:	f003 0301 	and.w	r3, r3, #1
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d004      	beq.n	80088c6 <USB_EPStartXfer+0x636>
 80088bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80088c0:	3301      	adds	r3, #1
 80088c2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80088c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088c8:	881b      	ldrh	r3, [r3, #0]
 80088ca:	b29a      	uxth	r2, r3
 80088cc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80088d0:	b29b      	uxth	r3, r3
 80088d2:	029b      	lsls	r3, r3, #10
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	4313      	orrs	r3, r2
 80088d8:	b29a      	uxth	r2, r3
 80088da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088dc:	801a      	strh	r2, [r3, #0]
 80088de:	e02a      	b.n	8008936 <USB_EPStartXfer+0x6a6>
 80088e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	785b      	ldrb	r3, [r3, #1]
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d122      	bne.n	8008936 <USB_EPStartXfer+0x6a6>
 80088f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80088fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008900:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800890a:	b29b      	uxth	r3, r3
 800890c:	461a      	mov	r2, r3
 800890e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008910:	4413      	add	r3, r2
 8008912:	653b      	str	r3, [r7, #80]	@ 0x50
 8008914:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008918:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	011a      	lsls	r2, r3, #4
 8008922:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008924:	4413      	add	r3, r2
 8008926:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800892a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800892c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008930:	b29a      	uxth	r2, r3
 8008932:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008934:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008936:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800893a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	891b      	ldrh	r3, [r3, #8]
 8008942:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008946:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800894a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	6959      	ldr	r1, [r3, #20]
 8008952:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008956:	b29b      	uxth	r3, r3
 8008958:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800895c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008960:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008964:	6800      	ldr	r0, [r0, #0]
 8008966:	f001 f982 	bl	8009c6e <USB_WritePMA>
            ep->xfer_buff += len;
 800896a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800896e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	695a      	ldr	r2, [r3, #20]
 8008976:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800897a:	441a      	add	r2, r3
 800897c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008980:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008988:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800898c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	6a1a      	ldr	r2, [r3, #32]
 8008994:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008998:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	691b      	ldr	r3, [r3, #16]
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d90f      	bls.n	80089c4 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80089a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	6a1a      	ldr	r2, [r3, #32]
 80089b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089b4:	1ad2      	subs	r2, r2, r3
 80089b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	621a      	str	r2, [r3, #32]
 80089c2:	e00e      	b.n	80089e2 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 80089c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	6a1b      	ldr	r3, [r3, #32]
 80089d0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80089d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	2200      	movs	r2, #0
 80089e0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80089e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80089ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	785b      	ldrb	r3, [r3, #1]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d177      	bne.n	8008aee <USB_EPStartXfer+0x85e>
 80089fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a0e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a1e:	4413      	add	r3, r2
 8008a20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	011a      	lsls	r2, r3, #4
 8008a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a32:	4413      	add	r3, r2
 8008a34:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008a38:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a3c:	881b      	ldrh	r3, [r3, #0]
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a44:	b29a      	uxth	r2, r3
 8008a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a48:	801a      	strh	r2, [r3, #0]
 8008a4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a4e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008a50:	d921      	bls.n	8008a96 <USB_EPStartXfer+0x806>
 8008a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a56:	095b      	lsrs	r3, r3, #5
 8008a58:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a60:	f003 031f 	and.w	r3, r3, #31
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d104      	bne.n	8008a72 <USB_EPStartXfer+0x7e2>
 8008a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a6c:	3b01      	subs	r3, #1
 8008a6e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a74:	881b      	ldrh	r3, [r3, #0]
 8008a76:	b29a      	uxth	r2, r3
 8008a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	029b      	lsls	r3, r3, #10
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	4313      	orrs	r3, r2
 8008a84:	b29b      	uxth	r3, r3
 8008a86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a8e:	b29a      	uxth	r2, r3
 8008a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a92:	801a      	strh	r2, [r3, #0]
 8008a94:	e050      	b.n	8008b38 <USB_EPStartXfer+0x8a8>
 8008a96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d10a      	bne.n	8008ab4 <USB_EPStartXfer+0x824>
 8008a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa0:	881b      	ldrh	r3, [r3, #0]
 8008aa2:	b29b      	uxth	r3, r3
 8008aa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008aa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008aac:	b29a      	uxth	r2, r3
 8008aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ab0:	801a      	strh	r2, [r3, #0]
 8008ab2:	e041      	b.n	8008b38 <USB_EPStartXfer+0x8a8>
 8008ab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ab8:	085b      	lsrs	r3, r3, #1
 8008aba:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008abe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ac2:	f003 0301 	and.w	r3, r3, #1
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d004      	beq.n	8008ad4 <USB_EPStartXfer+0x844>
 8008aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ace:	3301      	adds	r3, #1
 8008ad0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ad6:	881b      	ldrh	r3, [r3, #0]
 8008ad8:	b29a      	uxth	r2, r3
 8008ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	029b      	lsls	r3, r3, #10
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	b29a      	uxth	r2, r3
 8008ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aea:	801a      	strh	r2, [r3, #0]
 8008aec:	e024      	b.n	8008b38 <USB_EPStartXfer+0x8a8>
 8008aee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008af2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	785b      	ldrb	r3, [r3, #1]
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d11c      	bne.n	8008b38 <USB_EPStartXfer+0x8a8>
 8008afe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b0c:	b29b      	uxth	r3, r3
 8008b0e:	461a      	mov	r2, r3
 8008b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b12:	4413      	add	r3, r2
 8008b14:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	011a      	lsls	r2, r3, #4
 8008b24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b26:	4413      	add	r3, r2
 8008b28:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b32:	b29a      	uxth	r2, r3
 8008b34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b36:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008b38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	895b      	ldrh	r3, [r3, #10]
 8008b44:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008b48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	6959      	ldr	r1, [r3, #20]
 8008b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008b5e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008b62:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008b66:	6800      	ldr	r0, [r0, #0]
 8008b68:	f001 f881 	bl	8009c6e <USB_WritePMA>
 8008b6c:	e227      	b.n	8008fbe <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008b6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	6a1b      	ldr	r3, [r3, #32]
 8008b7a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008b7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	781b      	ldrb	r3, [r3, #0]
 8008b94:	009b      	lsls	r3, r3, #2
 8008b96:	4413      	add	r3, r2
 8008b98:	881b      	ldrh	r3, [r3, #0]
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008ba0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ba4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008ba8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bb6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	781b      	ldrb	r3, [r3, #0]
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	441a      	add	r2, r3
 8008bc2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008bc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008bda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bde:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008be6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bfa:	4413      	add	r3, r2
 8008bfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008bfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	011a      	lsls	r2, r3, #4
 8008c0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c0e:	4413      	add	r3, r2
 8008c10:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008c14:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c1a:	b29a      	uxth	r2, r3
 8008c1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c1e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008c20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	891b      	ldrh	r3, [r3, #8]
 8008c2c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008c30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	6959      	ldr	r1, [r3, #20]
 8008c3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008c46:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008c4a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008c4e:	6800      	ldr	r0, [r0, #0]
 8008c50:	f001 f80d 	bl	8009c6e <USB_WritePMA>
 8008c54:	e1b3      	b.n	8008fbe <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008c56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	6a1a      	ldr	r2, [r3, #32]
 8008c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c66:	1ad2      	subs	r2, r2, r3
 8008c68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008c74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c78:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c7c:	681a      	ldr	r2, [r3, #0]
 8008c7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	4413      	add	r3, r2
 8008c8e:	881b      	ldrh	r3, [r3, #0]
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	f000 80c6 	beq.w	8008e28 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008c9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ca0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	673b      	str	r3, [r7, #112]	@ 0x70
 8008ca8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	785b      	ldrb	r3, [r3, #1]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d177      	bne.n	8008da8 <USB_EPStartXfer+0xb18>
 8008cb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cbc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008cc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cc8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cd8:	4413      	add	r3, r2
 8008cda:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008cdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ce0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	011a      	lsls	r2, r3, #4
 8008cea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cec:	4413      	add	r3, r2
 8008cee:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008cf2:	667b      	str	r3, [r7, #100]	@ 0x64
 8008cf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cf6:	881b      	ldrh	r3, [r3, #0]
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cfe:	b29a      	uxth	r2, r3
 8008d00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d02:	801a      	strh	r2, [r3, #0]
 8008d04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d08:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d0a:	d921      	bls.n	8008d50 <USB_EPStartXfer+0xac0>
 8008d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d10:	095b      	lsrs	r3, r3, #5
 8008d12:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008d16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d1a:	f003 031f 	and.w	r3, r3, #31
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d104      	bne.n	8008d2c <USB_EPStartXfer+0xa9c>
 8008d22:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008d26:	3b01      	subs	r3, #1
 8008d28:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008d2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d2e:	881b      	ldrh	r3, [r3, #0]
 8008d30:	b29a      	uxth	r2, r3
 8008d32:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	029b      	lsls	r3, r3, #10
 8008d3a:	b29b      	uxth	r3, r3
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d48:	b29a      	uxth	r2, r3
 8008d4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d4c:	801a      	strh	r2, [r3, #0]
 8008d4e:	e050      	b.n	8008df2 <USB_EPStartXfer+0xb62>
 8008d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d10a      	bne.n	8008d6e <USB_EPStartXfer+0xade>
 8008d58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d5a:	881b      	ldrh	r3, [r3, #0]
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d66:	b29a      	uxth	r2, r3
 8008d68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d6a:	801a      	strh	r2, [r3, #0]
 8008d6c:	e041      	b.n	8008df2 <USB_EPStartXfer+0xb62>
 8008d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d72:	085b      	lsrs	r3, r3, #1
 8008d74:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008d78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d7c:	f003 0301 	and.w	r3, r3, #1
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d004      	beq.n	8008d8e <USB_EPStartXfer+0xafe>
 8008d84:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008d88:	3301      	adds	r3, #1
 8008d8a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008d8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d90:	881b      	ldrh	r3, [r3, #0]
 8008d92:	b29a      	uxth	r2, r3
 8008d94:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008d98:	b29b      	uxth	r3, r3
 8008d9a:	029b      	lsls	r3, r3, #10
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	b29a      	uxth	r2, r3
 8008da2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008da4:	801a      	strh	r2, [r3, #0]
 8008da6:	e024      	b.n	8008df2 <USB_EPStartXfer+0xb62>
 8008da8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	785b      	ldrb	r3, [r3, #1]
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d11c      	bne.n	8008df2 <USB_EPStartXfer+0xb62>
 8008db8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dbc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dc6:	b29b      	uxth	r3, r3
 8008dc8:	461a      	mov	r2, r3
 8008dca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008dcc:	4413      	add	r3, r2
 8008dce:	673b      	str	r3, [r7, #112]	@ 0x70
 8008dd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	011a      	lsls	r2, r3, #4
 8008dde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008de0:	4413      	add	r3, r2
 8008de2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008de6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008df0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008df2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008df6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	895b      	ldrh	r3, [r3, #10]
 8008dfe:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	6959      	ldr	r1, [r3, #20]
 8008e0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e12:	b29b      	uxth	r3, r3
 8008e14:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008e18:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008e1c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008e20:	6800      	ldr	r0, [r0, #0]
 8008e22:	f000 ff24 	bl	8009c6e <USB_WritePMA>
 8008e26:	e0ca      	b.n	8008fbe <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008e28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	785b      	ldrb	r3, [r3, #1]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d177      	bne.n	8008f28 <USB_EPStartXfer+0xc98>
 8008e38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008e44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	461a      	mov	r2, r3
 8008e56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008e58:	4413      	add	r3, r2
 8008e5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008e5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	781b      	ldrb	r3, [r3, #0]
 8008e68:	011a      	lsls	r2, r3, #4
 8008e6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008e6c:	4413      	add	r3, r2
 8008e6e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008e72:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e76:	881b      	ldrh	r3, [r3, #0]
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e82:	801a      	strh	r2, [r3, #0]
 8008e84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e88:	2b3e      	cmp	r3, #62	@ 0x3e
 8008e8a:	d921      	bls.n	8008ed0 <USB_EPStartXfer+0xc40>
 8008e8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e90:	095b      	lsrs	r3, r3, #5
 8008e92:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008e96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e9a:	f003 031f 	and.w	r3, r3, #31
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d104      	bne.n	8008eac <USB_EPStartXfer+0xc1c>
 8008ea2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008ea6:	3b01      	subs	r3, #1
 8008ea8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008eac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008eae:	881b      	ldrh	r3, [r3, #0]
 8008eb0:	b29a      	uxth	r2, r3
 8008eb2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	029b      	lsls	r3, r3, #10
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ec4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ec8:	b29a      	uxth	r2, r3
 8008eca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ecc:	801a      	strh	r2, [r3, #0]
 8008ece:	e05c      	b.n	8008f8a <USB_EPStartXfer+0xcfa>
 8008ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d10a      	bne.n	8008eee <USB_EPStartXfer+0xc5e>
 8008ed8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008eda:	881b      	ldrh	r3, [r3, #0]
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ee2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ee6:	b29a      	uxth	r2, r3
 8008ee8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008eea:	801a      	strh	r2, [r3, #0]
 8008eec:	e04d      	b.n	8008f8a <USB_EPStartXfer+0xcfa>
 8008eee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ef2:	085b      	lsrs	r3, r3, #1
 8008ef4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008ef8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008efc:	f003 0301 	and.w	r3, r3, #1
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d004      	beq.n	8008f0e <USB_EPStartXfer+0xc7e>
 8008f04:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008f08:	3301      	adds	r3, #1
 8008f0a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008f0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f10:	881b      	ldrh	r3, [r3, #0]
 8008f12:	b29a      	uxth	r2, r3
 8008f14:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	029b      	lsls	r3, r3, #10
 8008f1c:	b29b      	uxth	r3, r3
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	b29a      	uxth	r2, r3
 8008f22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f24:	801a      	strh	r2, [r3, #0]
 8008f26:	e030      	b.n	8008f8a <USB_EPStartXfer+0xcfa>
 8008f28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	785b      	ldrb	r3, [r3, #1]
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d128      	bne.n	8008f8a <USB_EPStartXfer+0xcfa>
 8008f38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	461a      	mov	r2, r3
 8008f58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f5c:	4413      	add	r3, r2
 8008f5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	781b      	ldrb	r3, [r3, #0]
 8008f6e:	011a      	lsls	r2, r3, #4
 8008f70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f74:	4413      	add	r3, r2
 8008f76:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008f7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f82:	b29a      	uxth	r2, r3
 8008f84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f88:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008f8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	891b      	ldrh	r3, [r3, #8]
 8008f96:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	6959      	ldr	r1, [r3, #20]
 8008fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008faa:	b29b      	uxth	r3, r3
 8008fac:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008fb0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008fb4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008fb8:	6800      	ldr	r0, [r0, #0]
 8008fba:	f000 fe58 	bl	8009c6e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008fbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fc2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fc6:	681a      	ldr	r2, [r3, #0]
 8008fc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	4413      	add	r3, r2
 8008fd8:	881b      	ldrh	r3, [r3, #0]
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fe0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fe4:	817b      	strh	r3, [r7, #10]
 8008fe6:	897b      	ldrh	r3, [r7, #10]
 8008fe8:	f083 0310 	eor.w	r3, r3, #16
 8008fec:	817b      	strh	r3, [r7, #10]
 8008fee:	897b      	ldrh	r3, [r7, #10]
 8008ff0:	f083 0320 	eor.w	r3, r3, #32
 8008ff4:	817b      	strh	r3, [r7, #10]
 8008ff6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ffa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ffe:	681a      	ldr	r2, [r3, #0]
 8009000:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009004:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	441a      	add	r2, r3
 8009010:	897b      	ldrh	r3, [r7, #10]
 8009012:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009016:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800901a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800901e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009022:	b29b      	uxth	r3, r3
 8009024:	8013      	strh	r3, [r2, #0]
 8009026:	f000 bcde 	b.w	80099e6 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800902a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800902e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	7b1b      	ldrb	r3, [r3, #12]
 8009036:	2b00      	cmp	r3, #0
 8009038:	f040 80bb 	bne.w	80091b2 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800903c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009040:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	699a      	ldr	r2, [r3, #24]
 8009048:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800904c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	691b      	ldr	r3, [r3, #16]
 8009054:	429a      	cmp	r2, r3
 8009056:	d917      	bls.n	8009088 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8009058:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800905c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	691b      	ldr	r3, [r3, #16]
 8009064:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8009068:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800906c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	699a      	ldr	r2, [r3, #24]
 8009074:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009078:	1ad2      	subs	r2, r2, r3
 800907a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800907e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	619a      	str	r2, [r3, #24]
 8009086:	e00e      	b.n	80090a6 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8009088:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800908c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	699b      	ldr	r3, [r3, #24]
 8009094:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8009098:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800909c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	2200      	movs	r2, #0
 80090a4:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80090a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80090b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	461a      	mov	r2, r3
 80090c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80090ca:	4413      	add	r3, r2
 80090cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80090d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	011a      	lsls	r2, r3, #4
 80090de:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80090e2:	4413      	add	r3, r2
 80090e4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80090e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80090ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80090f0:	881b      	ldrh	r3, [r3, #0]
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090f8:	b29a      	uxth	r2, r3
 80090fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80090fe:	801a      	strh	r2, [r3, #0]
 8009100:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009104:	2b3e      	cmp	r3, #62	@ 0x3e
 8009106:	d924      	bls.n	8009152 <USB_EPStartXfer+0xec2>
 8009108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800910c:	095b      	lsrs	r3, r3, #5
 800910e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009112:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009116:	f003 031f 	and.w	r3, r3, #31
 800911a:	2b00      	cmp	r3, #0
 800911c:	d104      	bne.n	8009128 <USB_EPStartXfer+0xe98>
 800911e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009122:	3b01      	subs	r3, #1
 8009124:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009128:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800912c:	881b      	ldrh	r3, [r3, #0]
 800912e:	b29a      	uxth	r2, r3
 8009130:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009134:	b29b      	uxth	r3, r3
 8009136:	029b      	lsls	r3, r3, #10
 8009138:	b29b      	uxth	r3, r3
 800913a:	4313      	orrs	r3, r2
 800913c:	b29b      	uxth	r3, r3
 800913e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009142:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009146:	b29a      	uxth	r2, r3
 8009148:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800914c:	801a      	strh	r2, [r3, #0]
 800914e:	f000 bc10 	b.w	8009972 <USB_EPStartXfer+0x16e2>
 8009152:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009156:	2b00      	cmp	r3, #0
 8009158:	d10c      	bne.n	8009174 <USB_EPStartXfer+0xee4>
 800915a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800915e:	881b      	ldrh	r3, [r3, #0]
 8009160:	b29b      	uxth	r3, r3
 8009162:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009166:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800916a:	b29a      	uxth	r2, r3
 800916c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009170:	801a      	strh	r2, [r3, #0]
 8009172:	e3fe      	b.n	8009972 <USB_EPStartXfer+0x16e2>
 8009174:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009178:	085b      	lsrs	r3, r3, #1
 800917a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800917e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009182:	f003 0301 	and.w	r3, r3, #1
 8009186:	2b00      	cmp	r3, #0
 8009188:	d004      	beq.n	8009194 <USB_EPStartXfer+0xf04>
 800918a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800918e:	3301      	adds	r3, #1
 8009190:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009194:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009198:	881b      	ldrh	r3, [r3, #0]
 800919a:	b29a      	uxth	r2, r3
 800919c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	029b      	lsls	r3, r3, #10
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	4313      	orrs	r3, r2
 80091a8:	b29a      	uxth	r2, r3
 80091aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80091ae:	801a      	strh	r2, [r3, #0]
 80091b0:	e3df      	b.n	8009972 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80091b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	78db      	ldrb	r3, [r3, #3]
 80091be:	2b02      	cmp	r3, #2
 80091c0:	f040 8218 	bne.w	80095f4 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80091c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	785b      	ldrb	r3, [r3, #1]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	f040 809d 	bne.w	8009310 <USB_EPStartXfer+0x1080>
 80091d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80091e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	461a      	mov	r2, r3
 80091f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091fa:	4413      	add	r3, r2
 80091fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009200:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009204:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	781b      	ldrb	r3, [r3, #0]
 800920c:	011a      	lsls	r2, r3, #4
 800920e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009212:	4413      	add	r3, r2
 8009214:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009218:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800921c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009220:	881b      	ldrh	r3, [r3, #0]
 8009222:	b29b      	uxth	r3, r3
 8009224:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009228:	b29a      	uxth	r2, r3
 800922a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800922e:	801a      	strh	r2, [r3, #0]
 8009230:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009234:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	691b      	ldr	r3, [r3, #16]
 800923c:	2b3e      	cmp	r3, #62	@ 0x3e
 800923e:	d92b      	bls.n	8009298 <USB_EPStartXfer+0x1008>
 8009240:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009244:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	691b      	ldr	r3, [r3, #16]
 800924c:	095b      	lsrs	r3, r3, #5
 800924e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009252:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009256:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	f003 031f 	and.w	r3, r3, #31
 8009262:	2b00      	cmp	r3, #0
 8009264:	d104      	bne.n	8009270 <USB_EPStartXfer+0xfe0>
 8009266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800926a:	3b01      	subs	r3, #1
 800926c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009270:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009274:	881b      	ldrh	r3, [r3, #0]
 8009276:	b29a      	uxth	r2, r3
 8009278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800927c:	b29b      	uxth	r3, r3
 800927e:	029b      	lsls	r3, r3, #10
 8009280:	b29b      	uxth	r3, r3
 8009282:	4313      	orrs	r3, r2
 8009284:	b29b      	uxth	r3, r3
 8009286:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800928a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800928e:	b29a      	uxth	r2, r3
 8009290:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009294:	801a      	strh	r2, [r3, #0]
 8009296:	e070      	b.n	800937a <USB_EPStartXfer+0x10ea>
 8009298:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800929c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d10c      	bne.n	80092c2 <USB_EPStartXfer+0x1032>
 80092a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80092ac:	881b      	ldrh	r3, [r3, #0]
 80092ae:	b29b      	uxth	r3, r3
 80092b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092b8:	b29a      	uxth	r2, r3
 80092ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80092be:	801a      	strh	r2, [r3, #0]
 80092c0:	e05b      	b.n	800937a <USB_EPStartXfer+0x10ea>
 80092c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	691b      	ldr	r3, [r3, #16]
 80092ce:	085b      	lsrs	r3, r3, #1
 80092d0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80092d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	691b      	ldr	r3, [r3, #16]
 80092e0:	f003 0301 	and.w	r3, r3, #1
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d004      	beq.n	80092f2 <USB_EPStartXfer+0x1062>
 80092e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092ec:	3301      	adds	r3, #1
 80092ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80092f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80092f6:	881b      	ldrh	r3, [r3, #0]
 80092f8:	b29a      	uxth	r2, r3
 80092fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092fe:	b29b      	uxth	r3, r3
 8009300:	029b      	lsls	r3, r3, #10
 8009302:	b29b      	uxth	r3, r3
 8009304:	4313      	orrs	r3, r2
 8009306:	b29a      	uxth	r2, r3
 8009308:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800930c:	801a      	strh	r2, [r3, #0]
 800930e:	e034      	b.n	800937a <USB_EPStartXfer+0x10ea>
 8009310:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009314:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	785b      	ldrb	r3, [r3, #1]
 800931c:	2b01      	cmp	r3, #1
 800931e:	d12c      	bne.n	800937a <USB_EPStartXfer+0x10ea>
 8009320:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009324:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800932e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009332:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800933c:	b29b      	uxth	r3, r3
 800933e:	461a      	mov	r2, r3
 8009340:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009344:	4413      	add	r3, r2
 8009346:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800934a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800934e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	781b      	ldrb	r3, [r3, #0]
 8009356:	011a      	lsls	r2, r3, #4
 8009358:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800935c:	4413      	add	r3, r2
 800935e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009362:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009366:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800936a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	691b      	ldr	r3, [r3, #16]
 8009372:	b29a      	uxth	r2, r3
 8009374:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009378:	801a      	strh	r2, [r3, #0]
 800937a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800937e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009388:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800938c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	785b      	ldrb	r3, [r3, #1]
 8009394:	2b00      	cmp	r3, #0
 8009396:	f040 809d 	bne.w	80094d4 <USB_EPStartXfer+0x1244>
 800939a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800939e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80093a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093b6:	b29b      	uxth	r3, r3
 80093b8:	461a      	mov	r2, r3
 80093ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80093be:	4413      	add	r3, r2
 80093c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80093c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	011a      	lsls	r2, r3, #4
 80093d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80093d6:	4413      	add	r3, r2
 80093d8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80093dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093e4:	881b      	ldrh	r3, [r3, #0]
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093ec:	b29a      	uxth	r2, r3
 80093ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093f2:	801a      	strh	r2, [r3, #0]
 80093f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	691b      	ldr	r3, [r3, #16]
 8009400:	2b3e      	cmp	r3, #62	@ 0x3e
 8009402:	d92b      	bls.n	800945c <USB_EPStartXfer+0x11cc>
 8009404:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009408:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	691b      	ldr	r3, [r3, #16]
 8009410:	095b      	lsrs	r3, r3, #5
 8009412:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009416:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800941a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	691b      	ldr	r3, [r3, #16]
 8009422:	f003 031f 	and.w	r3, r3, #31
 8009426:	2b00      	cmp	r3, #0
 8009428:	d104      	bne.n	8009434 <USB_EPStartXfer+0x11a4>
 800942a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800942e:	3b01      	subs	r3, #1
 8009430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009434:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009438:	881b      	ldrh	r3, [r3, #0]
 800943a:	b29a      	uxth	r2, r3
 800943c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009440:	b29b      	uxth	r3, r3
 8009442:	029b      	lsls	r3, r3, #10
 8009444:	b29b      	uxth	r3, r3
 8009446:	4313      	orrs	r3, r2
 8009448:	b29b      	uxth	r3, r3
 800944a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800944e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009452:	b29a      	uxth	r2, r3
 8009454:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009458:	801a      	strh	r2, [r3, #0]
 800945a:	e069      	b.n	8009530 <USB_EPStartXfer+0x12a0>
 800945c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009460:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	691b      	ldr	r3, [r3, #16]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d10c      	bne.n	8009486 <USB_EPStartXfer+0x11f6>
 800946c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009470:	881b      	ldrh	r3, [r3, #0]
 8009472:	b29b      	uxth	r3, r3
 8009474:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009478:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800947c:	b29a      	uxth	r2, r3
 800947e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009482:	801a      	strh	r2, [r3, #0]
 8009484:	e054      	b.n	8009530 <USB_EPStartXfer+0x12a0>
 8009486:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800948a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	691b      	ldr	r3, [r3, #16]
 8009492:	085b      	lsrs	r3, r3, #1
 8009494:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009498:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800949c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	691b      	ldr	r3, [r3, #16]
 80094a4:	f003 0301 	and.w	r3, r3, #1
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d004      	beq.n	80094b6 <USB_EPStartXfer+0x1226>
 80094ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094b0:	3301      	adds	r3, #1
 80094b2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80094b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80094ba:	881b      	ldrh	r3, [r3, #0]
 80094bc:	b29a      	uxth	r2, r3
 80094be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094c2:	b29b      	uxth	r3, r3
 80094c4:	029b      	lsls	r3, r3, #10
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	4313      	orrs	r3, r2
 80094ca:	b29a      	uxth	r2, r3
 80094cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80094d0:	801a      	strh	r2, [r3, #0]
 80094d2:	e02d      	b.n	8009530 <USB_EPStartXfer+0x12a0>
 80094d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	785b      	ldrb	r3, [r3, #1]
 80094e0:	2b01      	cmp	r3, #1
 80094e2:	d125      	bne.n	8009530 <USB_EPStartXfer+0x12a0>
 80094e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094f2:	b29b      	uxth	r3, r3
 80094f4:	461a      	mov	r2, r3
 80094f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80094fa:	4413      	add	r3, r2
 80094fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009500:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009504:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	011a      	lsls	r2, r3, #4
 800950e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009512:	4413      	add	r3, r2
 8009514:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009518:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800951c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009520:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	691b      	ldr	r3, [r3, #16]
 8009528:	b29a      	uxth	r2, r3
 800952a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800952e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009530:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009534:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	69db      	ldr	r3, [r3, #28]
 800953c:	2b00      	cmp	r3, #0
 800953e:	f000 8218 	beq.w	8009972 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009542:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009546:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800954a:	681a      	ldr	r2, [r3, #0]
 800954c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009550:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	781b      	ldrb	r3, [r3, #0]
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	4413      	add	r3, r2
 800955c:	881b      	ldrh	r3, [r3, #0]
 800955e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009562:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009566:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800956a:	2b00      	cmp	r3, #0
 800956c:	d005      	beq.n	800957a <USB_EPStartXfer+0x12ea>
 800956e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009576:	2b00      	cmp	r3, #0
 8009578:	d10d      	bne.n	8009596 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800957a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800957e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009582:	2b00      	cmp	r3, #0
 8009584:	f040 81f5 	bne.w	8009972 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009588:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800958c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009590:	2b00      	cmp	r3, #0
 8009592:	f040 81ee 	bne.w	8009972 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009596:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800959a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800959e:	681a      	ldr	r2, [r3, #0]
 80095a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	781b      	ldrb	r3, [r3, #0]
 80095ac:	009b      	lsls	r3, r3, #2
 80095ae:	4413      	add	r3, r2
 80095b0:	881b      	ldrh	r3, [r3, #0]
 80095b2:	b29b      	uxth	r3, r3
 80095b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095bc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80095c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	781b      	ldrb	r3, [r3, #0]
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	441a      	add	r2, r3
 80095da:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80095de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095ea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80095ee:	b29b      	uxth	r3, r3
 80095f0:	8013      	strh	r3, [r2, #0]
 80095f2:	e1be      	b.n	8009972 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80095f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	78db      	ldrb	r3, [r3, #3]
 8009600:	2b01      	cmp	r3, #1
 8009602:	f040 81b4 	bne.w	800996e <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009606:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800960a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	699a      	ldr	r2, [r3, #24]
 8009612:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009616:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	691b      	ldr	r3, [r3, #16]
 800961e:	429a      	cmp	r2, r3
 8009620:	d917      	bls.n	8009652 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8009622:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009626:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	691b      	ldr	r3, [r3, #16]
 800962e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8009632:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009636:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	699a      	ldr	r2, [r3, #24]
 800963e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009642:	1ad2      	subs	r2, r2, r3
 8009644:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009648:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	619a      	str	r2, [r3, #24]
 8009650:	e00e      	b.n	8009670 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8009652:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009656:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	699b      	ldr	r3, [r3, #24]
 800965e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8009662:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009666:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2200      	movs	r2, #0
 800966e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009670:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009674:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	785b      	ldrb	r3, [r3, #1]
 800967c:	2b00      	cmp	r3, #0
 800967e:	f040 8085 	bne.w	800978c <USB_EPStartXfer+0x14fc>
 8009682:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009686:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009690:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009694:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800969e:	b29b      	uxth	r3, r3
 80096a0:	461a      	mov	r2, r3
 80096a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80096a6:	4413      	add	r3, r2
 80096a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80096ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	781b      	ldrb	r3, [r3, #0]
 80096b8:	011a      	lsls	r2, r3, #4
 80096ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80096be:	4413      	add	r3, r2
 80096c0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80096c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80096c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80096cc:	881b      	ldrh	r3, [r3, #0]
 80096ce:	b29b      	uxth	r3, r3
 80096d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096d4:	b29a      	uxth	r2, r3
 80096d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80096da:	801a      	strh	r2, [r3, #0]
 80096dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80096e2:	d923      	bls.n	800972c <USB_EPStartXfer+0x149c>
 80096e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096e8:	095b      	lsrs	r3, r3, #5
 80096ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80096ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096f2:	f003 031f 	and.w	r3, r3, #31
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d104      	bne.n	8009704 <USB_EPStartXfer+0x1474>
 80096fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096fe:	3b01      	subs	r3, #1
 8009700:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009704:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009708:	881b      	ldrh	r3, [r3, #0]
 800970a:	b29a      	uxth	r2, r3
 800970c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009710:	b29b      	uxth	r3, r3
 8009712:	029b      	lsls	r3, r3, #10
 8009714:	b29b      	uxth	r3, r3
 8009716:	4313      	orrs	r3, r2
 8009718:	b29b      	uxth	r3, r3
 800971a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800971e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009722:	b29a      	uxth	r2, r3
 8009724:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009728:	801a      	strh	r2, [r3, #0]
 800972a:	e060      	b.n	80097ee <USB_EPStartXfer+0x155e>
 800972c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009730:	2b00      	cmp	r3, #0
 8009732:	d10c      	bne.n	800974e <USB_EPStartXfer+0x14be>
 8009734:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009738:	881b      	ldrh	r3, [r3, #0]
 800973a:	b29b      	uxth	r3, r3
 800973c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009740:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009744:	b29a      	uxth	r2, r3
 8009746:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800974a:	801a      	strh	r2, [r3, #0]
 800974c:	e04f      	b.n	80097ee <USB_EPStartXfer+0x155e>
 800974e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009752:	085b      	lsrs	r3, r3, #1
 8009754:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009758:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800975c:	f003 0301 	and.w	r3, r3, #1
 8009760:	2b00      	cmp	r3, #0
 8009762:	d004      	beq.n	800976e <USB_EPStartXfer+0x14de>
 8009764:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009768:	3301      	adds	r3, #1
 800976a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800976e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009772:	881b      	ldrh	r3, [r3, #0]
 8009774:	b29a      	uxth	r2, r3
 8009776:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800977a:	b29b      	uxth	r3, r3
 800977c:	029b      	lsls	r3, r3, #10
 800977e:	b29b      	uxth	r3, r3
 8009780:	4313      	orrs	r3, r2
 8009782:	b29a      	uxth	r2, r3
 8009784:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009788:	801a      	strh	r2, [r3, #0]
 800978a:	e030      	b.n	80097ee <USB_EPStartXfer+0x155e>
 800978c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009790:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	785b      	ldrb	r3, [r3, #1]
 8009798:	2b01      	cmp	r3, #1
 800979a:	d128      	bne.n	80097ee <USB_EPStartXfer+0x155e>
 800979c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80097aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097b8:	b29b      	uxth	r3, r3
 80097ba:	461a      	mov	r2, r3
 80097bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80097c0:	4413      	add	r3, r2
 80097c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80097c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	011a      	lsls	r2, r3, #4
 80097d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80097d8:	4413      	add	r3, r2
 80097da:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80097de:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80097e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097e6:	b29a      	uxth	r2, r3
 80097e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80097ec:	801a      	strh	r2, [r3, #0]
 80097ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80097fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009800:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	785b      	ldrb	r3, [r3, #1]
 8009808:	2b00      	cmp	r3, #0
 800980a:	f040 8085 	bne.w	8009918 <USB_EPStartXfer+0x1688>
 800980e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009812:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800981c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009820:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800982a:	b29b      	uxth	r3, r3
 800982c:	461a      	mov	r2, r3
 800982e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009832:	4413      	add	r3, r2
 8009834:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009838:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800983c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	011a      	lsls	r2, r3, #4
 8009846:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800984a:	4413      	add	r3, r2
 800984c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009850:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009854:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009858:	881b      	ldrh	r3, [r3, #0]
 800985a:	b29b      	uxth	r3, r3
 800985c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009860:	b29a      	uxth	r2, r3
 8009862:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009866:	801a      	strh	r2, [r3, #0]
 8009868:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800986c:	2b3e      	cmp	r3, #62	@ 0x3e
 800986e:	d923      	bls.n	80098b8 <USB_EPStartXfer+0x1628>
 8009870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009874:	095b      	lsrs	r3, r3, #5
 8009876:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800987a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800987e:	f003 031f 	and.w	r3, r3, #31
 8009882:	2b00      	cmp	r3, #0
 8009884:	d104      	bne.n	8009890 <USB_EPStartXfer+0x1600>
 8009886:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800988a:	3b01      	subs	r3, #1
 800988c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009890:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009894:	881b      	ldrh	r3, [r3, #0]
 8009896:	b29a      	uxth	r2, r3
 8009898:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800989c:	b29b      	uxth	r3, r3
 800989e:	029b      	lsls	r3, r3, #10
 80098a0:	b29b      	uxth	r3, r3
 80098a2:	4313      	orrs	r3, r2
 80098a4:	b29b      	uxth	r3, r3
 80098a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098ae:	b29a      	uxth	r2, r3
 80098b0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80098b4:	801a      	strh	r2, [r3, #0]
 80098b6:	e05c      	b.n	8009972 <USB_EPStartXfer+0x16e2>
 80098b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d10c      	bne.n	80098da <USB_EPStartXfer+0x164a>
 80098c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80098c4:	881b      	ldrh	r3, [r3, #0]
 80098c6:	b29b      	uxth	r3, r3
 80098c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098d0:	b29a      	uxth	r2, r3
 80098d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80098d6:	801a      	strh	r2, [r3, #0]
 80098d8:	e04b      	b.n	8009972 <USB_EPStartXfer+0x16e2>
 80098da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098de:	085b      	lsrs	r3, r3, #1
 80098e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80098e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098e8:	f003 0301 	and.w	r3, r3, #1
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d004      	beq.n	80098fa <USB_EPStartXfer+0x166a>
 80098f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098f4:	3301      	adds	r3, #1
 80098f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80098fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80098fe:	881b      	ldrh	r3, [r3, #0]
 8009900:	b29a      	uxth	r2, r3
 8009902:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009906:	b29b      	uxth	r3, r3
 8009908:	029b      	lsls	r3, r3, #10
 800990a:	b29b      	uxth	r3, r3
 800990c:	4313      	orrs	r3, r2
 800990e:	b29a      	uxth	r2, r3
 8009910:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009914:	801a      	strh	r2, [r3, #0]
 8009916:	e02c      	b.n	8009972 <USB_EPStartXfer+0x16e2>
 8009918:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800991c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	785b      	ldrb	r3, [r3, #1]
 8009924:	2b01      	cmp	r3, #1
 8009926:	d124      	bne.n	8009972 <USB_EPStartXfer+0x16e2>
 8009928:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800992c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009936:	b29b      	uxth	r3, r3
 8009938:	461a      	mov	r2, r3
 800993a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800993e:	4413      	add	r3, r2
 8009940:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009944:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009948:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	011a      	lsls	r2, r3, #4
 8009952:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009956:	4413      	add	r3, r2
 8009958:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800995c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009960:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009964:	b29a      	uxth	r2, r3
 8009966:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800996a:	801a      	strh	r2, [r3, #0]
 800996c:	e001      	b.n	8009972 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800996e:	2301      	movs	r3, #1
 8009970:	e03a      	b.n	80099e8 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009972:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009976:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009980:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	781b      	ldrb	r3, [r3, #0]
 8009988:	009b      	lsls	r3, r3, #2
 800998a:	4413      	add	r3, r2
 800998c:	881b      	ldrh	r3, [r3, #0]
 800998e:	b29b      	uxth	r3, r3
 8009990:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009994:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009998:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800999c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80099a0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80099a4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80099a8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80099ac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80099b0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80099b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80099bc:	681a      	ldr	r2, [r3, #0]
 80099be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	009b      	lsls	r3, r3, #2
 80099cc:	441a      	add	r2, r3
 80099ce:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80099d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80099de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099e2:	b29b      	uxth	r3, r3
 80099e4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80099e6:	2300      	movs	r3, #0
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80099f2:	b480      	push	{r7}
 80099f4:	b085      	sub	sp, #20
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	6078      	str	r0, [r7, #4]
 80099fa:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	785b      	ldrb	r3, [r3, #1]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d020      	beq.n	8009a46 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	781b      	ldrb	r3, [r3, #0]
 8009a0a:	009b      	lsls	r3, r3, #2
 8009a0c:	4413      	add	r3, r2
 8009a0e:	881b      	ldrh	r3, [r3, #0]
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a1a:	81bb      	strh	r3, [r7, #12]
 8009a1c:	89bb      	ldrh	r3, [r7, #12]
 8009a1e:	f083 0310 	eor.w	r3, r3, #16
 8009a22:	81bb      	strh	r3, [r7, #12]
 8009a24:	687a      	ldr	r2, [r7, #4]
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	009b      	lsls	r3, r3, #2
 8009a2c:	441a      	add	r2, r3
 8009a2e:	89bb      	ldrh	r3, [r7, #12]
 8009a30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	8013      	strh	r3, [r2, #0]
 8009a44:	e01f      	b.n	8009a86 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009a46:	687a      	ldr	r2, [r7, #4]
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	781b      	ldrb	r3, [r3, #0]
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	4413      	add	r3, r2
 8009a50:	881b      	ldrh	r3, [r3, #0]
 8009a52:	b29b      	uxth	r3, r3
 8009a54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009a58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a5c:	81fb      	strh	r3, [r7, #14]
 8009a5e:	89fb      	ldrh	r3, [r7, #14]
 8009a60:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009a64:	81fb      	strh	r3, [r7, #14]
 8009a66:	687a      	ldr	r2, [r7, #4]
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	781b      	ldrb	r3, [r3, #0]
 8009a6c:	009b      	lsls	r3, r3, #2
 8009a6e:	441a      	add	r2, r3
 8009a70:	89fb      	ldrh	r3, [r7, #14]
 8009a72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009a86:	2300      	movs	r3, #0
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3714      	adds	r7, #20
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bc80      	pop	{r7}
 8009a90:	4770      	bx	lr

08009a92 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009a92:	b480      	push	{r7}
 8009a94:	b087      	sub	sp, #28
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
 8009a9a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	7b1b      	ldrb	r3, [r3, #12]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	f040 809d 	bne.w	8009be0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	785b      	ldrb	r3, [r3, #1]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d04c      	beq.n	8009b48 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	4413      	add	r3, r2
 8009ab8:	881b      	ldrh	r3, [r3, #0]
 8009aba:	823b      	strh	r3, [r7, #16]
 8009abc:	8a3b      	ldrh	r3, [r7, #16]
 8009abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d01b      	beq.n	8009afe <USB_EPClearStall+0x6c>
 8009ac6:	687a      	ldr	r2, [r7, #4]
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	781b      	ldrb	r3, [r3, #0]
 8009acc:	009b      	lsls	r3, r3, #2
 8009ace:	4413      	add	r3, r2
 8009ad0:	881b      	ldrh	r3, [r3, #0]
 8009ad2:	b29b      	uxth	r3, r3
 8009ad4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009adc:	81fb      	strh	r3, [r7, #14]
 8009ade:	687a      	ldr	r2, [r7, #4]
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	781b      	ldrb	r3, [r3, #0]
 8009ae4:	009b      	lsls	r3, r3, #2
 8009ae6:	441a      	add	r2, r3
 8009ae8:	89fb      	ldrh	r3, [r7, #14]
 8009aea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009aee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009af2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009af6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	78db      	ldrb	r3, [r3, #3]
 8009b02:	2b01      	cmp	r3, #1
 8009b04:	d06c      	beq.n	8009be0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009b06:	687a      	ldr	r2, [r7, #4]
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	4413      	add	r3, r2
 8009b10:	881b      	ldrh	r3, [r3, #0]
 8009b12:	b29b      	uxth	r3, r3
 8009b14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b1c:	81bb      	strh	r3, [r7, #12]
 8009b1e:	89bb      	ldrh	r3, [r7, #12]
 8009b20:	f083 0320 	eor.w	r3, r3, #32
 8009b24:	81bb      	strh	r3, [r7, #12]
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	009b      	lsls	r3, r3, #2
 8009b2e:	441a      	add	r2, r3
 8009b30:	89bb      	ldrh	r3, [r7, #12]
 8009b32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	8013      	strh	r3, [r2, #0]
 8009b46:	e04b      	b.n	8009be0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009b48:	687a      	ldr	r2, [r7, #4]
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	781b      	ldrb	r3, [r3, #0]
 8009b4e:	009b      	lsls	r3, r3, #2
 8009b50:	4413      	add	r3, r2
 8009b52:	881b      	ldrh	r3, [r3, #0]
 8009b54:	82fb      	strh	r3, [r7, #22]
 8009b56:	8afb      	ldrh	r3, [r7, #22]
 8009b58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d01b      	beq.n	8009b98 <USB_EPClearStall+0x106>
 8009b60:	687a      	ldr	r2, [r7, #4]
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	781b      	ldrb	r3, [r3, #0]
 8009b66:	009b      	lsls	r3, r3, #2
 8009b68:	4413      	add	r3, r2
 8009b6a:	881b      	ldrh	r3, [r3, #0]
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b76:	82bb      	strh	r3, [r7, #20]
 8009b78:	687a      	ldr	r2, [r7, #4]
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	781b      	ldrb	r3, [r3, #0]
 8009b7e:	009b      	lsls	r3, r3, #2
 8009b80:	441a      	add	r2, r3
 8009b82:	8abb      	ldrh	r3, [r7, #20]
 8009b84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b94:	b29b      	uxth	r3, r3
 8009b96:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	781b      	ldrb	r3, [r3, #0]
 8009b9e:	009b      	lsls	r3, r3, #2
 8009ba0:	4413      	add	r3, r2
 8009ba2:	881b      	ldrh	r3, [r3, #0]
 8009ba4:	b29b      	uxth	r3, r3
 8009ba6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009baa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bae:	827b      	strh	r3, [r7, #18]
 8009bb0:	8a7b      	ldrh	r3, [r7, #18]
 8009bb2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009bb6:	827b      	strh	r3, [r7, #18]
 8009bb8:	8a7b      	ldrh	r3, [r7, #18]
 8009bba:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009bbe:	827b      	strh	r3, [r7, #18]
 8009bc0:	687a      	ldr	r2, [r7, #4]
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	009b      	lsls	r3, r3, #2
 8009bc8:	441a      	add	r2, r3
 8009bca:	8a7b      	ldrh	r3, [r7, #18]
 8009bcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009bd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009bd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009bd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bdc:	b29b      	uxth	r3, r3
 8009bde:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009be0:	2300      	movs	r3, #0
}
 8009be2:	4618      	mov	r0, r3
 8009be4:	371c      	adds	r7, #28
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bc80      	pop	{r7}
 8009bea:	4770      	bx	lr

08009bec <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b083      	sub	sp, #12
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009bf8:	78fb      	ldrb	r3, [r7, #3]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d103      	bne.n	8009c06 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2280      	movs	r2, #128	@ 0x80
 8009c02:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009c06:	2300      	movs	r3, #0
}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	370c      	adds	r7, #12
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bc80      	pop	{r7}
 8009c10:	4770      	bx	lr

08009c12 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009c12:	b480      	push	{r7}
 8009c14:	b083      	sub	sp, #12
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009c1a:	2300      	movs	r3, #0
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	370c      	adds	r7, #12
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bc80      	pop	{r7}
 8009c24:	4770      	bx	lr

08009c26 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8009c26:	b480      	push	{r7}
 8009c28:	b083      	sub	sp, #12
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009c2e:	2300      	movs	r3, #0
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	370c      	adds	r7, #12
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bc80      	pop	{r7}
 8009c38:	4770      	bx	lr

08009c3a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009c3a:	b480      	push	{r7}
 8009c3c:	b085      	sub	sp, #20
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009c48:	b29b      	uxth	r3, r3
 8009c4a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3714      	adds	r7, #20
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bc80      	pop	{r7}
 8009c56:	4770      	bx	lr

08009c58 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009c58:	b480      	push	{r7}
 8009c5a:	b083      	sub	sp, #12
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
 8009c60:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8009c62:	2300      	movs	r3, #0
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	370c      	adds	r7, #12
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bc80      	pop	{r7}
 8009c6c:	4770      	bx	lr

08009c6e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009c6e:	b480      	push	{r7}
 8009c70:	b08b      	sub	sp, #44	@ 0x2c
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	60f8      	str	r0, [r7, #12]
 8009c76:	60b9      	str	r1, [r7, #8]
 8009c78:	4611      	mov	r1, r2
 8009c7a:	461a      	mov	r2, r3
 8009c7c:	460b      	mov	r3, r1
 8009c7e:	80fb      	strh	r3, [r7, #6]
 8009c80:	4613      	mov	r3, r2
 8009c82:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009c84:	88bb      	ldrh	r3, [r7, #4]
 8009c86:	3301      	adds	r3, #1
 8009c88:	085b      	lsrs	r3, r3, #1
 8009c8a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009c90:	68bb      	ldr	r3, [r7, #8]
 8009c92:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009c94:	88fb      	ldrh	r3, [r7, #6]
 8009c96:	005a      	lsls	r2, r3, #1
 8009c98:	697b      	ldr	r3, [r7, #20]
 8009c9a:	4413      	add	r3, r2
 8009c9c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ca0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009ca2:	69bb      	ldr	r3, [r7, #24]
 8009ca4:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ca6:	e01f      	b.n	8009ce8 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8009ca8:	69fb      	ldr	r3, [r7, #28]
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009cae:	69fb      	ldr	r3, [r7, #28]
 8009cb0:	3301      	adds	r3, #1
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	b21b      	sxth	r3, r3
 8009cb6:	021b      	lsls	r3, r3, #8
 8009cb8:	b21a      	sxth	r2, r3
 8009cba:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	b21b      	sxth	r3, r3
 8009cc2:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009cc4:	6a3b      	ldr	r3, [r7, #32]
 8009cc6:	8a7a      	ldrh	r2, [r7, #18]
 8009cc8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009cca:	6a3b      	ldr	r3, [r7, #32]
 8009ccc:	3302      	adds	r3, #2
 8009cce:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009cd0:	6a3b      	ldr	r3, [r7, #32]
 8009cd2:	3302      	adds	r3, #2
 8009cd4:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8009cd6:	69fb      	ldr	r3, [r7, #28]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009cdc:	69fb      	ldr	r3, [r7, #28]
 8009cde:	3301      	adds	r3, #1
 8009ce0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ce4:	3b01      	subs	r3, #1
 8009ce6:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d1dc      	bne.n	8009ca8 <USB_WritePMA+0x3a>
  }
}
 8009cee:	bf00      	nop
 8009cf0:	bf00      	nop
 8009cf2:	372c      	adds	r7, #44	@ 0x2c
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bc80      	pop	{r7}
 8009cf8:	4770      	bx	lr

08009cfa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009cfa:	b480      	push	{r7}
 8009cfc:	b08b      	sub	sp, #44	@ 0x2c
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	60f8      	str	r0, [r7, #12]
 8009d02:	60b9      	str	r1, [r7, #8]
 8009d04:	4611      	mov	r1, r2
 8009d06:	461a      	mov	r2, r3
 8009d08:	460b      	mov	r3, r1
 8009d0a:	80fb      	strh	r3, [r7, #6]
 8009d0c:	4613      	mov	r3, r2
 8009d0e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009d10:	88bb      	ldrh	r3, [r7, #4]
 8009d12:	085b      	lsrs	r3, r3, #1
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009d20:	88fb      	ldrh	r3, [r7, #6]
 8009d22:	005a      	lsls	r2, r3, #1
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	4413      	add	r3, r2
 8009d28:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009d2c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009d2e:	69bb      	ldr	r3, [r7, #24]
 8009d30:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d32:	e01b      	b.n	8009d6c <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009d34:	6a3b      	ldr	r3, [r7, #32]
 8009d36:	881b      	ldrh	r3, [r3, #0]
 8009d38:	b29b      	uxth	r3, r3
 8009d3a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009d3c:	6a3b      	ldr	r3, [r7, #32]
 8009d3e:	3302      	adds	r3, #2
 8009d40:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	b2da      	uxtb	r2, r3
 8009d46:	69fb      	ldr	r3, [r7, #28]
 8009d48:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009d4a:	69fb      	ldr	r3, [r7, #28]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	0a1b      	lsrs	r3, r3, #8
 8009d54:	b2da      	uxtb	r2, r3
 8009d56:	69fb      	ldr	r3, [r7, #28]
 8009d58:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009d5a:	69fb      	ldr	r3, [r7, #28]
 8009d5c:	3301      	adds	r3, #1
 8009d5e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009d60:	6a3b      	ldr	r3, [r7, #32]
 8009d62:	3302      	adds	r3, #2
 8009d64:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8009d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d1e0      	bne.n	8009d34 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009d72:	88bb      	ldrh	r3, [r7, #4]
 8009d74:	f003 0301 	and.w	r3, r3, #1
 8009d78:	b29b      	uxth	r3, r3
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d007      	beq.n	8009d8e <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8009d7e:	6a3b      	ldr	r3, [r7, #32]
 8009d80:	881b      	ldrh	r3, [r3, #0]
 8009d82:	b29b      	uxth	r3, r3
 8009d84:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	b2da      	uxtb	r2, r3
 8009d8a:	69fb      	ldr	r3, [r7, #28]
 8009d8c:	701a      	strb	r2, [r3, #0]
  }
}
 8009d8e:	bf00      	nop
 8009d90:	372c      	adds	r7, #44	@ 0x2c
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bc80      	pop	{r7}
 8009d96:	4770      	bx	lr

08009d98 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
 8009da0:	460b      	mov	r3, r1
 8009da2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009da4:	2300      	movs	r3, #0
 8009da6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	7c1b      	ldrb	r3, [r3, #16]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d115      	bne.n	8009ddc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009db0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009db4:	2202      	movs	r2, #2
 8009db6:	2181      	movs	r1, #129	@ 0x81
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f001 feba 	bl	800bb32 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009dc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009dc8:	2202      	movs	r2, #2
 8009dca:	2101      	movs	r1, #1
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f001 feb0 	bl	800bb32 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8009dda:	e012      	b.n	8009e02 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ddc:	2340      	movs	r3, #64	@ 0x40
 8009dde:	2202      	movs	r2, #2
 8009de0:	2181      	movs	r1, #129	@ 0x81
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f001 fea5 	bl	800bb32 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2201      	movs	r2, #1
 8009dec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009dee:	2340      	movs	r3, #64	@ 0x40
 8009df0:	2202      	movs	r2, #2
 8009df2:	2101      	movs	r1, #1
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f001 fe9c 	bl	800bb32 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009e02:	2308      	movs	r3, #8
 8009e04:	2203      	movs	r2, #3
 8009e06:	2182      	movs	r1, #130	@ 0x82
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f001 fe92 	bl	800bb32 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2201      	movs	r2, #1
 8009e12:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009e14:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009e18:	f001 ffb2 	bl	800bd80 <USBD_static_malloc>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d102      	bne.n	8009e34 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	73fb      	strb	r3, [r7, #15]
 8009e32:	e026      	b.n	8009e82 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e3a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	2200      	movs	r2, #0
 8009e52:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	7c1b      	ldrb	r3, [r3, #16]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d109      	bne.n	8009e72 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009e64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009e68:	2101      	movs	r1, #1
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f001 ff51 	bl	800bd12 <USBD_LL_PrepareReceive>
 8009e70:	e007      	b.n	8009e82 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009e78:	2340      	movs	r3, #64	@ 0x40
 8009e7a:	2101      	movs	r1, #1
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f001 ff48 	bl	800bd12 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3710      	adds	r7, #16
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b084      	sub	sp, #16
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	460b      	mov	r3, r1
 8009e96:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009e9c:	2181      	movs	r1, #129	@ 0x81
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f001 fe6d 	bl	800bb7e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009eaa:	2101      	movs	r1, #1
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f001 fe66 	bl	800bb7e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009eba:	2182      	movs	r1, #130	@ 0x82
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f001 fe5e 	bl	800bb7e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d00e      	beq.n	8009ef0 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f001 ff58 	bl	800bd98 <USBD_static_free>
    pdev->pClassData = NULL;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8009ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3710      	adds	r7, #16
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}

08009efa <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009efa:	b580      	push	{r7, lr}
 8009efc:	b086      	sub	sp, #24
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
 8009f02:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f0a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009f10:	2300      	movs	r3, #0
 8009f12:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009f14:	2300      	movs	r3, #0
 8009f16:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d039      	beq.n	8009f98 <USBD_CDC_Setup+0x9e>
 8009f24:	2b20      	cmp	r3, #32
 8009f26:	d17f      	bne.n	800a028 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	88db      	ldrh	r3, [r3, #6]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d029      	beq.n	8009f84 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	b25b      	sxtb	r3, r3
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	da11      	bge.n	8009f5e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f40:	689b      	ldr	r3, [r3, #8]
 8009f42:	683a      	ldr	r2, [r7, #0]
 8009f44:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009f46:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009f48:	683a      	ldr	r2, [r7, #0]
 8009f4a:	88d2      	ldrh	r2, [r2, #6]
 8009f4c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009f4e:	6939      	ldr	r1, [r7, #16]
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	88db      	ldrh	r3, [r3, #6]
 8009f54:	461a      	mov	r2, r3
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f001 fa06 	bl	800b368 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009f5c:	e06b      	b.n	800a036 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	785a      	ldrb	r2, [r3, #1]
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	88db      	ldrh	r3, [r3, #6]
 8009f6c:	b2da      	uxtb	r2, r3
 8009f6e:	693b      	ldr	r3, [r7, #16]
 8009f70:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009f74:	6939      	ldr	r1, [r7, #16]
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	88db      	ldrh	r3, [r3, #6]
 8009f7a:	461a      	mov	r2, r3
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f001 fa21 	bl	800b3c4 <USBD_CtlPrepareRx>
      break;
 8009f82:	e058      	b.n	800a036 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	683a      	ldr	r2, [r7, #0]
 8009f8e:	7850      	ldrb	r0, [r2, #1]
 8009f90:	2200      	movs	r2, #0
 8009f92:	6839      	ldr	r1, [r7, #0]
 8009f94:	4798      	blx	r3
      break;
 8009f96:	e04e      	b.n	800a036 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	785b      	ldrb	r3, [r3, #1]
 8009f9c:	2b0b      	cmp	r3, #11
 8009f9e:	d02e      	beq.n	8009ffe <USBD_CDC_Setup+0x104>
 8009fa0:	2b0b      	cmp	r3, #11
 8009fa2:	dc38      	bgt.n	800a016 <USBD_CDC_Setup+0x11c>
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d002      	beq.n	8009fae <USBD_CDC_Setup+0xb4>
 8009fa8:	2b0a      	cmp	r3, #10
 8009faa:	d014      	beq.n	8009fd6 <USBD_CDC_Setup+0xdc>
 8009fac:	e033      	b.n	800a016 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fb4:	2b03      	cmp	r3, #3
 8009fb6:	d107      	bne.n	8009fc8 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009fb8:	f107 030c 	add.w	r3, r7, #12
 8009fbc:	2202      	movs	r2, #2
 8009fbe:	4619      	mov	r1, r3
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f001 f9d1 	bl	800b368 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009fc6:	e02e      	b.n	800a026 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009fc8:	6839      	ldr	r1, [r7, #0]
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f001 f962 	bl	800b294 <USBD_CtlError>
            ret = USBD_FAIL;
 8009fd0:	2302      	movs	r3, #2
 8009fd2:	75fb      	strb	r3, [r7, #23]
          break;
 8009fd4:	e027      	b.n	800a026 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fdc:	2b03      	cmp	r3, #3
 8009fde:	d107      	bne.n	8009ff0 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8009fe0:	f107 030f 	add.w	r3, r7, #15
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f001 f9bd 	bl	800b368 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009fee:	e01a      	b.n	800a026 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009ff0:	6839      	ldr	r1, [r7, #0]
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f001 f94e 	bl	800b294 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ff8:	2302      	movs	r3, #2
 8009ffa:	75fb      	strb	r3, [r7, #23]
          break;
 8009ffc:	e013      	b.n	800a026 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a004:	2b03      	cmp	r3, #3
 800a006:	d00d      	beq.n	800a024 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800a008:	6839      	ldr	r1, [r7, #0]
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	f001 f942 	bl	800b294 <USBD_CtlError>
            ret = USBD_FAIL;
 800a010:	2302      	movs	r3, #2
 800a012:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a014:	e006      	b.n	800a024 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800a016:	6839      	ldr	r1, [r7, #0]
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f001 f93b 	bl	800b294 <USBD_CtlError>
          ret = USBD_FAIL;
 800a01e:	2302      	movs	r3, #2
 800a020:	75fb      	strb	r3, [r7, #23]
          break;
 800a022:	e000      	b.n	800a026 <USBD_CDC_Setup+0x12c>
          break;
 800a024:	bf00      	nop
      }
      break;
 800a026:	e006      	b.n	800a036 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a028:	6839      	ldr	r1, [r7, #0]
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f001 f932 	bl	800b294 <USBD_CtlError>
      ret = USBD_FAIL;
 800a030:	2302      	movs	r3, #2
 800a032:	75fb      	strb	r3, [r7, #23]
      break;
 800a034:	bf00      	nop
  }

  return ret;
 800a036:	7dfb      	ldrb	r3, [r7, #23]
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3718      	adds	r7, #24
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b084      	sub	sp, #16
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
 800a048:	460b      	mov	r3, r1
 800a04a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a052:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a05a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a062:	2b00      	cmp	r3, #0
 800a064:	d03a      	beq.n	800a0dc <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a066:	78fa      	ldrb	r2, [r7, #3]
 800a068:	6879      	ldr	r1, [r7, #4]
 800a06a:	4613      	mov	r3, r2
 800a06c:	009b      	lsls	r3, r3, #2
 800a06e:	4413      	add	r3, r2
 800a070:	009b      	lsls	r3, r3, #2
 800a072:	440b      	add	r3, r1
 800a074:	331c      	adds	r3, #28
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d029      	beq.n	800a0d0 <USBD_CDC_DataIn+0x90>
 800a07c:	78fa      	ldrb	r2, [r7, #3]
 800a07e:	6879      	ldr	r1, [r7, #4]
 800a080:	4613      	mov	r3, r2
 800a082:	009b      	lsls	r3, r3, #2
 800a084:	4413      	add	r3, r2
 800a086:	009b      	lsls	r3, r3, #2
 800a088:	440b      	add	r3, r1
 800a08a:	331c      	adds	r3, #28
 800a08c:	681a      	ldr	r2, [r3, #0]
 800a08e:	78f9      	ldrb	r1, [r7, #3]
 800a090:	68b8      	ldr	r0, [r7, #8]
 800a092:	460b      	mov	r3, r1
 800a094:	009b      	lsls	r3, r3, #2
 800a096:	440b      	add	r3, r1
 800a098:	00db      	lsls	r3, r3, #3
 800a09a:	4403      	add	r3, r0
 800a09c:	3320      	adds	r3, #32
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	fbb2 f1f3 	udiv	r1, r2, r3
 800a0a4:	fb01 f303 	mul.w	r3, r1, r3
 800a0a8:	1ad3      	subs	r3, r2, r3
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d110      	bne.n	800a0d0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a0ae:	78fa      	ldrb	r2, [r7, #3]
 800a0b0:	6879      	ldr	r1, [r7, #4]
 800a0b2:	4613      	mov	r3, r2
 800a0b4:	009b      	lsls	r3, r3, #2
 800a0b6:	4413      	add	r3, r2
 800a0b8:	009b      	lsls	r3, r3, #2
 800a0ba:	440b      	add	r3, r1
 800a0bc:	331c      	adds	r3, #28
 800a0be:	2200      	movs	r2, #0
 800a0c0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a0c2:	78f9      	ldrb	r1, [r7, #3]
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f001 fdff 	bl	800bccc <USBD_LL_Transmit>
 800a0ce:	e003      	b.n	800a0d8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 800a0d8:	2300      	movs	r3, #0
 800a0da:	e000      	b.n	800a0de <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a0dc:	2302      	movs	r3, #2
  }
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3710      	adds	r7, #16
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}

0800a0e6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a0e6:	b580      	push	{r7, lr}
 800a0e8:	b084      	sub	sp, #16
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	6078      	str	r0, [r7, #4]
 800a0ee:	460b      	mov	r3, r1
 800a0f0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0f8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a0fa:	78fb      	ldrb	r3, [r7, #3]
 800a0fc:	4619      	mov	r1, r3
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f001 fe2a 	bl	800bd58 <USBD_LL_GetRxDataSize>
 800a104:	4602      	mov	r2, r0
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a112:	2b00      	cmp	r3, #0
 800a114:	d00d      	beq.n	800a132 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a11c:	68db      	ldr	r3, [r3, #12]
 800a11e:	68fa      	ldr	r2, [r7, #12]
 800a120:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a124:	68fa      	ldr	r2, [r7, #12]
 800a126:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a12a:	4611      	mov	r1, r2
 800a12c:	4798      	blx	r3

    return USBD_OK;
 800a12e:	2300      	movs	r3, #0
 800a130:	e000      	b.n	800a134 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a132:	2302      	movs	r3, #2
  }
}
 800a134:	4618      	mov	r0, r3
 800a136:	3710      	adds	r7, #16
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}

0800a13c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a14a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a152:	2b00      	cmp	r3, #0
 800a154:	d014      	beq.n	800a180 <USBD_CDC_EP0_RxReady+0x44>
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a15c:	2bff      	cmp	r3, #255	@ 0xff
 800a15e:	d00f      	beq.n	800a180 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a166:	689b      	ldr	r3, [r3, #8]
 800a168:	68fa      	ldr	r2, [r7, #12]
 800a16a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a16e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a170:	68fa      	ldr	r2, [r7, #12]
 800a172:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a176:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	22ff      	movs	r2, #255	@ 0xff
 800a17c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800a180:	2300      	movs	r3, #0
}
 800a182:	4618      	mov	r0, r3
 800a184:	3710      	adds	r7, #16
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
	...

0800a18c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b083      	sub	sp, #12
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2243      	movs	r2, #67	@ 0x43
 800a198:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a19a:	4b03      	ldr	r3, [pc, #12]	@ (800a1a8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	370c      	adds	r7, #12
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bc80      	pop	{r7}
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop
 800a1a8:	2000009c 	.word	0x2000009c

0800a1ac <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b083      	sub	sp, #12
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2243      	movs	r2, #67	@ 0x43
 800a1b8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a1ba:	4b03      	ldr	r3, [pc, #12]	@ (800a1c8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	370c      	adds	r7, #12
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bc80      	pop	{r7}
 800a1c4:	4770      	bx	lr
 800a1c6:	bf00      	nop
 800a1c8:	20000058 	.word	0x20000058

0800a1cc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b083      	sub	sp, #12
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2243      	movs	r2, #67	@ 0x43
 800a1d8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a1da:	4b03      	ldr	r3, [pc, #12]	@ (800a1e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bc80      	pop	{r7}
 800a1e4:	4770      	bx	lr
 800a1e6:	bf00      	nop
 800a1e8:	200000e0 	.word	0x200000e0

0800a1ec <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b083      	sub	sp, #12
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	220a      	movs	r2, #10
 800a1f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a1fa:	4b03      	ldr	r3, [pc, #12]	@ (800a208 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	370c      	adds	r7, #12
 800a200:	46bd      	mov	sp, r7
 800a202:	bc80      	pop	{r7}
 800a204:	4770      	bx	lr
 800a206:	bf00      	nop
 800a208:	20000014 	.word	0x20000014

0800a20c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a20c:	b480      	push	{r7}
 800a20e:	b085      	sub	sp, #20
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
 800a214:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a216:	2302      	movs	r3, #2
 800a218:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d005      	beq.n	800a22c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	683a      	ldr	r2, [r7, #0]
 800a224:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 800a228:	2300      	movs	r3, #0
 800a22a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3714      	adds	r7, #20
 800a232:	46bd      	mov	sp, r7
 800a234:	bc80      	pop	{r7}
 800a236:	4770      	bx	lr

0800a238 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a238:	b480      	push	{r7}
 800a23a:	b087      	sub	sp, #28
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	60b9      	str	r1, [r7, #8]
 800a242:	4613      	mov	r3, r2
 800a244:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a24c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	68ba      	ldr	r2, [r7, #8]
 800a252:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a256:	88fa      	ldrh	r2, [r7, #6]
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800a25e:	2300      	movs	r3, #0
}
 800a260:	4618      	mov	r0, r3
 800a262:	371c      	adds	r7, #28
 800a264:	46bd      	mov	sp, r7
 800a266:	bc80      	pop	{r7}
 800a268:	4770      	bx	lr

0800a26a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a26a:	b480      	push	{r7}
 800a26c:	b085      	sub	sp, #20
 800a26e:	af00      	add	r7, sp, #0
 800a270:	6078      	str	r0, [r7, #4]
 800a272:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a27a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	683a      	ldr	r2, [r7, #0]
 800a280:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 800a284:	2300      	movs	r3, #0
}
 800a286:	4618      	mov	r0, r3
 800a288:	3714      	adds	r7, #20
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bc80      	pop	{r7}
 800a28e:	4770      	bx	lr

0800a290 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b084      	sub	sp, #16
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a29e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d01c      	beq.n	800a2e4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d115      	bne.n	800a2e0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a2d2:	b29b      	uxth	r3, r3
 800a2d4:	2181      	movs	r1, #129	@ 0x81
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f001 fcf8 	bl	800bccc <USBD_LL_Transmit>

      return USBD_OK;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	e002      	b.n	800a2e6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	e000      	b.n	800a2e6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a2e4:	2302      	movs	r3, #2
  }
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3710      	adds	r7, #16
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}

0800a2ee <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a2ee:	b580      	push	{r7, lr}
 800a2f0:	b084      	sub	sp, #16
 800a2f2:	af00      	add	r7, sp, #0
 800a2f4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2fc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a304:	2b00      	cmp	r3, #0
 800a306:	d017      	beq.n	800a338 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	7c1b      	ldrb	r3, [r3, #16]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d109      	bne.n	800a324 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a316:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a31a:	2101      	movs	r1, #1
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f001 fcf8 	bl	800bd12 <USBD_LL_PrepareReceive>
 800a322:	e007      	b.n	800a334 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a32a:	2340      	movs	r3, #64	@ 0x40
 800a32c:	2101      	movs	r1, #1
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f001 fcef 	bl	800bd12 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a334:	2300      	movs	r3, #0
 800a336:	e000      	b.n	800a33a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a338:	2302      	movs	r3, #2
  }
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3710      	adds	r7, #16
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}

0800a342 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a342:	b580      	push	{r7, lr}
 800a344:	b084      	sub	sp, #16
 800a346:	af00      	add	r7, sp, #0
 800a348:	60f8      	str	r0, [r7, #12]
 800a34a:	60b9      	str	r1, [r7, #8]
 800a34c:	4613      	mov	r3, r2
 800a34e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d101      	bne.n	800a35a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a356:	2302      	movs	r3, #2
 800a358:	e01a      	b.n	800a390 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a360:	2b00      	cmp	r3, #0
 800a362:	d003      	beq.n	800a36c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2200      	movs	r2, #0
 800a368:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d003      	beq.n	800a37a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	68ba      	ldr	r2, [r7, #8]
 800a376:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2201      	movs	r2, #1
 800a37e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	79fa      	ldrb	r2, [r7, #7]
 800a386:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a388:	68f8      	ldr	r0, [r7, #12]
 800a38a:	f001 fb5d 	bl	800ba48 <USBD_LL_Init>

  return USBD_OK;
 800a38e:	2300      	movs	r3, #0
}
 800a390:	4618      	mov	r0, r3
 800a392:	3710      	adds	r7, #16
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}

0800a398 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a398:	b480      	push	{r7}
 800a39a:	b085      	sub	sp, #20
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
 800a3a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d006      	beq.n	800a3ba <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	683a      	ldr	r2, [r7, #0]
 800a3b0:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	73fb      	strb	r3, [r7, #15]
 800a3b8:	e001      	b.n	800a3be <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a3ba:	2302      	movs	r3, #2
 800a3bc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a3be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3714      	adds	r7, #20
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bc80      	pop	{r7}
 800a3c8:	4770      	bx	lr

0800a3ca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a3ca:	b580      	push	{r7, lr}
 800a3cc:	b082      	sub	sp, #8
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f001 fb92 	bl	800bafc <USBD_LL_Start>

  return USBD_OK;
 800a3d8:	2300      	movs	r3, #0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3708      	adds	r7, #8
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}

0800a3e2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a3e2:	b480      	push	{r7}
 800a3e4:	b083      	sub	sp, #12
 800a3e6:	af00      	add	r7, sp, #0
 800a3e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a3ea:	2300      	movs	r3, #0
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	370c      	adds	r7, #12
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bc80      	pop	{r7}
 800a3f4:	4770      	bx	lr

0800a3f6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b084      	sub	sp, #16
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
 800a3fe:	460b      	mov	r3, r1
 800a400:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a402:	2302      	movs	r3, #2
 800a404:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d00c      	beq.n	800a42a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	78fa      	ldrb	r2, [r7, #3]
 800a41a:	4611      	mov	r1, r2
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	4798      	blx	r3
 800a420:	4603      	mov	r3, r0
 800a422:	2b00      	cmp	r3, #0
 800a424:	d101      	bne.n	800a42a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a426:	2300      	movs	r3, #0
 800a428:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a42a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	3710      	adds	r7, #16
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b082      	sub	sp, #8
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	460b      	mov	r3, r1
 800a43e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	78fa      	ldrb	r2, [r7, #3]
 800a44a:	4611      	mov	r1, r2
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	4798      	blx	r3

  return USBD_OK;
 800a450:	2300      	movs	r3, #0
}
 800a452:	4618      	mov	r0, r3
 800a454:	3708      	adds	r7, #8
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b082      	sub	sp, #8
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
 800a462:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a46a:	6839      	ldr	r1, [r7, #0]
 800a46c:	4618      	mov	r0, r3
 800a46e:	f000 fed8 	bl	800b222 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2201      	movs	r2, #1
 800a476:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a480:	461a      	mov	r2, r3
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800a48e:	f003 031f 	and.w	r3, r3, #31
 800a492:	2b02      	cmp	r3, #2
 800a494:	d016      	beq.n	800a4c4 <USBD_LL_SetupStage+0x6a>
 800a496:	2b02      	cmp	r3, #2
 800a498:	d81c      	bhi.n	800a4d4 <USBD_LL_SetupStage+0x7a>
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d002      	beq.n	800a4a4 <USBD_LL_SetupStage+0x4a>
 800a49e:	2b01      	cmp	r3, #1
 800a4a0:	d008      	beq.n	800a4b4 <USBD_LL_SetupStage+0x5a>
 800a4a2:	e017      	b.n	800a4d4 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a4aa:	4619      	mov	r1, r3
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f000 f9cb 	bl	800a848 <USBD_StdDevReq>
      break;
 800a4b2:	e01a      	b.n	800a4ea <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a4ba:	4619      	mov	r1, r3
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f000 fa2d 	bl	800a91c <USBD_StdItfReq>
      break;
 800a4c2:	e012      	b.n	800a4ea <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a4ca:	4619      	mov	r1, r3
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f000 fa6d 	bl	800a9ac <USBD_StdEPReq>
      break;
 800a4d2:	e00a      	b.n	800a4ea <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800a4da:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a4de:	b2db      	uxtb	r3, r3
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f001 fb6a 	bl	800bbbc <USBD_LL_StallEP>
      break;
 800a4e8:	bf00      	nop
  }

  return USBD_OK;
 800a4ea:	2300      	movs	r3, #0
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3708      	adds	r7, #8
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}

0800a4f4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b086      	sub	sp, #24
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	60f8      	str	r0, [r7, #12]
 800a4fc:	460b      	mov	r3, r1
 800a4fe:	607a      	str	r2, [r7, #4]
 800a500:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a502:	7afb      	ldrb	r3, [r7, #11]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d14b      	bne.n	800a5a0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a50e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a516:	2b03      	cmp	r3, #3
 800a518:	d134      	bne.n	800a584 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	68da      	ldr	r2, [r3, #12]
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	691b      	ldr	r3, [r3, #16]
 800a522:	429a      	cmp	r2, r3
 800a524:	d919      	bls.n	800a55a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	68da      	ldr	r2, [r3, #12]
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	691b      	ldr	r3, [r3, #16]
 800a52e:	1ad2      	subs	r2, r2, r3
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	68da      	ldr	r2, [r3, #12]
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d203      	bcs.n	800a548 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a540:	697b      	ldr	r3, [r7, #20]
 800a542:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a544:	b29b      	uxth	r3, r3
 800a546:	e002      	b.n	800a54e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a548:	697b      	ldr	r3, [r7, #20]
 800a54a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a54c:	b29b      	uxth	r3, r3
 800a54e:	461a      	mov	r2, r3
 800a550:	6879      	ldr	r1, [r7, #4]
 800a552:	68f8      	ldr	r0, [r7, #12]
 800a554:	f000 ff54 	bl	800b400 <USBD_CtlContinueRx>
 800a558:	e038      	b.n	800a5cc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a560:	691b      	ldr	r3, [r3, #16]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d00a      	beq.n	800a57c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a56c:	2b03      	cmp	r3, #3
 800a56e:	d105      	bne.n	800a57c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a576:	691b      	ldr	r3, [r3, #16]
 800a578:	68f8      	ldr	r0, [r7, #12]
 800a57a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a57c:	68f8      	ldr	r0, [r7, #12]
 800a57e:	f000 ff51 	bl	800b424 <USBD_CtlSendStatus>
 800a582:	e023      	b.n	800a5cc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a58a:	2b05      	cmp	r3, #5
 800a58c:	d11e      	bne.n	800a5cc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	2200      	movs	r2, #0
 800a592:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a596:	2100      	movs	r1, #0
 800a598:	68f8      	ldr	r0, [r7, #12]
 800a59a:	f001 fb0f 	bl	800bbbc <USBD_LL_StallEP>
 800a59e:	e015      	b.n	800a5cc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5a6:	699b      	ldr	r3, [r3, #24]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d00d      	beq.n	800a5c8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a5b2:	2b03      	cmp	r3, #3
 800a5b4:	d108      	bne.n	800a5c8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5bc:	699b      	ldr	r3, [r3, #24]
 800a5be:	7afa      	ldrb	r2, [r7, #11]
 800a5c0:	4611      	mov	r1, r2
 800a5c2:	68f8      	ldr	r0, [r7, #12]
 800a5c4:	4798      	blx	r3
 800a5c6:	e001      	b.n	800a5cc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a5c8:	2302      	movs	r3, #2
 800a5ca:	e000      	b.n	800a5ce <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a5cc:	2300      	movs	r3, #0
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3718      	adds	r7, #24
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}

0800a5d6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a5d6:	b580      	push	{r7, lr}
 800a5d8:	b086      	sub	sp, #24
 800a5da:	af00      	add	r7, sp, #0
 800a5dc:	60f8      	str	r0, [r7, #12]
 800a5de:	460b      	mov	r3, r1
 800a5e0:	607a      	str	r2, [r7, #4]
 800a5e2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a5e4:	7afb      	ldrb	r3, [r7, #11]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d17f      	bne.n	800a6ea <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	3314      	adds	r3, #20
 800a5ee:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a5f6:	2b02      	cmp	r3, #2
 800a5f8:	d15c      	bne.n	800a6b4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	68da      	ldr	r2, [r3, #12]
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	691b      	ldr	r3, [r3, #16]
 800a602:	429a      	cmp	r2, r3
 800a604:	d915      	bls.n	800a632 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	68da      	ldr	r2, [r3, #12]
 800a60a:	697b      	ldr	r3, [r7, #20]
 800a60c:	691b      	ldr	r3, [r3, #16]
 800a60e:	1ad2      	subs	r2, r2, r3
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	68db      	ldr	r3, [r3, #12]
 800a618:	b29b      	uxth	r3, r3
 800a61a:	461a      	mov	r2, r3
 800a61c:	6879      	ldr	r1, [r7, #4]
 800a61e:	68f8      	ldr	r0, [r7, #12]
 800a620:	f000 febe 	bl	800b3a0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a624:	2300      	movs	r3, #0
 800a626:	2200      	movs	r2, #0
 800a628:	2100      	movs	r1, #0
 800a62a:	68f8      	ldr	r0, [r7, #12]
 800a62c:	f001 fb71 	bl	800bd12 <USBD_LL_PrepareReceive>
 800a630:	e04e      	b.n	800a6d0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	689b      	ldr	r3, [r3, #8]
 800a636:	697a      	ldr	r2, [r7, #20]
 800a638:	6912      	ldr	r2, [r2, #16]
 800a63a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a63e:	fb01 f202 	mul.w	r2, r1, r2
 800a642:	1a9b      	subs	r3, r3, r2
 800a644:	2b00      	cmp	r3, #0
 800a646:	d11c      	bne.n	800a682 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	689a      	ldr	r2, [r3, #8]
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a650:	429a      	cmp	r2, r3
 800a652:	d316      	bcc.n	800a682 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	689a      	ldr	r2, [r3, #8]
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a65e:	429a      	cmp	r2, r3
 800a660:	d20f      	bcs.n	800a682 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a662:	2200      	movs	r2, #0
 800a664:	2100      	movs	r1, #0
 800a666:	68f8      	ldr	r0, [r7, #12]
 800a668:	f000 fe9a 	bl	800b3a0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	2200      	movs	r2, #0
 800a670:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a674:	2300      	movs	r3, #0
 800a676:	2200      	movs	r2, #0
 800a678:	2100      	movs	r1, #0
 800a67a:	68f8      	ldr	r0, [r7, #12]
 800a67c:	f001 fb49 	bl	800bd12 <USBD_LL_PrepareReceive>
 800a680:	e026      	b.n	800a6d0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a688:	68db      	ldr	r3, [r3, #12]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d00a      	beq.n	800a6a4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a694:	2b03      	cmp	r3, #3
 800a696:	d105      	bne.n	800a6a4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a69e:	68db      	ldr	r3, [r3, #12]
 800a6a0:	68f8      	ldr	r0, [r7, #12]
 800a6a2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a6a4:	2180      	movs	r1, #128	@ 0x80
 800a6a6:	68f8      	ldr	r0, [r7, #12]
 800a6a8:	f001 fa88 	bl	800bbbc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a6ac:	68f8      	ldr	r0, [r7, #12]
 800a6ae:	f000 fecc 	bl	800b44a <USBD_CtlReceiveStatus>
 800a6b2:	e00d      	b.n	800a6d0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a6ba:	2b04      	cmp	r3, #4
 800a6bc:	d004      	beq.n	800a6c8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d103      	bne.n	800a6d0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a6c8:	2180      	movs	r1, #128	@ 0x80
 800a6ca:	68f8      	ldr	r0, [r7, #12]
 800a6cc:	f001 fa76 	bl	800bbbc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a6d6:	2b01      	cmp	r3, #1
 800a6d8:	d11d      	bne.n	800a716 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	f7ff fe81 	bl	800a3e2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a6e8:	e015      	b.n	800a716 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6f0:	695b      	ldr	r3, [r3, #20]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d00d      	beq.n	800a712 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a6fc:	2b03      	cmp	r3, #3
 800a6fe:	d108      	bne.n	800a712 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a706:	695b      	ldr	r3, [r3, #20]
 800a708:	7afa      	ldrb	r2, [r7, #11]
 800a70a:	4611      	mov	r1, r2
 800a70c:	68f8      	ldr	r0, [r7, #12]
 800a70e:	4798      	blx	r3
 800a710:	e001      	b.n	800a716 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a712:	2302      	movs	r3, #2
 800a714:	e000      	b.n	800a718 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a716:	2300      	movs	r3, #0
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3718      	adds	r7, #24
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b082      	sub	sp, #8
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a728:	2340      	movs	r3, #64	@ 0x40
 800a72a:	2200      	movs	r2, #0
 800a72c:	2100      	movs	r1, #0
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f001 f9ff 	bl	800bb32 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2201      	movs	r2, #1
 800a738:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2240      	movs	r2, #64	@ 0x40
 800a740:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a744:	2340      	movs	r3, #64	@ 0x40
 800a746:	2200      	movs	r2, #0
 800a748:	2180      	movs	r1, #128	@ 0x80
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f001 f9f1 	bl	800bb32 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2201      	movs	r2, #1
 800a754:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2240      	movs	r2, #64	@ 0x40
 800a75a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2201      	movs	r2, #1
 800a760:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2200      	movs	r2, #0
 800a768:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2200      	movs	r2, #0
 800a770:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2200      	movs	r2, #0
 800a776:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a780:	2b00      	cmp	r3, #0
 800a782:	d009      	beq.n	800a798 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a78a:	685b      	ldr	r3, [r3, #4]
 800a78c:	687a      	ldr	r2, [r7, #4]
 800a78e:	6852      	ldr	r2, [r2, #4]
 800a790:	b2d2      	uxtb	r2, r2
 800a792:	4611      	mov	r1, r2
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	4798      	blx	r3
  }

  return USBD_OK;
 800a798:	2300      	movs	r3, #0
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3708      	adds	r7, #8
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}

0800a7a2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a7a2:	b480      	push	{r7}
 800a7a4:	b083      	sub	sp, #12
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	6078      	str	r0, [r7, #4]
 800a7aa:	460b      	mov	r3, r1
 800a7ac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	78fa      	ldrb	r2, [r7, #3]
 800a7b2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a7b4:	2300      	movs	r3, #0
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	370c      	adds	r7, #12
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bc80      	pop	{r7}
 800a7be:	4770      	bx	lr

0800a7c0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b083      	sub	sp, #12
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2204      	movs	r2, #4
 800a7d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a7dc:	2300      	movs	r3, #0
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	370c      	adds	r7, #12
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bc80      	pop	{r7}
 800a7e6:	4770      	bx	lr

0800a7e8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b083      	sub	sp, #12
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7f6:	2b04      	cmp	r3, #4
 800a7f8:	d105      	bne.n	800a806 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a806:	2300      	movs	r3, #0
}
 800a808:	4618      	mov	r0, r3
 800a80a:	370c      	adds	r7, #12
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bc80      	pop	{r7}
 800a810:	4770      	bx	lr

0800a812 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a812:	b580      	push	{r7, lr}
 800a814:	b082      	sub	sp, #8
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a820:	2b03      	cmp	r3, #3
 800a822:	d10b      	bne.n	800a83c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a82a:	69db      	ldr	r3, [r3, #28]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d005      	beq.n	800a83c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a836:	69db      	ldr	r3, [r3, #28]
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a83c:	2300      	movs	r3, #0
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3708      	adds	r7, #8
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
	...

0800a848 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b084      	sub	sp, #16
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a852:	2300      	movs	r3, #0
 800a854:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a85e:	2b40      	cmp	r3, #64	@ 0x40
 800a860:	d005      	beq.n	800a86e <USBD_StdDevReq+0x26>
 800a862:	2b40      	cmp	r3, #64	@ 0x40
 800a864:	d84f      	bhi.n	800a906 <USBD_StdDevReq+0xbe>
 800a866:	2b00      	cmp	r3, #0
 800a868:	d009      	beq.n	800a87e <USBD_StdDevReq+0x36>
 800a86a:	2b20      	cmp	r3, #32
 800a86c:	d14b      	bne.n	800a906 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a874:	689b      	ldr	r3, [r3, #8]
 800a876:	6839      	ldr	r1, [r7, #0]
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	4798      	blx	r3
      break;
 800a87c:	e048      	b.n	800a910 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	785b      	ldrb	r3, [r3, #1]
 800a882:	2b09      	cmp	r3, #9
 800a884:	d839      	bhi.n	800a8fa <USBD_StdDevReq+0xb2>
 800a886:	a201      	add	r2, pc, #4	@ (adr r2, 800a88c <USBD_StdDevReq+0x44>)
 800a888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a88c:	0800a8dd 	.word	0x0800a8dd
 800a890:	0800a8f1 	.word	0x0800a8f1
 800a894:	0800a8fb 	.word	0x0800a8fb
 800a898:	0800a8e7 	.word	0x0800a8e7
 800a89c:	0800a8fb 	.word	0x0800a8fb
 800a8a0:	0800a8bf 	.word	0x0800a8bf
 800a8a4:	0800a8b5 	.word	0x0800a8b5
 800a8a8:	0800a8fb 	.word	0x0800a8fb
 800a8ac:	0800a8d3 	.word	0x0800a8d3
 800a8b0:	0800a8c9 	.word	0x0800a8c9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a8b4:	6839      	ldr	r1, [r7, #0]
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 f9dc 	bl	800ac74 <USBD_GetDescriptor>
          break;
 800a8bc:	e022      	b.n	800a904 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a8be:	6839      	ldr	r1, [r7, #0]
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f000 fb3f 	bl	800af44 <USBD_SetAddress>
          break;
 800a8c6:	e01d      	b.n	800a904 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a8c8:	6839      	ldr	r1, [r7, #0]
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 fb7e 	bl	800afcc <USBD_SetConfig>
          break;
 800a8d0:	e018      	b.n	800a904 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a8d2:	6839      	ldr	r1, [r7, #0]
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f000 fc07 	bl	800b0e8 <USBD_GetConfig>
          break;
 800a8da:	e013      	b.n	800a904 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a8dc:	6839      	ldr	r1, [r7, #0]
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f000 fc37 	bl	800b152 <USBD_GetStatus>
          break;
 800a8e4:	e00e      	b.n	800a904 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a8e6:	6839      	ldr	r1, [r7, #0]
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f000 fc65 	bl	800b1b8 <USBD_SetFeature>
          break;
 800a8ee:	e009      	b.n	800a904 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a8f0:	6839      	ldr	r1, [r7, #0]
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f000 fc74 	bl	800b1e0 <USBD_ClrFeature>
          break;
 800a8f8:	e004      	b.n	800a904 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a8fa:	6839      	ldr	r1, [r7, #0]
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 fcc9 	bl	800b294 <USBD_CtlError>
          break;
 800a902:	bf00      	nop
      }
      break;
 800a904:	e004      	b.n	800a910 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a906:	6839      	ldr	r1, [r7, #0]
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f000 fcc3 	bl	800b294 <USBD_CtlError>
      break;
 800a90e:	bf00      	nop
  }

  return ret;
 800a910:	7bfb      	ldrb	r3, [r7, #15]
}
 800a912:	4618      	mov	r0, r3
 800a914:	3710      	adds	r7, #16
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}
 800a91a:	bf00      	nop

0800a91c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b084      	sub	sp, #16
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
 800a924:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a926:	2300      	movs	r3, #0
 800a928:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	781b      	ldrb	r3, [r3, #0]
 800a92e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a932:	2b40      	cmp	r3, #64	@ 0x40
 800a934:	d005      	beq.n	800a942 <USBD_StdItfReq+0x26>
 800a936:	2b40      	cmp	r3, #64	@ 0x40
 800a938:	d82e      	bhi.n	800a998 <USBD_StdItfReq+0x7c>
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d001      	beq.n	800a942 <USBD_StdItfReq+0x26>
 800a93e:	2b20      	cmp	r3, #32
 800a940:	d12a      	bne.n	800a998 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a948:	3b01      	subs	r3, #1
 800a94a:	2b02      	cmp	r3, #2
 800a94c:	d81d      	bhi.n	800a98a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	889b      	ldrh	r3, [r3, #4]
 800a952:	b2db      	uxtb	r3, r3
 800a954:	2b01      	cmp	r3, #1
 800a956:	d813      	bhi.n	800a980 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a95e:	689b      	ldr	r3, [r3, #8]
 800a960:	6839      	ldr	r1, [r7, #0]
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	4798      	blx	r3
 800a966:	4603      	mov	r3, r0
 800a968:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	88db      	ldrh	r3, [r3, #6]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d110      	bne.n	800a994 <USBD_StdItfReq+0x78>
 800a972:	7bfb      	ldrb	r3, [r7, #15]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d10d      	bne.n	800a994 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f000 fd53 	bl	800b424 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a97e:	e009      	b.n	800a994 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a980:	6839      	ldr	r1, [r7, #0]
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 fc86 	bl	800b294 <USBD_CtlError>
          break;
 800a988:	e004      	b.n	800a994 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a98a:	6839      	ldr	r1, [r7, #0]
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f000 fc81 	bl	800b294 <USBD_CtlError>
          break;
 800a992:	e000      	b.n	800a996 <USBD_StdItfReq+0x7a>
          break;
 800a994:	bf00      	nop
      }
      break;
 800a996:	e004      	b.n	800a9a2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a998:	6839      	ldr	r1, [r7, #0]
 800a99a:	6878      	ldr	r0, [r7, #4]
 800a99c:	f000 fc7a 	bl	800b294 <USBD_CtlError>
      break;
 800a9a0:	bf00      	nop
  }

  return USBD_OK;
 800a9a2:	2300      	movs	r3, #0
}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	3710      	adds	r7, #16
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}

0800a9ac <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b084      	sub	sp, #16
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
 800a9b4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	889b      	ldrh	r3, [r3, #4]
 800a9be:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a9c8:	2b40      	cmp	r3, #64	@ 0x40
 800a9ca:	d007      	beq.n	800a9dc <USBD_StdEPReq+0x30>
 800a9cc:	2b40      	cmp	r3, #64	@ 0x40
 800a9ce:	f200 8146 	bhi.w	800ac5e <USBD_StdEPReq+0x2b2>
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d00a      	beq.n	800a9ec <USBD_StdEPReq+0x40>
 800a9d6:	2b20      	cmp	r3, #32
 800a9d8:	f040 8141 	bne.w	800ac5e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9e2:	689b      	ldr	r3, [r3, #8]
 800a9e4:	6839      	ldr	r1, [r7, #0]
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	4798      	blx	r3
      break;
 800a9ea:	e13d      	b.n	800ac68 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	781b      	ldrb	r3, [r3, #0]
 800a9f0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a9f4:	2b20      	cmp	r3, #32
 800a9f6:	d10a      	bne.n	800aa0e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9fe:	689b      	ldr	r3, [r3, #8]
 800aa00:	6839      	ldr	r1, [r7, #0]
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	4798      	blx	r3
 800aa06:	4603      	mov	r3, r0
 800aa08:	73fb      	strb	r3, [r7, #15]

        return ret;
 800aa0a:	7bfb      	ldrb	r3, [r7, #15]
 800aa0c:	e12d      	b.n	800ac6a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	785b      	ldrb	r3, [r3, #1]
 800aa12:	2b03      	cmp	r3, #3
 800aa14:	d007      	beq.n	800aa26 <USBD_StdEPReq+0x7a>
 800aa16:	2b03      	cmp	r3, #3
 800aa18:	f300 811b 	bgt.w	800ac52 <USBD_StdEPReq+0x2a6>
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d072      	beq.n	800ab06 <USBD_StdEPReq+0x15a>
 800aa20:	2b01      	cmp	r3, #1
 800aa22:	d03a      	beq.n	800aa9a <USBD_StdEPReq+0xee>
 800aa24:	e115      	b.n	800ac52 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa2c:	2b02      	cmp	r3, #2
 800aa2e:	d002      	beq.n	800aa36 <USBD_StdEPReq+0x8a>
 800aa30:	2b03      	cmp	r3, #3
 800aa32:	d015      	beq.n	800aa60 <USBD_StdEPReq+0xb4>
 800aa34:	e02b      	b.n	800aa8e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa36:	7bbb      	ldrb	r3, [r7, #14]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d00c      	beq.n	800aa56 <USBD_StdEPReq+0xaa>
 800aa3c:	7bbb      	ldrb	r3, [r7, #14]
 800aa3e:	2b80      	cmp	r3, #128	@ 0x80
 800aa40:	d009      	beq.n	800aa56 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800aa42:	7bbb      	ldrb	r3, [r7, #14]
 800aa44:	4619      	mov	r1, r3
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f001 f8b8 	bl	800bbbc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800aa4c:	2180      	movs	r1, #128	@ 0x80
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f001 f8b4 	bl	800bbbc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aa54:	e020      	b.n	800aa98 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800aa56:	6839      	ldr	r1, [r7, #0]
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 fc1b 	bl	800b294 <USBD_CtlError>
              break;
 800aa5e:	e01b      	b.n	800aa98 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	885b      	ldrh	r3, [r3, #2]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d10e      	bne.n	800aa86 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800aa68:	7bbb      	ldrb	r3, [r7, #14]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d00b      	beq.n	800aa86 <USBD_StdEPReq+0xda>
 800aa6e:	7bbb      	ldrb	r3, [r7, #14]
 800aa70:	2b80      	cmp	r3, #128	@ 0x80
 800aa72:	d008      	beq.n	800aa86 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	88db      	ldrh	r3, [r3, #6]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d104      	bne.n	800aa86 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800aa7c:	7bbb      	ldrb	r3, [r7, #14]
 800aa7e:	4619      	mov	r1, r3
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f001 f89b 	bl	800bbbc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f000 fccc 	bl	800b424 <USBD_CtlSendStatus>

              break;
 800aa8c:	e004      	b.n	800aa98 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800aa8e:	6839      	ldr	r1, [r7, #0]
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f000 fbff 	bl	800b294 <USBD_CtlError>
              break;
 800aa96:	bf00      	nop
          }
          break;
 800aa98:	e0e0      	b.n	800ac5c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaa0:	2b02      	cmp	r3, #2
 800aaa2:	d002      	beq.n	800aaaa <USBD_StdEPReq+0xfe>
 800aaa4:	2b03      	cmp	r3, #3
 800aaa6:	d015      	beq.n	800aad4 <USBD_StdEPReq+0x128>
 800aaa8:	e026      	b.n	800aaf8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aaaa:	7bbb      	ldrb	r3, [r7, #14]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d00c      	beq.n	800aaca <USBD_StdEPReq+0x11e>
 800aab0:	7bbb      	ldrb	r3, [r7, #14]
 800aab2:	2b80      	cmp	r3, #128	@ 0x80
 800aab4:	d009      	beq.n	800aaca <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800aab6:	7bbb      	ldrb	r3, [r7, #14]
 800aab8:	4619      	mov	r1, r3
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f001 f87e 	bl	800bbbc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800aac0:	2180      	movs	r1, #128	@ 0x80
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f001 f87a 	bl	800bbbc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aac8:	e01c      	b.n	800ab04 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800aaca:	6839      	ldr	r1, [r7, #0]
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f000 fbe1 	bl	800b294 <USBD_CtlError>
              break;
 800aad2:	e017      	b.n	800ab04 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	885b      	ldrh	r3, [r3, #2]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d112      	bne.n	800ab02 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aadc:	7bbb      	ldrb	r3, [r7, #14]
 800aade:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d004      	beq.n	800aaf0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800aae6:	7bbb      	ldrb	r3, [r7, #14]
 800aae8:	4619      	mov	r1, r3
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f001 f885 	bl	800bbfa <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f000 fc97 	bl	800b424 <USBD_CtlSendStatus>
              }
              break;
 800aaf6:	e004      	b.n	800ab02 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800aaf8:	6839      	ldr	r1, [r7, #0]
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 fbca 	bl	800b294 <USBD_CtlError>
              break;
 800ab00:	e000      	b.n	800ab04 <USBD_StdEPReq+0x158>
              break;
 800ab02:	bf00      	nop
          }
          break;
 800ab04:	e0aa      	b.n	800ac5c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab0c:	2b02      	cmp	r3, #2
 800ab0e:	d002      	beq.n	800ab16 <USBD_StdEPReq+0x16a>
 800ab10:	2b03      	cmp	r3, #3
 800ab12:	d032      	beq.n	800ab7a <USBD_StdEPReq+0x1ce>
 800ab14:	e097      	b.n	800ac46 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab16:	7bbb      	ldrb	r3, [r7, #14]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d007      	beq.n	800ab2c <USBD_StdEPReq+0x180>
 800ab1c:	7bbb      	ldrb	r3, [r7, #14]
 800ab1e:	2b80      	cmp	r3, #128	@ 0x80
 800ab20:	d004      	beq.n	800ab2c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800ab22:	6839      	ldr	r1, [r7, #0]
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	f000 fbb5 	bl	800b294 <USBD_CtlError>
                break;
 800ab2a:	e091      	b.n	800ac50 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	da0b      	bge.n	800ab4c <USBD_StdEPReq+0x1a0>
 800ab34:	7bbb      	ldrb	r3, [r7, #14]
 800ab36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab3a:	4613      	mov	r3, r2
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	4413      	add	r3, r2
 800ab40:	009b      	lsls	r3, r3, #2
 800ab42:	3310      	adds	r3, #16
 800ab44:	687a      	ldr	r2, [r7, #4]
 800ab46:	4413      	add	r3, r2
 800ab48:	3304      	adds	r3, #4
 800ab4a:	e00b      	b.n	800ab64 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ab4c:	7bbb      	ldrb	r3, [r7, #14]
 800ab4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab52:	4613      	mov	r3, r2
 800ab54:	009b      	lsls	r3, r3, #2
 800ab56:	4413      	add	r3, r2
 800ab58:	009b      	lsls	r3, r3, #2
 800ab5a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	4413      	add	r3, r2
 800ab62:	3304      	adds	r3, #4
 800ab64:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	2202      	movs	r2, #2
 800ab70:	4619      	mov	r1, r3
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f000 fbf8 	bl	800b368 <USBD_CtlSendData>
              break;
 800ab78:	e06a      	b.n	800ac50 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ab7a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	da11      	bge.n	800aba6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ab82:	7bbb      	ldrb	r3, [r7, #14]
 800ab84:	f003 020f 	and.w	r2, r3, #15
 800ab88:	6879      	ldr	r1, [r7, #4]
 800ab8a:	4613      	mov	r3, r2
 800ab8c:	009b      	lsls	r3, r3, #2
 800ab8e:	4413      	add	r3, r2
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	440b      	add	r3, r1
 800ab94:	3318      	adds	r3, #24
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d117      	bne.n	800abcc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800ab9c:	6839      	ldr	r1, [r7, #0]
 800ab9e:	6878      	ldr	r0, [r7, #4]
 800aba0:	f000 fb78 	bl	800b294 <USBD_CtlError>
                  break;
 800aba4:	e054      	b.n	800ac50 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800aba6:	7bbb      	ldrb	r3, [r7, #14]
 800aba8:	f003 020f 	and.w	r2, r3, #15
 800abac:	6879      	ldr	r1, [r7, #4]
 800abae:	4613      	mov	r3, r2
 800abb0:	009b      	lsls	r3, r3, #2
 800abb2:	4413      	add	r3, r2
 800abb4:	009b      	lsls	r3, r3, #2
 800abb6:	440b      	add	r3, r1
 800abb8:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d104      	bne.n	800abcc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800abc2:	6839      	ldr	r1, [r7, #0]
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f000 fb65 	bl	800b294 <USBD_CtlError>
                  break;
 800abca:	e041      	b.n	800ac50 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800abcc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	da0b      	bge.n	800abec <USBD_StdEPReq+0x240>
 800abd4:	7bbb      	ldrb	r3, [r7, #14]
 800abd6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800abda:	4613      	mov	r3, r2
 800abdc:	009b      	lsls	r3, r3, #2
 800abde:	4413      	add	r3, r2
 800abe0:	009b      	lsls	r3, r3, #2
 800abe2:	3310      	adds	r3, #16
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	4413      	add	r3, r2
 800abe8:	3304      	adds	r3, #4
 800abea:	e00b      	b.n	800ac04 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800abec:	7bbb      	ldrb	r3, [r7, #14]
 800abee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800abf2:	4613      	mov	r3, r2
 800abf4:	009b      	lsls	r3, r3, #2
 800abf6:	4413      	add	r3, r2
 800abf8:	009b      	lsls	r3, r3, #2
 800abfa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	4413      	add	r3, r2
 800ac02:	3304      	adds	r3, #4
 800ac04:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ac06:	7bbb      	ldrb	r3, [r7, #14]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d002      	beq.n	800ac12 <USBD_StdEPReq+0x266>
 800ac0c:	7bbb      	ldrb	r3, [r7, #14]
 800ac0e:	2b80      	cmp	r3, #128	@ 0x80
 800ac10:	d103      	bne.n	800ac1a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	2200      	movs	r2, #0
 800ac16:	601a      	str	r2, [r3, #0]
 800ac18:	e00e      	b.n	800ac38 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ac1a:	7bbb      	ldrb	r3, [r7, #14]
 800ac1c:	4619      	mov	r1, r3
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f001 f80a 	bl	800bc38 <USBD_LL_IsStallEP>
 800ac24:	4603      	mov	r3, r0
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d003      	beq.n	800ac32 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	2201      	movs	r2, #1
 800ac2e:	601a      	str	r2, [r3, #0]
 800ac30:	e002      	b.n	800ac38 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	2200      	movs	r2, #0
 800ac36:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	2202      	movs	r2, #2
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f000 fb92 	bl	800b368 <USBD_CtlSendData>
              break;
 800ac44:	e004      	b.n	800ac50 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800ac46:	6839      	ldr	r1, [r7, #0]
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f000 fb23 	bl	800b294 <USBD_CtlError>
              break;
 800ac4e:	bf00      	nop
          }
          break;
 800ac50:	e004      	b.n	800ac5c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800ac52:	6839      	ldr	r1, [r7, #0]
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f000 fb1d 	bl	800b294 <USBD_CtlError>
          break;
 800ac5a:	bf00      	nop
      }
      break;
 800ac5c:	e004      	b.n	800ac68 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800ac5e:	6839      	ldr	r1, [r7, #0]
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f000 fb17 	bl	800b294 <USBD_CtlError>
      break;
 800ac66:	bf00      	nop
  }

  return ret;
 800ac68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3710      	adds	r7, #16
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}
	...

0800ac74 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b084      	sub	sp, #16
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
 800ac7c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ac82:	2300      	movs	r3, #0
 800ac84:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ac86:	2300      	movs	r3, #0
 800ac88:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	885b      	ldrh	r3, [r3, #2]
 800ac8e:	0a1b      	lsrs	r3, r3, #8
 800ac90:	b29b      	uxth	r3, r3
 800ac92:	3b01      	subs	r3, #1
 800ac94:	2b06      	cmp	r3, #6
 800ac96:	f200 8128 	bhi.w	800aeea <USBD_GetDescriptor+0x276>
 800ac9a:	a201      	add	r2, pc, #4	@ (adr r2, 800aca0 <USBD_GetDescriptor+0x2c>)
 800ac9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aca0:	0800acbd 	.word	0x0800acbd
 800aca4:	0800acd5 	.word	0x0800acd5
 800aca8:	0800ad15 	.word	0x0800ad15
 800acac:	0800aeeb 	.word	0x0800aeeb
 800acb0:	0800aeeb 	.word	0x0800aeeb
 800acb4:	0800ae8b 	.word	0x0800ae8b
 800acb8:	0800aeb7 	.word	0x0800aeb7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	687a      	ldr	r2, [r7, #4]
 800acc6:	7c12      	ldrb	r2, [r2, #16]
 800acc8:	f107 0108 	add.w	r1, r7, #8
 800accc:	4610      	mov	r0, r2
 800acce:	4798      	blx	r3
 800acd0:	60f8      	str	r0, [r7, #12]
      break;
 800acd2:	e112      	b.n	800aefa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	7c1b      	ldrb	r3, [r3, #16]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d10d      	bne.n	800acf8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ace2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ace4:	f107 0208 	add.w	r2, r7, #8
 800ace8:	4610      	mov	r0, r2
 800acea:	4798      	blx	r3
 800acec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	3301      	adds	r3, #1
 800acf2:	2202      	movs	r2, #2
 800acf4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800acf6:	e100      	b.n	800aefa <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800acfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad00:	f107 0208 	add.w	r2, r7, #8
 800ad04:	4610      	mov	r0, r2
 800ad06:	4798      	blx	r3
 800ad08:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	2202      	movs	r2, #2
 800ad10:	701a      	strb	r2, [r3, #0]
      break;
 800ad12:	e0f2      	b.n	800aefa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	885b      	ldrh	r3, [r3, #2]
 800ad18:	b2db      	uxtb	r3, r3
 800ad1a:	2b05      	cmp	r3, #5
 800ad1c:	f200 80ac 	bhi.w	800ae78 <USBD_GetDescriptor+0x204>
 800ad20:	a201      	add	r2, pc, #4	@ (adr r2, 800ad28 <USBD_GetDescriptor+0xb4>)
 800ad22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad26:	bf00      	nop
 800ad28:	0800ad41 	.word	0x0800ad41
 800ad2c:	0800ad75 	.word	0x0800ad75
 800ad30:	0800ada9 	.word	0x0800ada9
 800ad34:	0800addd 	.word	0x0800addd
 800ad38:	0800ae11 	.word	0x0800ae11
 800ad3c:	0800ae45 	.word	0x0800ae45
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d00b      	beq.n	800ad64 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ad52:	685b      	ldr	r3, [r3, #4]
 800ad54:	687a      	ldr	r2, [r7, #4]
 800ad56:	7c12      	ldrb	r2, [r2, #16]
 800ad58:	f107 0108 	add.w	r1, r7, #8
 800ad5c:	4610      	mov	r0, r2
 800ad5e:	4798      	blx	r3
 800ad60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad62:	e091      	b.n	800ae88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad64:	6839      	ldr	r1, [r7, #0]
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f000 fa94 	bl	800b294 <USBD_CtlError>
            err++;
 800ad6c:	7afb      	ldrb	r3, [r7, #11]
 800ad6e:	3301      	adds	r3, #1
 800ad70:	72fb      	strb	r3, [r7, #11]
          break;
 800ad72:	e089      	b.n	800ae88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ad7a:	689b      	ldr	r3, [r3, #8]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d00b      	beq.n	800ad98 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ad86:	689b      	ldr	r3, [r3, #8]
 800ad88:	687a      	ldr	r2, [r7, #4]
 800ad8a:	7c12      	ldrb	r2, [r2, #16]
 800ad8c:	f107 0108 	add.w	r1, r7, #8
 800ad90:	4610      	mov	r0, r2
 800ad92:	4798      	blx	r3
 800ad94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad96:	e077      	b.n	800ae88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad98:	6839      	ldr	r1, [r7, #0]
 800ad9a:	6878      	ldr	r0, [r7, #4]
 800ad9c:	f000 fa7a 	bl	800b294 <USBD_CtlError>
            err++;
 800ada0:	7afb      	ldrb	r3, [r7, #11]
 800ada2:	3301      	adds	r3, #1
 800ada4:	72fb      	strb	r3, [r7, #11]
          break;
 800ada6:	e06f      	b.n	800ae88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800adae:	68db      	ldr	r3, [r3, #12]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d00b      	beq.n	800adcc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800adba:	68db      	ldr	r3, [r3, #12]
 800adbc:	687a      	ldr	r2, [r7, #4]
 800adbe:	7c12      	ldrb	r2, [r2, #16]
 800adc0:	f107 0108 	add.w	r1, r7, #8
 800adc4:	4610      	mov	r0, r2
 800adc6:	4798      	blx	r3
 800adc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adca:	e05d      	b.n	800ae88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800adcc:	6839      	ldr	r1, [r7, #0]
 800adce:	6878      	ldr	r0, [r7, #4]
 800add0:	f000 fa60 	bl	800b294 <USBD_CtlError>
            err++;
 800add4:	7afb      	ldrb	r3, [r7, #11]
 800add6:	3301      	adds	r3, #1
 800add8:	72fb      	strb	r3, [r7, #11]
          break;
 800adda:	e055      	b.n	800ae88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ade2:	691b      	ldr	r3, [r3, #16]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d00b      	beq.n	800ae00 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800adee:	691b      	ldr	r3, [r3, #16]
 800adf0:	687a      	ldr	r2, [r7, #4]
 800adf2:	7c12      	ldrb	r2, [r2, #16]
 800adf4:	f107 0108 	add.w	r1, r7, #8
 800adf8:	4610      	mov	r0, r2
 800adfa:	4798      	blx	r3
 800adfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adfe:	e043      	b.n	800ae88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae00:	6839      	ldr	r1, [r7, #0]
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f000 fa46 	bl	800b294 <USBD_CtlError>
            err++;
 800ae08:	7afb      	ldrb	r3, [r7, #11]
 800ae0a:	3301      	adds	r3, #1
 800ae0c:	72fb      	strb	r3, [r7, #11]
          break;
 800ae0e:	e03b      	b.n	800ae88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ae16:	695b      	ldr	r3, [r3, #20]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d00b      	beq.n	800ae34 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ae22:	695b      	ldr	r3, [r3, #20]
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	7c12      	ldrb	r2, [r2, #16]
 800ae28:	f107 0108 	add.w	r1, r7, #8
 800ae2c:	4610      	mov	r0, r2
 800ae2e:	4798      	blx	r3
 800ae30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae32:	e029      	b.n	800ae88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae34:	6839      	ldr	r1, [r7, #0]
 800ae36:	6878      	ldr	r0, [r7, #4]
 800ae38:	f000 fa2c 	bl	800b294 <USBD_CtlError>
            err++;
 800ae3c:	7afb      	ldrb	r3, [r7, #11]
 800ae3e:	3301      	adds	r3, #1
 800ae40:	72fb      	strb	r3, [r7, #11]
          break;
 800ae42:	e021      	b.n	800ae88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ae4a:	699b      	ldr	r3, [r3, #24]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d00b      	beq.n	800ae68 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ae56:	699b      	ldr	r3, [r3, #24]
 800ae58:	687a      	ldr	r2, [r7, #4]
 800ae5a:	7c12      	ldrb	r2, [r2, #16]
 800ae5c:	f107 0108 	add.w	r1, r7, #8
 800ae60:	4610      	mov	r0, r2
 800ae62:	4798      	blx	r3
 800ae64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae66:	e00f      	b.n	800ae88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae68:	6839      	ldr	r1, [r7, #0]
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f000 fa12 	bl	800b294 <USBD_CtlError>
            err++;
 800ae70:	7afb      	ldrb	r3, [r7, #11]
 800ae72:	3301      	adds	r3, #1
 800ae74:	72fb      	strb	r3, [r7, #11]
          break;
 800ae76:	e007      	b.n	800ae88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800ae78:	6839      	ldr	r1, [r7, #0]
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 fa0a 	bl	800b294 <USBD_CtlError>
          err++;
 800ae80:	7afb      	ldrb	r3, [r7, #11]
 800ae82:	3301      	adds	r3, #1
 800ae84:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800ae86:	e038      	b.n	800aefa <USBD_GetDescriptor+0x286>
 800ae88:	e037      	b.n	800aefa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	7c1b      	ldrb	r3, [r3, #16]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d109      	bne.n	800aea6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae9a:	f107 0208 	add.w	r2, r7, #8
 800ae9e:	4610      	mov	r0, r2
 800aea0:	4798      	blx	r3
 800aea2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aea4:	e029      	b.n	800aefa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aea6:	6839      	ldr	r1, [r7, #0]
 800aea8:	6878      	ldr	r0, [r7, #4]
 800aeaa:	f000 f9f3 	bl	800b294 <USBD_CtlError>
        err++;
 800aeae:	7afb      	ldrb	r3, [r7, #11]
 800aeb0:	3301      	adds	r3, #1
 800aeb2:	72fb      	strb	r3, [r7, #11]
      break;
 800aeb4:	e021      	b.n	800aefa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	7c1b      	ldrb	r3, [r3, #16]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d10d      	bne.n	800aeda <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aec6:	f107 0208 	add.w	r2, r7, #8
 800aeca:	4610      	mov	r0, r2
 800aecc:	4798      	blx	r3
 800aece:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	3301      	adds	r3, #1
 800aed4:	2207      	movs	r2, #7
 800aed6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aed8:	e00f      	b.n	800aefa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aeda:	6839      	ldr	r1, [r7, #0]
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f000 f9d9 	bl	800b294 <USBD_CtlError>
        err++;
 800aee2:	7afb      	ldrb	r3, [r7, #11]
 800aee4:	3301      	adds	r3, #1
 800aee6:	72fb      	strb	r3, [r7, #11]
      break;
 800aee8:	e007      	b.n	800aefa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800aeea:	6839      	ldr	r1, [r7, #0]
 800aeec:	6878      	ldr	r0, [r7, #4]
 800aeee:	f000 f9d1 	bl	800b294 <USBD_CtlError>
      err++;
 800aef2:	7afb      	ldrb	r3, [r7, #11]
 800aef4:	3301      	adds	r3, #1
 800aef6:	72fb      	strb	r3, [r7, #11]
      break;
 800aef8:	bf00      	nop
  }

  if (err != 0U)
 800aefa:	7afb      	ldrb	r3, [r7, #11]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d11c      	bne.n	800af3a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800af00:	893b      	ldrh	r3, [r7, #8]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d011      	beq.n	800af2a <USBD_GetDescriptor+0x2b6>
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	88db      	ldrh	r3, [r3, #6]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d00d      	beq.n	800af2a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	88da      	ldrh	r2, [r3, #6]
 800af12:	893b      	ldrh	r3, [r7, #8]
 800af14:	4293      	cmp	r3, r2
 800af16:	bf28      	it	cs
 800af18:	4613      	movcs	r3, r2
 800af1a:	b29b      	uxth	r3, r3
 800af1c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800af1e:	893b      	ldrh	r3, [r7, #8]
 800af20:	461a      	mov	r2, r3
 800af22:	68f9      	ldr	r1, [r7, #12]
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f000 fa1f 	bl	800b368 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	88db      	ldrh	r3, [r3, #6]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d104      	bne.n	800af3c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f000 fa76 	bl	800b424 <USBD_CtlSendStatus>
 800af38:	e000      	b.n	800af3c <USBD_GetDescriptor+0x2c8>
    return;
 800af3a:	bf00      	nop
    }
  }
}
 800af3c:	3710      	adds	r7, #16
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
 800af42:	bf00      	nop

0800af44 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b084      	sub	sp, #16
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	889b      	ldrh	r3, [r3, #4]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d130      	bne.n	800afb8 <USBD_SetAddress+0x74>
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	88db      	ldrh	r3, [r3, #6]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d12c      	bne.n	800afb8 <USBD_SetAddress+0x74>
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	885b      	ldrh	r3, [r3, #2]
 800af62:	2b7f      	cmp	r3, #127	@ 0x7f
 800af64:	d828      	bhi.n	800afb8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	885b      	ldrh	r3, [r3, #2]
 800af6a:	b2db      	uxtb	r3, r3
 800af6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af70:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af78:	2b03      	cmp	r3, #3
 800af7a:	d104      	bne.n	800af86 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800af7c:	6839      	ldr	r1, [r7, #0]
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	f000 f988 	bl	800b294 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af84:	e01d      	b.n	800afc2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	7bfa      	ldrb	r2, [r7, #15]
 800af8a:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800af8e:	7bfb      	ldrb	r3, [r7, #15]
 800af90:	4619      	mov	r1, r3
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f000 fe7b 	bl	800bc8e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800af98:	6878      	ldr	r0, [r7, #4]
 800af9a:	f000 fa43 	bl	800b424 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800af9e:	7bfb      	ldrb	r3, [r7, #15]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d004      	beq.n	800afae <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2202      	movs	r2, #2
 800afa8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afac:	e009      	b.n	800afc2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	2201      	movs	r2, #1
 800afb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afb6:	e004      	b.n	800afc2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800afb8:	6839      	ldr	r1, [r7, #0]
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	f000 f96a 	bl	800b294 <USBD_CtlError>
  }
}
 800afc0:	bf00      	nop
 800afc2:	bf00      	nop
 800afc4:	3710      	adds	r7, #16
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
	...

0800afcc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b082      	sub	sp, #8
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
 800afd4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	885b      	ldrh	r3, [r3, #2]
 800afda:	b2da      	uxtb	r2, r3
 800afdc:	4b41      	ldr	r3, [pc, #260]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800afde:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800afe0:	4b40      	ldr	r3, [pc, #256]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800afe2:	781b      	ldrb	r3, [r3, #0]
 800afe4:	2b01      	cmp	r3, #1
 800afe6:	d904      	bls.n	800aff2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800afe8:	6839      	ldr	r1, [r7, #0]
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f000 f952 	bl	800b294 <USBD_CtlError>
 800aff0:	e075      	b.n	800b0de <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aff8:	2b02      	cmp	r3, #2
 800affa:	d002      	beq.n	800b002 <USBD_SetConfig+0x36>
 800affc:	2b03      	cmp	r3, #3
 800affe:	d023      	beq.n	800b048 <USBD_SetConfig+0x7c>
 800b000:	e062      	b.n	800b0c8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b002:	4b38      	ldr	r3, [pc, #224]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800b004:	781b      	ldrb	r3, [r3, #0]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d01a      	beq.n	800b040 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b00a:	4b36      	ldr	r3, [pc, #216]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	461a      	mov	r2, r3
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2203      	movs	r2, #3
 800b018:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b01c:	4b31      	ldr	r3, [pc, #196]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800b01e:	781b      	ldrb	r3, [r3, #0]
 800b020:	4619      	mov	r1, r3
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f7ff f9e7 	bl	800a3f6 <USBD_SetClassConfig>
 800b028:	4603      	mov	r3, r0
 800b02a:	2b02      	cmp	r3, #2
 800b02c:	d104      	bne.n	800b038 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b02e:	6839      	ldr	r1, [r7, #0]
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f000 f92f 	bl	800b294 <USBD_CtlError>
            return;
 800b036:	e052      	b.n	800b0de <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b038:	6878      	ldr	r0, [r7, #4]
 800b03a:	f000 f9f3 	bl	800b424 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b03e:	e04e      	b.n	800b0de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f000 f9ef 	bl	800b424 <USBD_CtlSendStatus>
        break;
 800b046:	e04a      	b.n	800b0de <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b048:	4b26      	ldr	r3, [pc, #152]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800b04a:	781b      	ldrb	r3, [r3, #0]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d112      	bne.n	800b076 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	2202      	movs	r2, #2
 800b054:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800b058:	4b22      	ldr	r3, [pc, #136]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800b05a:	781b      	ldrb	r3, [r3, #0]
 800b05c:	461a      	mov	r2, r3
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b062:	4b20      	ldr	r3, [pc, #128]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800b064:	781b      	ldrb	r3, [r3, #0]
 800b066:	4619      	mov	r1, r3
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f7ff f9e3 	bl	800a434 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f000 f9d8 	bl	800b424 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b074:	e033      	b.n	800b0de <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b076:	4b1b      	ldr	r3, [pc, #108]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	461a      	mov	r2, r3
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	685b      	ldr	r3, [r3, #4]
 800b080:	429a      	cmp	r2, r3
 800b082:	d01d      	beq.n	800b0c0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	b2db      	uxtb	r3, r3
 800b08a:	4619      	mov	r1, r3
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f7ff f9d1 	bl	800a434 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b092:	4b14      	ldr	r3, [pc, #80]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800b094:	781b      	ldrb	r3, [r3, #0]
 800b096:	461a      	mov	r2, r3
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b09c:	4b11      	ldr	r3, [pc, #68]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800b09e:	781b      	ldrb	r3, [r3, #0]
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f7ff f9a7 	bl	800a3f6 <USBD_SetClassConfig>
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	2b02      	cmp	r3, #2
 800b0ac:	d104      	bne.n	800b0b8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b0ae:	6839      	ldr	r1, [r7, #0]
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f000 f8ef 	bl	800b294 <USBD_CtlError>
            return;
 800b0b6:	e012      	b.n	800b0de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b0b8:	6878      	ldr	r0, [r7, #4]
 800b0ba:	f000 f9b3 	bl	800b424 <USBD_CtlSendStatus>
        break;
 800b0be:	e00e      	b.n	800b0de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	f000 f9af 	bl	800b424 <USBD_CtlSendStatus>
        break;
 800b0c6:	e00a      	b.n	800b0de <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b0c8:	6839      	ldr	r1, [r7, #0]
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f000 f8e2 	bl	800b294 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b0d0:	4b04      	ldr	r3, [pc, #16]	@ (800b0e4 <USBD_SetConfig+0x118>)
 800b0d2:	781b      	ldrb	r3, [r3, #0]
 800b0d4:	4619      	mov	r1, r3
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f7ff f9ac 	bl	800a434 <USBD_ClrClassConfig>
        break;
 800b0dc:	bf00      	nop
    }
  }
}
 800b0de:	3708      	adds	r7, #8
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	20004d7c 	.word	0x20004d7c

0800b0e8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b082      	sub	sp, #8
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	88db      	ldrh	r3, [r3, #6]
 800b0f6:	2b01      	cmp	r3, #1
 800b0f8:	d004      	beq.n	800b104 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b0fa:	6839      	ldr	r1, [r7, #0]
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	f000 f8c9 	bl	800b294 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b102:	e022      	b.n	800b14a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b10a:	2b02      	cmp	r3, #2
 800b10c:	dc02      	bgt.n	800b114 <USBD_GetConfig+0x2c>
 800b10e:	2b00      	cmp	r3, #0
 800b110:	dc03      	bgt.n	800b11a <USBD_GetConfig+0x32>
 800b112:	e015      	b.n	800b140 <USBD_GetConfig+0x58>
 800b114:	2b03      	cmp	r3, #3
 800b116:	d00b      	beq.n	800b130 <USBD_GetConfig+0x48>
 800b118:	e012      	b.n	800b140 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2200      	movs	r2, #0
 800b11e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	3308      	adds	r3, #8
 800b124:	2201      	movs	r2, #1
 800b126:	4619      	mov	r1, r3
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	f000 f91d 	bl	800b368 <USBD_CtlSendData>
        break;
 800b12e:	e00c      	b.n	800b14a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	3304      	adds	r3, #4
 800b134:	2201      	movs	r2, #1
 800b136:	4619      	mov	r1, r3
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f000 f915 	bl	800b368 <USBD_CtlSendData>
        break;
 800b13e:	e004      	b.n	800b14a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b140:	6839      	ldr	r1, [r7, #0]
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f000 f8a6 	bl	800b294 <USBD_CtlError>
        break;
 800b148:	bf00      	nop
}
 800b14a:	bf00      	nop
 800b14c:	3708      	adds	r7, #8
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}

0800b152 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b152:	b580      	push	{r7, lr}
 800b154:	b082      	sub	sp, #8
 800b156:	af00      	add	r7, sp, #0
 800b158:	6078      	str	r0, [r7, #4]
 800b15a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b162:	3b01      	subs	r3, #1
 800b164:	2b02      	cmp	r3, #2
 800b166:	d81e      	bhi.n	800b1a6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	88db      	ldrh	r3, [r3, #6]
 800b16c:	2b02      	cmp	r3, #2
 800b16e:	d004      	beq.n	800b17a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b170:	6839      	ldr	r1, [r7, #0]
 800b172:	6878      	ldr	r0, [r7, #4]
 800b174:	f000 f88e 	bl	800b294 <USBD_CtlError>
        break;
 800b178:	e01a      	b.n	800b1b0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2201      	movs	r2, #1
 800b17e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b186:	2b00      	cmp	r3, #0
 800b188:	d005      	beq.n	800b196 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	68db      	ldr	r3, [r3, #12]
 800b18e:	f043 0202 	orr.w	r2, r3, #2
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	330c      	adds	r3, #12
 800b19a:	2202      	movs	r2, #2
 800b19c:	4619      	mov	r1, r3
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f000 f8e2 	bl	800b368 <USBD_CtlSendData>
      break;
 800b1a4:	e004      	b.n	800b1b0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b1a6:	6839      	ldr	r1, [r7, #0]
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f000 f873 	bl	800b294 <USBD_CtlError>
      break;
 800b1ae:	bf00      	nop
  }
}
 800b1b0:	bf00      	nop
 800b1b2:	3708      	adds	r7, #8
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}

0800b1b8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b082      	sub	sp, #8
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
 800b1c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	885b      	ldrh	r3, [r3, #2]
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	d106      	bne.n	800b1d8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	f000 f926 	bl	800b424 <USBD_CtlSendStatus>
  }
}
 800b1d8:	bf00      	nop
 800b1da:	3708      	adds	r7, #8
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	bd80      	pop	{r7, pc}

0800b1e0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b082      	sub	sp, #8
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
 800b1e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1f0:	3b01      	subs	r3, #1
 800b1f2:	2b02      	cmp	r3, #2
 800b1f4:	d80b      	bhi.n	800b20e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	885b      	ldrh	r3, [r3, #2]
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d10c      	bne.n	800b218 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2200      	movs	r2, #0
 800b202:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f000 f90c 	bl	800b424 <USBD_CtlSendStatus>
      }
      break;
 800b20c:	e004      	b.n	800b218 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b20e:	6839      	ldr	r1, [r7, #0]
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f000 f83f 	bl	800b294 <USBD_CtlError>
      break;
 800b216:	e000      	b.n	800b21a <USBD_ClrFeature+0x3a>
      break;
 800b218:	bf00      	nop
  }
}
 800b21a:	bf00      	nop
 800b21c:	3708      	adds	r7, #8
 800b21e:	46bd      	mov	sp, r7
 800b220:	bd80      	pop	{r7, pc}

0800b222 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b222:	b480      	push	{r7}
 800b224:	b083      	sub	sp, #12
 800b226:	af00      	add	r7, sp, #0
 800b228:	6078      	str	r0, [r7, #4]
 800b22a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	781a      	ldrb	r2, [r3, #0]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	785a      	ldrb	r2, [r3, #1]
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	3302      	adds	r3, #2
 800b240:	781b      	ldrb	r3, [r3, #0]
 800b242:	461a      	mov	r2, r3
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	3303      	adds	r3, #3
 800b248:	781b      	ldrb	r3, [r3, #0]
 800b24a:	021b      	lsls	r3, r3, #8
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	4413      	add	r3, r2
 800b250:	b29a      	uxth	r2, r3
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	3304      	adds	r3, #4
 800b25a:	781b      	ldrb	r3, [r3, #0]
 800b25c:	461a      	mov	r2, r3
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	3305      	adds	r3, #5
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	021b      	lsls	r3, r3, #8
 800b266:	b29b      	uxth	r3, r3
 800b268:	4413      	add	r3, r2
 800b26a:	b29a      	uxth	r2, r3
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	3306      	adds	r3, #6
 800b274:	781b      	ldrb	r3, [r3, #0]
 800b276:	461a      	mov	r2, r3
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	3307      	adds	r3, #7
 800b27c:	781b      	ldrb	r3, [r3, #0]
 800b27e:	021b      	lsls	r3, r3, #8
 800b280:	b29b      	uxth	r3, r3
 800b282:	4413      	add	r3, r2
 800b284:	b29a      	uxth	r2, r3
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	80da      	strh	r2, [r3, #6]

}
 800b28a:	bf00      	nop
 800b28c:	370c      	adds	r7, #12
 800b28e:	46bd      	mov	sp, r7
 800b290:	bc80      	pop	{r7}
 800b292:	4770      	bx	lr

0800b294 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b082      	sub	sp, #8
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
 800b29c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b29e:	2180      	movs	r1, #128	@ 0x80
 800b2a0:	6878      	ldr	r0, [r7, #4]
 800b2a2:	f000 fc8b 	bl	800bbbc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b2a6:	2100      	movs	r1, #0
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f000 fc87 	bl	800bbbc <USBD_LL_StallEP>
}
 800b2ae:	bf00      	nop
 800b2b0:	3708      	adds	r7, #8
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}

0800b2b6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b2b6:	b580      	push	{r7, lr}
 800b2b8:	b086      	sub	sp, #24
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	60f8      	str	r0, [r7, #12]
 800b2be:	60b9      	str	r1, [r7, #8]
 800b2c0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d032      	beq.n	800b332 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b2cc:	68f8      	ldr	r0, [r7, #12]
 800b2ce:	f000 f834 	bl	800b33a <USBD_GetLen>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	3301      	adds	r3, #1
 800b2d6:	b29b      	uxth	r3, r3
 800b2d8:	005b      	lsls	r3, r3, #1
 800b2da:	b29a      	uxth	r2, r3
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b2e0:	7dfb      	ldrb	r3, [r7, #23]
 800b2e2:	1c5a      	adds	r2, r3, #1
 800b2e4:	75fa      	strb	r2, [r7, #23]
 800b2e6:	461a      	mov	r2, r3
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	4413      	add	r3, r2
 800b2ec:	687a      	ldr	r2, [r7, #4]
 800b2ee:	7812      	ldrb	r2, [r2, #0]
 800b2f0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b2f2:	7dfb      	ldrb	r3, [r7, #23]
 800b2f4:	1c5a      	adds	r2, r3, #1
 800b2f6:	75fa      	strb	r2, [r7, #23]
 800b2f8:	461a      	mov	r2, r3
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	4413      	add	r3, r2
 800b2fe:	2203      	movs	r2, #3
 800b300:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b302:	e012      	b.n	800b32a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	1c5a      	adds	r2, r3, #1
 800b308:	60fa      	str	r2, [r7, #12]
 800b30a:	7dfa      	ldrb	r2, [r7, #23]
 800b30c:	1c51      	adds	r1, r2, #1
 800b30e:	75f9      	strb	r1, [r7, #23]
 800b310:	4611      	mov	r1, r2
 800b312:	68ba      	ldr	r2, [r7, #8]
 800b314:	440a      	add	r2, r1
 800b316:	781b      	ldrb	r3, [r3, #0]
 800b318:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b31a:	7dfb      	ldrb	r3, [r7, #23]
 800b31c:	1c5a      	adds	r2, r3, #1
 800b31e:	75fa      	strb	r2, [r7, #23]
 800b320:	461a      	mov	r2, r3
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	4413      	add	r3, r2
 800b326:	2200      	movs	r2, #0
 800b328:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	781b      	ldrb	r3, [r3, #0]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d1e8      	bne.n	800b304 <USBD_GetString+0x4e>
    }
  }
}
 800b332:	bf00      	nop
 800b334:	3718      	adds	r7, #24
 800b336:	46bd      	mov	sp, r7
 800b338:	bd80      	pop	{r7, pc}

0800b33a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b33a:	b480      	push	{r7}
 800b33c:	b085      	sub	sp, #20
 800b33e:	af00      	add	r7, sp, #0
 800b340:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b342:	2300      	movs	r3, #0
 800b344:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b346:	e005      	b.n	800b354 <USBD_GetLen+0x1a>
  {
    len++;
 800b348:	7bfb      	ldrb	r3, [r7, #15]
 800b34a:	3301      	adds	r3, #1
 800b34c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	3301      	adds	r3, #1
 800b352:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	781b      	ldrb	r3, [r3, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d1f5      	bne.n	800b348 <USBD_GetLen+0xe>
  }

  return len;
 800b35c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b35e:	4618      	mov	r0, r3
 800b360:	3714      	adds	r7, #20
 800b362:	46bd      	mov	sp, r7
 800b364:	bc80      	pop	{r7}
 800b366:	4770      	bx	lr

0800b368 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b084      	sub	sp, #16
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	60f8      	str	r0, [r7, #12]
 800b370:	60b9      	str	r1, [r7, #8]
 800b372:	4613      	mov	r3, r2
 800b374:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	2202      	movs	r2, #2
 800b37a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b37e:	88fa      	ldrh	r2, [r7, #6]
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b384:	88fa      	ldrh	r2, [r7, #6]
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b38a:	88fb      	ldrh	r3, [r7, #6]
 800b38c:	68ba      	ldr	r2, [r7, #8]
 800b38e:	2100      	movs	r1, #0
 800b390:	68f8      	ldr	r0, [r7, #12]
 800b392:	f000 fc9b 	bl	800bccc <USBD_LL_Transmit>

  return USBD_OK;
 800b396:	2300      	movs	r3, #0
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3710      	adds	r7, #16
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b084      	sub	sp, #16
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	4613      	mov	r3, r2
 800b3ac:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b3ae:	88fb      	ldrh	r3, [r7, #6]
 800b3b0:	68ba      	ldr	r2, [r7, #8]
 800b3b2:	2100      	movs	r1, #0
 800b3b4:	68f8      	ldr	r0, [r7, #12]
 800b3b6:	f000 fc89 	bl	800bccc <USBD_LL_Transmit>

  return USBD_OK;
 800b3ba:	2300      	movs	r3, #0
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3710      	adds	r7, #16
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}

0800b3c4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b084      	sub	sp, #16
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	2203      	movs	r2, #3
 800b3d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b3da:	88fa      	ldrh	r2, [r7, #6]
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b3e2:	88fa      	ldrh	r2, [r7, #6]
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b3ea:	88fb      	ldrh	r3, [r7, #6]
 800b3ec:	68ba      	ldr	r2, [r7, #8]
 800b3ee:	2100      	movs	r1, #0
 800b3f0:	68f8      	ldr	r0, [r7, #12]
 800b3f2:	f000 fc8e 	bl	800bd12 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b3f6:	2300      	movs	r3, #0
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3710      	adds	r7, #16
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b084      	sub	sp, #16
 800b404:	af00      	add	r7, sp, #0
 800b406:	60f8      	str	r0, [r7, #12]
 800b408:	60b9      	str	r1, [r7, #8]
 800b40a:	4613      	mov	r3, r2
 800b40c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b40e:	88fb      	ldrh	r3, [r7, #6]
 800b410:	68ba      	ldr	r2, [r7, #8]
 800b412:	2100      	movs	r1, #0
 800b414:	68f8      	ldr	r0, [r7, #12]
 800b416:	f000 fc7c 	bl	800bd12 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b41a:	2300      	movs	r3, #0
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3710      	adds	r7, #16
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}

0800b424 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b082      	sub	sp, #8
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2204      	movs	r2, #4
 800b430:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b434:	2300      	movs	r3, #0
 800b436:	2200      	movs	r2, #0
 800b438:	2100      	movs	r1, #0
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f000 fc46 	bl	800bccc <USBD_LL_Transmit>

  return USBD_OK;
 800b440:	2300      	movs	r3, #0
}
 800b442:	4618      	mov	r0, r3
 800b444:	3708      	adds	r7, #8
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}

0800b44a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b44a:	b580      	push	{r7, lr}
 800b44c:	b082      	sub	sp, #8
 800b44e:	af00      	add	r7, sp, #0
 800b450:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2205      	movs	r2, #5
 800b456:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b45a:	2300      	movs	r3, #0
 800b45c:	2200      	movs	r2, #0
 800b45e:	2100      	movs	r1, #0
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	f000 fc56 	bl	800bd12 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b466:	2300      	movs	r3, #0
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3708      	adds	r7, #8
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b474:	2200      	movs	r2, #0
 800b476:	4912      	ldr	r1, [pc, #72]	@ (800b4c0 <MX_USB_DEVICE_Init+0x50>)
 800b478:	4812      	ldr	r0, [pc, #72]	@ (800b4c4 <MX_USB_DEVICE_Init+0x54>)
 800b47a:	f7fe ff62 	bl	800a342 <USBD_Init>
 800b47e:	4603      	mov	r3, r0
 800b480:	2b00      	cmp	r3, #0
 800b482:	d001      	beq.n	800b488 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b484:	f7f6 fa08 	bl	8001898 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b488:	490f      	ldr	r1, [pc, #60]	@ (800b4c8 <MX_USB_DEVICE_Init+0x58>)
 800b48a:	480e      	ldr	r0, [pc, #56]	@ (800b4c4 <MX_USB_DEVICE_Init+0x54>)
 800b48c:	f7fe ff84 	bl	800a398 <USBD_RegisterClass>
 800b490:	4603      	mov	r3, r0
 800b492:	2b00      	cmp	r3, #0
 800b494:	d001      	beq.n	800b49a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b496:	f7f6 f9ff 	bl	8001898 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b49a:	490c      	ldr	r1, [pc, #48]	@ (800b4cc <MX_USB_DEVICE_Init+0x5c>)
 800b49c:	4809      	ldr	r0, [pc, #36]	@ (800b4c4 <MX_USB_DEVICE_Init+0x54>)
 800b49e:	f7fe feb5 	bl	800a20c <USBD_CDC_RegisterInterface>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d001      	beq.n	800b4ac <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b4a8:	f7f6 f9f6 	bl	8001898 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b4ac:	4805      	ldr	r0, [pc, #20]	@ (800b4c4 <MX_USB_DEVICE_Init+0x54>)
 800b4ae:	f7fe ff8c 	bl	800a3ca <USBD_Start>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d001      	beq.n	800b4bc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b4b8:	f7f6 f9ee 	bl	8001898 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b4bc:	bf00      	nop
 800b4be:	bd80      	pop	{r7, pc}
 800b4c0:	20000134 	.word	0x20000134
 800b4c4:	20004d80 	.word	0x20004d80
 800b4c8:	20000020 	.word	0x20000020
 800b4cc:	20000124 	.word	0x20000124

0800b4d0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	4905      	ldr	r1, [pc, #20]	@ (800b4ec <CDC_Init_FS+0x1c>)
 800b4d8:	4805      	ldr	r0, [pc, #20]	@ (800b4f0 <CDC_Init_FS+0x20>)
 800b4da:	f7fe fead 	bl	800a238 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b4de:	4905      	ldr	r1, [pc, #20]	@ (800b4f4 <CDC_Init_FS+0x24>)
 800b4e0:	4803      	ldr	r0, [pc, #12]	@ (800b4f0 <CDC_Init_FS+0x20>)
 800b4e2:	f7fe fec2 	bl	800a26a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b4e6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	bd80      	pop	{r7, pc}
 800b4ec:	20005444 	.word	0x20005444
 800b4f0:	20004d80 	.word	0x20004d80
 800b4f4:	20005044 	.word	0x20005044

0800b4f8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b4f8:	b480      	push	{r7}
 800b4fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b4fc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	46bd      	mov	sp, r7
 800b502:	bc80      	pop	{r7}
 800b504:	4770      	bx	lr
	...

0800b508 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b508:	b480      	push	{r7}
 800b50a:	b083      	sub	sp, #12
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	4603      	mov	r3, r0
 800b510:	6039      	str	r1, [r7, #0]
 800b512:	71fb      	strb	r3, [r7, #7]
 800b514:	4613      	mov	r3, r2
 800b516:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b518:	79fb      	ldrb	r3, [r7, #7]
 800b51a:	2b23      	cmp	r3, #35	@ 0x23
 800b51c:	d84a      	bhi.n	800b5b4 <CDC_Control_FS+0xac>
 800b51e:	a201      	add	r2, pc, #4	@ (adr r2, 800b524 <CDC_Control_FS+0x1c>)
 800b520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b524:	0800b5b5 	.word	0x0800b5b5
 800b528:	0800b5b5 	.word	0x0800b5b5
 800b52c:	0800b5b5 	.word	0x0800b5b5
 800b530:	0800b5b5 	.word	0x0800b5b5
 800b534:	0800b5b5 	.word	0x0800b5b5
 800b538:	0800b5b5 	.word	0x0800b5b5
 800b53c:	0800b5b5 	.word	0x0800b5b5
 800b540:	0800b5b5 	.word	0x0800b5b5
 800b544:	0800b5b5 	.word	0x0800b5b5
 800b548:	0800b5b5 	.word	0x0800b5b5
 800b54c:	0800b5b5 	.word	0x0800b5b5
 800b550:	0800b5b5 	.word	0x0800b5b5
 800b554:	0800b5b5 	.word	0x0800b5b5
 800b558:	0800b5b5 	.word	0x0800b5b5
 800b55c:	0800b5b5 	.word	0x0800b5b5
 800b560:	0800b5b5 	.word	0x0800b5b5
 800b564:	0800b5b5 	.word	0x0800b5b5
 800b568:	0800b5b5 	.word	0x0800b5b5
 800b56c:	0800b5b5 	.word	0x0800b5b5
 800b570:	0800b5b5 	.word	0x0800b5b5
 800b574:	0800b5b5 	.word	0x0800b5b5
 800b578:	0800b5b5 	.word	0x0800b5b5
 800b57c:	0800b5b5 	.word	0x0800b5b5
 800b580:	0800b5b5 	.word	0x0800b5b5
 800b584:	0800b5b5 	.word	0x0800b5b5
 800b588:	0800b5b5 	.word	0x0800b5b5
 800b58c:	0800b5b5 	.word	0x0800b5b5
 800b590:	0800b5b5 	.word	0x0800b5b5
 800b594:	0800b5b5 	.word	0x0800b5b5
 800b598:	0800b5b5 	.word	0x0800b5b5
 800b59c:	0800b5b5 	.word	0x0800b5b5
 800b5a0:	0800b5b5 	.word	0x0800b5b5
 800b5a4:	0800b5b5 	.word	0x0800b5b5
 800b5a8:	0800b5b5 	.word	0x0800b5b5
 800b5ac:	0800b5b5 	.word	0x0800b5b5
 800b5b0:	0800b5b5 	.word	0x0800b5b5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b5b4:	bf00      	nop
  }

  return (USBD_OK);
 800b5b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	370c      	adds	r7, #12
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bc80      	pop	{r7}
 800b5c0:	4770      	bx	lr
 800b5c2:	bf00      	nop

0800b5c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b084      	sub	sp, #16
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  for (uint32_t i = 0; i < *Len; i++)
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	60fb      	str	r3, [r7, #12]
 800b5d2:	e009      	b.n	800b5e8 <CDC_Receive_FS+0x24>
  {
      usb_rx_process(Buf[i]);
 800b5d4:	687a      	ldr	r2, [r7, #4]
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	4413      	add	r3, r2
 800b5da:	781b      	ldrb	r3, [r3, #0]
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f000 f83d 	bl	800b65c <usb_rx_process>
  for (uint32_t i = 0; i < *Len; i++)
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	3301      	adds	r3, #1
 800b5e6:	60fb      	str	r3, [r7, #12]
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	68fa      	ldr	r2, [r7, #12]
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d3f0      	bcc.n	800b5d4 <CDC_Receive_FS+0x10>
  }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b5f2:	6879      	ldr	r1, [r7, #4]
 800b5f4:	4805      	ldr	r0, [pc, #20]	@ (800b60c <CDC_Receive_FS+0x48>)
 800b5f6:	f7fe fe38 	bl	800a26a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b5fa:	4804      	ldr	r0, [pc, #16]	@ (800b60c <CDC_Receive_FS+0x48>)
 800b5fc:	f7fe fe77 	bl	800a2ee <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b600:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b602:	4618      	mov	r0, r3
 800b604:	3710      	adds	r7, #16
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}
 800b60a:	bf00      	nop
 800b60c:	20004d80 	.word	0x20004d80

0800b610 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b084      	sub	sp, #16
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	460b      	mov	r3, r1
 800b61a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b61c:	2300      	movs	r3, #0
 800b61e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b620:	4b0d      	ldr	r3, [pc, #52]	@ (800b658 <CDC_Transmit_FS+0x48>)
 800b622:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b626:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d001      	beq.n	800b636 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b632:	2301      	movs	r3, #1
 800b634:	e00b      	b.n	800b64e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b636:	887b      	ldrh	r3, [r7, #2]
 800b638:	461a      	mov	r2, r3
 800b63a:	6879      	ldr	r1, [r7, #4]
 800b63c:	4806      	ldr	r0, [pc, #24]	@ (800b658 <CDC_Transmit_FS+0x48>)
 800b63e:	f7fe fdfb 	bl	800a238 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b642:	4805      	ldr	r0, [pc, #20]	@ (800b658 <CDC_Transmit_FS+0x48>)
 800b644:	f7fe fe24 	bl	800a290 <USBD_CDC_TransmitPacket>
 800b648:	4603      	mov	r3, r0
 800b64a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b64c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3710      	adds	r7, #16
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	20004d80 	.word	0x20004d80

0800b65c <usb_rx_process>:

extern volatile uint8_t request_dump_long_term;
extern volatile uint8_t stream_enabled;

void usb_rx_process(uint8_t c)
{
 800b65c:	b480      	push	{r7}
 800b65e:	b083      	sub	sp, #12
 800b660:	af00      	add	r7, sp, #0
 800b662:	4603      	mov	r3, r0
 800b664:	71fb      	strb	r3, [r7, #7]
    switch (c)
 800b666:	79fb      	ldrb	r3, [r7, #7]
 800b668:	2b78      	cmp	r3, #120	@ 0x78
 800b66a:	d00a      	beq.n	800b682 <usb_rx_process+0x26>
 800b66c:	2b78      	cmp	r3, #120	@ 0x78
 800b66e:	dc10      	bgt.n	800b692 <usb_rx_process+0x36>
 800b670:	2b64      	cmp	r3, #100	@ 0x64
 800b672:	d002      	beq.n	800b67a <usb_rx_process+0x1e>
 800b674:	2b73      	cmp	r3, #115	@ 0x73
 800b676:	d008      	beq.n	800b68a <usb_rx_process+0x2e>
        case 's':   // start streaming
            stream_enabled = 1;
            break;

        default:
            break;
 800b678:	e00b      	b.n	800b692 <usb_rx_process+0x36>
            request_dump_long_term = 1;
 800b67a:	4b09      	ldr	r3, [pc, #36]	@ (800b6a0 <usb_rx_process+0x44>)
 800b67c:	2201      	movs	r2, #1
 800b67e:	701a      	strb	r2, [r3, #0]
            break;
 800b680:	e008      	b.n	800b694 <usb_rx_process+0x38>
            stream_enabled = 0;
 800b682:	4b08      	ldr	r3, [pc, #32]	@ (800b6a4 <usb_rx_process+0x48>)
 800b684:	2200      	movs	r2, #0
 800b686:	701a      	strb	r2, [r3, #0]
            break;
 800b688:	e004      	b.n	800b694 <usb_rx_process+0x38>
            stream_enabled = 1;
 800b68a:	4b06      	ldr	r3, [pc, #24]	@ (800b6a4 <usb_rx_process+0x48>)
 800b68c:	2201      	movs	r2, #1
 800b68e:	701a      	strb	r2, [r3, #0]
            break;
 800b690:	e000      	b.n	800b694 <usb_rx_process+0x38>
            break;
 800b692:	bf00      	nop
    }
}
 800b694:	bf00      	nop
 800b696:	370c      	adds	r7, #12
 800b698:	46bd      	mov	sp, r7
 800b69a:	bc80      	pop	{r7}
 800b69c:	4770      	bx	lr
 800b69e:	bf00      	nop
 800b6a0:	20000368 	.word	0x20000368
 800b6a4:	20000369 	.word	0x20000369

0800b6a8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b083      	sub	sp, #12
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	6039      	str	r1, [r7, #0]
 800b6b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	2212      	movs	r2, #18
 800b6b8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b6ba:	4b03      	ldr	r3, [pc, #12]	@ (800b6c8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b6bc:	4618      	mov	r0, r3
 800b6be:	370c      	adds	r7, #12
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bc80      	pop	{r7}
 800b6c4:	4770      	bx	lr
 800b6c6:	bf00      	nop
 800b6c8:	20000150 	.word	0x20000150

0800b6cc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6cc:	b480      	push	{r7}
 800b6ce:	b083      	sub	sp, #12
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	6039      	str	r1, [r7, #0]
 800b6d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	2204      	movs	r2, #4
 800b6dc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b6de:	4b03      	ldr	r3, [pc, #12]	@ (800b6ec <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	370c      	adds	r7, #12
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bc80      	pop	{r7}
 800b6e8:	4770      	bx	lr
 800b6ea:	bf00      	nop
 800b6ec:	20000164 	.word	0x20000164

0800b6f0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b082      	sub	sp, #8
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	6039      	str	r1, [r7, #0]
 800b6fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b6fc:	79fb      	ldrb	r3, [r7, #7]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d105      	bne.n	800b70e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b702:	683a      	ldr	r2, [r7, #0]
 800b704:	4907      	ldr	r1, [pc, #28]	@ (800b724 <USBD_FS_ProductStrDescriptor+0x34>)
 800b706:	4808      	ldr	r0, [pc, #32]	@ (800b728 <USBD_FS_ProductStrDescriptor+0x38>)
 800b708:	f7ff fdd5 	bl	800b2b6 <USBD_GetString>
 800b70c:	e004      	b.n	800b718 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b70e:	683a      	ldr	r2, [r7, #0]
 800b710:	4904      	ldr	r1, [pc, #16]	@ (800b724 <USBD_FS_ProductStrDescriptor+0x34>)
 800b712:	4805      	ldr	r0, [pc, #20]	@ (800b728 <USBD_FS_ProductStrDescriptor+0x38>)
 800b714:	f7ff fdcf 	bl	800b2b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b718:	4b02      	ldr	r3, [pc, #8]	@ (800b724 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b71a:	4618      	mov	r0, r3
 800b71c:	3708      	adds	r7, #8
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}
 800b722:	bf00      	nop
 800b724:	20005844 	.word	0x20005844
 800b728:	0800ec58 	.word	0x0800ec58

0800b72c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b082      	sub	sp, #8
 800b730:	af00      	add	r7, sp, #0
 800b732:	4603      	mov	r3, r0
 800b734:	6039      	str	r1, [r7, #0]
 800b736:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b738:	683a      	ldr	r2, [r7, #0]
 800b73a:	4904      	ldr	r1, [pc, #16]	@ (800b74c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b73c:	4804      	ldr	r0, [pc, #16]	@ (800b750 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b73e:	f7ff fdba 	bl	800b2b6 <USBD_GetString>
  return USBD_StrDesc;
 800b742:	4b02      	ldr	r3, [pc, #8]	@ (800b74c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b744:	4618      	mov	r0, r3
 800b746:	3708      	adds	r7, #8
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}
 800b74c:	20005844 	.word	0x20005844
 800b750:	0800ec70 	.word	0x0800ec70

0800b754 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b082      	sub	sp, #8
 800b758:	af00      	add	r7, sp, #0
 800b75a:	4603      	mov	r3, r0
 800b75c:	6039      	str	r1, [r7, #0]
 800b75e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	221a      	movs	r2, #26
 800b764:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b766:	f000 f843 	bl	800b7f0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b76a:	4b02      	ldr	r3, [pc, #8]	@ (800b774 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b76c:	4618      	mov	r0, r3
 800b76e:	3708      	adds	r7, #8
 800b770:	46bd      	mov	sp, r7
 800b772:	bd80      	pop	{r7, pc}
 800b774:	20000168 	.word	0x20000168

0800b778 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b082      	sub	sp, #8
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	4603      	mov	r3, r0
 800b780:	6039      	str	r1, [r7, #0]
 800b782:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b784:	79fb      	ldrb	r3, [r7, #7]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d105      	bne.n	800b796 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b78a:	683a      	ldr	r2, [r7, #0]
 800b78c:	4907      	ldr	r1, [pc, #28]	@ (800b7ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800b78e:	4808      	ldr	r0, [pc, #32]	@ (800b7b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b790:	f7ff fd91 	bl	800b2b6 <USBD_GetString>
 800b794:	e004      	b.n	800b7a0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b796:	683a      	ldr	r2, [r7, #0]
 800b798:	4904      	ldr	r1, [pc, #16]	@ (800b7ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800b79a:	4805      	ldr	r0, [pc, #20]	@ (800b7b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b79c:	f7ff fd8b 	bl	800b2b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b7a0:	4b02      	ldr	r3, [pc, #8]	@ (800b7ac <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3708      	adds	r7, #8
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
 800b7aa:	bf00      	nop
 800b7ac:	20005844 	.word	0x20005844
 800b7b0:	0800ec84 	.word	0x0800ec84

0800b7b4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b082      	sub	sp, #8
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	6039      	str	r1, [r7, #0]
 800b7be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b7c0:	79fb      	ldrb	r3, [r7, #7]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d105      	bne.n	800b7d2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b7c6:	683a      	ldr	r2, [r7, #0]
 800b7c8:	4907      	ldr	r1, [pc, #28]	@ (800b7e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b7ca:	4808      	ldr	r0, [pc, #32]	@ (800b7ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b7cc:	f7ff fd73 	bl	800b2b6 <USBD_GetString>
 800b7d0:	e004      	b.n	800b7dc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b7d2:	683a      	ldr	r2, [r7, #0]
 800b7d4:	4904      	ldr	r1, [pc, #16]	@ (800b7e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b7d6:	4805      	ldr	r0, [pc, #20]	@ (800b7ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b7d8:	f7ff fd6d 	bl	800b2b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b7dc:	4b02      	ldr	r3, [pc, #8]	@ (800b7e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3708      	adds	r7, #8
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}
 800b7e6:	bf00      	nop
 800b7e8:	20005844 	.word	0x20005844
 800b7ec:	0800ec90 	.word	0x0800ec90

0800b7f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b084      	sub	sp, #16
 800b7f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b7f6:	4b0f      	ldr	r3, [pc, #60]	@ (800b834 <Get_SerialNum+0x44>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b7fc:	4b0e      	ldr	r3, [pc, #56]	@ (800b838 <Get_SerialNum+0x48>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b802:	4b0e      	ldr	r3, [pc, #56]	@ (800b83c <Get_SerialNum+0x4c>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b808:	68fa      	ldr	r2, [r7, #12]
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	4413      	add	r3, r2
 800b80e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d009      	beq.n	800b82a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b816:	2208      	movs	r2, #8
 800b818:	4909      	ldr	r1, [pc, #36]	@ (800b840 <Get_SerialNum+0x50>)
 800b81a:	68f8      	ldr	r0, [r7, #12]
 800b81c:	f000 f814 	bl	800b848 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b820:	2204      	movs	r2, #4
 800b822:	4908      	ldr	r1, [pc, #32]	@ (800b844 <Get_SerialNum+0x54>)
 800b824:	68b8      	ldr	r0, [r7, #8]
 800b826:	f000 f80f 	bl	800b848 <IntToUnicode>
  }
}
 800b82a:	bf00      	nop
 800b82c:	3710      	adds	r7, #16
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}
 800b832:	bf00      	nop
 800b834:	1ffff7e8 	.word	0x1ffff7e8
 800b838:	1ffff7ec 	.word	0x1ffff7ec
 800b83c:	1ffff7f0 	.word	0x1ffff7f0
 800b840:	2000016a 	.word	0x2000016a
 800b844:	2000017a 	.word	0x2000017a

0800b848 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b848:	b480      	push	{r7}
 800b84a:	b087      	sub	sp, #28
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	60f8      	str	r0, [r7, #12]
 800b850:	60b9      	str	r1, [r7, #8]
 800b852:	4613      	mov	r3, r2
 800b854:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b856:	2300      	movs	r3, #0
 800b858:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b85a:	2300      	movs	r3, #0
 800b85c:	75fb      	strb	r3, [r7, #23]
 800b85e:	e027      	b.n	800b8b0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	0f1b      	lsrs	r3, r3, #28
 800b864:	2b09      	cmp	r3, #9
 800b866:	d80b      	bhi.n	800b880 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	0f1b      	lsrs	r3, r3, #28
 800b86c:	b2da      	uxtb	r2, r3
 800b86e:	7dfb      	ldrb	r3, [r7, #23]
 800b870:	005b      	lsls	r3, r3, #1
 800b872:	4619      	mov	r1, r3
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	440b      	add	r3, r1
 800b878:	3230      	adds	r2, #48	@ 0x30
 800b87a:	b2d2      	uxtb	r2, r2
 800b87c:	701a      	strb	r2, [r3, #0]
 800b87e:	e00a      	b.n	800b896 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	0f1b      	lsrs	r3, r3, #28
 800b884:	b2da      	uxtb	r2, r3
 800b886:	7dfb      	ldrb	r3, [r7, #23]
 800b888:	005b      	lsls	r3, r3, #1
 800b88a:	4619      	mov	r1, r3
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	440b      	add	r3, r1
 800b890:	3237      	adds	r2, #55	@ 0x37
 800b892:	b2d2      	uxtb	r2, r2
 800b894:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	011b      	lsls	r3, r3, #4
 800b89a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b89c:	7dfb      	ldrb	r3, [r7, #23]
 800b89e:	005b      	lsls	r3, r3, #1
 800b8a0:	3301      	adds	r3, #1
 800b8a2:	68ba      	ldr	r2, [r7, #8]
 800b8a4:	4413      	add	r3, r2
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b8aa:	7dfb      	ldrb	r3, [r7, #23]
 800b8ac:	3301      	adds	r3, #1
 800b8ae:	75fb      	strb	r3, [r7, #23]
 800b8b0:	7dfa      	ldrb	r2, [r7, #23]
 800b8b2:	79fb      	ldrb	r3, [r7, #7]
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	d3d3      	bcc.n	800b860 <IntToUnicode+0x18>
  }
}
 800b8b8:	bf00      	nop
 800b8ba:	bf00      	nop
 800b8bc:	371c      	adds	r7, #28
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bc80      	pop	{r7}
 800b8c2:	4770      	bx	lr

0800b8c4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b084      	sub	sp, #16
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	4a0d      	ldr	r2, [pc, #52]	@ (800b908 <HAL_PCD_MspInit+0x44>)
 800b8d2:	4293      	cmp	r3, r2
 800b8d4:	d113      	bne.n	800b8fe <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b8d6:	4b0d      	ldr	r3, [pc, #52]	@ (800b90c <HAL_PCD_MspInit+0x48>)
 800b8d8:	69db      	ldr	r3, [r3, #28]
 800b8da:	4a0c      	ldr	r2, [pc, #48]	@ (800b90c <HAL_PCD_MspInit+0x48>)
 800b8dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b8e0:	61d3      	str	r3, [r2, #28]
 800b8e2:	4b0a      	ldr	r3, [pc, #40]	@ (800b90c <HAL_PCD_MspInit+0x48>)
 800b8e4:	69db      	ldr	r3, [r3, #28]
 800b8e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b8ea:	60fb      	str	r3, [r7, #12]
 800b8ec:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	2100      	movs	r1, #0
 800b8f2:	2014      	movs	r0, #20
 800b8f4:	f7f7 f93d 	bl	8002b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800b8f8:	2014      	movs	r0, #20
 800b8fa:	f7f7 f956 	bl	8002baa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b8fe:	bf00      	nop
 800b900:	3710      	adds	r7, #16
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
 800b906:	bf00      	nop
 800b908:	40005c00 	.word	0x40005c00
 800b90c:	40021000 	.word	0x40021000

0800b910 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b082      	sub	sp, #8
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800b924:	4619      	mov	r1, r3
 800b926:	4610      	mov	r0, r2
 800b928:	f7fe fd97 	bl	800a45a <USBD_LL_SetupStage>
}
 800b92c:	bf00      	nop
 800b92e:	3708      	adds	r7, #8
 800b930:	46bd      	mov	sp, r7
 800b932:	bd80      	pop	{r7, pc}

0800b934 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b934:	b580      	push	{r7, lr}
 800b936:	b082      	sub	sp, #8
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
 800b93c:	460b      	mov	r3, r1
 800b93e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800b946:	78fa      	ldrb	r2, [r7, #3]
 800b948:	6879      	ldr	r1, [r7, #4]
 800b94a:	4613      	mov	r3, r2
 800b94c:	009b      	lsls	r3, r3, #2
 800b94e:	4413      	add	r3, r2
 800b950:	00db      	lsls	r3, r3, #3
 800b952:	440b      	add	r3, r1
 800b954:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b958:	681a      	ldr	r2, [r3, #0]
 800b95a:	78fb      	ldrb	r3, [r7, #3]
 800b95c:	4619      	mov	r1, r3
 800b95e:	f7fe fdc9 	bl	800a4f4 <USBD_LL_DataOutStage>
}
 800b962:	bf00      	nop
 800b964:	3708      	adds	r7, #8
 800b966:	46bd      	mov	sp, r7
 800b968:	bd80      	pop	{r7, pc}

0800b96a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b96a:	b580      	push	{r7, lr}
 800b96c:	b082      	sub	sp, #8
 800b96e:	af00      	add	r7, sp, #0
 800b970:	6078      	str	r0, [r7, #4]
 800b972:	460b      	mov	r3, r1
 800b974:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800b97c:	78fa      	ldrb	r2, [r7, #3]
 800b97e:	6879      	ldr	r1, [r7, #4]
 800b980:	4613      	mov	r3, r2
 800b982:	009b      	lsls	r3, r3, #2
 800b984:	4413      	add	r3, r2
 800b986:	00db      	lsls	r3, r3, #3
 800b988:	440b      	add	r3, r1
 800b98a:	3324      	adds	r3, #36	@ 0x24
 800b98c:	681a      	ldr	r2, [r3, #0]
 800b98e:	78fb      	ldrb	r3, [r7, #3]
 800b990:	4619      	mov	r1, r3
 800b992:	f7fe fe20 	bl	800a5d6 <USBD_LL_DataInStage>
}
 800b996:	bf00      	nop
 800b998:	3708      	adds	r7, #8
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd80      	pop	{r7, pc}

0800b99e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b99e:	b580      	push	{r7, lr}
 800b9a0:	b082      	sub	sp, #8
 800b9a2:	af00      	add	r7, sp, #0
 800b9a4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f7fe ff30 	bl	800a812 <USBD_LL_SOF>
}
 800b9b2:	bf00      	nop
 800b9b4:	3708      	adds	r7, #8
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}

0800b9ba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9ba:	b580      	push	{r7, lr}
 800b9bc:	b084      	sub	sp, #16
 800b9be:	af00      	add	r7, sp, #0
 800b9c0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	799b      	ldrb	r3, [r3, #6]
 800b9ca:	2b02      	cmp	r3, #2
 800b9cc:	d001      	beq.n	800b9d2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b9ce:	f7f5 ff63 	bl	8001898 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b9d8:	7bfa      	ldrb	r2, [r7, #15]
 800b9da:	4611      	mov	r1, r2
 800b9dc:	4618      	mov	r0, r3
 800b9de:	f7fe fee0 	bl	800a7a2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f7fe fe99 	bl	800a720 <USBD_LL_Reset>
}
 800b9ee:	bf00      	nop
 800b9f0:	3710      	adds	r7, #16
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}
	...

0800b9f8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b082      	sub	sp, #8
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ba06:	4618      	mov	r0, r3
 800ba08:	f7fe feda 	bl	800a7c0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	7a9b      	ldrb	r3, [r3, #10]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d005      	beq.n	800ba20 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ba14:	4b04      	ldr	r3, [pc, #16]	@ (800ba28 <HAL_PCD_SuspendCallback+0x30>)
 800ba16:	691b      	ldr	r3, [r3, #16]
 800ba18:	4a03      	ldr	r2, [pc, #12]	@ (800ba28 <HAL_PCD_SuspendCallback+0x30>)
 800ba1a:	f043 0306 	orr.w	r3, r3, #6
 800ba1e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ba20:	bf00      	nop
 800ba22:	3708      	adds	r7, #8
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}
 800ba28:	e000ed00 	.word	0xe000ed00

0800ba2c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b082      	sub	sp, #8
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	f7fe fed4 	bl	800a7e8 <USBD_LL_Resume>
}
 800ba40:	bf00      	nop
 800ba42:	3708      	adds	r7, #8
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b082      	sub	sp, #8
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800ba50:	4a28      	ldr	r2, [pc, #160]	@ (800baf4 <USBD_LL_Init+0xac>)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	4a26      	ldr	r2, [pc, #152]	@ (800baf4 <USBD_LL_Init+0xac>)
 800ba5c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800ba60:	4b24      	ldr	r3, [pc, #144]	@ (800baf4 <USBD_LL_Init+0xac>)
 800ba62:	4a25      	ldr	r2, [pc, #148]	@ (800baf8 <USBD_LL_Init+0xb0>)
 800ba64:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800ba66:	4b23      	ldr	r3, [pc, #140]	@ (800baf4 <USBD_LL_Init+0xac>)
 800ba68:	2208      	movs	r2, #8
 800ba6a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800ba6c:	4b21      	ldr	r3, [pc, #132]	@ (800baf4 <USBD_LL_Init+0xac>)
 800ba6e:	2202      	movs	r2, #2
 800ba70:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800ba72:	4b20      	ldr	r3, [pc, #128]	@ (800baf4 <USBD_LL_Init+0xac>)
 800ba74:	2200      	movs	r2, #0
 800ba76:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800ba78:	4b1e      	ldr	r3, [pc, #120]	@ (800baf4 <USBD_LL_Init+0xac>)
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800ba7e:	4b1d      	ldr	r3, [pc, #116]	@ (800baf4 <USBD_LL_Init+0xac>)
 800ba80:	2200      	movs	r2, #0
 800ba82:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800ba84:	481b      	ldr	r0, [pc, #108]	@ (800baf4 <USBD_LL_Init+0xac>)
 800ba86:	f7f7 fbb0 	bl	80031ea <HAL_PCD_Init>
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d001      	beq.n	800ba94 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800ba90:	f7f5 ff02 	bl	8001898 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ba9a:	2318      	movs	r3, #24
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	2100      	movs	r1, #0
 800baa0:	f7f9 f8c1 	bl	8004c26 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800baaa:	2358      	movs	r3, #88	@ 0x58
 800baac:	2200      	movs	r2, #0
 800baae:	2180      	movs	r1, #128	@ 0x80
 800bab0:	f7f9 f8b9 	bl	8004c26 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800baba:	23c0      	movs	r3, #192	@ 0xc0
 800babc:	2200      	movs	r2, #0
 800babe:	2181      	movs	r1, #129	@ 0x81
 800bac0:	f7f9 f8b1 	bl	8004c26 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800baca:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800bace:	2200      	movs	r2, #0
 800bad0:	2101      	movs	r1, #1
 800bad2:	f7f9 f8a8 	bl	8004c26 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800badc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bae0:	2200      	movs	r2, #0
 800bae2:	2182      	movs	r1, #130	@ 0x82
 800bae4:	f7f9 f89f 	bl	8004c26 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bae8:	2300      	movs	r3, #0
}
 800baea:	4618      	mov	r0, r3
 800baec:	3708      	adds	r7, #8
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}
 800baf2:	bf00      	nop
 800baf4:	20005a44 	.word	0x20005a44
 800baf8:	40005c00 	.word	0x40005c00

0800bafc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b084      	sub	sp, #16
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb04:	2300      	movs	r3, #0
 800bb06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb08:	2300      	movs	r3, #0
 800bb0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bb12:	4618      	mov	r0, r3
 800bb14:	f7f7 fc5f 	bl	80033d6 <HAL_PCD_Start>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb1c:	7bfb      	ldrb	r3, [r7, #15]
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f000 f94e 	bl	800bdc0 <USBD_Get_USB_Status>
 800bb24:	4603      	mov	r3, r0
 800bb26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb28:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	3710      	adds	r7, #16
 800bb2e:	46bd      	mov	sp, r7
 800bb30:	bd80      	pop	{r7, pc}

0800bb32 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bb32:	b580      	push	{r7, lr}
 800bb34:	b084      	sub	sp, #16
 800bb36:	af00      	add	r7, sp, #0
 800bb38:	6078      	str	r0, [r7, #4]
 800bb3a:	4608      	mov	r0, r1
 800bb3c:	4611      	mov	r1, r2
 800bb3e:	461a      	mov	r2, r3
 800bb40:	4603      	mov	r3, r0
 800bb42:	70fb      	strb	r3, [r7, #3]
 800bb44:	460b      	mov	r3, r1
 800bb46:	70bb      	strb	r3, [r7, #2]
 800bb48:	4613      	mov	r3, r2
 800bb4a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb50:	2300      	movs	r3, #0
 800bb52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bb5a:	78bb      	ldrb	r3, [r7, #2]
 800bb5c:	883a      	ldrh	r2, [r7, #0]
 800bb5e:	78f9      	ldrb	r1, [r7, #3]
 800bb60:	f7f7 fdb3 	bl	80036ca <HAL_PCD_EP_Open>
 800bb64:	4603      	mov	r3, r0
 800bb66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb68:	7bfb      	ldrb	r3, [r7, #15]
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f000 f928 	bl	800bdc0 <USBD_Get_USB_Status>
 800bb70:	4603      	mov	r3, r0
 800bb72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb74:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3710      	adds	r7, #16
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	bd80      	pop	{r7, pc}

0800bb7e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bb7e:	b580      	push	{r7, lr}
 800bb80:	b084      	sub	sp, #16
 800bb82:	af00      	add	r7, sp, #0
 800bb84:	6078      	str	r0, [r7, #4]
 800bb86:	460b      	mov	r3, r1
 800bb88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bb98:	78fa      	ldrb	r2, [r7, #3]
 800bb9a:	4611      	mov	r1, r2
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	f7f7 fdf1 	bl	8003784 <HAL_PCD_EP_Close>
 800bba2:	4603      	mov	r3, r0
 800bba4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bba6:	7bfb      	ldrb	r3, [r7, #15]
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f000 f909 	bl	800bdc0 <USBD_Get_USB_Status>
 800bbae:	4603      	mov	r3, r0
 800bbb0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bbb2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	3710      	adds	r7, #16
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bd80      	pop	{r7, pc}

0800bbbc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	b084      	sub	sp, #16
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
 800bbc4:	460b      	mov	r3, r1
 800bbc6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbc8:	2300      	movs	r3, #0
 800bbca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbcc:	2300      	movs	r3, #0
 800bbce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bbd6:	78fa      	ldrb	r2, [r7, #3]
 800bbd8:	4611      	mov	r1, r2
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f7f7 fe99 	bl	8003912 <HAL_PCD_EP_SetStall>
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbe4:	7bfb      	ldrb	r3, [r7, #15]
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	f000 f8ea 	bl	800bdc0 <USBD_Get_USB_Status>
 800bbec:	4603      	mov	r3, r0
 800bbee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bbf0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	3710      	adds	r7, #16
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	bd80      	pop	{r7, pc}

0800bbfa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bbfa:	b580      	push	{r7, lr}
 800bbfc:	b084      	sub	sp, #16
 800bbfe:	af00      	add	r7, sp, #0
 800bc00:	6078      	str	r0, [r7, #4]
 800bc02:	460b      	mov	r3, r1
 800bc04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc06:	2300      	movs	r3, #0
 800bc08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bc14:	78fa      	ldrb	r2, [r7, #3]
 800bc16:	4611      	mov	r1, r2
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f7f7 feda 	bl	80039d2 <HAL_PCD_EP_ClrStall>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc22:	7bfb      	ldrb	r3, [r7, #15]
 800bc24:	4618      	mov	r0, r3
 800bc26:	f000 f8cb 	bl	800bdc0 <USBD_Get_USB_Status>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc2e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc30:	4618      	mov	r0, r3
 800bc32:	3710      	adds	r7, #16
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bd80      	pop	{r7, pc}

0800bc38 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc38:	b480      	push	{r7}
 800bc3a:	b085      	sub	sp, #20
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
 800bc40:	460b      	mov	r3, r1
 800bc42:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bc4a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bc4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	da0b      	bge.n	800bc6c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bc54:	78fb      	ldrb	r3, [r7, #3]
 800bc56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bc5a:	68f9      	ldr	r1, [r7, #12]
 800bc5c:	4613      	mov	r3, r2
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	4413      	add	r3, r2
 800bc62:	00db      	lsls	r3, r3, #3
 800bc64:	440b      	add	r3, r1
 800bc66:	3312      	adds	r3, #18
 800bc68:	781b      	ldrb	r3, [r3, #0]
 800bc6a:	e00b      	b.n	800bc84 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bc6c:	78fb      	ldrb	r3, [r7, #3]
 800bc6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bc72:	68f9      	ldr	r1, [r7, #12]
 800bc74:	4613      	mov	r3, r2
 800bc76:	009b      	lsls	r3, r3, #2
 800bc78:	4413      	add	r3, r2
 800bc7a:	00db      	lsls	r3, r3, #3
 800bc7c:	440b      	add	r3, r1
 800bc7e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800bc82:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bc84:	4618      	mov	r0, r3
 800bc86:	3714      	adds	r7, #20
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bc80      	pop	{r7}
 800bc8c:	4770      	bx	lr

0800bc8e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bc8e:	b580      	push	{r7, lr}
 800bc90:	b084      	sub	sp, #16
 800bc92:	af00      	add	r7, sp, #0
 800bc94:	6078      	str	r0, [r7, #4]
 800bc96:	460b      	mov	r3, r1
 800bc98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bca8:	78fa      	ldrb	r2, [r7, #3]
 800bcaa:	4611      	mov	r1, r2
 800bcac:	4618      	mov	r0, r3
 800bcae:	f7f7 fce8 	bl	8003682 <HAL_PCD_SetAddress>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcb6:	7bfb      	ldrb	r3, [r7, #15]
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f000 f881 	bl	800bdc0 <USBD_Get_USB_Status>
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcc2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	3710      	adds	r7, #16
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}

0800bccc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b086      	sub	sp, #24
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	60f8      	str	r0, [r7, #12]
 800bcd4:	607a      	str	r2, [r7, #4]
 800bcd6:	461a      	mov	r2, r3
 800bcd8:	460b      	mov	r3, r1
 800bcda:	72fb      	strb	r3, [r7, #11]
 800bcdc:	4613      	mov	r3, r2
 800bcde:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bce0:	2300      	movs	r3, #0
 800bce2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bce4:	2300      	movs	r3, #0
 800bce6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bcee:	893b      	ldrh	r3, [r7, #8]
 800bcf0:	7af9      	ldrb	r1, [r7, #11]
 800bcf2:	687a      	ldr	r2, [r7, #4]
 800bcf4:	f7f7 fdd6 	bl	80038a4 <HAL_PCD_EP_Transmit>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcfc:	7dfb      	ldrb	r3, [r7, #23]
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f000 f85e 	bl	800bdc0 <USBD_Get_USB_Status>
 800bd04:	4603      	mov	r3, r0
 800bd06:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bd08:	7dbb      	ldrb	r3, [r7, #22]
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	3718      	adds	r7, #24
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}

0800bd12 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bd12:	b580      	push	{r7, lr}
 800bd14:	b086      	sub	sp, #24
 800bd16:	af00      	add	r7, sp, #0
 800bd18:	60f8      	str	r0, [r7, #12]
 800bd1a:	607a      	str	r2, [r7, #4]
 800bd1c:	461a      	mov	r2, r3
 800bd1e:	460b      	mov	r3, r1
 800bd20:	72fb      	strb	r3, [r7, #11]
 800bd22:	4613      	mov	r3, r2
 800bd24:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd26:	2300      	movs	r3, #0
 800bd28:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bd34:	893b      	ldrh	r3, [r7, #8]
 800bd36:	7af9      	ldrb	r1, [r7, #11]
 800bd38:	687a      	ldr	r2, [r7, #4]
 800bd3a:	f7f7 fd6b 	bl	8003814 <HAL_PCD_EP_Receive>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd42:	7dfb      	ldrb	r3, [r7, #23]
 800bd44:	4618      	mov	r0, r3
 800bd46:	f000 f83b 	bl	800bdc0 <USBD_Get_USB_Status>
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bd4e:	7dbb      	ldrb	r3, [r7, #22]
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3718      	adds	r7, #24
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}

0800bd58 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b082      	sub	sp, #8
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
 800bd60:	460b      	mov	r3, r1
 800bd62:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bd6a:	78fa      	ldrb	r2, [r7, #3]
 800bd6c:	4611      	mov	r1, r2
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f7f7 fd81 	bl	8003876 <HAL_PCD_EP_GetRxCount>
 800bd74:	4603      	mov	r3, r0
}
 800bd76:	4618      	mov	r0, r3
 800bd78:	3708      	adds	r7, #8
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
	...

0800bd80 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bd80:	b480      	push	{r7}
 800bd82:	b083      	sub	sp, #12
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bd88:	4b02      	ldr	r3, [pc, #8]	@ (800bd94 <USBD_static_malloc+0x14>)
}
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	370c      	adds	r7, #12
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bc80      	pop	{r7}
 800bd92:	4770      	bx	lr
 800bd94:	20005d1c 	.word	0x20005d1c

0800bd98 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b083      	sub	sp, #12
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]

}
 800bda0:	bf00      	nop
 800bda2:	370c      	adds	r7, #12
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bc80      	pop	{r7}
 800bda8:	4770      	bx	lr

0800bdaa <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdaa:	b480      	push	{r7}
 800bdac:	b083      	sub	sp, #12
 800bdae:	af00      	add	r7, sp, #0
 800bdb0:	6078      	str	r0, [r7, #4]
 800bdb2:	460b      	mov	r3, r1
 800bdb4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800bdb6:	bf00      	nop
 800bdb8:	370c      	adds	r7, #12
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bc80      	pop	{r7}
 800bdbe:	4770      	bx	lr

0800bdc0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bdc0:	b480      	push	{r7}
 800bdc2:	b085      	sub	sp, #20
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdca:	2300      	movs	r3, #0
 800bdcc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bdce:	79fb      	ldrb	r3, [r7, #7]
 800bdd0:	2b03      	cmp	r3, #3
 800bdd2:	d817      	bhi.n	800be04 <USBD_Get_USB_Status+0x44>
 800bdd4:	a201      	add	r2, pc, #4	@ (adr r2, 800bddc <USBD_Get_USB_Status+0x1c>)
 800bdd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdda:	bf00      	nop
 800bddc:	0800bded 	.word	0x0800bded
 800bde0:	0800bdf3 	.word	0x0800bdf3
 800bde4:	0800bdf9 	.word	0x0800bdf9
 800bde8:	0800bdff 	.word	0x0800bdff
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bdec:	2300      	movs	r3, #0
 800bdee:	73fb      	strb	r3, [r7, #15]
    break;
 800bdf0:	e00b      	b.n	800be0a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bdf2:	2302      	movs	r3, #2
 800bdf4:	73fb      	strb	r3, [r7, #15]
    break;
 800bdf6:	e008      	b.n	800be0a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bdf8:	2301      	movs	r3, #1
 800bdfa:	73fb      	strb	r3, [r7, #15]
    break;
 800bdfc:	e005      	b.n	800be0a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bdfe:	2302      	movs	r3, #2
 800be00:	73fb      	strb	r3, [r7, #15]
    break;
 800be02:	e002      	b.n	800be0a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800be04:	2302      	movs	r3, #2
 800be06:	73fb      	strb	r3, [r7, #15]
    break;
 800be08:	bf00      	nop
  }
  return usb_status;
 800be0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	3714      	adds	r7, #20
 800be10:	46bd      	mov	sp, r7
 800be12:	bc80      	pop	{r7}
 800be14:	4770      	bx	lr
 800be16:	bf00      	nop

0800be18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800be18:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800be1a:	e003      	b.n	800be24 <LoopCopyDataInit>

0800be1c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800be1c:	4b0b      	ldr	r3, [pc, #44]	@ (800be4c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800be1e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800be20:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800be22:	3104      	adds	r1, #4

0800be24 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800be24:	480a      	ldr	r0, [pc, #40]	@ (800be50 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800be26:	4b0b      	ldr	r3, [pc, #44]	@ (800be54 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800be28:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800be2a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800be2c:	d3f6      	bcc.n	800be1c <CopyDataInit>
  ldr r2, =_sbss
 800be2e:	4a0a      	ldr	r2, [pc, #40]	@ (800be58 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800be30:	e002      	b.n	800be38 <LoopFillZerobss>

0800be32 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800be32:	2300      	movs	r3, #0
  str r3, [r2], #4
 800be34:	f842 3b04 	str.w	r3, [r2], #4

0800be38 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800be38:	4b08      	ldr	r3, [pc, #32]	@ (800be5c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800be3a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800be3c:	d3f9      	bcc.n	800be32 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800be3e:	f7f5 ffcb 	bl	8001dd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800be42:	f000 fdf7 	bl	800ca34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800be46:	f7f5 fbd9 	bl	80015fc <main>
  bx lr
 800be4a:	4770      	bx	lr
  ldr r3, =_sidata
 800be4c:	0800f04c 	.word	0x0800f04c
  ldr r0, =_sdata
 800be50:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800be54:	2000034c 	.word	0x2000034c
  ldr r2, =_sbss
 800be58:	2000034c 	.word	0x2000034c
  ldr r3, = _ebss
 800be5c:	2000608c 	.word	0x2000608c

0800be60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800be60:	e7fe      	b.n	800be60 <ADC1_2_IRQHandler>

0800be62 <__cvt>:
 800be62:	2b00      	cmp	r3, #0
 800be64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be68:	461d      	mov	r5, r3
 800be6a:	bfbb      	ittet	lt
 800be6c:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800be70:	461d      	movlt	r5, r3
 800be72:	2300      	movge	r3, #0
 800be74:	232d      	movlt	r3, #45	@ 0x2d
 800be76:	b088      	sub	sp, #32
 800be78:	4614      	mov	r4, r2
 800be7a:	bfb8      	it	lt
 800be7c:	4614      	movlt	r4, r2
 800be7e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800be80:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800be82:	7013      	strb	r3, [r2, #0]
 800be84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800be86:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800be8a:	f023 0820 	bic.w	r8, r3, #32
 800be8e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800be92:	d005      	beq.n	800bea0 <__cvt+0x3e>
 800be94:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800be98:	d100      	bne.n	800be9c <__cvt+0x3a>
 800be9a:	3601      	adds	r6, #1
 800be9c:	2302      	movs	r3, #2
 800be9e:	e000      	b.n	800bea2 <__cvt+0x40>
 800bea0:	2303      	movs	r3, #3
 800bea2:	aa07      	add	r2, sp, #28
 800bea4:	9204      	str	r2, [sp, #16]
 800bea6:	aa06      	add	r2, sp, #24
 800bea8:	e9cd a202 	strd	sl, r2, [sp, #8]
 800beac:	e9cd 3600 	strd	r3, r6, [sp]
 800beb0:	4622      	mov	r2, r4
 800beb2:	462b      	mov	r3, r5
 800beb4:	f000 fe7c 	bl	800cbb0 <_dtoa_r>
 800beb8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bebc:	4607      	mov	r7, r0
 800bebe:	d119      	bne.n	800bef4 <__cvt+0x92>
 800bec0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bec2:	07db      	lsls	r3, r3, #31
 800bec4:	d50e      	bpl.n	800bee4 <__cvt+0x82>
 800bec6:	eb00 0906 	add.w	r9, r0, r6
 800beca:	2200      	movs	r2, #0
 800becc:	2300      	movs	r3, #0
 800bece:	4620      	mov	r0, r4
 800bed0:	4629      	mov	r1, r5
 800bed2:	f7f4 fdd5 	bl	8000a80 <__aeabi_dcmpeq>
 800bed6:	b108      	cbz	r0, 800bedc <__cvt+0x7a>
 800bed8:	f8cd 901c 	str.w	r9, [sp, #28]
 800bedc:	2230      	movs	r2, #48	@ 0x30
 800bede:	9b07      	ldr	r3, [sp, #28]
 800bee0:	454b      	cmp	r3, r9
 800bee2:	d31e      	bcc.n	800bf22 <__cvt+0xc0>
 800bee4:	4638      	mov	r0, r7
 800bee6:	9b07      	ldr	r3, [sp, #28]
 800bee8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800beea:	1bdb      	subs	r3, r3, r7
 800beec:	6013      	str	r3, [r2, #0]
 800beee:	b008      	add	sp, #32
 800bef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bef4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bef8:	eb00 0906 	add.w	r9, r0, r6
 800befc:	d1e5      	bne.n	800beca <__cvt+0x68>
 800befe:	7803      	ldrb	r3, [r0, #0]
 800bf00:	2b30      	cmp	r3, #48	@ 0x30
 800bf02:	d10a      	bne.n	800bf1a <__cvt+0xb8>
 800bf04:	2200      	movs	r2, #0
 800bf06:	2300      	movs	r3, #0
 800bf08:	4620      	mov	r0, r4
 800bf0a:	4629      	mov	r1, r5
 800bf0c:	f7f4 fdb8 	bl	8000a80 <__aeabi_dcmpeq>
 800bf10:	b918      	cbnz	r0, 800bf1a <__cvt+0xb8>
 800bf12:	f1c6 0601 	rsb	r6, r6, #1
 800bf16:	f8ca 6000 	str.w	r6, [sl]
 800bf1a:	f8da 3000 	ldr.w	r3, [sl]
 800bf1e:	4499      	add	r9, r3
 800bf20:	e7d3      	b.n	800beca <__cvt+0x68>
 800bf22:	1c59      	adds	r1, r3, #1
 800bf24:	9107      	str	r1, [sp, #28]
 800bf26:	701a      	strb	r2, [r3, #0]
 800bf28:	e7d9      	b.n	800bede <__cvt+0x7c>

0800bf2a <__exponent>:
 800bf2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf2c:	2900      	cmp	r1, #0
 800bf2e:	bfb6      	itet	lt
 800bf30:	232d      	movlt	r3, #45	@ 0x2d
 800bf32:	232b      	movge	r3, #43	@ 0x2b
 800bf34:	4249      	neglt	r1, r1
 800bf36:	2909      	cmp	r1, #9
 800bf38:	7002      	strb	r2, [r0, #0]
 800bf3a:	7043      	strb	r3, [r0, #1]
 800bf3c:	dd29      	ble.n	800bf92 <__exponent+0x68>
 800bf3e:	f10d 0307 	add.w	r3, sp, #7
 800bf42:	461d      	mov	r5, r3
 800bf44:	270a      	movs	r7, #10
 800bf46:	fbb1 f6f7 	udiv	r6, r1, r7
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	fb07 1416 	mls	r4, r7, r6, r1
 800bf50:	3430      	adds	r4, #48	@ 0x30
 800bf52:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bf56:	460c      	mov	r4, r1
 800bf58:	2c63      	cmp	r4, #99	@ 0x63
 800bf5a:	4631      	mov	r1, r6
 800bf5c:	f103 33ff 	add.w	r3, r3, #4294967295
 800bf60:	dcf1      	bgt.n	800bf46 <__exponent+0x1c>
 800bf62:	3130      	adds	r1, #48	@ 0x30
 800bf64:	1e94      	subs	r4, r2, #2
 800bf66:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bf6a:	4623      	mov	r3, r4
 800bf6c:	1c41      	adds	r1, r0, #1
 800bf6e:	42ab      	cmp	r3, r5
 800bf70:	d30a      	bcc.n	800bf88 <__exponent+0x5e>
 800bf72:	f10d 0309 	add.w	r3, sp, #9
 800bf76:	1a9b      	subs	r3, r3, r2
 800bf78:	42ac      	cmp	r4, r5
 800bf7a:	bf88      	it	hi
 800bf7c:	2300      	movhi	r3, #0
 800bf7e:	3302      	adds	r3, #2
 800bf80:	4403      	add	r3, r0
 800bf82:	1a18      	subs	r0, r3, r0
 800bf84:	b003      	add	sp, #12
 800bf86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf88:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bf8c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bf90:	e7ed      	b.n	800bf6e <__exponent+0x44>
 800bf92:	2330      	movs	r3, #48	@ 0x30
 800bf94:	3130      	adds	r1, #48	@ 0x30
 800bf96:	7083      	strb	r3, [r0, #2]
 800bf98:	70c1      	strb	r1, [r0, #3]
 800bf9a:	1d03      	adds	r3, r0, #4
 800bf9c:	e7f1      	b.n	800bf82 <__exponent+0x58>
	...

0800bfa0 <_printf_float>:
 800bfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa4:	b091      	sub	sp, #68	@ 0x44
 800bfa6:	460c      	mov	r4, r1
 800bfa8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800bfac:	4616      	mov	r6, r2
 800bfae:	461f      	mov	r7, r3
 800bfb0:	4605      	mov	r5, r0
 800bfb2:	f000 fcf5 	bl	800c9a0 <_localeconv_r>
 800bfb6:	6803      	ldr	r3, [r0, #0]
 800bfb8:	4618      	mov	r0, r3
 800bfba:	9308      	str	r3, [sp, #32]
 800bfbc:	f7f4 f934 	bl	8000228 <strlen>
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	930e      	str	r3, [sp, #56]	@ 0x38
 800bfc4:	f8d8 3000 	ldr.w	r3, [r8]
 800bfc8:	9009      	str	r0, [sp, #36]	@ 0x24
 800bfca:	3307      	adds	r3, #7
 800bfcc:	f023 0307 	bic.w	r3, r3, #7
 800bfd0:	f103 0208 	add.w	r2, r3, #8
 800bfd4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bfd8:	f8d4 b000 	ldr.w	fp, [r4]
 800bfdc:	f8c8 2000 	str.w	r2, [r8]
 800bfe0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bfe4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bfe8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bfea:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800bfee:	f04f 32ff 	mov.w	r2, #4294967295
 800bff2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bff6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bffa:	4b9c      	ldr	r3, [pc, #624]	@ (800c26c <_printf_float+0x2cc>)
 800bffc:	f7f4 fd72 	bl	8000ae4 <__aeabi_dcmpun>
 800c000:	bb70      	cbnz	r0, 800c060 <_printf_float+0xc0>
 800c002:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c006:	f04f 32ff 	mov.w	r2, #4294967295
 800c00a:	4b98      	ldr	r3, [pc, #608]	@ (800c26c <_printf_float+0x2cc>)
 800c00c:	f7f4 fd4c 	bl	8000aa8 <__aeabi_dcmple>
 800c010:	bb30      	cbnz	r0, 800c060 <_printf_float+0xc0>
 800c012:	2200      	movs	r2, #0
 800c014:	2300      	movs	r3, #0
 800c016:	4640      	mov	r0, r8
 800c018:	4649      	mov	r1, r9
 800c01a:	f7f4 fd3b 	bl	8000a94 <__aeabi_dcmplt>
 800c01e:	b110      	cbz	r0, 800c026 <_printf_float+0x86>
 800c020:	232d      	movs	r3, #45	@ 0x2d
 800c022:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c026:	4a92      	ldr	r2, [pc, #584]	@ (800c270 <_printf_float+0x2d0>)
 800c028:	4b92      	ldr	r3, [pc, #584]	@ (800c274 <_printf_float+0x2d4>)
 800c02a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c02e:	bf8c      	ite	hi
 800c030:	4690      	movhi	r8, r2
 800c032:	4698      	movls	r8, r3
 800c034:	2303      	movs	r3, #3
 800c036:	f04f 0900 	mov.w	r9, #0
 800c03a:	6123      	str	r3, [r4, #16]
 800c03c:	f02b 0304 	bic.w	r3, fp, #4
 800c040:	6023      	str	r3, [r4, #0]
 800c042:	4633      	mov	r3, r6
 800c044:	4621      	mov	r1, r4
 800c046:	4628      	mov	r0, r5
 800c048:	9700      	str	r7, [sp, #0]
 800c04a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800c04c:	f000 f9d4 	bl	800c3f8 <_printf_common>
 800c050:	3001      	adds	r0, #1
 800c052:	f040 8090 	bne.w	800c176 <_printf_float+0x1d6>
 800c056:	f04f 30ff 	mov.w	r0, #4294967295
 800c05a:	b011      	add	sp, #68	@ 0x44
 800c05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c060:	4642      	mov	r2, r8
 800c062:	464b      	mov	r3, r9
 800c064:	4640      	mov	r0, r8
 800c066:	4649      	mov	r1, r9
 800c068:	f7f4 fd3c 	bl	8000ae4 <__aeabi_dcmpun>
 800c06c:	b148      	cbz	r0, 800c082 <_printf_float+0xe2>
 800c06e:	464b      	mov	r3, r9
 800c070:	2b00      	cmp	r3, #0
 800c072:	bfb8      	it	lt
 800c074:	232d      	movlt	r3, #45	@ 0x2d
 800c076:	4a80      	ldr	r2, [pc, #512]	@ (800c278 <_printf_float+0x2d8>)
 800c078:	bfb8      	it	lt
 800c07a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c07e:	4b7f      	ldr	r3, [pc, #508]	@ (800c27c <_printf_float+0x2dc>)
 800c080:	e7d3      	b.n	800c02a <_printf_float+0x8a>
 800c082:	6863      	ldr	r3, [r4, #4]
 800c084:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800c088:	1c5a      	adds	r2, r3, #1
 800c08a:	d13f      	bne.n	800c10c <_printf_float+0x16c>
 800c08c:	2306      	movs	r3, #6
 800c08e:	6063      	str	r3, [r4, #4]
 800c090:	2200      	movs	r2, #0
 800c092:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800c096:	6023      	str	r3, [r4, #0]
 800c098:	9206      	str	r2, [sp, #24]
 800c09a:	aa0e      	add	r2, sp, #56	@ 0x38
 800c09c:	e9cd a204 	strd	sl, r2, [sp, #16]
 800c0a0:	aa0d      	add	r2, sp, #52	@ 0x34
 800c0a2:	9203      	str	r2, [sp, #12]
 800c0a4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800c0a8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c0ac:	6863      	ldr	r3, [r4, #4]
 800c0ae:	4642      	mov	r2, r8
 800c0b0:	9300      	str	r3, [sp, #0]
 800c0b2:	4628      	mov	r0, r5
 800c0b4:	464b      	mov	r3, r9
 800c0b6:	910a      	str	r1, [sp, #40]	@ 0x28
 800c0b8:	f7ff fed3 	bl	800be62 <__cvt>
 800c0bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c0be:	4680      	mov	r8, r0
 800c0c0:	2947      	cmp	r1, #71	@ 0x47
 800c0c2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c0c4:	d128      	bne.n	800c118 <_printf_float+0x178>
 800c0c6:	1cc8      	adds	r0, r1, #3
 800c0c8:	db02      	blt.n	800c0d0 <_printf_float+0x130>
 800c0ca:	6863      	ldr	r3, [r4, #4]
 800c0cc:	4299      	cmp	r1, r3
 800c0ce:	dd40      	ble.n	800c152 <_printf_float+0x1b2>
 800c0d0:	f1aa 0a02 	sub.w	sl, sl, #2
 800c0d4:	fa5f fa8a 	uxtb.w	sl, sl
 800c0d8:	4652      	mov	r2, sl
 800c0da:	3901      	subs	r1, #1
 800c0dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c0e0:	910d      	str	r1, [sp, #52]	@ 0x34
 800c0e2:	f7ff ff22 	bl	800bf2a <__exponent>
 800c0e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0e8:	4681      	mov	r9, r0
 800c0ea:	1813      	adds	r3, r2, r0
 800c0ec:	2a01      	cmp	r2, #1
 800c0ee:	6123      	str	r3, [r4, #16]
 800c0f0:	dc02      	bgt.n	800c0f8 <_printf_float+0x158>
 800c0f2:	6822      	ldr	r2, [r4, #0]
 800c0f4:	07d2      	lsls	r2, r2, #31
 800c0f6:	d501      	bpl.n	800c0fc <_printf_float+0x15c>
 800c0f8:	3301      	adds	r3, #1
 800c0fa:	6123      	str	r3, [r4, #16]
 800c0fc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800c100:	2b00      	cmp	r3, #0
 800c102:	d09e      	beq.n	800c042 <_printf_float+0xa2>
 800c104:	232d      	movs	r3, #45	@ 0x2d
 800c106:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c10a:	e79a      	b.n	800c042 <_printf_float+0xa2>
 800c10c:	2947      	cmp	r1, #71	@ 0x47
 800c10e:	d1bf      	bne.n	800c090 <_printf_float+0xf0>
 800c110:	2b00      	cmp	r3, #0
 800c112:	d1bd      	bne.n	800c090 <_printf_float+0xf0>
 800c114:	2301      	movs	r3, #1
 800c116:	e7ba      	b.n	800c08e <_printf_float+0xee>
 800c118:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c11c:	d9dc      	bls.n	800c0d8 <_printf_float+0x138>
 800c11e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c122:	d118      	bne.n	800c156 <_printf_float+0x1b6>
 800c124:	2900      	cmp	r1, #0
 800c126:	6863      	ldr	r3, [r4, #4]
 800c128:	dd0b      	ble.n	800c142 <_printf_float+0x1a2>
 800c12a:	6121      	str	r1, [r4, #16]
 800c12c:	b913      	cbnz	r3, 800c134 <_printf_float+0x194>
 800c12e:	6822      	ldr	r2, [r4, #0]
 800c130:	07d0      	lsls	r0, r2, #31
 800c132:	d502      	bpl.n	800c13a <_printf_float+0x19a>
 800c134:	3301      	adds	r3, #1
 800c136:	440b      	add	r3, r1
 800c138:	6123      	str	r3, [r4, #16]
 800c13a:	f04f 0900 	mov.w	r9, #0
 800c13e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c140:	e7dc      	b.n	800c0fc <_printf_float+0x15c>
 800c142:	b913      	cbnz	r3, 800c14a <_printf_float+0x1aa>
 800c144:	6822      	ldr	r2, [r4, #0]
 800c146:	07d2      	lsls	r2, r2, #31
 800c148:	d501      	bpl.n	800c14e <_printf_float+0x1ae>
 800c14a:	3302      	adds	r3, #2
 800c14c:	e7f4      	b.n	800c138 <_printf_float+0x198>
 800c14e:	2301      	movs	r3, #1
 800c150:	e7f2      	b.n	800c138 <_printf_float+0x198>
 800c152:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c156:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c158:	4299      	cmp	r1, r3
 800c15a:	db05      	blt.n	800c168 <_printf_float+0x1c8>
 800c15c:	6823      	ldr	r3, [r4, #0]
 800c15e:	6121      	str	r1, [r4, #16]
 800c160:	07d8      	lsls	r0, r3, #31
 800c162:	d5ea      	bpl.n	800c13a <_printf_float+0x19a>
 800c164:	1c4b      	adds	r3, r1, #1
 800c166:	e7e7      	b.n	800c138 <_printf_float+0x198>
 800c168:	2900      	cmp	r1, #0
 800c16a:	bfcc      	ite	gt
 800c16c:	2201      	movgt	r2, #1
 800c16e:	f1c1 0202 	rsble	r2, r1, #2
 800c172:	4413      	add	r3, r2
 800c174:	e7e0      	b.n	800c138 <_printf_float+0x198>
 800c176:	6823      	ldr	r3, [r4, #0]
 800c178:	055a      	lsls	r2, r3, #21
 800c17a:	d407      	bmi.n	800c18c <_printf_float+0x1ec>
 800c17c:	6923      	ldr	r3, [r4, #16]
 800c17e:	4642      	mov	r2, r8
 800c180:	4631      	mov	r1, r6
 800c182:	4628      	mov	r0, r5
 800c184:	47b8      	blx	r7
 800c186:	3001      	adds	r0, #1
 800c188:	d12b      	bne.n	800c1e2 <_printf_float+0x242>
 800c18a:	e764      	b.n	800c056 <_printf_float+0xb6>
 800c18c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c190:	f240 80dc 	bls.w	800c34c <_printf_float+0x3ac>
 800c194:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c198:	2200      	movs	r2, #0
 800c19a:	2300      	movs	r3, #0
 800c19c:	f7f4 fc70 	bl	8000a80 <__aeabi_dcmpeq>
 800c1a0:	2800      	cmp	r0, #0
 800c1a2:	d033      	beq.n	800c20c <_printf_float+0x26c>
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	4631      	mov	r1, r6
 800c1a8:	4628      	mov	r0, r5
 800c1aa:	4a35      	ldr	r2, [pc, #212]	@ (800c280 <_printf_float+0x2e0>)
 800c1ac:	47b8      	blx	r7
 800c1ae:	3001      	adds	r0, #1
 800c1b0:	f43f af51 	beq.w	800c056 <_printf_float+0xb6>
 800c1b4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800c1b8:	4543      	cmp	r3, r8
 800c1ba:	db02      	blt.n	800c1c2 <_printf_float+0x222>
 800c1bc:	6823      	ldr	r3, [r4, #0]
 800c1be:	07d8      	lsls	r0, r3, #31
 800c1c0:	d50f      	bpl.n	800c1e2 <_printf_float+0x242>
 800c1c2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c1c6:	4631      	mov	r1, r6
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	47b8      	blx	r7
 800c1cc:	3001      	adds	r0, #1
 800c1ce:	f43f af42 	beq.w	800c056 <_printf_float+0xb6>
 800c1d2:	f04f 0900 	mov.w	r9, #0
 800c1d6:	f108 38ff 	add.w	r8, r8, #4294967295
 800c1da:	f104 0a1a 	add.w	sl, r4, #26
 800c1de:	45c8      	cmp	r8, r9
 800c1e0:	dc09      	bgt.n	800c1f6 <_printf_float+0x256>
 800c1e2:	6823      	ldr	r3, [r4, #0]
 800c1e4:	079b      	lsls	r3, r3, #30
 800c1e6:	f100 8102 	bmi.w	800c3ee <_printf_float+0x44e>
 800c1ea:	68e0      	ldr	r0, [r4, #12]
 800c1ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1ee:	4298      	cmp	r0, r3
 800c1f0:	bfb8      	it	lt
 800c1f2:	4618      	movlt	r0, r3
 800c1f4:	e731      	b.n	800c05a <_printf_float+0xba>
 800c1f6:	2301      	movs	r3, #1
 800c1f8:	4652      	mov	r2, sl
 800c1fa:	4631      	mov	r1, r6
 800c1fc:	4628      	mov	r0, r5
 800c1fe:	47b8      	blx	r7
 800c200:	3001      	adds	r0, #1
 800c202:	f43f af28 	beq.w	800c056 <_printf_float+0xb6>
 800c206:	f109 0901 	add.w	r9, r9, #1
 800c20a:	e7e8      	b.n	800c1de <_printf_float+0x23e>
 800c20c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c20e:	2b00      	cmp	r3, #0
 800c210:	dc38      	bgt.n	800c284 <_printf_float+0x2e4>
 800c212:	2301      	movs	r3, #1
 800c214:	4631      	mov	r1, r6
 800c216:	4628      	mov	r0, r5
 800c218:	4a19      	ldr	r2, [pc, #100]	@ (800c280 <_printf_float+0x2e0>)
 800c21a:	47b8      	blx	r7
 800c21c:	3001      	adds	r0, #1
 800c21e:	f43f af1a 	beq.w	800c056 <_printf_float+0xb6>
 800c222:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800c226:	ea59 0303 	orrs.w	r3, r9, r3
 800c22a:	d102      	bne.n	800c232 <_printf_float+0x292>
 800c22c:	6823      	ldr	r3, [r4, #0]
 800c22e:	07d9      	lsls	r1, r3, #31
 800c230:	d5d7      	bpl.n	800c1e2 <_printf_float+0x242>
 800c232:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c236:	4631      	mov	r1, r6
 800c238:	4628      	mov	r0, r5
 800c23a:	47b8      	blx	r7
 800c23c:	3001      	adds	r0, #1
 800c23e:	f43f af0a 	beq.w	800c056 <_printf_float+0xb6>
 800c242:	f04f 0a00 	mov.w	sl, #0
 800c246:	f104 0b1a 	add.w	fp, r4, #26
 800c24a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c24c:	425b      	negs	r3, r3
 800c24e:	4553      	cmp	r3, sl
 800c250:	dc01      	bgt.n	800c256 <_printf_float+0x2b6>
 800c252:	464b      	mov	r3, r9
 800c254:	e793      	b.n	800c17e <_printf_float+0x1de>
 800c256:	2301      	movs	r3, #1
 800c258:	465a      	mov	r2, fp
 800c25a:	4631      	mov	r1, r6
 800c25c:	4628      	mov	r0, r5
 800c25e:	47b8      	blx	r7
 800c260:	3001      	adds	r0, #1
 800c262:	f43f aef8 	beq.w	800c056 <_printf_float+0xb6>
 800c266:	f10a 0a01 	add.w	sl, sl, #1
 800c26a:	e7ee      	b.n	800c24a <_printf_float+0x2aa>
 800c26c:	7fefffff 	.word	0x7fefffff
 800c270:	0800ecce 	.word	0x0800ecce
 800c274:	0800ecca 	.word	0x0800ecca
 800c278:	0800ecd6 	.word	0x0800ecd6
 800c27c:	0800ecd2 	.word	0x0800ecd2
 800c280:	0800ecda 	.word	0x0800ecda
 800c284:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c286:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800c28a:	4553      	cmp	r3, sl
 800c28c:	bfa8      	it	ge
 800c28e:	4653      	movge	r3, sl
 800c290:	2b00      	cmp	r3, #0
 800c292:	4699      	mov	r9, r3
 800c294:	dc36      	bgt.n	800c304 <_printf_float+0x364>
 800c296:	f04f 0b00 	mov.w	fp, #0
 800c29a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c29e:	f104 021a 	add.w	r2, r4, #26
 800c2a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c2a4:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2a6:	eba3 0309 	sub.w	r3, r3, r9
 800c2aa:	455b      	cmp	r3, fp
 800c2ac:	dc31      	bgt.n	800c312 <_printf_float+0x372>
 800c2ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c2b0:	459a      	cmp	sl, r3
 800c2b2:	dc3a      	bgt.n	800c32a <_printf_float+0x38a>
 800c2b4:	6823      	ldr	r3, [r4, #0]
 800c2b6:	07da      	lsls	r2, r3, #31
 800c2b8:	d437      	bmi.n	800c32a <_printf_float+0x38a>
 800c2ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c2bc:	ebaa 0903 	sub.w	r9, sl, r3
 800c2c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2c2:	ebaa 0303 	sub.w	r3, sl, r3
 800c2c6:	4599      	cmp	r9, r3
 800c2c8:	bfa8      	it	ge
 800c2ca:	4699      	movge	r9, r3
 800c2cc:	f1b9 0f00 	cmp.w	r9, #0
 800c2d0:	dc33      	bgt.n	800c33a <_printf_float+0x39a>
 800c2d2:	f04f 0800 	mov.w	r8, #0
 800c2d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c2da:	f104 0b1a 	add.w	fp, r4, #26
 800c2de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c2e0:	ebaa 0303 	sub.w	r3, sl, r3
 800c2e4:	eba3 0309 	sub.w	r3, r3, r9
 800c2e8:	4543      	cmp	r3, r8
 800c2ea:	f77f af7a 	ble.w	800c1e2 <_printf_float+0x242>
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	465a      	mov	r2, fp
 800c2f2:	4631      	mov	r1, r6
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	47b8      	blx	r7
 800c2f8:	3001      	adds	r0, #1
 800c2fa:	f43f aeac 	beq.w	800c056 <_printf_float+0xb6>
 800c2fe:	f108 0801 	add.w	r8, r8, #1
 800c302:	e7ec      	b.n	800c2de <_printf_float+0x33e>
 800c304:	4642      	mov	r2, r8
 800c306:	4631      	mov	r1, r6
 800c308:	4628      	mov	r0, r5
 800c30a:	47b8      	blx	r7
 800c30c:	3001      	adds	r0, #1
 800c30e:	d1c2      	bne.n	800c296 <_printf_float+0x2f6>
 800c310:	e6a1      	b.n	800c056 <_printf_float+0xb6>
 800c312:	2301      	movs	r3, #1
 800c314:	4631      	mov	r1, r6
 800c316:	4628      	mov	r0, r5
 800c318:	920a      	str	r2, [sp, #40]	@ 0x28
 800c31a:	47b8      	blx	r7
 800c31c:	3001      	adds	r0, #1
 800c31e:	f43f ae9a 	beq.w	800c056 <_printf_float+0xb6>
 800c322:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c324:	f10b 0b01 	add.w	fp, fp, #1
 800c328:	e7bb      	b.n	800c2a2 <_printf_float+0x302>
 800c32a:	4631      	mov	r1, r6
 800c32c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c330:	4628      	mov	r0, r5
 800c332:	47b8      	blx	r7
 800c334:	3001      	adds	r0, #1
 800c336:	d1c0      	bne.n	800c2ba <_printf_float+0x31a>
 800c338:	e68d      	b.n	800c056 <_printf_float+0xb6>
 800c33a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c33c:	464b      	mov	r3, r9
 800c33e:	4631      	mov	r1, r6
 800c340:	4628      	mov	r0, r5
 800c342:	4442      	add	r2, r8
 800c344:	47b8      	blx	r7
 800c346:	3001      	adds	r0, #1
 800c348:	d1c3      	bne.n	800c2d2 <_printf_float+0x332>
 800c34a:	e684      	b.n	800c056 <_printf_float+0xb6>
 800c34c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800c350:	f1ba 0f01 	cmp.w	sl, #1
 800c354:	dc01      	bgt.n	800c35a <_printf_float+0x3ba>
 800c356:	07db      	lsls	r3, r3, #31
 800c358:	d536      	bpl.n	800c3c8 <_printf_float+0x428>
 800c35a:	2301      	movs	r3, #1
 800c35c:	4642      	mov	r2, r8
 800c35e:	4631      	mov	r1, r6
 800c360:	4628      	mov	r0, r5
 800c362:	47b8      	blx	r7
 800c364:	3001      	adds	r0, #1
 800c366:	f43f ae76 	beq.w	800c056 <_printf_float+0xb6>
 800c36a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c36e:	4631      	mov	r1, r6
 800c370:	4628      	mov	r0, r5
 800c372:	47b8      	blx	r7
 800c374:	3001      	adds	r0, #1
 800c376:	f43f ae6e 	beq.w	800c056 <_printf_float+0xb6>
 800c37a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c37e:	2200      	movs	r2, #0
 800c380:	2300      	movs	r3, #0
 800c382:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c386:	f7f4 fb7b 	bl	8000a80 <__aeabi_dcmpeq>
 800c38a:	b9c0      	cbnz	r0, 800c3be <_printf_float+0x41e>
 800c38c:	4653      	mov	r3, sl
 800c38e:	f108 0201 	add.w	r2, r8, #1
 800c392:	4631      	mov	r1, r6
 800c394:	4628      	mov	r0, r5
 800c396:	47b8      	blx	r7
 800c398:	3001      	adds	r0, #1
 800c39a:	d10c      	bne.n	800c3b6 <_printf_float+0x416>
 800c39c:	e65b      	b.n	800c056 <_printf_float+0xb6>
 800c39e:	2301      	movs	r3, #1
 800c3a0:	465a      	mov	r2, fp
 800c3a2:	4631      	mov	r1, r6
 800c3a4:	4628      	mov	r0, r5
 800c3a6:	47b8      	blx	r7
 800c3a8:	3001      	adds	r0, #1
 800c3aa:	f43f ae54 	beq.w	800c056 <_printf_float+0xb6>
 800c3ae:	f108 0801 	add.w	r8, r8, #1
 800c3b2:	45d0      	cmp	r8, sl
 800c3b4:	dbf3      	blt.n	800c39e <_printf_float+0x3fe>
 800c3b6:	464b      	mov	r3, r9
 800c3b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c3bc:	e6e0      	b.n	800c180 <_printf_float+0x1e0>
 800c3be:	f04f 0800 	mov.w	r8, #0
 800c3c2:	f104 0b1a 	add.w	fp, r4, #26
 800c3c6:	e7f4      	b.n	800c3b2 <_printf_float+0x412>
 800c3c8:	2301      	movs	r3, #1
 800c3ca:	4642      	mov	r2, r8
 800c3cc:	e7e1      	b.n	800c392 <_printf_float+0x3f2>
 800c3ce:	2301      	movs	r3, #1
 800c3d0:	464a      	mov	r2, r9
 800c3d2:	4631      	mov	r1, r6
 800c3d4:	4628      	mov	r0, r5
 800c3d6:	47b8      	blx	r7
 800c3d8:	3001      	adds	r0, #1
 800c3da:	f43f ae3c 	beq.w	800c056 <_printf_float+0xb6>
 800c3de:	f108 0801 	add.w	r8, r8, #1
 800c3e2:	68e3      	ldr	r3, [r4, #12]
 800c3e4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c3e6:	1a5b      	subs	r3, r3, r1
 800c3e8:	4543      	cmp	r3, r8
 800c3ea:	dcf0      	bgt.n	800c3ce <_printf_float+0x42e>
 800c3ec:	e6fd      	b.n	800c1ea <_printf_float+0x24a>
 800c3ee:	f04f 0800 	mov.w	r8, #0
 800c3f2:	f104 0919 	add.w	r9, r4, #25
 800c3f6:	e7f4      	b.n	800c3e2 <_printf_float+0x442>

0800c3f8 <_printf_common>:
 800c3f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3fc:	4616      	mov	r6, r2
 800c3fe:	4698      	mov	r8, r3
 800c400:	688a      	ldr	r2, [r1, #8]
 800c402:	690b      	ldr	r3, [r1, #16]
 800c404:	4607      	mov	r7, r0
 800c406:	4293      	cmp	r3, r2
 800c408:	bfb8      	it	lt
 800c40a:	4613      	movlt	r3, r2
 800c40c:	6033      	str	r3, [r6, #0]
 800c40e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c412:	460c      	mov	r4, r1
 800c414:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c418:	b10a      	cbz	r2, 800c41e <_printf_common+0x26>
 800c41a:	3301      	adds	r3, #1
 800c41c:	6033      	str	r3, [r6, #0]
 800c41e:	6823      	ldr	r3, [r4, #0]
 800c420:	0699      	lsls	r1, r3, #26
 800c422:	bf42      	ittt	mi
 800c424:	6833      	ldrmi	r3, [r6, #0]
 800c426:	3302      	addmi	r3, #2
 800c428:	6033      	strmi	r3, [r6, #0]
 800c42a:	6825      	ldr	r5, [r4, #0]
 800c42c:	f015 0506 	ands.w	r5, r5, #6
 800c430:	d106      	bne.n	800c440 <_printf_common+0x48>
 800c432:	f104 0a19 	add.w	sl, r4, #25
 800c436:	68e3      	ldr	r3, [r4, #12]
 800c438:	6832      	ldr	r2, [r6, #0]
 800c43a:	1a9b      	subs	r3, r3, r2
 800c43c:	42ab      	cmp	r3, r5
 800c43e:	dc2b      	bgt.n	800c498 <_printf_common+0xa0>
 800c440:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c444:	6822      	ldr	r2, [r4, #0]
 800c446:	3b00      	subs	r3, #0
 800c448:	bf18      	it	ne
 800c44a:	2301      	movne	r3, #1
 800c44c:	0692      	lsls	r2, r2, #26
 800c44e:	d430      	bmi.n	800c4b2 <_printf_common+0xba>
 800c450:	4641      	mov	r1, r8
 800c452:	4638      	mov	r0, r7
 800c454:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c458:	47c8      	blx	r9
 800c45a:	3001      	adds	r0, #1
 800c45c:	d023      	beq.n	800c4a6 <_printf_common+0xae>
 800c45e:	6823      	ldr	r3, [r4, #0]
 800c460:	6922      	ldr	r2, [r4, #16]
 800c462:	f003 0306 	and.w	r3, r3, #6
 800c466:	2b04      	cmp	r3, #4
 800c468:	bf14      	ite	ne
 800c46a:	2500      	movne	r5, #0
 800c46c:	6833      	ldreq	r3, [r6, #0]
 800c46e:	f04f 0600 	mov.w	r6, #0
 800c472:	bf08      	it	eq
 800c474:	68e5      	ldreq	r5, [r4, #12]
 800c476:	f104 041a 	add.w	r4, r4, #26
 800c47a:	bf08      	it	eq
 800c47c:	1aed      	subeq	r5, r5, r3
 800c47e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c482:	bf08      	it	eq
 800c484:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c488:	4293      	cmp	r3, r2
 800c48a:	bfc4      	itt	gt
 800c48c:	1a9b      	subgt	r3, r3, r2
 800c48e:	18ed      	addgt	r5, r5, r3
 800c490:	42b5      	cmp	r5, r6
 800c492:	d11a      	bne.n	800c4ca <_printf_common+0xd2>
 800c494:	2000      	movs	r0, #0
 800c496:	e008      	b.n	800c4aa <_printf_common+0xb2>
 800c498:	2301      	movs	r3, #1
 800c49a:	4652      	mov	r2, sl
 800c49c:	4641      	mov	r1, r8
 800c49e:	4638      	mov	r0, r7
 800c4a0:	47c8      	blx	r9
 800c4a2:	3001      	adds	r0, #1
 800c4a4:	d103      	bne.n	800c4ae <_printf_common+0xb6>
 800c4a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c4aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4ae:	3501      	adds	r5, #1
 800c4b0:	e7c1      	b.n	800c436 <_printf_common+0x3e>
 800c4b2:	2030      	movs	r0, #48	@ 0x30
 800c4b4:	18e1      	adds	r1, r4, r3
 800c4b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c4ba:	1c5a      	adds	r2, r3, #1
 800c4bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c4c0:	4422      	add	r2, r4
 800c4c2:	3302      	adds	r3, #2
 800c4c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c4c8:	e7c2      	b.n	800c450 <_printf_common+0x58>
 800c4ca:	2301      	movs	r3, #1
 800c4cc:	4622      	mov	r2, r4
 800c4ce:	4641      	mov	r1, r8
 800c4d0:	4638      	mov	r0, r7
 800c4d2:	47c8      	blx	r9
 800c4d4:	3001      	adds	r0, #1
 800c4d6:	d0e6      	beq.n	800c4a6 <_printf_common+0xae>
 800c4d8:	3601      	adds	r6, #1
 800c4da:	e7d9      	b.n	800c490 <_printf_common+0x98>

0800c4dc <_printf_i>:
 800c4dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c4e0:	7e0f      	ldrb	r7, [r1, #24]
 800c4e2:	4691      	mov	r9, r2
 800c4e4:	2f78      	cmp	r7, #120	@ 0x78
 800c4e6:	4680      	mov	r8, r0
 800c4e8:	460c      	mov	r4, r1
 800c4ea:	469a      	mov	sl, r3
 800c4ec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c4ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c4f2:	d807      	bhi.n	800c504 <_printf_i+0x28>
 800c4f4:	2f62      	cmp	r7, #98	@ 0x62
 800c4f6:	d80a      	bhi.n	800c50e <_printf_i+0x32>
 800c4f8:	2f00      	cmp	r7, #0
 800c4fa:	f000 80d1 	beq.w	800c6a0 <_printf_i+0x1c4>
 800c4fe:	2f58      	cmp	r7, #88	@ 0x58
 800c500:	f000 80b8 	beq.w	800c674 <_printf_i+0x198>
 800c504:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c508:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c50c:	e03a      	b.n	800c584 <_printf_i+0xa8>
 800c50e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c512:	2b15      	cmp	r3, #21
 800c514:	d8f6      	bhi.n	800c504 <_printf_i+0x28>
 800c516:	a101      	add	r1, pc, #4	@ (adr r1, 800c51c <_printf_i+0x40>)
 800c518:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c51c:	0800c575 	.word	0x0800c575
 800c520:	0800c589 	.word	0x0800c589
 800c524:	0800c505 	.word	0x0800c505
 800c528:	0800c505 	.word	0x0800c505
 800c52c:	0800c505 	.word	0x0800c505
 800c530:	0800c505 	.word	0x0800c505
 800c534:	0800c589 	.word	0x0800c589
 800c538:	0800c505 	.word	0x0800c505
 800c53c:	0800c505 	.word	0x0800c505
 800c540:	0800c505 	.word	0x0800c505
 800c544:	0800c505 	.word	0x0800c505
 800c548:	0800c687 	.word	0x0800c687
 800c54c:	0800c5b3 	.word	0x0800c5b3
 800c550:	0800c641 	.word	0x0800c641
 800c554:	0800c505 	.word	0x0800c505
 800c558:	0800c505 	.word	0x0800c505
 800c55c:	0800c6a9 	.word	0x0800c6a9
 800c560:	0800c505 	.word	0x0800c505
 800c564:	0800c5b3 	.word	0x0800c5b3
 800c568:	0800c505 	.word	0x0800c505
 800c56c:	0800c505 	.word	0x0800c505
 800c570:	0800c649 	.word	0x0800c649
 800c574:	6833      	ldr	r3, [r6, #0]
 800c576:	1d1a      	adds	r2, r3, #4
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	6032      	str	r2, [r6, #0]
 800c57c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c580:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c584:	2301      	movs	r3, #1
 800c586:	e09c      	b.n	800c6c2 <_printf_i+0x1e6>
 800c588:	6833      	ldr	r3, [r6, #0]
 800c58a:	6820      	ldr	r0, [r4, #0]
 800c58c:	1d19      	adds	r1, r3, #4
 800c58e:	6031      	str	r1, [r6, #0]
 800c590:	0606      	lsls	r6, r0, #24
 800c592:	d501      	bpl.n	800c598 <_printf_i+0xbc>
 800c594:	681d      	ldr	r5, [r3, #0]
 800c596:	e003      	b.n	800c5a0 <_printf_i+0xc4>
 800c598:	0645      	lsls	r5, r0, #25
 800c59a:	d5fb      	bpl.n	800c594 <_printf_i+0xb8>
 800c59c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c5a0:	2d00      	cmp	r5, #0
 800c5a2:	da03      	bge.n	800c5ac <_printf_i+0xd0>
 800c5a4:	232d      	movs	r3, #45	@ 0x2d
 800c5a6:	426d      	negs	r5, r5
 800c5a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5ac:	230a      	movs	r3, #10
 800c5ae:	4858      	ldr	r0, [pc, #352]	@ (800c710 <_printf_i+0x234>)
 800c5b0:	e011      	b.n	800c5d6 <_printf_i+0xfa>
 800c5b2:	6821      	ldr	r1, [r4, #0]
 800c5b4:	6833      	ldr	r3, [r6, #0]
 800c5b6:	0608      	lsls	r0, r1, #24
 800c5b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800c5bc:	d402      	bmi.n	800c5c4 <_printf_i+0xe8>
 800c5be:	0649      	lsls	r1, r1, #25
 800c5c0:	bf48      	it	mi
 800c5c2:	b2ad      	uxthmi	r5, r5
 800c5c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800c5c6:	6033      	str	r3, [r6, #0]
 800c5c8:	bf14      	ite	ne
 800c5ca:	230a      	movne	r3, #10
 800c5cc:	2308      	moveq	r3, #8
 800c5ce:	4850      	ldr	r0, [pc, #320]	@ (800c710 <_printf_i+0x234>)
 800c5d0:	2100      	movs	r1, #0
 800c5d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c5d6:	6866      	ldr	r6, [r4, #4]
 800c5d8:	2e00      	cmp	r6, #0
 800c5da:	60a6      	str	r6, [r4, #8]
 800c5dc:	db05      	blt.n	800c5ea <_printf_i+0x10e>
 800c5de:	6821      	ldr	r1, [r4, #0]
 800c5e0:	432e      	orrs	r6, r5
 800c5e2:	f021 0104 	bic.w	r1, r1, #4
 800c5e6:	6021      	str	r1, [r4, #0]
 800c5e8:	d04b      	beq.n	800c682 <_printf_i+0x1a6>
 800c5ea:	4616      	mov	r6, r2
 800c5ec:	fbb5 f1f3 	udiv	r1, r5, r3
 800c5f0:	fb03 5711 	mls	r7, r3, r1, r5
 800c5f4:	5dc7      	ldrb	r7, [r0, r7]
 800c5f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c5fa:	462f      	mov	r7, r5
 800c5fc:	42bb      	cmp	r3, r7
 800c5fe:	460d      	mov	r5, r1
 800c600:	d9f4      	bls.n	800c5ec <_printf_i+0x110>
 800c602:	2b08      	cmp	r3, #8
 800c604:	d10b      	bne.n	800c61e <_printf_i+0x142>
 800c606:	6823      	ldr	r3, [r4, #0]
 800c608:	07df      	lsls	r7, r3, #31
 800c60a:	d508      	bpl.n	800c61e <_printf_i+0x142>
 800c60c:	6923      	ldr	r3, [r4, #16]
 800c60e:	6861      	ldr	r1, [r4, #4]
 800c610:	4299      	cmp	r1, r3
 800c612:	bfde      	ittt	le
 800c614:	2330      	movle	r3, #48	@ 0x30
 800c616:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c61a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c61e:	1b92      	subs	r2, r2, r6
 800c620:	6122      	str	r2, [r4, #16]
 800c622:	464b      	mov	r3, r9
 800c624:	4621      	mov	r1, r4
 800c626:	4640      	mov	r0, r8
 800c628:	f8cd a000 	str.w	sl, [sp]
 800c62c:	aa03      	add	r2, sp, #12
 800c62e:	f7ff fee3 	bl	800c3f8 <_printf_common>
 800c632:	3001      	adds	r0, #1
 800c634:	d14a      	bne.n	800c6cc <_printf_i+0x1f0>
 800c636:	f04f 30ff 	mov.w	r0, #4294967295
 800c63a:	b004      	add	sp, #16
 800c63c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c640:	6823      	ldr	r3, [r4, #0]
 800c642:	f043 0320 	orr.w	r3, r3, #32
 800c646:	6023      	str	r3, [r4, #0]
 800c648:	2778      	movs	r7, #120	@ 0x78
 800c64a:	4832      	ldr	r0, [pc, #200]	@ (800c714 <_printf_i+0x238>)
 800c64c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c650:	6823      	ldr	r3, [r4, #0]
 800c652:	6831      	ldr	r1, [r6, #0]
 800c654:	061f      	lsls	r7, r3, #24
 800c656:	f851 5b04 	ldr.w	r5, [r1], #4
 800c65a:	d402      	bmi.n	800c662 <_printf_i+0x186>
 800c65c:	065f      	lsls	r7, r3, #25
 800c65e:	bf48      	it	mi
 800c660:	b2ad      	uxthmi	r5, r5
 800c662:	6031      	str	r1, [r6, #0]
 800c664:	07d9      	lsls	r1, r3, #31
 800c666:	bf44      	itt	mi
 800c668:	f043 0320 	orrmi.w	r3, r3, #32
 800c66c:	6023      	strmi	r3, [r4, #0]
 800c66e:	b11d      	cbz	r5, 800c678 <_printf_i+0x19c>
 800c670:	2310      	movs	r3, #16
 800c672:	e7ad      	b.n	800c5d0 <_printf_i+0xf4>
 800c674:	4826      	ldr	r0, [pc, #152]	@ (800c710 <_printf_i+0x234>)
 800c676:	e7e9      	b.n	800c64c <_printf_i+0x170>
 800c678:	6823      	ldr	r3, [r4, #0]
 800c67a:	f023 0320 	bic.w	r3, r3, #32
 800c67e:	6023      	str	r3, [r4, #0]
 800c680:	e7f6      	b.n	800c670 <_printf_i+0x194>
 800c682:	4616      	mov	r6, r2
 800c684:	e7bd      	b.n	800c602 <_printf_i+0x126>
 800c686:	6833      	ldr	r3, [r6, #0]
 800c688:	6825      	ldr	r5, [r4, #0]
 800c68a:	1d18      	adds	r0, r3, #4
 800c68c:	6961      	ldr	r1, [r4, #20]
 800c68e:	6030      	str	r0, [r6, #0]
 800c690:	062e      	lsls	r6, r5, #24
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	d501      	bpl.n	800c69a <_printf_i+0x1be>
 800c696:	6019      	str	r1, [r3, #0]
 800c698:	e002      	b.n	800c6a0 <_printf_i+0x1c4>
 800c69a:	0668      	lsls	r0, r5, #25
 800c69c:	d5fb      	bpl.n	800c696 <_printf_i+0x1ba>
 800c69e:	8019      	strh	r1, [r3, #0]
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	4616      	mov	r6, r2
 800c6a4:	6123      	str	r3, [r4, #16]
 800c6a6:	e7bc      	b.n	800c622 <_printf_i+0x146>
 800c6a8:	6833      	ldr	r3, [r6, #0]
 800c6aa:	2100      	movs	r1, #0
 800c6ac:	1d1a      	adds	r2, r3, #4
 800c6ae:	6032      	str	r2, [r6, #0]
 800c6b0:	681e      	ldr	r6, [r3, #0]
 800c6b2:	6862      	ldr	r2, [r4, #4]
 800c6b4:	4630      	mov	r0, r6
 800c6b6:	f000 f9e4 	bl	800ca82 <memchr>
 800c6ba:	b108      	cbz	r0, 800c6c0 <_printf_i+0x1e4>
 800c6bc:	1b80      	subs	r0, r0, r6
 800c6be:	6060      	str	r0, [r4, #4]
 800c6c0:	6863      	ldr	r3, [r4, #4]
 800c6c2:	6123      	str	r3, [r4, #16]
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6ca:	e7aa      	b.n	800c622 <_printf_i+0x146>
 800c6cc:	4632      	mov	r2, r6
 800c6ce:	4649      	mov	r1, r9
 800c6d0:	4640      	mov	r0, r8
 800c6d2:	6923      	ldr	r3, [r4, #16]
 800c6d4:	47d0      	blx	sl
 800c6d6:	3001      	adds	r0, #1
 800c6d8:	d0ad      	beq.n	800c636 <_printf_i+0x15a>
 800c6da:	6823      	ldr	r3, [r4, #0]
 800c6dc:	079b      	lsls	r3, r3, #30
 800c6de:	d413      	bmi.n	800c708 <_printf_i+0x22c>
 800c6e0:	68e0      	ldr	r0, [r4, #12]
 800c6e2:	9b03      	ldr	r3, [sp, #12]
 800c6e4:	4298      	cmp	r0, r3
 800c6e6:	bfb8      	it	lt
 800c6e8:	4618      	movlt	r0, r3
 800c6ea:	e7a6      	b.n	800c63a <_printf_i+0x15e>
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	4632      	mov	r2, r6
 800c6f0:	4649      	mov	r1, r9
 800c6f2:	4640      	mov	r0, r8
 800c6f4:	47d0      	blx	sl
 800c6f6:	3001      	adds	r0, #1
 800c6f8:	d09d      	beq.n	800c636 <_printf_i+0x15a>
 800c6fa:	3501      	adds	r5, #1
 800c6fc:	68e3      	ldr	r3, [r4, #12]
 800c6fe:	9903      	ldr	r1, [sp, #12]
 800c700:	1a5b      	subs	r3, r3, r1
 800c702:	42ab      	cmp	r3, r5
 800c704:	dcf2      	bgt.n	800c6ec <_printf_i+0x210>
 800c706:	e7eb      	b.n	800c6e0 <_printf_i+0x204>
 800c708:	2500      	movs	r5, #0
 800c70a:	f104 0619 	add.w	r6, r4, #25
 800c70e:	e7f5      	b.n	800c6fc <_printf_i+0x220>
 800c710:	0800ecdc 	.word	0x0800ecdc
 800c714:	0800eced 	.word	0x0800eced

0800c718 <std>:
 800c718:	2300      	movs	r3, #0
 800c71a:	b510      	push	{r4, lr}
 800c71c:	4604      	mov	r4, r0
 800c71e:	e9c0 3300 	strd	r3, r3, [r0]
 800c722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c726:	6083      	str	r3, [r0, #8]
 800c728:	8181      	strh	r1, [r0, #12]
 800c72a:	6643      	str	r3, [r0, #100]	@ 0x64
 800c72c:	81c2      	strh	r2, [r0, #14]
 800c72e:	6183      	str	r3, [r0, #24]
 800c730:	4619      	mov	r1, r3
 800c732:	2208      	movs	r2, #8
 800c734:	305c      	adds	r0, #92	@ 0x5c
 800c736:	f000 f92a 	bl	800c98e <memset>
 800c73a:	4b0d      	ldr	r3, [pc, #52]	@ (800c770 <std+0x58>)
 800c73c:	6224      	str	r4, [r4, #32]
 800c73e:	6263      	str	r3, [r4, #36]	@ 0x24
 800c740:	4b0c      	ldr	r3, [pc, #48]	@ (800c774 <std+0x5c>)
 800c742:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c744:	4b0c      	ldr	r3, [pc, #48]	@ (800c778 <std+0x60>)
 800c746:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c748:	4b0c      	ldr	r3, [pc, #48]	@ (800c77c <std+0x64>)
 800c74a:	6323      	str	r3, [r4, #48]	@ 0x30
 800c74c:	4b0c      	ldr	r3, [pc, #48]	@ (800c780 <std+0x68>)
 800c74e:	429c      	cmp	r4, r3
 800c750:	d006      	beq.n	800c760 <std+0x48>
 800c752:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c756:	4294      	cmp	r4, r2
 800c758:	d002      	beq.n	800c760 <std+0x48>
 800c75a:	33d0      	adds	r3, #208	@ 0xd0
 800c75c:	429c      	cmp	r4, r3
 800c75e:	d105      	bne.n	800c76c <std+0x54>
 800c760:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c768:	f000 b988 	b.w	800ca7c <__retarget_lock_init_recursive>
 800c76c:	bd10      	pop	{r4, pc}
 800c76e:	bf00      	nop
 800c770:	0800c909 	.word	0x0800c909
 800c774:	0800c92b 	.word	0x0800c92b
 800c778:	0800c963 	.word	0x0800c963
 800c77c:	0800c987 	.word	0x0800c987
 800c780:	20005f3c 	.word	0x20005f3c

0800c784 <stdio_exit_handler>:
 800c784:	4a02      	ldr	r2, [pc, #8]	@ (800c790 <stdio_exit_handler+0xc>)
 800c786:	4903      	ldr	r1, [pc, #12]	@ (800c794 <stdio_exit_handler+0x10>)
 800c788:	4803      	ldr	r0, [pc, #12]	@ (800c798 <stdio_exit_handler+0x14>)
 800c78a:	f000 b869 	b.w	800c860 <_fwalk_sglue>
 800c78e:	bf00      	nop
 800c790:	20000184 	.word	0x20000184
 800c794:	0800e3f9 	.word	0x0800e3f9
 800c798:	20000194 	.word	0x20000194

0800c79c <cleanup_stdio>:
 800c79c:	6841      	ldr	r1, [r0, #4]
 800c79e:	4b0c      	ldr	r3, [pc, #48]	@ (800c7d0 <cleanup_stdio+0x34>)
 800c7a0:	b510      	push	{r4, lr}
 800c7a2:	4299      	cmp	r1, r3
 800c7a4:	4604      	mov	r4, r0
 800c7a6:	d001      	beq.n	800c7ac <cleanup_stdio+0x10>
 800c7a8:	f001 fe26 	bl	800e3f8 <_fflush_r>
 800c7ac:	68a1      	ldr	r1, [r4, #8]
 800c7ae:	4b09      	ldr	r3, [pc, #36]	@ (800c7d4 <cleanup_stdio+0x38>)
 800c7b0:	4299      	cmp	r1, r3
 800c7b2:	d002      	beq.n	800c7ba <cleanup_stdio+0x1e>
 800c7b4:	4620      	mov	r0, r4
 800c7b6:	f001 fe1f 	bl	800e3f8 <_fflush_r>
 800c7ba:	68e1      	ldr	r1, [r4, #12]
 800c7bc:	4b06      	ldr	r3, [pc, #24]	@ (800c7d8 <cleanup_stdio+0x3c>)
 800c7be:	4299      	cmp	r1, r3
 800c7c0:	d004      	beq.n	800c7cc <cleanup_stdio+0x30>
 800c7c2:	4620      	mov	r0, r4
 800c7c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c7c8:	f001 be16 	b.w	800e3f8 <_fflush_r>
 800c7cc:	bd10      	pop	{r4, pc}
 800c7ce:	bf00      	nop
 800c7d0:	20005f3c 	.word	0x20005f3c
 800c7d4:	20005fa4 	.word	0x20005fa4
 800c7d8:	2000600c 	.word	0x2000600c

0800c7dc <global_stdio_init.part.0>:
 800c7dc:	b510      	push	{r4, lr}
 800c7de:	4b0b      	ldr	r3, [pc, #44]	@ (800c80c <global_stdio_init.part.0+0x30>)
 800c7e0:	4c0b      	ldr	r4, [pc, #44]	@ (800c810 <global_stdio_init.part.0+0x34>)
 800c7e2:	4a0c      	ldr	r2, [pc, #48]	@ (800c814 <global_stdio_init.part.0+0x38>)
 800c7e4:	4620      	mov	r0, r4
 800c7e6:	601a      	str	r2, [r3, #0]
 800c7e8:	2104      	movs	r1, #4
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	f7ff ff94 	bl	800c718 <std>
 800c7f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c7f4:	2201      	movs	r2, #1
 800c7f6:	2109      	movs	r1, #9
 800c7f8:	f7ff ff8e 	bl	800c718 <std>
 800c7fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c800:	2202      	movs	r2, #2
 800c802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c806:	2112      	movs	r1, #18
 800c808:	f7ff bf86 	b.w	800c718 <std>
 800c80c:	20006074 	.word	0x20006074
 800c810:	20005f3c 	.word	0x20005f3c
 800c814:	0800c785 	.word	0x0800c785

0800c818 <__sfp_lock_acquire>:
 800c818:	4801      	ldr	r0, [pc, #4]	@ (800c820 <__sfp_lock_acquire+0x8>)
 800c81a:	f000 b930 	b.w	800ca7e <__retarget_lock_acquire_recursive>
 800c81e:	bf00      	nop
 800c820:	2000607d 	.word	0x2000607d

0800c824 <__sfp_lock_release>:
 800c824:	4801      	ldr	r0, [pc, #4]	@ (800c82c <__sfp_lock_release+0x8>)
 800c826:	f000 b92b 	b.w	800ca80 <__retarget_lock_release_recursive>
 800c82a:	bf00      	nop
 800c82c:	2000607d 	.word	0x2000607d

0800c830 <__sinit>:
 800c830:	b510      	push	{r4, lr}
 800c832:	4604      	mov	r4, r0
 800c834:	f7ff fff0 	bl	800c818 <__sfp_lock_acquire>
 800c838:	6a23      	ldr	r3, [r4, #32]
 800c83a:	b11b      	cbz	r3, 800c844 <__sinit+0x14>
 800c83c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c840:	f7ff bff0 	b.w	800c824 <__sfp_lock_release>
 800c844:	4b04      	ldr	r3, [pc, #16]	@ (800c858 <__sinit+0x28>)
 800c846:	6223      	str	r3, [r4, #32]
 800c848:	4b04      	ldr	r3, [pc, #16]	@ (800c85c <__sinit+0x2c>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d1f5      	bne.n	800c83c <__sinit+0xc>
 800c850:	f7ff ffc4 	bl	800c7dc <global_stdio_init.part.0>
 800c854:	e7f2      	b.n	800c83c <__sinit+0xc>
 800c856:	bf00      	nop
 800c858:	0800c79d 	.word	0x0800c79d
 800c85c:	20006074 	.word	0x20006074

0800c860 <_fwalk_sglue>:
 800c860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c864:	4607      	mov	r7, r0
 800c866:	4688      	mov	r8, r1
 800c868:	4614      	mov	r4, r2
 800c86a:	2600      	movs	r6, #0
 800c86c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c870:	f1b9 0901 	subs.w	r9, r9, #1
 800c874:	d505      	bpl.n	800c882 <_fwalk_sglue+0x22>
 800c876:	6824      	ldr	r4, [r4, #0]
 800c878:	2c00      	cmp	r4, #0
 800c87a:	d1f7      	bne.n	800c86c <_fwalk_sglue+0xc>
 800c87c:	4630      	mov	r0, r6
 800c87e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c882:	89ab      	ldrh	r3, [r5, #12]
 800c884:	2b01      	cmp	r3, #1
 800c886:	d907      	bls.n	800c898 <_fwalk_sglue+0x38>
 800c888:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c88c:	3301      	adds	r3, #1
 800c88e:	d003      	beq.n	800c898 <_fwalk_sglue+0x38>
 800c890:	4629      	mov	r1, r5
 800c892:	4638      	mov	r0, r7
 800c894:	47c0      	blx	r8
 800c896:	4306      	orrs	r6, r0
 800c898:	3568      	adds	r5, #104	@ 0x68
 800c89a:	e7e9      	b.n	800c870 <_fwalk_sglue+0x10>

0800c89c <sniprintf>:
 800c89c:	b40c      	push	{r2, r3}
 800c89e:	b530      	push	{r4, r5, lr}
 800c8a0:	4b18      	ldr	r3, [pc, #96]	@ (800c904 <sniprintf+0x68>)
 800c8a2:	1e0c      	subs	r4, r1, #0
 800c8a4:	681d      	ldr	r5, [r3, #0]
 800c8a6:	b09d      	sub	sp, #116	@ 0x74
 800c8a8:	da08      	bge.n	800c8bc <sniprintf+0x20>
 800c8aa:	238b      	movs	r3, #139	@ 0x8b
 800c8ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c8b0:	602b      	str	r3, [r5, #0]
 800c8b2:	b01d      	add	sp, #116	@ 0x74
 800c8b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c8b8:	b002      	add	sp, #8
 800c8ba:	4770      	bx	lr
 800c8bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c8c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c8c4:	f04f 0300 	mov.w	r3, #0
 800c8c8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c8ca:	bf0c      	ite	eq
 800c8cc:	4623      	moveq	r3, r4
 800c8ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c8d2:	9304      	str	r3, [sp, #16]
 800c8d4:	9307      	str	r3, [sp, #28]
 800c8d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c8da:	9002      	str	r0, [sp, #8]
 800c8dc:	9006      	str	r0, [sp, #24]
 800c8de:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c8e2:	4628      	mov	r0, r5
 800c8e4:	ab21      	add	r3, sp, #132	@ 0x84
 800c8e6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c8e8:	a902      	add	r1, sp, #8
 800c8ea:	9301      	str	r3, [sp, #4]
 800c8ec:	f001 fc08 	bl	800e100 <_svfiprintf_r>
 800c8f0:	1c43      	adds	r3, r0, #1
 800c8f2:	bfbc      	itt	lt
 800c8f4:	238b      	movlt	r3, #139	@ 0x8b
 800c8f6:	602b      	strlt	r3, [r5, #0]
 800c8f8:	2c00      	cmp	r4, #0
 800c8fa:	d0da      	beq.n	800c8b2 <sniprintf+0x16>
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	9b02      	ldr	r3, [sp, #8]
 800c900:	701a      	strb	r2, [r3, #0]
 800c902:	e7d6      	b.n	800c8b2 <sniprintf+0x16>
 800c904:	20000190 	.word	0x20000190

0800c908 <__sread>:
 800c908:	b510      	push	{r4, lr}
 800c90a:	460c      	mov	r4, r1
 800c90c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c910:	f000 f86c 	bl	800c9ec <_read_r>
 800c914:	2800      	cmp	r0, #0
 800c916:	bfab      	itete	ge
 800c918:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c91a:	89a3      	ldrhlt	r3, [r4, #12]
 800c91c:	181b      	addge	r3, r3, r0
 800c91e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c922:	bfac      	ite	ge
 800c924:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c926:	81a3      	strhlt	r3, [r4, #12]
 800c928:	bd10      	pop	{r4, pc}

0800c92a <__swrite>:
 800c92a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c92e:	461f      	mov	r7, r3
 800c930:	898b      	ldrh	r3, [r1, #12]
 800c932:	4605      	mov	r5, r0
 800c934:	05db      	lsls	r3, r3, #23
 800c936:	460c      	mov	r4, r1
 800c938:	4616      	mov	r6, r2
 800c93a:	d505      	bpl.n	800c948 <__swrite+0x1e>
 800c93c:	2302      	movs	r3, #2
 800c93e:	2200      	movs	r2, #0
 800c940:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c944:	f000 f840 	bl	800c9c8 <_lseek_r>
 800c948:	89a3      	ldrh	r3, [r4, #12]
 800c94a:	4632      	mov	r2, r6
 800c94c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c950:	81a3      	strh	r3, [r4, #12]
 800c952:	4628      	mov	r0, r5
 800c954:	463b      	mov	r3, r7
 800c956:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c95a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c95e:	f000 b857 	b.w	800ca10 <_write_r>

0800c962 <__sseek>:
 800c962:	b510      	push	{r4, lr}
 800c964:	460c      	mov	r4, r1
 800c966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c96a:	f000 f82d 	bl	800c9c8 <_lseek_r>
 800c96e:	1c43      	adds	r3, r0, #1
 800c970:	89a3      	ldrh	r3, [r4, #12]
 800c972:	bf15      	itete	ne
 800c974:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c976:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c97a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c97e:	81a3      	strheq	r3, [r4, #12]
 800c980:	bf18      	it	ne
 800c982:	81a3      	strhne	r3, [r4, #12]
 800c984:	bd10      	pop	{r4, pc}

0800c986 <__sclose>:
 800c986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c98a:	f000 b80d 	b.w	800c9a8 <_close_r>

0800c98e <memset>:
 800c98e:	4603      	mov	r3, r0
 800c990:	4402      	add	r2, r0
 800c992:	4293      	cmp	r3, r2
 800c994:	d100      	bne.n	800c998 <memset+0xa>
 800c996:	4770      	bx	lr
 800c998:	f803 1b01 	strb.w	r1, [r3], #1
 800c99c:	e7f9      	b.n	800c992 <memset+0x4>
	...

0800c9a0 <_localeconv_r>:
 800c9a0:	4800      	ldr	r0, [pc, #0]	@ (800c9a4 <_localeconv_r+0x4>)
 800c9a2:	4770      	bx	lr
 800c9a4:	200002d0 	.word	0x200002d0

0800c9a8 <_close_r>:
 800c9a8:	b538      	push	{r3, r4, r5, lr}
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	4d05      	ldr	r5, [pc, #20]	@ (800c9c4 <_close_r+0x1c>)
 800c9ae:	4604      	mov	r4, r0
 800c9b0:	4608      	mov	r0, r1
 800c9b2:	602b      	str	r3, [r5, #0]
 800c9b4:	f002 f8bc 	bl	800eb30 <_close>
 800c9b8:	1c43      	adds	r3, r0, #1
 800c9ba:	d102      	bne.n	800c9c2 <_close_r+0x1a>
 800c9bc:	682b      	ldr	r3, [r5, #0]
 800c9be:	b103      	cbz	r3, 800c9c2 <_close_r+0x1a>
 800c9c0:	6023      	str	r3, [r4, #0]
 800c9c2:	bd38      	pop	{r3, r4, r5, pc}
 800c9c4:	20006078 	.word	0x20006078

0800c9c8 <_lseek_r>:
 800c9c8:	b538      	push	{r3, r4, r5, lr}
 800c9ca:	4604      	mov	r4, r0
 800c9cc:	4608      	mov	r0, r1
 800c9ce:	4611      	mov	r1, r2
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	4d05      	ldr	r5, [pc, #20]	@ (800c9e8 <_lseek_r+0x20>)
 800c9d4:	602a      	str	r2, [r5, #0]
 800c9d6:	461a      	mov	r2, r3
 800c9d8:	f002 f8d2 	bl	800eb80 <_lseek>
 800c9dc:	1c43      	adds	r3, r0, #1
 800c9de:	d102      	bne.n	800c9e6 <_lseek_r+0x1e>
 800c9e0:	682b      	ldr	r3, [r5, #0]
 800c9e2:	b103      	cbz	r3, 800c9e6 <_lseek_r+0x1e>
 800c9e4:	6023      	str	r3, [r4, #0]
 800c9e6:	bd38      	pop	{r3, r4, r5, pc}
 800c9e8:	20006078 	.word	0x20006078

0800c9ec <_read_r>:
 800c9ec:	b538      	push	{r3, r4, r5, lr}
 800c9ee:	4604      	mov	r4, r0
 800c9f0:	4608      	mov	r0, r1
 800c9f2:	4611      	mov	r1, r2
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	4d05      	ldr	r5, [pc, #20]	@ (800ca0c <_read_r+0x20>)
 800c9f8:	602a      	str	r2, [r5, #0]
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	f002 f8c8 	bl	800eb90 <_read>
 800ca00:	1c43      	adds	r3, r0, #1
 800ca02:	d102      	bne.n	800ca0a <_read_r+0x1e>
 800ca04:	682b      	ldr	r3, [r5, #0]
 800ca06:	b103      	cbz	r3, 800ca0a <_read_r+0x1e>
 800ca08:	6023      	str	r3, [r4, #0]
 800ca0a:	bd38      	pop	{r3, r4, r5, pc}
 800ca0c:	20006078 	.word	0x20006078

0800ca10 <_write_r>:
 800ca10:	b538      	push	{r3, r4, r5, lr}
 800ca12:	4604      	mov	r4, r0
 800ca14:	4608      	mov	r0, r1
 800ca16:	4611      	mov	r1, r2
 800ca18:	2200      	movs	r2, #0
 800ca1a:	4d05      	ldr	r5, [pc, #20]	@ (800ca30 <_write_r+0x20>)
 800ca1c:	602a      	str	r2, [r5, #0]
 800ca1e:	461a      	mov	r2, r3
 800ca20:	f002 f8cc 	bl	800ebbc <_write>
 800ca24:	1c43      	adds	r3, r0, #1
 800ca26:	d102      	bne.n	800ca2e <_write_r+0x1e>
 800ca28:	682b      	ldr	r3, [r5, #0]
 800ca2a:	b103      	cbz	r3, 800ca2e <_write_r+0x1e>
 800ca2c:	6023      	str	r3, [r4, #0]
 800ca2e:	bd38      	pop	{r3, r4, r5, pc}
 800ca30:	20006078 	.word	0x20006078

0800ca34 <__libc_init_array>:
 800ca34:	b570      	push	{r4, r5, r6, lr}
 800ca36:	2600      	movs	r6, #0
 800ca38:	4d0c      	ldr	r5, [pc, #48]	@ (800ca6c <__libc_init_array+0x38>)
 800ca3a:	4c0d      	ldr	r4, [pc, #52]	@ (800ca70 <__libc_init_array+0x3c>)
 800ca3c:	1b64      	subs	r4, r4, r5
 800ca3e:	10a4      	asrs	r4, r4, #2
 800ca40:	42a6      	cmp	r6, r4
 800ca42:	d109      	bne.n	800ca58 <__libc_init_array+0x24>
 800ca44:	f002 f8c4 	bl	800ebd0 <_init>
 800ca48:	2600      	movs	r6, #0
 800ca4a:	4d0a      	ldr	r5, [pc, #40]	@ (800ca74 <__libc_init_array+0x40>)
 800ca4c:	4c0a      	ldr	r4, [pc, #40]	@ (800ca78 <__libc_init_array+0x44>)
 800ca4e:	1b64      	subs	r4, r4, r5
 800ca50:	10a4      	asrs	r4, r4, #2
 800ca52:	42a6      	cmp	r6, r4
 800ca54:	d105      	bne.n	800ca62 <__libc_init_array+0x2e>
 800ca56:	bd70      	pop	{r4, r5, r6, pc}
 800ca58:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca5c:	4798      	blx	r3
 800ca5e:	3601      	adds	r6, #1
 800ca60:	e7ee      	b.n	800ca40 <__libc_init_array+0xc>
 800ca62:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca66:	4798      	blx	r3
 800ca68:	3601      	adds	r6, #1
 800ca6a:	e7f2      	b.n	800ca52 <__libc_init_array+0x1e>
 800ca6c:	0800f044 	.word	0x0800f044
 800ca70:	0800f044 	.word	0x0800f044
 800ca74:	0800f044 	.word	0x0800f044
 800ca78:	0800f048 	.word	0x0800f048

0800ca7c <__retarget_lock_init_recursive>:
 800ca7c:	4770      	bx	lr

0800ca7e <__retarget_lock_acquire_recursive>:
 800ca7e:	4770      	bx	lr

0800ca80 <__retarget_lock_release_recursive>:
 800ca80:	4770      	bx	lr

0800ca82 <memchr>:
 800ca82:	4603      	mov	r3, r0
 800ca84:	b510      	push	{r4, lr}
 800ca86:	b2c9      	uxtb	r1, r1
 800ca88:	4402      	add	r2, r0
 800ca8a:	4293      	cmp	r3, r2
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	d101      	bne.n	800ca94 <memchr+0x12>
 800ca90:	2000      	movs	r0, #0
 800ca92:	e003      	b.n	800ca9c <memchr+0x1a>
 800ca94:	7804      	ldrb	r4, [r0, #0]
 800ca96:	3301      	adds	r3, #1
 800ca98:	428c      	cmp	r4, r1
 800ca9a:	d1f6      	bne.n	800ca8a <memchr+0x8>
 800ca9c:	bd10      	pop	{r4, pc}

0800ca9e <quorem>:
 800ca9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caa2:	6903      	ldr	r3, [r0, #16]
 800caa4:	690c      	ldr	r4, [r1, #16]
 800caa6:	4607      	mov	r7, r0
 800caa8:	42a3      	cmp	r3, r4
 800caaa:	db7e      	blt.n	800cbaa <quorem+0x10c>
 800caac:	3c01      	subs	r4, #1
 800caae:	00a3      	lsls	r3, r4, #2
 800cab0:	f100 0514 	add.w	r5, r0, #20
 800cab4:	f101 0814 	add.w	r8, r1, #20
 800cab8:	9300      	str	r3, [sp, #0]
 800caba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cabe:	9301      	str	r3, [sp, #4]
 800cac0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cac4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cac8:	3301      	adds	r3, #1
 800caca:	429a      	cmp	r2, r3
 800cacc:	fbb2 f6f3 	udiv	r6, r2, r3
 800cad0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cad4:	d32e      	bcc.n	800cb34 <quorem+0x96>
 800cad6:	f04f 0a00 	mov.w	sl, #0
 800cada:	46c4      	mov	ip, r8
 800cadc:	46ae      	mov	lr, r5
 800cade:	46d3      	mov	fp, sl
 800cae0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cae4:	b298      	uxth	r0, r3
 800cae6:	fb06 a000 	mla	r0, r6, r0, sl
 800caea:	0c1b      	lsrs	r3, r3, #16
 800caec:	0c02      	lsrs	r2, r0, #16
 800caee:	fb06 2303 	mla	r3, r6, r3, r2
 800caf2:	f8de 2000 	ldr.w	r2, [lr]
 800caf6:	b280      	uxth	r0, r0
 800caf8:	b292      	uxth	r2, r2
 800cafa:	1a12      	subs	r2, r2, r0
 800cafc:	445a      	add	r2, fp
 800cafe:	f8de 0000 	ldr.w	r0, [lr]
 800cb02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cb06:	b29b      	uxth	r3, r3
 800cb08:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cb0c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cb10:	b292      	uxth	r2, r2
 800cb12:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cb16:	45e1      	cmp	r9, ip
 800cb18:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cb1c:	f84e 2b04 	str.w	r2, [lr], #4
 800cb20:	d2de      	bcs.n	800cae0 <quorem+0x42>
 800cb22:	9b00      	ldr	r3, [sp, #0]
 800cb24:	58eb      	ldr	r3, [r5, r3]
 800cb26:	b92b      	cbnz	r3, 800cb34 <quorem+0x96>
 800cb28:	9b01      	ldr	r3, [sp, #4]
 800cb2a:	3b04      	subs	r3, #4
 800cb2c:	429d      	cmp	r5, r3
 800cb2e:	461a      	mov	r2, r3
 800cb30:	d32f      	bcc.n	800cb92 <quorem+0xf4>
 800cb32:	613c      	str	r4, [r7, #16]
 800cb34:	4638      	mov	r0, r7
 800cb36:	f001 f97f 	bl	800de38 <__mcmp>
 800cb3a:	2800      	cmp	r0, #0
 800cb3c:	db25      	blt.n	800cb8a <quorem+0xec>
 800cb3e:	4629      	mov	r1, r5
 800cb40:	2000      	movs	r0, #0
 800cb42:	f858 2b04 	ldr.w	r2, [r8], #4
 800cb46:	f8d1 c000 	ldr.w	ip, [r1]
 800cb4a:	fa1f fe82 	uxth.w	lr, r2
 800cb4e:	fa1f f38c 	uxth.w	r3, ip
 800cb52:	eba3 030e 	sub.w	r3, r3, lr
 800cb56:	4403      	add	r3, r0
 800cb58:	0c12      	lsrs	r2, r2, #16
 800cb5a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cb5e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cb62:	b29b      	uxth	r3, r3
 800cb64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb68:	45c1      	cmp	r9, r8
 800cb6a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cb6e:	f841 3b04 	str.w	r3, [r1], #4
 800cb72:	d2e6      	bcs.n	800cb42 <quorem+0xa4>
 800cb74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb78:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb7c:	b922      	cbnz	r2, 800cb88 <quorem+0xea>
 800cb7e:	3b04      	subs	r3, #4
 800cb80:	429d      	cmp	r5, r3
 800cb82:	461a      	mov	r2, r3
 800cb84:	d30b      	bcc.n	800cb9e <quorem+0x100>
 800cb86:	613c      	str	r4, [r7, #16]
 800cb88:	3601      	adds	r6, #1
 800cb8a:	4630      	mov	r0, r6
 800cb8c:	b003      	add	sp, #12
 800cb8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb92:	6812      	ldr	r2, [r2, #0]
 800cb94:	3b04      	subs	r3, #4
 800cb96:	2a00      	cmp	r2, #0
 800cb98:	d1cb      	bne.n	800cb32 <quorem+0x94>
 800cb9a:	3c01      	subs	r4, #1
 800cb9c:	e7c6      	b.n	800cb2c <quorem+0x8e>
 800cb9e:	6812      	ldr	r2, [r2, #0]
 800cba0:	3b04      	subs	r3, #4
 800cba2:	2a00      	cmp	r2, #0
 800cba4:	d1ef      	bne.n	800cb86 <quorem+0xe8>
 800cba6:	3c01      	subs	r4, #1
 800cba8:	e7ea      	b.n	800cb80 <quorem+0xe2>
 800cbaa:	2000      	movs	r0, #0
 800cbac:	e7ee      	b.n	800cb8c <quorem+0xee>
	...

0800cbb0 <_dtoa_r>:
 800cbb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbb4:	4614      	mov	r4, r2
 800cbb6:	461d      	mov	r5, r3
 800cbb8:	69c7      	ldr	r7, [r0, #28]
 800cbba:	b097      	sub	sp, #92	@ 0x5c
 800cbbc:	4681      	mov	r9, r0
 800cbbe:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cbc2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800cbc4:	b97f      	cbnz	r7, 800cbe6 <_dtoa_r+0x36>
 800cbc6:	2010      	movs	r0, #16
 800cbc8:	f000 fe0e 	bl	800d7e8 <malloc>
 800cbcc:	4602      	mov	r2, r0
 800cbce:	f8c9 001c 	str.w	r0, [r9, #28]
 800cbd2:	b920      	cbnz	r0, 800cbde <_dtoa_r+0x2e>
 800cbd4:	21ef      	movs	r1, #239	@ 0xef
 800cbd6:	4bac      	ldr	r3, [pc, #688]	@ (800ce88 <_dtoa_r+0x2d8>)
 800cbd8:	48ac      	ldr	r0, [pc, #688]	@ (800ce8c <_dtoa_r+0x2dc>)
 800cbda:	f001 fc6d 	bl	800e4b8 <__assert_func>
 800cbde:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cbe2:	6007      	str	r7, [r0, #0]
 800cbe4:	60c7      	str	r7, [r0, #12]
 800cbe6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cbea:	6819      	ldr	r1, [r3, #0]
 800cbec:	b159      	cbz	r1, 800cc06 <_dtoa_r+0x56>
 800cbee:	685a      	ldr	r2, [r3, #4]
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	4093      	lsls	r3, r2
 800cbf4:	604a      	str	r2, [r1, #4]
 800cbf6:	608b      	str	r3, [r1, #8]
 800cbf8:	4648      	mov	r0, r9
 800cbfa:	f000 feeb 	bl	800d9d4 <_Bfree>
 800cbfe:	2200      	movs	r2, #0
 800cc00:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cc04:	601a      	str	r2, [r3, #0]
 800cc06:	1e2b      	subs	r3, r5, #0
 800cc08:	bfaf      	iteee	ge
 800cc0a:	2300      	movge	r3, #0
 800cc0c:	2201      	movlt	r2, #1
 800cc0e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cc12:	9307      	strlt	r3, [sp, #28]
 800cc14:	bfa8      	it	ge
 800cc16:	6033      	strge	r3, [r6, #0]
 800cc18:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800cc1c:	4b9c      	ldr	r3, [pc, #624]	@ (800ce90 <_dtoa_r+0x2e0>)
 800cc1e:	bfb8      	it	lt
 800cc20:	6032      	strlt	r2, [r6, #0]
 800cc22:	ea33 0308 	bics.w	r3, r3, r8
 800cc26:	d112      	bne.n	800cc4e <_dtoa_r+0x9e>
 800cc28:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cc2c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800cc2e:	6013      	str	r3, [r2, #0]
 800cc30:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800cc34:	4323      	orrs	r3, r4
 800cc36:	f000 855e 	beq.w	800d6f6 <_dtoa_r+0xb46>
 800cc3a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cc3c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ce94 <_dtoa_r+0x2e4>
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	f000 8560 	beq.w	800d706 <_dtoa_r+0xb56>
 800cc46:	f10a 0303 	add.w	r3, sl, #3
 800cc4a:	f000 bd5a 	b.w	800d702 <_dtoa_r+0xb52>
 800cc4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cc52:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cc56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	f7f3 ff0f 	bl	8000a80 <__aeabi_dcmpeq>
 800cc62:	4607      	mov	r7, r0
 800cc64:	b158      	cbz	r0, 800cc7e <_dtoa_r+0xce>
 800cc66:	2301      	movs	r3, #1
 800cc68:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800cc6a:	6013      	str	r3, [r2, #0]
 800cc6c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cc6e:	b113      	cbz	r3, 800cc76 <_dtoa_r+0xc6>
 800cc70:	4b89      	ldr	r3, [pc, #548]	@ (800ce98 <_dtoa_r+0x2e8>)
 800cc72:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800cc74:	6013      	str	r3, [r2, #0]
 800cc76:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800ce9c <_dtoa_r+0x2ec>
 800cc7a:	f000 bd44 	b.w	800d706 <_dtoa_r+0xb56>
 800cc7e:	ab14      	add	r3, sp, #80	@ 0x50
 800cc80:	9301      	str	r3, [sp, #4]
 800cc82:	ab15      	add	r3, sp, #84	@ 0x54
 800cc84:	9300      	str	r3, [sp, #0]
 800cc86:	4648      	mov	r0, r9
 800cc88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cc8c:	f001 f984 	bl	800df98 <__d2b>
 800cc90:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800cc94:	9003      	str	r0, [sp, #12]
 800cc96:	2e00      	cmp	r6, #0
 800cc98:	d078      	beq.n	800cd8c <_dtoa_r+0x1dc>
 800cc9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cca0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cca4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cca8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ccac:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ccb0:	9712      	str	r7, [sp, #72]	@ 0x48
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	4b7a      	ldr	r3, [pc, #488]	@ (800cea0 <_dtoa_r+0x2f0>)
 800ccb8:	f7f3 fac2 	bl	8000240 <__aeabi_dsub>
 800ccbc:	a36c      	add	r3, pc, #432	@ (adr r3, 800ce70 <_dtoa_r+0x2c0>)
 800ccbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccc2:	f7f3 fc75 	bl	80005b0 <__aeabi_dmul>
 800ccc6:	a36c      	add	r3, pc, #432	@ (adr r3, 800ce78 <_dtoa_r+0x2c8>)
 800ccc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cccc:	f7f3 faba 	bl	8000244 <__adddf3>
 800ccd0:	4604      	mov	r4, r0
 800ccd2:	4630      	mov	r0, r6
 800ccd4:	460d      	mov	r5, r1
 800ccd6:	f7f3 fc01 	bl	80004dc <__aeabi_i2d>
 800ccda:	a369      	add	r3, pc, #420	@ (adr r3, 800ce80 <_dtoa_r+0x2d0>)
 800ccdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cce0:	f7f3 fc66 	bl	80005b0 <__aeabi_dmul>
 800cce4:	4602      	mov	r2, r0
 800cce6:	460b      	mov	r3, r1
 800cce8:	4620      	mov	r0, r4
 800ccea:	4629      	mov	r1, r5
 800ccec:	f7f3 faaa 	bl	8000244 <__adddf3>
 800ccf0:	4604      	mov	r4, r0
 800ccf2:	460d      	mov	r5, r1
 800ccf4:	f7f3 ff0c 	bl	8000b10 <__aeabi_d2iz>
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	4607      	mov	r7, r0
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	4620      	mov	r0, r4
 800cd00:	4629      	mov	r1, r5
 800cd02:	f7f3 fec7 	bl	8000a94 <__aeabi_dcmplt>
 800cd06:	b140      	cbz	r0, 800cd1a <_dtoa_r+0x16a>
 800cd08:	4638      	mov	r0, r7
 800cd0a:	f7f3 fbe7 	bl	80004dc <__aeabi_i2d>
 800cd0e:	4622      	mov	r2, r4
 800cd10:	462b      	mov	r3, r5
 800cd12:	f7f3 feb5 	bl	8000a80 <__aeabi_dcmpeq>
 800cd16:	b900      	cbnz	r0, 800cd1a <_dtoa_r+0x16a>
 800cd18:	3f01      	subs	r7, #1
 800cd1a:	2f16      	cmp	r7, #22
 800cd1c:	d854      	bhi.n	800cdc8 <_dtoa_r+0x218>
 800cd1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd22:	4b60      	ldr	r3, [pc, #384]	@ (800cea4 <_dtoa_r+0x2f4>)
 800cd24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cd28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd2c:	f7f3 feb2 	bl	8000a94 <__aeabi_dcmplt>
 800cd30:	2800      	cmp	r0, #0
 800cd32:	d04b      	beq.n	800cdcc <_dtoa_r+0x21c>
 800cd34:	2300      	movs	r3, #0
 800cd36:	3f01      	subs	r7, #1
 800cd38:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cd3a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cd3c:	1b9b      	subs	r3, r3, r6
 800cd3e:	1e5a      	subs	r2, r3, #1
 800cd40:	bf49      	itett	mi
 800cd42:	f1c3 0301 	rsbmi	r3, r3, #1
 800cd46:	2300      	movpl	r3, #0
 800cd48:	9304      	strmi	r3, [sp, #16]
 800cd4a:	2300      	movmi	r3, #0
 800cd4c:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd4e:	bf54      	ite	pl
 800cd50:	9304      	strpl	r3, [sp, #16]
 800cd52:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800cd54:	2f00      	cmp	r7, #0
 800cd56:	db3b      	blt.n	800cdd0 <_dtoa_r+0x220>
 800cd58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd5a:	970e      	str	r7, [sp, #56]	@ 0x38
 800cd5c:	443b      	add	r3, r7
 800cd5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd60:	2300      	movs	r3, #0
 800cd62:	930a      	str	r3, [sp, #40]	@ 0x28
 800cd64:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cd66:	2b09      	cmp	r3, #9
 800cd68:	d865      	bhi.n	800ce36 <_dtoa_r+0x286>
 800cd6a:	2b05      	cmp	r3, #5
 800cd6c:	bfc4      	itt	gt
 800cd6e:	3b04      	subgt	r3, #4
 800cd70:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800cd72:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cd74:	bfc8      	it	gt
 800cd76:	2400      	movgt	r4, #0
 800cd78:	f1a3 0302 	sub.w	r3, r3, #2
 800cd7c:	bfd8      	it	le
 800cd7e:	2401      	movle	r4, #1
 800cd80:	2b03      	cmp	r3, #3
 800cd82:	d864      	bhi.n	800ce4e <_dtoa_r+0x29e>
 800cd84:	e8df f003 	tbb	[pc, r3]
 800cd88:	2c385553 	.word	0x2c385553
 800cd8c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cd90:	441e      	add	r6, r3
 800cd92:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cd96:	2b20      	cmp	r3, #32
 800cd98:	bfc1      	itttt	gt
 800cd9a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cd9e:	fa08 f803 	lslgt.w	r8, r8, r3
 800cda2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cda6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cdaa:	bfd6      	itet	le
 800cdac:	f1c3 0320 	rsble	r3, r3, #32
 800cdb0:	ea48 0003 	orrgt.w	r0, r8, r3
 800cdb4:	fa04 f003 	lslle.w	r0, r4, r3
 800cdb8:	f7f3 fb80 	bl	80004bc <__aeabi_ui2d>
 800cdbc:	2201      	movs	r2, #1
 800cdbe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cdc2:	3e01      	subs	r6, #1
 800cdc4:	9212      	str	r2, [sp, #72]	@ 0x48
 800cdc6:	e774      	b.n	800ccb2 <_dtoa_r+0x102>
 800cdc8:	2301      	movs	r3, #1
 800cdca:	e7b5      	b.n	800cd38 <_dtoa_r+0x188>
 800cdcc:	900f      	str	r0, [sp, #60]	@ 0x3c
 800cdce:	e7b4      	b.n	800cd3a <_dtoa_r+0x18a>
 800cdd0:	9b04      	ldr	r3, [sp, #16]
 800cdd2:	1bdb      	subs	r3, r3, r7
 800cdd4:	9304      	str	r3, [sp, #16]
 800cdd6:	427b      	negs	r3, r7
 800cdd8:	930a      	str	r3, [sp, #40]	@ 0x28
 800cdda:	2300      	movs	r3, #0
 800cddc:	930e      	str	r3, [sp, #56]	@ 0x38
 800cdde:	e7c1      	b.n	800cd64 <_dtoa_r+0x1b4>
 800cde0:	2301      	movs	r3, #1
 800cde2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cde4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cde6:	eb07 0b03 	add.w	fp, r7, r3
 800cdea:	f10b 0301 	add.w	r3, fp, #1
 800cdee:	2b01      	cmp	r3, #1
 800cdf0:	9308      	str	r3, [sp, #32]
 800cdf2:	bfb8      	it	lt
 800cdf4:	2301      	movlt	r3, #1
 800cdf6:	e006      	b.n	800ce06 <_dtoa_r+0x256>
 800cdf8:	2301      	movs	r3, #1
 800cdfa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cdfc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	dd28      	ble.n	800ce54 <_dtoa_r+0x2a4>
 800ce02:	469b      	mov	fp, r3
 800ce04:	9308      	str	r3, [sp, #32]
 800ce06:	2100      	movs	r1, #0
 800ce08:	2204      	movs	r2, #4
 800ce0a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ce0e:	f102 0514 	add.w	r5, r2, #20
 800ce12:	429d      	cmp	r5, r3
 800ce14:	d926      	bls.n	800ce64 <_dtoa_r+0x2b4>
 800ce16:	6041      	str	r1, [r0, #4]
 800ce18:	4648      	mov	r0, r9
 800ce1a:	f000 fd9b 	bl	800d954 <_Balloc>
 800ce1e:	4682      	mov	sl, r0
 800ce20:	2800      	cmp	r0, #0
 800ce22:	d143      	bne.n	800ceac <_dtoa_r+0x2fc>
 800ce24:	4602      	mov	r2, r0
 800ce26:	f240 11af 	movw	r1, #431	@ 0x1af
 800ce2a:	4b1f      	ldr	r3, [pc, #124]	@ (800cea8 <_dtoa_r+0x2f8>)
 800ce2c:	e6d4      	b.n	800cbd8 <_dtoa_r+0x28>
 800ce2e:	2300      	movs	r3, #0
 800ce30:	e7e3      	b.n	800cdfa <_dtoa_r+0x24a>
 800ce32:	2300      	movs	r3, #0
 800ce34:	e7d5      	b.n	800cde2 <_dtoa_r+0x232>
 800ce36:	2401      	movs	r4, #1
 800ce38:	2300      	movs	r3, #0
 800ce3a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ce3c:	9320      	str	r3, [sp, #128]	@ 0x80
 800ce3e:	f04f 3bff 	mov.w	fp, #4294967295
 800ce42:	2200      	movs	r2, #0
 800ce44:	2312      	movs	r3, #18
 800ce46:	f8cd b020 	str.w	fp, [sp, #32]
 800ce4a:	9221      	str	r2, [sp, #132]	@ 0x84
 800ce4c:	e7db      	b.n	800ce06 <_dtoa_r+0x256>
 800ce4e:	2301      	movs	r3, #1
 800ce50:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce52:	e7f4      	b.n	800ce3e <_dtoa_r+0x28e>
 800ce54:	f04f 0b01 	mov.w	fp, #1
 800ce58:	465b      	mov	r3, fp
 800ce5a:	f8cd b020 	str.w	fp, [sp, #32]
 800ce5e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800ce62:	e7d0      	b.n	800ce06 <_dtoa_r+0x256>
 800ce64:	3101      	adds	r1, #1
 800ce66:	0052      	lsls	r2, r2, #1
 800ce68:	e7d1      	b.n	800ce0e <_dtoa_r+0x25e>
 800ce6a:	bf00      	nop
 800ce6c:	f3af 8000 	nop.w
 800ce70:	636f4361 	.word	0x636f4361
 800ce74:	3fd287a7 	.word	0x3fd287a7
 800ce78:	8b60c8b3 	.word	0x8b60c8b3
 800ce7c:	3fc68a28 	.word	0x3fc68a28
 800ce80:	509f79fb 	.word	0x509f79fb
 800ce84:	3fd34413 	.word	0x3fd34413
 800ce88:	0800ed0b 	.word	0x0800ed0b
 800ce8c:	0800ed22 	.word	0x0800ed22
 800ce90:	7ff00000 	.word	0x7ff00000
 800ce94:	0800ed07 	.word	0x0800ed07
 800ce98:	0800ecdb 	.word	0x0800ecdb
 800ce9c:	0800ecda 	.word	0x0800ecda
 800cea0:	3ff80000 	.word	0x3ff80000
 800cea4:	0800ee70 	.word	0x0800ee70
 800cea8:	0800ed7a 	.word	0x0800ed7a
 800ceac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ceb0:	6018      	str	r0, [r3, #0]
 800ceb2:	9b08      	ldr	r3, [sp, #32]
 800ceb4:	2b0e      	cmp	r3, #14
 800ceb6:	f200 80a1 	bhi.w	800cffc <_dtoa_r+0x44c>
 800ceba:	2c00      	cmp	r4, #0
 800cebc:	f000 809e 	beq.w	800cffc <_dtoa_r+0x44c>
 800cec0:	2f00      	cmp	r7, #0
 800cec2:	dd33      	ble.n	800cf2c <_dtoa_r+0x37c>
 800cec4:	4b9c      	ldr	r3, [pc, #624]	@ (800d138 <_dtoa_r+0x588>)
 800cec6:	f007 020f 	and.w	r2, r7, #15
 800ceca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cece:	05f8      	lsls	r0, r7, #23
 800ced0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ced4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800ced8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cedc:	d516      	bpl.n	800cf0c <_dtoa_r+0x35c>
 800cede:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cee2:	4b96      	ldr	r3, [pc, #600]	@ (800d13c <_dtoa_r+0x58c>)
 800cee4:	2603      	movs	r6, #3
 800cee6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ceea:	f7f3 fc8b 	bl	8000804 <__aeabi_ddiv>
 800ceee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cef2:	f004 040f 	and.w	r4, r4, #15
 800cef6:	4d91      	ldr	r5, [pc, #580]	@ (800d13c <_dtoa_r+0x58c>)
 800cef8:	b954      	cbnz	r4, 800cf10 <_dtoa_r+0x360>
 800cefa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cefe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf02:	f7f3 fc7f 	bl	8000804 <__aeabi_ddiv>
 800cf06:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cf0a:	e028      	b.n	800cf5e <_dtoa_r+0x3ae>
 800cf0c:	2602      	movs	r6, #2
 800cf0e:	e7f2      	b.n	800cef6 <_dtoa_r+0x346>
 800cf10:	07e1      	lsls	r1, r4, #31
 800cf12:	d508      	bpl.n	800cf26 <_dtoa_r+0x376>
 800cf14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cf18:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cf1c:	f7f3 fb48 	bl	80005b0 <__aeabi_dmul>
 800cf20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cf24:	3601      	adds	r6, #1
 800cf26:	1064      	asrs	r4, r4, #1
 800cf28:	3508      	adds	r5, #8
 800cf2a:	e7e5      	b.n	800cef8 <_dtoa_r+0x348>
 800cf2c:	f000 80af 	beq.w	800d08e <_dtoa_r+0x4de>
 800cf30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf34:	427c      	negs	r4, r7
 800cf36:	4b80      	ldr	r3, [pc, #512]	@ (800d138 <_dtoa_r+0x588>)
 800cf38:	f004 020f 	and.w	r2, r4, #15
 800cf3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf44:	f7f3 fb34 	bl	80005b0 <__aeabi_dmul>
 800cf48:	2602      	movs	r6, #2
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cf50:	4d7a      	ldr	r5, [pc, #488]	@ (800d13c <_dtoa_r+0x58c>)
 800cf52:	1124      	asrs	r4, r4, #4
 800cf54:	2c00      	cmp	r4, #0
 800cf56:	f040 808f 	bne.w	800d078 <_dtoa_r+0x4c8>
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d1d3      	bne.n	800cf06 <_dtoa_r+0x356>
 800cf5e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800cf62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	f000 8094 	beq.w	800d092 <_dtoa_r+0x4e2>
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	4620      	mov	r0, r4
 800cf6e:	4629      	mov	r1, r5
 800cf70:	4b73      	ldr	r3, [pc, #460]	@ (800d140 <_dtoa_r+0x590>)
 800cf72:	f7f3 fd8f 	bl	8000a94 <__aeabi_dcmplt>
 800cf76:	2800      	cmp	r0, #0
 800cf78:	f000 808b 	beq.w	800d092 <_dtoa_r+0x4e2>
 800cf7c:	9b08      	ldr	r3, [sp, #32]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	f000 8087 	beq.w	800d092 <_dtoa_r+0x4e2>
 800cf84:	f1bb 0f00 	cmp.w	fp, #0
 800cf88:	dd34      	ble.n	800cff4 <_dtoa_r+0x444>
 800cf8a:	4620      	mov	r0, r4
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	4629      	mov	r1, r5
 800cf90:	4b6c      	ldr	r3, [pc, #432]	@ (800d144 <_dtoa_r+0x594>)
 800cf92:	f7f3 fb0d 	bl	80005b0 <__aeabi_dmul>
 800cf96:	465c      	mov	r4, fp
 800cf98:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cf9c:	f107 38ff 	add.w	r8, r7, #4294967295
 800cfa0:	3601      	adds	r6, #1
 800cfa2:	4630      	mov	r0, r6
 800cfa4:	f7f3 fa9a 	bl	80004dc <__aeabi_i2d>
 800cfa8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cfac:	f7f3 fb00 	bl	80005b0 <__aeabi_dmul>
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	4b65      	ldr	r3, [pc, #404]	@ (800d148 <_dtoa_r+0x598>)
 800cfb4:	f7f3 f946 	bl	8000244 <__adddf3>
 800cfb8:	4605      	mov	r5, r0
 800cfba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cfbe:	2c00      	cmp	r4, #0
 800cfc0:	d16a      	bne.n	800d098 <_dtoa_r+0x4e8>
 800cfc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	4b60      	ldr	r3, [pc, #384]	@ (800d14c <_dtoa_r+0x59c>)
 800cfca:	f7f3 f939 	bl	8000240 <__aeabi_dsub>
 800cfce:	4602      	mov	r2, r0
 800cfd0:	460b      	mov	r3, r1
 800cfd2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cfd6:	462a      	mov	r2, r5
 800cfd8:	4633      	mov	r3, r6
 800cfda:	f7f3 fd79 	bl	8000ad0 <__aeabi_dcmpgt>
 800cfde:	2800      	cmp	r0, #0
 800cfe0:	f040 8298 	bne.w	800d514 <_dtoa_r+0x964>
 800cfe4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfe8:	462a      	mov	r2, r5
 800cfea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cfee:	f7f3 fd51 	bl	8000a94 <__aeabi_dcmplt>
 800cff2:	bb38      	cbnz	r0, 800d044 <_dtoa_r+0x494>
 800cff4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cff8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800cffc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cffe:	2b00      	cmp	r3, #0
 800d000:	f2c0 8157 	blt.w	800d2b2 <_dtoa_r+0x702>
 800d004:	2f0e      	cmp	r7, #14
 800d006:	f300 8154 	bgt.w	800d2b2 <_dtoa_r+0x702>
 800d00a:	4b4b      	ldr	r3, [pc, #300]	@ (800d138 <_dtoa_r+0x588>)
 800d00c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d010:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d014:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d018:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	f280 80e5 	bge.w	800d1ea <_dtoa_r+0x63a>
 800d020:	9b08      	ldr	r3, [sp, #32]
 800d022:	2b00      	cmp	r3, #0
 800d024:	f300 80e1 	bgt.w	800d1ea <_dtoa_r+0x63a>
 800d028:	d10c      	bne.n	800d044 <_dtoa_r+0x494>
 800d02a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d02e:	2200      	movs	r2, #0
 800d030:	4b46      	ldr	r3, [pc, #280]	@ (800d14c <_dtoa_r+0x59c>)
 800d032:	f7f3 fabd 	bl	80005b0 <__aeabi_dmul>
 800d036:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d03a:	f7f3 fd3f 	bl	8000abc <__aeabi_dcmpge>
 800d03e:	2800      	cmp	r0, #0
 800d040:	f000 8266 	beq.w	800d510 <_dtoa_r+0x960>
 800d044:	2400      	movs	r4, #0
 800d046:	4625      	mov	r5, r4
 800d048:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d04a:	4656      	mov	r6, sl
 800d04c:	ea6f 0803 	mvn.w	r8, r3
 800d050:	2700      	movs	r7, #0
 800d052:	4621      	mov	r1, r4
 800d054:	4648      	mov	r0, r9
 800d056:	f000 fcbd 	bl	800d9d4 <_Bfree>
 800d05a:	2d00      	cmp	r5, #0
 800d05c:	f000 80bd 	beq.w	800d1da <_dtoa_r+0x62a>
 800d060:	b12f      	cbz	r7, 800d06e <_dtoa_r+0x4be>
 800d062:	42af      	cmp	r7, r5
 800d064:	d003      	beq.n	800d06e <_dtoa_r+0x4be>
 800d066:	4639      	mov	r1, r7
 800d068:	4648      	mov	r0, r9
 800d06a:	f000 fcb3 	bl	800d9d4 <_Bfree>
 800d06e:	4629      	mov	r1, r5
 800d070:	4648      	mov	r0, r9
 800d072:	f000 fcaf 	bl	800d9d4 <_Bfree>
 800d076:	e0b0      	b.n	800d1da <_dtoa_r+0x62a>
 800d078:	07e2      	lsls	r2, r4, #31
 800d07a:	d505      	bpl.n	800d088 <_dtoa_r+0x4d8>
 800d07c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d080:	f7f3 fa96 	bl	80005b0 <__aeabi_dmul>
 800d084:	2301      	movs	r3, #1
 800d086:	3601      	adds	r6, #1
 800d088:	1064      	asrs	r4, r4, #1
 800d08a:	3508      	adds	r5, #8
 800d08c:	e762      	b.n	800cf54 <_dtoa_r+0x3a4>
 800d08e:	2602      	movs	r6, #2
 800d090:	e765      	b.n	800cf5e <_dtoa_r+0x3ae>
 800d092:	46b8      	mov	r8, r7
 800d094:	9c08      	ldr	r4, [sp, #32]
 800d096:	e784      	b.n	800cfa2 <_dtoa_r+0x3f2>
 800d098:	4b27      	ldr	r3, [pc, #156]	@ (800d138 <_dtoa_r+0x588>)
 800d09a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d09c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d0a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d0a4:	4454      	add	r4, sl
 800d0a6:	2900      	cmp	r1, #0
 800d0a8:	d054      	beq.n	800d154 <_dtoa_r+0x5a4>
 800d0aa:	2000      	movs	r0, #0
 800d0ac:	4928      	ldr	r1, [pc, #160]	@ (800d150 <_dtoa_r+0x5a0>)
 800d0ae:	f7f3 fba9 	bl	8000804 <__aeabi_ddiv>
 800d0b2:	4633      	mov	r3, r6
 800d0b4:	462a      	mov	r2, r5
 800d0b6:	f7f3 f8c3 	bl	8000240 <__aeabi_dsub>
 800d0ba:	4656      	mov	r6, sl
 800d0bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d0c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d0c4:	f7f3 fd24 	bl	8000b10 <__aeabi_d2iz>
 800d0c8:	4605      	mov	r5, r0
 800d0ca:	f7f3 fa07 	bl	80004dc <__aeabi_i2d>
 800d0ce:	4602      	mov	r2, r0
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d0d6:	f7f3 f8b3 	bl	8000240 <__aeabi_dsub>
 800d0da:	4602      	mov	r2, r0
 800d0dc:	460b      	mov	r3, r1
 800d0de:	3530      	adds	r5, #48	@ 0x30
 800d0e0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d0e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d0e8:	f806 5b01 	strb.w	r5, [r6], #1
 800d0ec:	f7f3 fcd2 	bl	8000a94 <__aeabi_dcmplt>
 800d0f0:	2800      	cmp	r0, #0
 800d0f2:	d172      	bne.n	800d1da <_dtoa_r+0x62a>
 800d0f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d0f8:	2000      	movs	r0, #0
 800d0fa:	4911      	ldr	r1, [pc, #68]	@ (800d140 <_dtoa_r+0x590>)
 800d0fc:	f7f3 f8a0 	bl	8000240 <__aeabi_dsub>
 800d100:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d104:	f7f3 fcc6 	bl	8000a94 <__aeabi_dcmplt>
 800d108:	2800      	cmp	r0, #0
 800d10a:	f040 80b4 	bne.w	800d276 <_dtoa_r+0x6c6>
 800d10e:	42a6      	cmp	r6, r4
 800d110:	f43f af70 	beq.w	800cff4 <_dtoa_r+0x444>
 800d114:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d118:	2200      	movs	r2, #0
 800d11a:	4b0a      	ldr	r3, [pc, #40]	@ (800d144 <_dtoa_r+0x594>)
 800d11c:	f7f3 fa48 	bl	80005b0 <__aeabi_dmul>
 800d120:	2200      	movs	r2, #0
 800d122:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d126:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d12a:	4b06      	ldr	r3, [pc, #24]	@ (800d144 <_dtoa_r+0x594>)
 800d12c:	f7f3 fa40 	bl	80005b0 <__aeabi_dmul>
 800d130:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d134:	e7c4      	b.n	800d0c0 <_dtoa_r+0x510>
 800d136:	bf00      	nop
 800d138:	0800ee70 	.word	0x0800ee70
 800d13c:	0800ee48 	.word	0x0800ee48
 800d140:	3ff00000 	.word	0x3ff00000
 800d144:	40240000 	.word	0x40240000
 800d148:	401c0000 	.word	0x401c0000
 800d14c:	40140000 	.word	0x40140000
 800d150:	3fe00000 	.word	0x3fe00000
 800d154:	4631      	mov	r1, r6
 800d156:	4628      	mov	r0, r5
 800d158:	f7f3 fa2a 	bl	80005b0 <__aeabi_dmul>
 800d15c:	4656      	mov	r6, sl
 800d15e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d162:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d164:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d168:	f7f3 fcd2 	bl	8000b10 <__aeabi_d2iz>
 800d16c:	4605      	mov	r5, r0
 800d16e:	f7f3 f9b5 	bl	80004dc <__aeabi_i2d>
 800d172:	4602      	mov	r2, r0
 800d174:	460b      	mov	r3, r1
 800d176:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d17a:	f7f3 f861 	bl	8000240 <__aeabi_dsub>
 800d17e:	4602      	mov	r2, r0
 800d180:	460b      	mov	r3, r1
 800d182:	3530      	adds	r5, #48	@ 0x30
 800d184:	f806 5b01 	strb.w	r5, [r6], #1
 800d188:	42a6      	cmp	r6, r4
 800d18a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d18e:	f04f 0200 	mov.w	r2, #0
 800d192:	d124      	bne.n	800d1de <_dtoa_r+0x62e>
 800d194:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d198:	4bae      	ldr	r3, [pc, #696]	@ (800d454 <_dtoa_r+0x8a4>)
 800d19a:	f7f3 f853 	bl	8000244 <__adddf3>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	460b      	mov	r3, r1
 800d1a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d1a6:	f7f3 fc93 	bl	8000ad0 <__aeabi_dcmpgt>
 800d1aa:	2800      	cmp	r0, #0
 800d1ac:	d163      	bne.n	800d276 <_dtoa_r+0x6c6>
 800d1ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d1b2:	2000      	movs	r0, #0
 800d1b4:	49a7      	ldr	r1, [pc, #668]	@ (800d454 <_dtoa_r+0x8a4>)
 800d1b6:	f7f3 f843 	bl	8000240 <__aeabi_dsub>
 800d1ba:	4602      	mov	r2, r0
 800d1bc:	460b      	mov	r3, r1
 800d1be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d1c2:	f7f3 fc67 	bl	8000a94 <__aeabi_dcmplt>
 800d1c6:	2800      	cmp	r0, #0
 800d1c8:	f43f af14 	beq.w	800cff4 <_dtoa_r+0x444>
 800d1cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d1ce:	1e73      	subs	r3, r6, #1
 800d1d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d1d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d1d6:	2b30      	cmp	r3, #48	@ 0x30
 800d1d8:	d0f8      	beq.n	800d1cc <_dtoa_r+0x61c>
 800d1da:	4647      	mov	r7, r8
 800d1dc:	e03b      	b.n	800d256 <_dtoa_r+0x6a6>
 800d1de:	4b9e      	ldr	r3, [pc, #632]	@ (800d458 <_dtoa_r+0x8a8>)
 800d1e0:	f7f3 f9e6 	bl	80005b0 <__aeabi_dmul>
 800d1e4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d1e8:	e7bc      	b.n	800d164 <_dtoa_r+0x5b4>
 800d1ea:	4656      	mov	r6, sl
 800d1ec:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800d1f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1f4:	4620      	mov	r0, r4
 800d1f6:	4629      	mov	r1, r5
 800d1f8:	f7f3 fb04 	bl	8000804 <__aeabi_ddiv>
 800d1fc:	f7f3 fc88 	bl	8000b10 <__aeabi_d2iz>
 800d200:	4680      	mov	r8, r0
 800d202:	f7f3 f96b 	bl	80004dc <__aeabi_i2d>
 800d206:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d20a:	f7f3 f9d1 	bl	80005b0 <__aeabi_dmul>
 800d20e:	4602      	mov	r2, r0
 800d210:	460b      	mov	r3, r1
 800d212:	4620      	mov	r0, r4
 800d214:	4629      	mov	r1, r5
 800d216:	f7f3 f813 	bl	8000240 <__aeabi_dsub>
 800d21a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d21e:	9d08      	ldr	r5, [sp, #32]
 800d220:	f806 4b01 	strb.w	r4, [r6], #1
 800d224:	eba6 040a 	sub.w	r4, r6, sl
 800d228:	42a5      	cmp	r5, r4
 800d22a:	4602      	mov	r2, r0
 800d22c:	460b      	mov	r3, r1
 800d22e:	d133      	bne.n	800d298 <_dtoa_r+0x6e8>
 800d230:	f7f3 f808 	bl	8000244 <__adddf3>
 800d234:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d238:	4604      	mov	r4, r0
 800d23a:	460d      	mov	r5, r1
 800d23c:	f7f3 fc48 	bl	8000ad0 <__aeabi_dcmpgt>
 800d240:	b9c0      	cbnz	r0, 800d274 <_dtoa_r+0x6c4>
 800d242:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d246:	4620      	mov	r0, r4
 800d248:	4629      	mov	r1, r5
 800d24a:	f7f3 fc19 	bl	8000a80 <__aeabi_dcmpeq>
 800d24e:	b110      	cbz	r0, 800d256 <_dtoa_r+0x6a6>
 800d250:	f018 0f01 	tst.w	r8, #1
 800d254:	d10e      	bne.n	800d274 <_dtoa_r+0x6c4>
 800d256:	4648      	mov	r0, r9
 800d258:	9903      	ldr	r1, [sp, #12]
 800d25a:	f000 fbbb 	bl	800d9d4 <_Bfree>
 800d25e:	2300      	movs	r3, #0
 800d260:	7033      	strb	r3, [r6, #0]
 800d262:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d264:	3701      	adds	r7, #1
 800d266:	601f      	str	r7, [r3, #0]
 800d268:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	f000 824b 	beq.w	800d706 <_dtoa_r+0xb56>
 800d270:	601e      	str	r6, [r3, #0]
 800d272:	e248      	b.n	800d706 <_dtoa_r+0xb56>
 800d274:	46b8      	mov	r8, r7
 800d276:	4633      	mov	r3, r6
 800d278:	461e      	mov	r6, r3
 800d27a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d27e:	2a39      	cmp	r2, #57	@ 0x39
 800d280:	d106      	bne.n	800d290 <_dtoa_r+0x6e0>
 800d282:	459a      	cmp	sl, r3
 800d284:	d1f8      	bne.n	800d278 <_dtoa_r+0x6c8>
 800d286:	2230      	movs	r2, #48	@ 0x30
 800d288:	f108 0801 	add.w	r8, r8, #1
 800d28c:	f88a 2000 	strb.w	r2, [sl]
 800d290:	781a      	ldrb	r2, [r3, #0]
 800d292:	3201      	adds	r2, #1
 800d294:	701a      	strb	r2, [r3, #0]
 800d296:	e7a0      	b.n	800d1da <_dtoa_r+0x62a>
 800d298:	2200      	movs	r2, #0
 800d29a:	4b6f      	ldr	r3, [pc, #444]	@ (800d458 <_dtoa_r+0x8a8>)
 800d29c:	f7f3 f988 	bl	80005b0 <__aeabi_dmul>
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	4604      	mov	r4, r0
 800d2a6:	460d      	mov	r5, r1
 800d2a8:	f7f3 fbea 	bl	8000a80 <__aeabi_dcmpeq>
 800d2ac:	2800      	cmp	r0, #0
 800d2ae:	d09f      	beq.n	800d1f0 <_dtoa_r+0x640>
 800d2b0:	e7d1      	b.n	800d256 <_dtoa_r+0x6a6>
 800d2b2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d2b4:	2a00      	cmp	r2, #0
 800d2b6:	f000 80ea 	beq.w	800d48e <_dtoa_r+0x8de>
 800d2ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d2bc:	2a01      	cmp	r2, #1
 800d2be:	f300 80cd 	bgt.w	800d45c <_dtoa_r+0x8ac>
 800d2c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d2c4:	2a00      	cmp	r2, #0
 800d2c6:	f000 80c1 	beq.w	800d44c <_dtoa_r+0x89c>
 800d2ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d2ce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d2d0:	9e04      	ldr	r6, [sp, #16]
 800d2d2:	9a04      	ldr	r2, [sp, #16]
 800d2d4:	2101      	movs	r1, #1
 800d2d6:	441a      	add	r2, r3
 800d2d8:	9204      	str	r2, [sp, #16]
 800d2da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d2dc:	4648      	mov	r0, r9
 800d2de:	441a      	add	r2, r3
 800d2e0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d2e2:	f000 fc2b 	bl	800db3c <__i2b>
 800d2e6:	4605      	mov	r5, r0
 800d2e8:	b166      	cbz	r6, 800d304 <_dtoa_r+0x754>
 800d2ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	dd09      	ble.n	800d304 <_dtoa_r+0x754>
 800d2f0:	42b3      	cmp	r3, r6
 800d2f2:	bfa8      	it	ge
 800d2f4:	4633      	movge	r3, r6
 800d2f6:	9a04      	ldr	r2, [sp, #16]
 800d2f8:	1af6      	subs	r6, r6, r3
 800d2fa:	1ad2      	subs	r2, r2, r3
 800d2fc:	9204      	str	r2, [sp, #16]
 800d2fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d300:	1ad3      	subs	r3, r2, r3
 800d302:	9309      	str	r3, [sp, #36]	@ 0x24
 800d304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d306:	b30b      	cbz	r3, 800d34c <_dtoa_r+0x79c>
 800d308:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	f000 80c6 	beq.w	800d49c <_dtoa_r+0x8ec>
 800d310:	2c00      	cmp	r4, #0
 800d312:	f000 80c0 	beq.w	800d496 <_dtoa_r+0x8e6>
 800d316:	4629      	mov	r1, r5
 800d318:	4622      	mov	r2, r4
 800d31a:	4648      	mov	r0, r9
 800d31c:	f000 fcc6 	bl	800dcac <__pow5mult>
 800d320:	9a03      	ldr	r2, [sp, #12]
 800d322:	4601      	mov	r1, r0
 800d324:	4605      	mov	r5, r0
 800d326:	4648      	mov	r0, r9
 800d328:	f000 fc1e 	bl	800db68 <__multiply>
 800d32c:	9903      	ldr	r1, [sp, #12]
 800d32e:	4680      	mov	r8, r0
 800d330:	4648      	mov	r0, r9
 800d332:	f000 fb4f 	bl	800d9d4 <_Bfree>
 800d336:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d338:	1b1b      	subs	r3, r3, r4
 800d33a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d33c:	f000 80b1 	beq.w	800d4a2 <_dtoa_r+0x8f2>
 800d340:	4641      	mov	r1, r8
 800d342:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d344:	4648      	mov	r0, r9
 800d346:	f000 fcb1 	bl	800dcac <__pow5mult>
 800d34a:	9003      	str	r0, [sp, #12]
 800d34c:	2101      	movs	r1, #1
 800d34e:	4648      	mov	r0, r9
 800d350:	f000 fbf4 	bl	800db3c <__i2b>
 800d354:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d356:	4604      	mov	r4, r0
 800d358:	2b00      	cmp	r3, #0
 800d35a:	f000 81d8 	beq.w	800d70e <_dtoa_r+0xb5e>
 800d35e:	461a      	mov	r2, r3
 800d360:	4601      	mov	r1, r0
 800d362:	4648      	mov	r0, r9
 800d364:	f000 fca2 	bl	800dcac <__pow5mult>
 800d368:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d36a:	4604      	mov	r4, r0
 800d36c:	2b01      	cmp	r3, #1
 800d36e:	f300 809f 	bgt.w	800d4b0 <_dtoa_r+0x900>
 800d372:	9b06      	ldr	r3, [sp, #24]
 800d374:	2b00      	cmp	r3, #0
 800d376:	f040 8097 	bne.w	800d4a8 <_dtoa_r+0x8f8>
 800d37a:	9b07      	ldr	r3, [sp, #28]
 800d37c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d380:	2b00      	cmp	r3, #0
 800d382:	f040 8093 	bne.w	800d4ac <_dtoa_r+0x8fc>
 800d386:	9b07      	ldr	r3, [sp, #28]
 800d388:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d38c:	0d1b      	lsrs	r3, r3, #20
 800d38e:	051b      	lsls	r3, r3, #20
 800d390:	b133      	cbz	r3, 800d3a0 <_dtoa_r+0x7f0>
 800d392:	9b04      	ldr	r3, [sp, #16]
 800d394:	3301      	adds	r3, #1
 800d396:	9304      	str	r3, [sp, #16]
 800d398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d39a:	3301      	adds	r3, #1
 800d39c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d39e:	2301      	movs	r3, #1
 800d3a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d3a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	f000 81b8 	beq.w	800d71a <_dtoa_r+0xb6a>
 800d3aa:	6923      	ldr	r3, [r4, #16]
 800d3ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d3b0:	6918      	ldr	r0, [r3, #16]
 800d3b2:	f000 fb77 	bl	800daa4 <__hi0bits>
 800d3b6:	f1c0 0020 	rsb	r0, r0, #32
 800d3ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3bc:	4418      	add	r0, r3
 800d3be:	f010 001f 	ands.w	r0, r0, #31
 800d3c2:	f000 8082 	beq.w	800d4ca <_dtoa_r+0x91a>
 800d3c6:	f1c0 0320 	rsb	r3, r0, #32
 800d3ca:	2b04      	cmp	r3, #4
 800d3cc:	dd73      	ble.n	800d4b6 <_dtoa_r+0x906>
 800d3ce:	9b04      	ldr	r3, [sp, #16]
 800d3d0:	f1c0 001c 	rsb	r0, r0, #28
 800d3d4:	4403      	add	r3, r0
 800d3d6:	9304      	str	r3, [sp, #16]
 800d3d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3da:	4406      	add	r6, r0
 800d3dc:	4403      	add	r3, r0
 800d3de:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3e0:	9b04      	ldr	r3, [sp, #16]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	dd05      	ble.n	800d3f2 <_dtoa_r+0x842>
 800d3e6:	461a      	mov	r2, r3
 800d3e8:	4648      	mov	r0, r9
 800d3ea:	9903      	ldr	r1, [sp, #12]
 800d3ec:	f000 fcb8 	bl	800dd60 <__lshift>
 800d3f0:	9003      	str	r0, [sp, #12]
 800d3f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	dd05      	ble.n	800d404 <_dtoa_r+0x854>
 800d3f8:	4621      	mov	r1, r4
 800d3fa:	461a      	mov	r2, r3
 800d3fc:	4648      	mov	r0, r9
 800d3fe:	f000 fcaf 	bl	800dd60 <__lshift>
 800d402:	4604      	mov	r4, r0
 800d404:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d406:	2b00      	cmp	r3, #0
 800d408:	d061      	beq.n	800d4ce <_dtoa_r+0x91e>
 800d40a:	4621      	mov	r1, r4
 800d40c:	9803      	ldr	r0, [sp, #12]
 800d40e:	f000 fd13 	bl	800de38 <__mcmp>
 800d412:	2800      	cmp	r0, #0
 800d414:	da5b      	bge.n	800d4ce <_dtoa_r+0x91e>
 800d416:	2300      	movs	r3, #0
 800d418:	220a      	movs	r2, #10
 800d41a:	4648      	mov	r0, r9
 800d41c:	9903      	ldr	r1, [sp, #12]
 800d41e:	f000 fafb 	bl	800da18 <__multadd>
 800d422:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d424:	f107 38ff 	add.w	r8, r7, #4294967295
 800d428:	9003      	str	r0, [sp, #12]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	f000 8177 	beq.w	800d71e <_dtoa_r+0xb6e>
 800d430:	4629      	mov	r1, r5
 800d432:	2300      	movs	r3, #0
 800d434:	220a      	movs	r2, #10
 800d436:	4648      	mov	r0, r9
 800d438:	f000 faee 	bl	800da18 <__multadd>
 800d43c:	f1bb 0f00 	cmp.w	fp, #0
 800d440:	4605      	mov	r5, r0
 800d442:	dc6f      	bgt.n	800d524 <_dtoa_r+0x974>
 800d444:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d446:	2b02      	cmp	r3, #2
 800d448:	dc49      	bgt.n	800d4de <_dtoa_r+0x92e>
 800d44a:	e06b      	b.n	800d524 <_dtoa_r+0x974>
 800d44c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d44e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d452:	e73c      	b.n	800d2ce <_dtoa_r+0x71e>
 800d454:	3fe00000 	.word	0x3fe00000
 800d458:	40240000 	.word	0x40240000
 800d45c:	9b08      	ldr	r3, [sp, #32]
 800d45e:	1e5c      	subs	r4, r3, #1
 800d460:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d462:	42a3      	cmp	r3, r4
 800d464:	db09      	blt.n	800d47a <_dtoa_r+0x8ca>
 800d466:	1b1c      	subs	r4, r3, r4
 800d468:	9b08      	ldr	r3, [sp, #32]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	f6bf af30 	bge.w	800d2d0 <_dtoa_r+0x720>
 800d470:	9b04      	ldr	r3, [sp, #16]
 800d472:	9a08      	ldr	r2, [sp, #32]
 800d474:	1a9e      	subs	r6, r3, r2
 800d476:	2300      	movs	r3, #0
 800d478:	e72b      	b.n	800d2d2 <_dtoa_r+0x722>
 800d47a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d47c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d47e:	1ae3      	subs	r3, r4, r3
 800d480:	441a      	add	r2, r3
 800d482:	940a      	str	r4, [sp, #40]	@ 0x28
 800d484:	9e04      	ldr	r6, [sp, #16]
 800d486:	2400      	movs	r4, #0
 800d488:	9b08      	ldr	r3, [sp, #32]
 800d48a:	920e      	str	r2, [sp, #56]	@ 0x38
 800d48c:	e721      	b.n	800d2d2 <_dtoa_r+0x722>
 800d48e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d490:	9e04      	ldr	r6, [sp, #16]
 800d492:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d494:	e728      	b.n	800d2e8 <_dtoa_r+0x738>
 800d496:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d49a:	e751      	b.n	800d340 <_dtoa_r+0x790>
 800d49c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d49e:	9903      	ldr	r1, [sp, #12]
 800d4a0:	e750      	b.n	800d344 <_dtoa_r+0x794>
 800d4a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d4a6:	e751      	b.n	800d34c <_dtoa_r+0x79c>
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	e779      	b.n	800d3a0 <_dtoa_r+0x7f0>
 800d4ac:	9b06      	ldr	r3, [sp, #24]
 800d4ae:	e777      	b.n	800d3a0 <_dtoa_r+0x7f0>
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800d4b4:	e779      	b.n	800d3aa <_dtoa_r+0x7fa>
 800d4b6:	d093      	beq.n	800d3e0 <_dtoa_r+0x830>
 800d4b8:	9a04      	ldr	r2, [sp, #16]
 800d4ba:	331c      	adds	r3, #28
 800d4bc:	441a      	add	r2, r3
 800d4be:	9204      	str	r2, [sp, #16]
 800d4c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d4c2:	441e      	add	r6, r3
 800d4c4:	441a      	add	r2, r3
 800d4c6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d4c8:	e78a      	b.n	800d3e0 <_dtoa_r+0x830>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	e7f4      	b.n	800d4b8 <_dtoa_r+0x908>
 800d4ce:	9b08      	ldr	r3, [sp, #32]
 800d4d0:	46b8      	mov	r8, r7
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	dc20      	bgt.n	800d518 <_dtoa_r+0x968>
 800d4d6:	469b      	mov	fp, r3
 800d4d8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d4da:	2b02      	cmp	r3, #2
 800d4dc:	dd1e      	ble.n	800d51c <_dtoa_r+0x96c>
 800d4de:	f1bb 0f00 	cmp.w	fp, #0
 800d4e2:	f47f adb1 	bne.w	800d048 <_dtoa_r+0x498>
 800d4e6:	4621      	mov	r1, r4
 800d4e8:	465b      	mov	r3, fp
 800d4ea:	2205      	movs	r2, #5
 800d4ec:	4648      	mov	r0, r9
 800d4ee:	f000 fa93 	bl	800da18 <__multadd>
 800d4f2:	4601      	mov	r1, r0
 800d4f4:	4604      	mov	r4, r0
 800d4f6:	9803      	ldr	r0, [sp, #12]
 800d4f8:	f000 fc9e 	bl	800de38 <__mcmp>
 800d4fc:	2800      	cmp	r0, #0
 800d4fe:	f77f ada3 	ble.w	800d048 <_dtoa_r+0x498>
 800d502:	4656      	mov	r6, sl
 800d504:	2331      	movs	r3, #49	@ 0x31
 800d506:	f108 0801 	add.w	r8, r8, #1
 800d50a:	f806 3b01 	strb.w	r3, [r6], #1
 800d50e:	e59f      	b.n	800d050 <_dtoa_r+0x4a0>
 800d510:	46b8      	mov	r8, r7
 800d512:	9c08      	ldr	r4, [sp, #32]
 800d514:	4625      	mov	r5, r4
 800d516:	e7f4      	b.n	800d502 <_dtoa_r+0x952>
 800d518:	f8dd b020 	ldr.w	fp, [sp, #32]
 800d51c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d51e:	2b00      	cmp	r3, #0
 800d520:	f000 8101 	beq.w	800d726 <_dtoa_r+0xb76>
 800d524:	2e00      	cmp	r6, #0
 800d526:	dd05      	ble.n	800d534 <_dtoa_r+0x984>
 800d528:	4629      	mov	r1, r5
 800d52a:	4632      	mov	r2, r6
 800d52c:	4648      	mov	r0, r9
 800d52e:	f000 fc17 	bl	800dd60 <__lshift>
 800d532:	4605      	mov	r5, r0
 800d534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d536:	2b00      	cmp	r3, #0
 800d538:	d05c      	beq.n	800d5f4 <_dtoa_r+0xa44>
 800d53a:	4648      	mov	r0, r9
 800d53c:	6869      	ldr	r1, [r5, #4]
 800d53e:	f000 fa09 	bl	800d954 <_Balloc>
 800d542:	4606      	mov	r6, r0
 800d544:	b928      	cbnz	r0, 800d552 <_dtoa_r+0x9a2>
 800d546:	4602      	mov	r2, r0
 800d548:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d54c:	4b80      	ldr	r3, [pc, #512]	@ (800d750 <_dtoa_r+0xba0>)
 800d54e:	f7ff bb43 	b.w	800cbd8 <_dtoa_r+0x28>
 800d552:	692a      	ldr	r2, [r5, #16]
 800d554:	f105 010c 	add.w	r1, r5, #12
 800d558:	3202      	adds	r2, #2
 800d55a:	0092      	lsls	r2, r2, #2
 800d55c:	300c      	adds	r0, #12
 800d55e:	f000 ff9d 	bl	800e49c <memcpy>
 800d562:	2201      	movs	r2, #1
 800d564:	4631      	mov	r1, r6
 800d566:	4648      	mov	r0, r9
 800d568:	f000 fbfa 	bl	800dd60 <__lshift>
 800d56c:	462f      	mov	r7, r5
 800d56e:	4605      	mov	r5, r0
 800d570:	f10a 0301 	add.w	r3, sl, #1
 800d574:	9304      	str	r3, [sp, #16]
 800d576:	eb0a 030b 	add.w	r3, sl, fp
 800d57a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d57c:	9b06      	ldr	r3, [sp, #24]
 800d57e:	f003 0301 	and.w	r3, r3, #1
 800d582:	9309      	str	r3, [sp, #36]	@ 0x24
 800d584:	9b04      	ldr	r3, [sp, #16]
 800d586:	4621      	mov	r1, r4
 800d588:	9803      	ldr	r0, [sp, #12]
 800d58a:	f103 3bff 	add.w	fp, r3, #4294967295
 800d58e:	f7ff fa86 	bl	800ca9e <quorem>
 800d592:	4603      	mov	r3, r0
 800d594:	4639      	mov	r1, r7
 800d596:	3330      	adds	r3, #48	@ 0x30
 800d598:	9006      	str	r0, [sp, #24]
 800d59a:	9803      	ldr	r0, [sp, #12]
 800d59c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d59e:	f000 fc4b 	bl	800de38 <__mcmp>
 800d5a2:	462a      	mov	r2, r5
 800d5a4:	9008      	str	r0, [sp, #32]
 800d5a6:	4621      	mov	r1, r4
 800d5a8:	4648      	mov	r0, r9
 800d5aa:	f000 fc61 	bl	800de70 <__mdiff>
 800d5ae:	68c2      	ldr	r2, [r0, #12]
 800d5b0:	4606      	mov	r6, r0
 800d5b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d5b4:	bb02      	cbnz	r2, 800d5f8 <_dtoa_r+0xa48>
 800d5b6:	4601      	mov	r1, r0
 800d5b8:	9803      	ldr	r0, [sp, #12]
 800d5ba:	f000 fc3d 	bl	800de38 <__mcmp>
 800d5be:	4602      	mov	r2, r0
 800d5c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d5c2:	4631      	mov	r1, r6
 800d5c4:	4648      	mov	r0, r9
 800d5c6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800d5ca:	f000 fa03 	bl	800d9d4 <_Bfree>
 800d5ce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d5d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d5d2:	9e04      	ldr	r6, [sp, #16]
 800d5d4:	ea42 0103 	orr.w	r1, r2, r3
 800d5d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5da:	4319      	orrs	r1, r3
 800d5dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d5de:	d10d      	bne.n	800d5fc <_dtoa_r+0xa4c>
 800d5e0:	2b39      	cmp	r3, #57	@ 0x39
 800d5e2:	d027      	beq.n	800d634 <_dtoa_r+0xa84>
 800d5e4:	9a08      	ldr	r2, [sp, #32]
 800d5e6:	2a00      	cmp	r2, #0
 800d5e8:	dd01      	ble.n	800d5ee <_dtoa_r+0xa3e>
 800d5ea:	9b06      	ldr	r3, [sp, #24]
 800d5ec:	3331      	adds	r3, #49	@ 0x31
 800d5ee:	f88b 3000 	strb.w	r3, [fp]
 800d5f2:	e52e      	b.n	800d052 <_dtoa_r+0x4a2>
 800d5f4:	4628      	mov	r0, r5
 800d5f6:	e7b9      	b.n	800d56c <_dtoa_r+0x9bc>
 800d5f8:	2201      	movs	r2, #1
 800d5fa:	e7e2      	b.n	800d5c2 <_dtoa_r+0xa12>
 800d5fc:	9908      	ldr	r1, [sp, #32]
 800d5fe:	2900      	cmp	r1, #0
 800d600:	db04      	blt.n	800d60c <_dtoa_r+0xa5c>
 800d602:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800d604:	4301      	orrs	r1, r0
 800d606:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d608:	4301      	orrs	r1, r0
 800d60a:	d120      	bne.n	800d64e <_dtoa_r+0xa9e>
 800d60c:	2a00      	cmp	r2, #0
 800d60e:	ddee      	ble.n	800d5ee <_dtoa_r+0xa3e>
 800d610:	2201      	movs	r2, #1
 800d612:	9903      	ldr	r1, [sp, #12]
 800d614:	4648      	mov	r0, r9
 800d616:	9304      	str	r3, [sp, #16]
 800d618:	f000 fba2 	bl	800dd60 <__lshift>
 800d61c:	4621      	mov	r1, r4
 800d61e:	9003      	str	r0, [sp, #12]
 800d620:	f000 fc0a 	bl	800de38 <__mcmp>
 800d624:	2800      	cmp	r0, #0
 800d626:	9b04      	ldr	r3, [sp, #16]
 800d628:	dc02      	bgt.n	800d630 <_dtoa_r+0xa80>
 800d62a:	d1e0      	bne.n	800d5ee <_dtoa_r+0xa3e>
 800d62c:	07da      	lsls	r2, r3, #31
 800d62e:	d5de      	bpl.n	800d5ee <_dtoa_r+0xa3e>
 800d630:	2b39      	cmp	r3, #57	@ 0x39
 800d632:	d1da      	bne.n	800d5ea <_dtoa_r+0xa3a>
 800d634:	2339      	movs	r3, #57	@ 0x39
 800d636:	f88b 3000 	strb.w	r3, [fp]
 800d63a:	4633      	mov	r3, r6
 800d63c:	461e      	mov	r6, r3
 800d63e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d642:	3b01      	subs	r3, #1
 800d644:	2a39      	cmp	r2, #57	@ 0x39
 800d646:	d04e      	beq.n	800d6e6 <_dtoa_r+0xb36>
 800d648:	3201      	adds	r2, #1
 800d64a:	701a      	strb	r2, [r3, #0]
 800d64c:	e501      	b.n	800d052 <_dtoa_r+0x4a2>
 800d64e:	2a00      	cmp	r2, #0
 800d650:	dd03      	ble.n	800d65a <_dtoa_r+0xaaa>
 800d652:	2b39      	cmp	r3, #57	@ 0x39
 800d654:	d0ee      	beq.n	800d634 <_dtoa_r+0xa84>
 800d656:	3301      	adds	r3, #1
 800d658:	e7c9      	b.n	800d5ee <_dtoa_r+0xa3e>
 800d65a:	9a04      	ldr	r2, [sp, #16]
 800d65c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d65e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d662:	428a      	cmp	r2, r1
 800d664:	d028      	beq.n	800d6b8 <_dtoa_r+0xb08>
 800d666:	2300      	movs	r3, #0
 800d668:	220a      	movs	r2, #10
 800d66a:	9903      	ldr	r1, [sp, #12]
 800d66c:	4648      	mov	r0, r9
 800d66e:	f000 f9d3 	bl	800da18 <__multadd>
 800d672:	42af      	cmp	r7, r5
 800d674:	9003      	str	r0, [sp, #12]
 800d676:	f04f 0300 	mov.w	r3, #0
 800d67a:	f04f 020a 	mov.w	r2, #10
 800d67e:	4639      	mov	r1, r7
 800d680:	4648      	mov	r0, r9
 800d682:	d107      	bne.n	800d694 <_dtoa_r+0xae4>
 800d684:	f000 f9c8 	bl	800da18 <__multadd>
 800d688:	4607      	mov	r7, r0
 800d68a:	4605      	mov	r5, r0
 800d68c:	9b04      	ldr	r3, [sp, #16]
 800d68e:	3301      	adds	r3, #1
 800d690:	9304      	str	r3, [sp, #16]
 800d692:	e777      	b.n	800d584 <_dtoa_r+0x9d4>
 800d694:	f000 f9c0 	bl	800da18 <__multadd>
 800d698:	4629      	mov	r1, r5
 800d69a:	4607      	mov	r7, r0
 800d69c:	2300      	movs	r3, #0
 800d69e:	220a      	movs	r2, #10
 800d6a0:	4648      	mov	r0, r9
 800d6a2:	f000 f9b9 	bl	800da18 <__multadd>
 800d6a6:	4605      	mov	r5, r0
 800d6a8:	e7f0      	b.n	800d68c <_dtoa_r+0xadc>
 800d6aa:	f1bb 0f00 	cmp.w	fp, #0
 800d6ae:	bfcc      	ite	gt
 800d6b0:	465e      	movgt	r6, fp
 800d6b2:	2601      	movle	r6, #1
 800d6b4:	2700      	movs	r7, #0
 800d6b6:	4456      	add	r6, sl
 800d6b8:	2201      	movs	r2, #1
 800d6ba:	9903      	ldr	r1, [sp, #12]
 800d6bc:	4648      	mov	r0, r9
 800d6be:	9304      	str	r3, [sp, #16]
 800d6c0:	f000 fb4e 	bl	800dd60 <__lshift>
 800d6c4:	4621      	mov	r1, r4
 800d6c6:	9003      	str	r0, [sp, #12]
 800d6c8:	f000 fbb6 	bl	800de38 <__mcmp>
 800d6cc:	2800      	cmp	r0, #0
 800d6ce:	dcb4      	bgt.n	800d63a <_dtoa_r+0xa8a>
 800d6d0:	d102      	bne.n	800d6d8 <_dtoa_r+0xb28>
 800d6d2:	9b04      	ldr	r3, [sp, #16]
 800d6d4:	07db      	lsls	r3, r3, #31
 800d6d6:	d4b0      	bmi.n	800d63a <_dtoa_r+0xa8a>
 800d6d8:	4633      	mov	r3, r6
 800d6da:	461e      	mov	r6, r3
 800d6dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d6e0:	2a30      	cmp	r2, #48	@ 0x30
 800d6e2:	d0fa      	beq.n	800d6da <_dtoa_r+0xb2a>
 800d6e4:	e4b5      	b.n	800d052 <_dtoa_r+0x4a2>
 800d6e6:	459a      	cmp	sl, r3
 800d6e8:	d1a8      	bne.n	800d63c <_dtoa_r+0xa8c>
 800d6ea:	2331      	movs	r3, #49	@ 0x31
 800d6ec:	f108 0801 	add.w	r8, r8, #1
 800d6f0:	f88a 3000 	strb.w	r3, [sl]
 800d6f4:	e4ad      	b.n	800d052 <_dtoa_r+0x4a2>
 800d6f6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d6f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d754 <_dtoa_r+0xba4>
 800d6fc:	b11b      	cbz	r3, 800d706 <_dtoa_r+0xb56>
 800d6fe:	f10a 0308 	add.w	r3, sl, #8
 800d702:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d704:	6013      	str	r3, [r2, #0]
 800d706:	4650      	mov	r0, sl
 800d708:	b017      	add	sp, #92	@ 0x5c
 800d70a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d70e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d710:	2b01      	cmp	r3, #1
 800d712:	f77f ae2e 	ble.w	800d372 <_dtoa_r+0x7c2>
 800d716:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d718:	930a      	str	r3, [sp, #40]	@ 0x28
 800d71a:	2001      	movs	r0, #1
 800d71c:	e64d      	b.n	800d3ba <_dtoa_r+0x80a>
 800d71e:	f1bb 0f00 	cmp.w	fp, #0
 800d722:	f77f aed9 	ble.w	800d4d8 <_dtoa_r+0x928>
 800d726:	4656      	mov	r6, sl
 800d728:	4621      	mov	r1, r4
 800d72a:	9803      	ldr	r0, [sp, #12]
 800d72c:	f7ff f9b7 	bl	800ca9e <quorem>
 800d730:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d734:	f806 3b01 	strb.w	r3, [r6], #1
 800d738:	eba6 020a 	sub.w	r2, r6, sl
 800d73c:	4593      	cmp	fp, r2
 800d73e:	ddb4      	ble.n	800d6aa <_dtoa_r+0xafa>
 800d740:	2300      	movs	r3, #0
 800d742:	220a      	movs	r2, #10
 800d744:	4648      	mov	r0, r9
 800d746:	9903      	ldr	r1, [sp, #12]
 800d748:	f000 f966 	bl	800da18 <__multadd>
 800d74c:	9003      	str	r0, [sp, #12]
 800d74e:	e7eb      	b.n	800d728 <_dtoa_r+0xb78>
 800d750:	0800ed7a 	.word	0x0800ed7a
 800d754:	0800ecfe 	.word	0x0800ecfe

0800d758 <_free_r>:
 800d758:	b538      	push	{r3, r4, r5, lr}
 800d75a:	4605      	mov	r5, r0
 800d75c:	2900      	cmp	r1, #0
 800d75e:	d040      	beq.n	800d7e2 <_free_r+0x8a>
 800d760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d764:	1f0c      	subs	r4, r1, #4
 800d766:	2b00      	cmp	r3, #0
 800d768:	bfb8      	it	lt
 800d76a:	18e4      	addlt	r4, r4, r3
 800d76c:	f000 f8e6 	bl	800d93c <__malloc_lock>
 800d770:	4a1c      	ldr	r2, [pc, #112]	@ (800d7e4 <_free_r+0x8c>)
 800d772:	6813      	ldr	r3, [r2, #0]
 800d774:	b933      	cbnz	r3, 800d784 <_free_r+0x2c>
 800d776:	6063      	str	r3, [r4, #4]
 800d778:	6014      	str	r4, [r2, #0]
 800d77a:	4628      	mov	r0, r5
 800d77c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d780:	f000 b8e2 	b.w	800d948 <__malloc_unlock>
 800d784:	42a3      	cmp	r3, r4
 800d786:	d908      	bls.n	800d79a <_free_r+0x42>
 800d788:	6820      	ldr	r0, [r4, #0]
 800d78a:	1821      	adds	r1, r4, r0
 800d78c:	428b      	cmp	r3, r1
 800d78e:	bf01      	itttt	eq
 800d790:	6819      	ldreq	r1, [r3, #0]
 800d792:	685b      	ldreq	r3, [r3, #4]
 800d794:	1809      	addeq	r1, r1, r0
 800d796:	6021      	streq	r1, [r4, #0]
 800d798:	e7ed      	b.n	800d776 <_free_r+0x1e>
 800d79a:	461a      	mov	r2, r3
 800d79c:	685b      	ldr	r3, [r3, #4]
 800d79e:	b10b      	cbz	r3, 800d7a4 <_free_r+0x4c>
 800d7a0:	42a3      	cmp	r3, r4
 800d7a2:	d9fa      	bls.n	800d79a <_free_r+0x42>
 800d7a4:	6811      	ldr	r1, [r2, #0]
 800d7a6:	1850      	adds	r0, r2, r1
 800d7a8:	42a0      	cmp	r0, r4
 800d7aa:	d10b      	bne.n	800d7c4 <_free_r+0x6c>
 800d7ac:	6820      	ldr	r0, [r4, #0]
 800d7ae:	4401      	add	r1, r0
 800d7b0:	1850      	adds	r0, r2, r1
 800d7b2:	4283      	cmp	r3, r0
 800d7b4:	6011      	str	r1, [r2, #0]
 800d7b6:	d1e0      	bne.n	800d77a <_free_r+0x22>
 800d7b8:	6818      	ldr	r0, [r3, #0]
 800d7ba:	685b      	ldr	r3, [r3, #4]
 800d7bc:	4408      	add	r0, r1
 800d7be:	6010      	str	r0, [r2, #0]
 800d7c0:	6053      	str	r3, [r2, #4]
 800d7c2:	e7da      	b.n	800d77a <_free_r+0x22>
 800d7c4:	d902      	bls.n	800d7cc <_free_r+0x74>
 800d7c6:	230c      	movs	r3, #12
 800d7c8:	602b      	str	r3, [r5, #0]
 800d7ca:	e7d6      	b.n	800d77a <_free_r+0x22>
 800d7cc:	6820      	ldr	r0, [r4, #0]
 800d7ce:	1821      	adds	r1, r4, r0
 800d7d0:	428b      	cmp	r3, r1
 800d7d2:	bf01      	itttt	eq
 800d7d4:	6819      	ldreq	r1, [r3, #0]
 800d7d6:	685b      	ldreq	r3, [r3, #4]
 800d7d8:	1809      	addeq	r1, r1, r0
 800d7da:	6021      	streq	r1, [r4, #0]
 800d7dc:	6063      	str	r3, [r4, #4]
 800d7de:	6054      	str	r4, [r2, #4]
 800d7e0:	e7cb      	b.n	800d77a <_free_r+0x22>
 800d7e2:	bd38      	pop	{r3, r4, r5, pc}
 800d7e4:	20006084 	.word	0x20006084

0800d7e8 <malloc>:
 800d7e8:	4b02      	ldr	r3, [pc, #8]	@ (800d7f4 <malloc+0xc>)
 800d7ea:	4601      	mov	r1, r0
 800d7ec:	6818      	ldr	r0, [r3, #0]
 800d7ee:	f000 b825 	b.w	800d83c <_malloc_r>
 800d7f2:	bf00      	nop
 800d7f4:	20000190 	.word	0x20000190

0800d7f8 <sbrk_aligned>:
 800d7f8:	b570      	push	{r4, r5, r6, lr}
 800d7fa:	4e0f      	ldr	r6, [pc, #60]	@ (800d838 <sbrk_aligned+0x40>)
 800d7fc:	460c      	mov	r4, r1
 800d7fe:	6831      	ldr	r1, [r6, #0]
 800d800:	4605      	mov	r5, r0
 800d802:	b911      	cbnz	r1, 800d80a <sbrk_aligned+0x12>
 800d804:	f000 fe3a 	bl	800e47c <_sbrk_r>
 800d808:	6030      	str	r0, [r6, #0]
 800d80a:	4621      	mov	r1, r4
 800d80c:	4628      	mov	r0, r5
 800d80e:	f000 fe35 	bl	800e47c <_sbrk_r>
 800d812:	1c43      	adds	r3, r0, #1
 800d814:	d103      	bne.n	800d81e <sbrk_aligned+0x26>
 800d816:	f04f 34ff 	mov.w	r4, #4294967295
 800d81a:	4620      	mov	r0, r4
 800d81c:	bd70      	pop	{r4, r5, r6, pc}
 800d81e:	1cc4      	adds	r4, r0, #3
 800d820:	f024 0403 	bic.w	r4, r4, #3
 800d824:	42a0      	cmp	r0, r4
 800d826:	d0f8      	beq.n	800d81a <sbrk_aligned+0x22>
 800d828:	1a21      	subs	r1, r4, r0
 800d82a:	4628      	mov	r0, r5
 800d82c:	f000 fe26 	bl	800e47c <_sbrk_r>
 800d830:	3001      	adds	r0, #1
 800d832:	d1f2      	bne.n	800d81a <sbrk_aligned+0x22>
 800d834:	e7ef      	b.n	800d816 <sbrk_aligned+0x1e>
 800d836:	bf00      	nop
 800d838:	20006080 	.word	0x20006080

0800d83c <_malloc_r>:
 800d83c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d840:	1ccd      	adds	r5, r1, #3
 800d842:	f025 0503 	bic.w	r5, r5, #3
 800d846:	3508      	adds	r5, #8
 800d848:	2d0c      	cmp	r5, #12
 800d84a:	bf38      	it	cc
 800d84c:	250c      	movcc	r5, #12
 800d84e:	2d00      	cmp	r5, #0
 800d850:	4606      	mov	r6, r0
 800d852:	db01      	blt.n	800d858 <_malloc_r+0x1c>
 800d854:	42a9      	cmp	r1, r5
 800d856:	d904      	bls.n	800d862 <_malloc_r+0x26>
 800d858:	230c      	movs	r3, #12
 800d85a:	6033      	str	r3, [r6, #0]
 800d85c:	2000      	movs	r0, #0
 800d85e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d862:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d938 <_malloc_r+0xfc>
 800d866:	f000 f869 	bl	800d93c <__malloc_lock>
 800d86a:	f8d8 3000 	ldr.w	r3, [r8]
 800d86e:	461c      	mov	r4, r3
 800d870:	bb44      	cbnz	r4, 800d8c4 <_malloc_r+0x88>
 800d872:	4629      	mov	r1, r5
 800d874:	4630      	mov	r0, r6
 800d876:	f7ff ffbf 	bl	800d7f8 <sbrk_aligned>
 800d87a:	1c43      	adds	r3, r0, #1
 800d87c:	4604      	mov	r4, r0
 800d87e:	d158      	bne.n	800d932 <_malloc_r+0xf6>
 800d880:	f8d8 4000 	ldr.w	r4, [r8]
 800d884:	4627      	mov	r7, r4
 800d886:	2f00      	cmp	r7, #0
 800d888:	d143      	bne.n	800d912 <_malloc_r+0xd6>
 800d88a:	2c00      	cmp	r4, #0
 800d88c:	d04b      	beq.n	800d926 <_malloc_r+0xea>
 800d88e:	6823      	ldr	r3, [r4, #0]
 800d890:	4639      	mov	r1, r7
 800d892:	4630      	mov	r0, r6
 800d894:	eb04 0903 	add.w	r9, r4, r3
 800d898:	f000 fdf0 	bl	800e47c <_sbrk_r>
 800d89c:	4581      	cmp	r9, r0
 800d89e:	d142      	bne.n	800d926 <_malloc_r+0xea>
 800d8a0:	6821      	ldr	r1, [r4, #0]
 800d8a2:	4630      	mov	r0, r6
 800d8a4:	1a6d      	subs	r5, r5, r1
 800d8a6:	4629      	mov	r1, r5
 800d8a8:	f7ff ffa6 	bl	800d7f8 <sbrk_aligned>
 800d8ac:	3001      	adds	r0, #1
 800d8ae:	d03a      	beq.n	800d926 <_malloc_r+0xea>
 800d8b0:	6823      	ldr	r3, [r4, #0]
 800d8b2:	442b      	add	r3, r5
 800d8b4:	6023      	str	r3, [r4, #0]
 800d8b6:	f8d8 3000 	ldr.w	r3, [r8]
 800d8ba:	685a      	ldr	r2, [r3, #4]
 800d8bc:	bb62      	cbnz	r2, 800d918 <_malloc_r+0xdc>
 800d8be:	f8c8 7000 	str.w	r7, [r8]
 800d8c2:	e00f      	b.n	800d8e4 <_malloc_r+0xa8>
 800d8c4:	6822      	ldr	r2, [r4, #0]
 800d8c6:	1b52      	subs	r2, r2, r5
 800d8c8:	d420      	bmi.n	800d90c <_malloc_r+0xd0>
 800d8ca:	2a0b      	cmp	r2, #11
 800d8cc:	d917      	bls.n	800d8fe <_malloc_r+0xc2>
 800d8ce:	1961      	adds	r1, r4, r5
 800d8d0:	42a3      	cmp	r3, r4
 800d8d2:	6025      	str	r5, [r4, #0]
 800d8d4:	bf18      	it	ne
 800d8d6:	6059      	strne	r1, [r3, #4]
 800d8d8:	6863      	ldr	r3, [r4, #4]
 800d8da:	bf08      	it	eq
 800d8dc:	f8c8 1000 	streq.w	r1, [r8]
 800d8e0:	5162      	str	r2, [r4, r5]
 800d8e2:	604b      	str	r3, [r1, #4]
 800d8e4:	4630      	mov	r0, r6
 800d8e6:	f000 f82f 	bl	800d948 <__malloc_unlock>
 800d8ea:	f104 000b 	add.w	r0, r4, #11
 800d8ee:	1d23      	adds	r3, r4, #4
 800d8f0:	f020 0007 	bic.w	r0, r0, #7
 800d8f4:	1ac2      	subs	r2, r0, r3
 800d8f6:	bf1c      	itt	ne
 800d8f8:	1a1b      	subne	r3, r3, r0
 800d8fa:	50a3      	strne	r3, [r4, r2]
 800d8fc:	e7af      	b.n	800d85e <_malloc_r+0x22>
 800d8fe:	6862      	ldr	r2, [r4, #4]
 800d900:	42a3      	cmp	r3, r4
 800d902:	bf0c      	ite	eq
 800d904:	f8c8 2000 	streq.w	r2, [r8]
 800d908:	605a      	strne	r2, [r3, #4]
 800d90a:	e7eb      	b.n	800d8e4 <_malloc_r+0xa8>
 800d90c:	4623      	mov	r3, r4
 800d90e:	6864      	ldr	r4, [r4, #4]
 800d910:	e7ae      	b.n	800d870 <_malloc_r+0x34>
 800d912:	463c      	mov	r4, r7
 800d914:	687f      	ldr	r7, [r7, #4]
 800d916:	e7b6      	b.n	800d886 <_malloc_r+0x4a>
 800d918:	461a      	mov	r2, r3
 800d91a:	685b      	ldr	r3, [r3, #4]
 800d91c:	42a3      	cmp	r3, r4
 800d91e:	d1fb      	bne.n	800d918 <_malloc_r+0xdc>
 800d920:	2300      	movs	r3, #0
 800d922:	6053      	str	r3, [r2, #4]
 800d924:	e7de      	b.n	800d8e4 <_malloc_r+0xa8>
 800d926:	230c      	movs	r3, #12
 800d928:	4630      	mov	r0, r6
 800d92a:	6033      	str	r3, [r6, #0]
 800d92c:	f000 f80c 	bl	800d948 <__malloc_unlock>
 800d930:	e794      	b.n	800d85c <_malloc_r+0x20>
 800d932:	6005      	str	r5, [r0, #0]
 800d934:	e7d6      	b.n	800d8e4 <_malloc_r+0xa8>
 800d936:	bf00      	nop
 800d938:	20006084 	.word	0x20006084

0800d93c <__malloc_lock>:
 800d93c:	4801      	ldr	r0, [pc, #4]	@ (800d944 <__malloc_lock+0x8>)
 800d93e:	f7ff b89e 	b.w	800ca7e <__retarget_lock_acquire_recursive>
 800d942:	bf00      	nop
 800d944:	2000607c 	.word	0x2000607c

0800d948 <__malloc_unlock>:
 800d948:	4801      	ldr	r0, [pc, #4]	@ (800d950 <__malloc_unlock+0x8>)
 800d94a:	f7ff b899 	b.w	800ca80 <__retarget_lock_release_recursive>
 800d94e:	bf00      	nop
 800d950:	2000607c 	.word	0x2000607c

0800d954 <_Balloc>:
 800d954:	b570      	push	{r4, r5, r6, lr}
 800d956:	69c6      	ldr	r6, [r0, #28]
 800d958:	4604      	mov	r4, r0
 800d95a:	460d      	mov	r5, r1
 800d95c:	b976      	cbnz	r6, 800d97c <_Balloc+0x28>
 800d95e:	2010      	movs	r0, #16
 800d960:	f7ff ff42 	bl	800d7e8 <malloc>
 800d964:	4602      	mov	r2, r0
 800d966:	61e0      	str	r0, [r4, #28]
 800d968:	b920      	cbnz	r0, 800d974 <_Balloc+0x20>
 800d96a:	216b      	movs	r1, #107	@ 0x6b
 800d96c:	4b17      	ldr	r3, [pc, #92]	@ (800d9cc <_Balloc+0x78>)
 800d96e:	4818      	ldr	r0, [pc, #96]	@ (800d9d0 <_Balloc+0x7c>)
 800d970:	f000 fda2 	bl	800e4b8 <__assert_func>
 800d974:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d978:	6006      	str	r6, [r0, #0]
 800d97a:	60c6      	str	r6, [r0, #12]
 800d97c:	69e6      	ldr	r6, [r4, #28]
 800d97e:	68f3      	ldr	r3, [r6, #12]
 800d980:	b183      	cbz	r3, 800d9a4 <_Balloc+0x50>
 800d982:	69e3      	ldr	r3, [r4, #28]
 800d984:	68db      	ldr	r3, [r3, #12]
 800d986:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d98a:	b9b8      	cbnz	r0, 800d9bc <_Balloc+0x68>
 800d98c:	2101      	movs	r1, #1
 800d98e:	fa01 f605 	lsl.w	r6, r1, r5
 800d992:	1d72      	adds	r2, r6, #5
 800d994:	4620      	mov	r0, r4
 800d996:	0092      	lsls	r2, r2, #2
 800d998:	f000 fdac 	bl	800e4f4 <_calloc_r>
 800d99c:	b160      	cbz	r0, 800d9b8 <_Balloc+0x64>
 800d99e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d9a2:	e00e      	b.n	800d9c2 <_Balloc+0x6e>
 800d9a4:	2221      	movs	r2, #33	@ 0x21
 800d9a6:	2104      	movs	r1, #4
 800d9a8:	4620      	mov	r0, r4
 800d9aa:	f000 fda3 	bl	800e4f4 <_calloc_r>
 800d9ae:	69e3      	ldr	r3, [r4, #28]
 800d9b0:	60f0      	str	r0, [r6, #12]
 800d9b2:	68db      	ldr	r3, [r3, #12]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d1e4      	bne.n	800d982 <_Balloc+0x2e>
 800d9b8:	2000      	movs	r0, #0
 800d9ba:	bd70      	pop	{r4, r5, r6, pc}
 800d9bc:	6802      	ldr	r2, [r0, #0]
 800d9be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d9c8:	e7f7      	b.n	800d9ba <_Balloc+0x66>
 800d9ca:	bf00      	nop
 800d9cc:	0800ed0b 	.word	0x0800ed0b
 800d9d0:	0800ed8b 	.word	0x0800ed8b

0800d9d4 <_Bfree>:
 800d9d4:	b570      	push	{r4, r5, r6, lr}
 800d9d6:	69c6      	ldr	r6, [r0, #28]
 800d9d8:	4605      	mov	r5, r0
 800d9da:	460c      	mov	r4, r1
 800d9dc:	b976      	cbnz	r6, 800d9fc <_Bfree+0x28>
 800d9de:	2010      	movs	r0, #16
 800d9e0:	f7ff ff02 	bl	800d7e8 <malloc>
 800d9e4:	4602      	mov	r2, r0
 800d9e6:	61e8      	str	r0, [r5, #28]
 800d9e8:	b920      	cbnz	r0, 800d9f4 <_Bfree+0x20>
 800d9ea:	218f      	movs	r1, #143	@ 0x8f
 800d9ec:	4b08      	ldr	r3, [pc, #32]	@ (800da10 <_Bfree+0x3c>)
 800d9ee:	4809      	ldr	r0, [pc, #36]	@ (800da14 <_Bfree+0x40>)
 800d9f0:	f000 fd62 	bl	800e4b8 <__assert_func>
 800d9f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d9f8:	6006      	str	r6, [r0, #0]
 800d9fa:	60c6      	str	r6, [r0, #12]
 800d9fc:	b13c      	cbz	r4, 800da0e <_Bfree+0x3a>
 800d9fe:	69eb      	ldr	r3, [r5, #28]
 800da00:	6862      	ldr	r2, [r4, #4]
 800da02:	68db      	ldr	r3, [r3, #12]
 800da04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800da08:	6021      	str	r1, [r4, #0]
 800da0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800da0e:	bd70      	pop	{r4, r5, r6, pc}
 800da10:	0800ed0b 	.word	0x0800ed0b
 800da14:	0800ed8b 	.word	0x0800ed8b

0800da18 <__multadd>:
 800da18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da1c:	4607      	mov	r7, r0
 800da1e:	460c      	mov	r4, r1
 800da20:	461e      	mov	r6, r3
 800da22:	2000      	movs	r0, #0
 800da24:	690d      	ldr	r5, [r1, #16]
 800da26:	f101 0c14 	add.w	ip, r1, #20
 800da2a:	f8dc 3000 	ldr.w	r3, [ip]
 800da2e:	3001      	adds	r0, #1
 800da30:	b299      	uxth	r1, r3
 800da32:	fb02 6101 	mla	r1, r2, r1, r6
 800da36:	0c1e      	lsrs	r6, r3, #16
 800da38:	0c0b      	lsrs	r3, r1, #16
 800da3a:	fb02 3306 	mla	r3, r2, r6, r3
 800da3e:	b289      	uxth	r1, r1
 800da40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800da44:	4285      	cmp	r5, r0
 800da46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800da4a:	f84c 1b04 	str.w	r1, [ip], #4
 800da4e:	dcec      	bgt.n	800da2a <__multadd+0x12>
 800da50:	b30e      	cbz	r6, 800da96 <__multadd+0x7e>
 800da52:	68a3      	ldr	r3, [r4, #8]
 800da54:	42ab      	cmp	r3, r5
 800da56:	dc19      	bgt.n	800da8c <__multadd+0x74>
 800da58:	6861      	ldr	r1, [r4, #4]
 800da5a:	4638      	mov	r0, r7
 800da5c:	3101      	adds	r1, #1
 800da5e:	f7ff ff79 	bl	800d954 <_Balloc>
 800da62:	4680      	mov	r8, r0
 800da64:	b928      	cbnz	r0, 800da72 <__multadd+0x5a>
 800da66:	4602      	mov	r2, r0
 800da68:	21ba      	movs	r1, #186	@ 0xba
 800da6a:	4b0c      	ldr	r3, [pc, #48]	@ (800da9c <__multadd+0x84>)
 800da6c:	480c      	ldr	r0, [pc, #48]	@ (800daa0 <__multadd+0x88>)
 800da6e:	f000 fd23 	bl	800e4b8 <__assert_func>
 800da72:	6922      	ldr	r2, [r4, #16]
 800da74:	f104 010c 	add.w	r1, r4, #12
 800da78:	3202      	adds	r2, #2
 800da7a:	0092      	lsls	r2, r2, #2
 800da7c:	300c      	adds	r0, #12
 800da7e:	f000 fd0d 	bl	800e49c <memcpy>
 800da82:	4621      	mov	r1, r4
 800da84:	4638      	mov	r0, r7
 800da86:	f7ff ffa5 	bl	800d9d4 <_Bfree>
 800da8a:	4644      	mov	r4, r8
 800da8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800da90:	3501      	adds	r5, #1
 800da92:	615e      	str	r6, [r3, #20]
 800da94:	6125      	str	r5, [r4, #16]
 800da96:	4620      	mov	r0, r4
 800da98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da9c:	0800ed7a 	.word	0x0800ed7a
 800daa0:	0800ed8b 	.word	0x0800ed8b

0800daa4 <__hi0bits>:
 800daa4:	4603      	mov	r3, r0
 800daa6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800daaa:	bf3a      	itte	cc
 800daac:	0403      	lslcc	r3, r0, #16
 800daae:	2010      	movcc	r0, #16
 800dab0:	2000      	movcs	r0, #0
 800dab2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dab6:	bf3c      	itt	cc
 800dab8:	021b      	lslcc	r3, r3, #8
 800daba:	3008      	addcc	r0, #8
 800dabc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dac0:	bf3c      	itt	cc
 800dac2:	011b      	lslcc	r3, r3, #4
 800dac4:	3004      	addcc	r0, #4
 800dac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800daca:	bf3c      	itt	cc
 800dacc:	009b      	lslcc	r3, r3, #2
 800dace:	3002      	addcc	r0, #2
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	db05      	blt.n	800dae0 <__hi0bits+0x3c>
 800dad4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dad8:	f100 0001 	add.w	r0, r0, #1
 800dadc:	bf08      	it	eq
 800dade:	2020      	moveq	r0, #32
 800dae0:	4770      	bx	lr

0800dae2 <__lo0bits>:
 800dae2:	6803      	ldr	r3, [r0, #0]
 800dae4:	4602      	mov	r2, r0
 800dae6:	f013 0007 	ands.w	r0, r3, #7
 800daea:	d00b      	beq.n	800db04 <__lo0bits+0x22>
 800daec:	07d9      	lsls	r1, r3, #31
 800daee:	d421      	bmi.n	800db34 <__lo0bits+0x52>
 800daf0:	0798      	lsls	r0, r3, #30
 800daf2:	bf49      	itett	mi
 800daf4:	085b      	lsrmi	r3, r3, #1
 800daf6:	089b      	lsrpl	r3, r3, #2
 800daf8:	2001      	movmi	r0, #1
 800dafa:	6013      	strmi	r3, [r2, #0]
 800dafc:	bf5c      	itt	pl
 800dafe:	2002      	movpl	r0, #2
 800db00:	6013      	strpl	r3, [r2, #0]
 800db02:	4770      	bx	lr
 800db04:	b299      	uxth	r1, r3
 800db06:	b909      	cbnz	r1, 800db0c <__lo0bits+0x2a>
 800db08:	2010      	movs	r0, #16
 800db0a:	0c1b      	lsrs	r3, r3, #16
 800db0c:	b2d9      	uxtb	r1, r3
 800db0e:	b909      	cbnz	r1, 800db14 <__lo0bits+0x32>
 800db10:	3008      	adds	r0, #8
 800db12:	0a1b      	lsrs	r3, r3, #8
 800db14:	0719      	lsls	r1, r3, #28
 800db16:	bf04      	itt	eq
 800db18:	091b      	lsreq	r3, r3, #4
 800db1a:	3004      	addeq	r0, #4
 800db1c:	0799      	lsls	r1, r3, #30
 800db1e:	bf04      	itt	eq
 800db20:	089b      	lsreq	r3, r3, #2
 800db22:	3002      	addeq	r0, #2
 800db24:	07d9      	lsls	r1, r3, #31
 800db26:	d403      	bmi.n	800db30 <__lo0bits+0x4e>
 800db28:	085b      	lsrs	r3, r3, #1
 800db2a:	f100 0001 	add.w	r0, r0, #1
 800db2e:	d003      	beq.n	800db38 <__lo0bits+0x56>
 800db30:	6013      	str	r3, [r2, #0]
 800db32:	4770      	bx	lr
 800db34:	2000      	movs	r0, #0
 800db36:	4770      	bx	lr
 800db38:	2020      	movs	r0, #32
 800db3a:	4770      	bx	lr

0800db3c <__i2b>:
 800db3c:	b510      	push	{r4, lr}
 800db3e:	460c      	mov	r4, r1
 800db40:	2101      	movs	r1, #1
 800db42:	f7ff ff07 	bl	800d954 <_Balloc>
 800db46:	4602      	mov	r2, r0
 800db48:	b928      	cbnz	r0, 800db56 <__i2b+0x1a>
 800db4a:	f240 1145 	movw	r1, #325	@ 0x145
 800db4e:	4b04      	ldr	r3, [pc, #16]	@ (800db60 <__i2b+0x24>)
 800db50:	4804      	ldr	r0, [pc, #16]	@ (800db64 <__i2b+0x28>)
 800db52:	f000 fcb1 	bl	800e4b8 <__assert_func>
 800db56:	2301      	movs	r3, #1
 800db58:	6144      	str	r4, [r0, #20]
 800db5a:	6103      	str	r3, [r0, #16]
 800db5c:	bd10      	pop	{r4, pc}
 800db5e:	bf00      	nop
 800db60:	0800ed7a 	.word	0x0800ed7a
 800db64:	0800ed8b 	.word	0x0800ed8b

0800db68 <__multiply>:
 800db68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db6c:	4617      	mov	r7, r2
 800db6e:	690a      	ldr	r2, [r1, #16]
 800db70:	693b      	ldr	r3, [r7, #16]
 800db72:	4689      	mov	r9, r1
 800db74:	429a      	cmp	r2, r3
 800db76:	bfa2      	ittt	ge
 800db78:	463b      	movge	r3, r7
 800db7a:	460f      	movge	r7, r1
 800db7c:	4699      	movge	r9, r3
 800db7e:	693d      	ldr	r5, [r7, #16]
 800db80:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800db84:	68bb      	ldr	r3, [r7, #8]
 800db86:	6879      	ldr	r1, [r7, #4]
 800db88:	eb05 060a 	add.w	r6, r5, sl
 800db8c:	42b3      	cmp	r3, r6
 800db8e:	b085      	sub	sp, #20
 800db90:	bfb8      	it	lt
 800db92:	3101      	addlt	r1, #1
 800db94:	f7ff fede 	bl	800d954 <_Balloc>
 800db98:	b930      	cbnz	r0, 800dba8 <__multiply+0x40>
 800db9a:	4602      	mov	r2, r0
 800db9c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dba0:	4b40      	ldr	r3, [pc, #256]	@ (800dca4 <__multiply+0x13c>)
 800dba2:	4841      	ldr	r0, [pc, #260]	@ (800dca8 <__multiply+0x140>)
 800dba4:	f000 fc88 	bl	800e4b8 <__assert_func>
 800dba8:	f100 0414 	add.w	r4, r0, #20
 800dbac:	4623      	mov	r3, r4
 800dbae:	2200      	movs	r2, #0
 800dbb0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dbb4:	4573      	cmp	r3, lr
 800dbb6:	d320      	bcc.n	800dbfa <__multiply+0x92>
 800dbb8:	f107 0814 	add.w	r8, r7, #20
 800dbbc:	f109 0114 	add.w	r1, r9, #20
 800dbc0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dbc4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800dbc8:	9302      	str	r3, [sp, #8]
 800dbca:	1beb      	subs	r3, r5, r7
 800dbcc:	3b15      	subs	r3, #21
 800dbce:	f023 0303 	bic.w	r3, r3, #3
 800dbd2:	3304      	adds	r3, #4
 800dbd4:	3715      	adds	r7, #21
 800dbd6:	42bd      	cmp	r5, r7
 800dbd8:	bf38      	it	cc
 800dbda:	2304      	movcc	r3, #4
 800dbdc:	9301      	str	r3, [sp, #4]
 800dbde:	9b02      	ldr	r3, [sp, #8]
 800dbe0:	9103      	str	r1, [sp, #12]
 800dbe2:	428b      	cmp	r3, r1
 800dbe4:	d80c      	bhi.n	800dc00 <__multiply+0x98>
 800dbe6:	2e00      	cmp	r6, #0
 800dbe8:	dd03      	ble.n	800dbf2 <__multiply+0x8a>
 800dbea:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d055      	beq.n	800dc9e <__multiply+0x136>
 800dbf2:	6106      	str	r6, [r0, #16]
 800dbf4:	b005      	add	sp, #20
 800dbf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbfa:	f843 2b04 	str.w	r2, [r3], #4
 800dbfe:	e7d9      	b.n	800dbb4 <__multiply+0x4c>
 800dc00:	f8b1 a000 	ldrh.w	sl, [r1]
 800dc04:	f1ba 0f00 	cmp.w	sl, #0
 800dc08:	d01f      	beq.n	800dc4a <__multiply+0xe2>
 800dc0a:	46c4      	mov	ip, r8
 800dc0c:	46a1      	mov	r9, r4
 800dc0e:	2700      	movs	r7, #0
 800dc10:	f85c 2b04 	ldr.w	r2, [ip], #4
 800dc14:	f8d9 3000 	ldr.w	r3, [r9]
 800dc18:	fa1f fb82 	uxth.w	fp, r2
 800dc1c:	b29b      	uxth	r3, r3
 800dc1e:	fb0a 330b 	mla	r3, sl, fp, r3
 800dc22:	443b      	add	r3, r7
 800dc24:	f8d9 7000 	ldr.w	r7, [r9]
 800dc28:	0c12      	lsrs	r2, r2, #16
 800dc2a:	0c3f      	lsrs	r7, r7, #16
 800dc2c:	fb0a 7202 	mla	r2, sl, r2, r7
 800dc30:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800dc34:	b29b      	uxth	r3, r3
 800dc36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dc3a:	4565      	cmp	r5, ip
 800dc3c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800dc40:	f849 3b04 	str.w	r3, [r9], #4
 800dc44:	d8e4      	bhi.n	800dc10 <__multiply+0xa8>
 800dc46:	9b01      	ldr	r3, [sp, #4]
 800dc48:	50e7      	str	r7, [r4, r3]
 800dc4a:	9b03      	ldr	r3, [sp, #12]
 800dc4c:	3104      	adds	r1, #4
 800dc4e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800dc52:	f1b9 0f00 	cmp.w	r9, #0
 800dc56:	d020      	beq.n	800dc9a <__multiply+0x132>
 800dc58:	4647      	mov	r7, r8
 800dc5a:	46a4      	mov	ip, r4
 800dc5c:	f04f 0a00 	mov.w	sl, #0
 800dc60:	6823      	ldr	r3, [r4, #0]
 800dc62:	f8b7 b000 	ldrh.w	fp, [r7]
 800dc66:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800dc6a:	b29b      	uxth	r3, r3
 800dc6c:	fb09 220b 	mla	r2, r9, fp, r2
 800dc70:	4452      	add	r2, sl
 800dc72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dc76:	f84c 3b04 	str.w	r3, [ip], #4
 800dc7a:	f857 3b04 	ldr.w	r3, [r7], #4
 800dc7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dc82:	f8bc 3000 	ldrh.w	r3, [ip]
 800dc86:	42bd      	cmp	r5, r7
 800dc88:	fb09 330a 	mla	r3, r9, sl, r3
 800dc8c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800dc90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dc94:	d8e5      	bhi.n	800dc62 <__multiply+0xfa>
 800dc96:	9a01      	ldr	r2, [sp, #4]
 800dc98:	50a3      	str	r3, [r4, r2]
 800dc9a:	3404      	adds	r4, #4
 800dc9c:	e79f      	b.n	800dbde <__multiply+0x76>
 800dc9e:	3e01      	subs	r6, #1
 800dca0:	e7a1      	b.n	800dbe6 <__multiply+0x7e>
 800dca2:	bf00      	nop
 800dca4:	0800ed7a 	.word	0x0800ed7a
 800dca8:	0800ed8b 	.word	0x0800ed8b

0800dcac <__pow5mult>:
 800dcac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dcb0:	4615      	mov	r5, r2
 800dcb2:	f012 0203 	ands.w	r2, r2, #3
 800dcb6:	4607      	mov	r7, r0
 800dcb8:	460e      	mov	r6, r1
 800dcba:	d007      	beq.n	800dccc <__pow5mult+0x20>
 800dcbc:	4c25      	ldr	r4, [pc, #148]	@ (800dd54 <__pow5mult+0xa8>)
 800dcbe:	3a01      	subs	r2, #1
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dcc6:	f7ff fea7 	bl	800da18 <__multadd>
 800dcca:	4606      	mov	r6, r0
 800dccc:	10ad      	asrs	r5, r5, #2
 800dcce:	d03d      	beq.n	800dd4c <__pow5mult+0xa0>
 800dcd0:	69fc      	ldr	r4, [r7, #28]
 800dcd2:	b97c      	cbnz	r4, 800dcf4 <__pow5mult+0x48>
 800dcd4:	2010      	movs	r0, #16
 800dcd6:	f7ff fd87 	bl	800d7e8 <malloc>
 800dcda:	4602      	mov	r2, r0
 800dcdc:	61f8      	str	r0, [r7, #28]
 800dcde:	b928      	cbnz	r0, 800dcec <__pow5mult+0x40>
 800dce0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dce4:	4b1c      	ldr	r3, [pc, #112]	@ (800dd58 <__pow5mult+0xac>)
 800dce6:	481d      	ldr	r0, [pc, #116]	@ (800dd5c <__pow5mult+0xb0>)
 800dce8:	f000 fbe6 	bl	800e4b8 <__assert_func>
 800dcec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dcf0:	6004      	str	r4, [r0, #0]
 800dcf2:	60c4      	str	r4, [r0, #12]
 800dcf4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dcf8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dcfc:	b94c      	cbnz	r4, 800dd12 <__pow5mult+0x66>
 800dcfe:	f240 2171 	movw	r1, #625	@ 0x271
 800dd02:	4638      	mov	r0, r7
 800dd04:	f7ff ff1a 	bl	800db3c <__i2b>
 800dd08:	2300      	movs	r3, #0
 800dd0a:	4604      	mov	r4, r0
 800dd0c:	f8c8 0008 	str.w	r0, [r8, #8]
 800dd10:	6003      	str	r3, [r0, #0]
 800dd12:	f04f 0900 	mov.w	r9, #0
 800dd16:	07eb      	lsls	r3, r5, #31
 800dd18:	d50a      	bpl.n	800dd30 <__pow5mult+0x84>
 800dd1a:	4631      	mov	r1, r6
 800dd1c:	4622      	mov	r2, r4
 800dd1e:	4638      	mov	r0, r7
 800dd20:	f7ff ff22 	bl	800db68 <__multiply>
 800dd24:	4680      	mov	r8, r0
 800dd26:	4631      	mov	r1, r6
 800dd28:	4638      	mov	r0, r7
 800dd2a:	f7ff fe53 	bl	800d9d4 <_Bfree>
 800dd2e:	4646      	mov	r6, r8
 800dd30:	106d      	asrs	r5, r5, #1
 800dd32:	d00b      	beq.n	800dd4c <__pow5mult+0xa0>
 800dd34:	6820      	ldr	r0, [r4, #0]
 800dd36:	b938      	cbnz	r0, 800dd48 <__pow5mult+0x9c>
 800dd38:	4622      	mov	r2, r4
 800dd3a:	4621      	mov	r1, r4
 800dd3c:	4638      	mov	r0, r7
 800dd3e:	f7ff ff13 	bl	800db68 <__multiply>
 800dd42:	6020      	str	r0, [r4, #0]
 800dd44:	f8c0 9000 	str.w	r9, [r0]
 800dd48:	4604      	mov	r4, r0
 800dd4a:	e7e4      	b.n	800dd16 <__pow5mult+0x6a>
 800dd4c:	4630      	mov	r0, r6
 800dd4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd52:	bf00      	nop
 800dd54:	0800ee3c 	.word	0x0800ee3c
 800dd58:	0800ed0b 	.word	0x0800ed0b
 800dd5c:	0800ed8b 	.word	0x0800ed8b

0800dd60 <__lshift>:
 800dd60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd64:	460c      	mov	r4, r1
 800dd66:	4607      	mov	r7, r0
 800dd68:	4691      	mov	r9, r2
 800dd6a:	6923      	ldr	r3, [r4, #16]
 800dd6c:	6849      	ldr	r1, [r1, #4]
 800dd6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dd72:	68a3      	ldr	r3, [r4, #8]
 800dd74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dd78:	f108 0601 	add.w	r6, r8, #1
 800dd7c:	42b3      	cmp	r3, r6
 800dd7e:	db0b      	blt.n	800dd98 <__lshift+0x38>
 800dd80:	4638      	mov	r0, r7
 800dd82:	f7ff fde7 	bl	800d954 <_Balloc>
 800dd86:	4605      	mov	r5, r0
 800dd88:	b948      	cbnz	r0, 800dd9e <__lshift+0x3e>
 800dd8a:	4602      	mov	r2, r0
 800dd8c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dd90:	4b27      	ldr	r3, [pc, #156]	@ (800de30 <__lshift+0xd0>)
 800dd92:	4828      	ldr	r0, [pc, #160]	@ (800de34 <__lshift+0xd4>)
 800dd94:	f000 fb90 	bl	800e4b8 <__assert_func>
 800dd98:	3101      	adds	r1, #1
 800dd9a:	005b      	lsls	r3, r3, #1
 800dd9c:	e7ee      	b.n	800dd7c <__lshift+0x1c>
 800dd9e:	2300      	movs	r3, #0
 800dda0:	f100 0114 	add.w	r1, r0, #20
 800dda4:	f100 0210 	add.w	r2, r0, #16
 800dda8:	4618      	mov	r0, r3
 800ddaa:	4553      	cmp	r3, sl
 800ddac:	db33      	blt.n	800de16 <__lshift+0xb6>
 800ddae:	6920      	ldr	r0, [r4, #16]
 800ddb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ddb4:	f104 0314 	add.w	r3, r4, #20
 800ddb8:	f019 091f 	ands.w	r9, r9, #31
 800ddbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ddc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ddc4:	d02b      	beq.n	800de1e <__lshift+0xbe>
 800ddc6:	468a      	mov	sl, r1
 800ddc8:	2200      	movs	r2, #0
 800ddca:	f1c9 0e20 	rsb	lr, r9, #32
 800ddce:	6818      	ldr	r0, [r3, #0]
 800ddd0:	fa00 f009 	lsl.w	r0, r0, r9
 800ddd4:	4310      	orrs	r0, r2
 800ddd6:	f84a 0b04 	str.w	r0, [sl], #4
 800ddda:	f853 2b04 	ldr.w	r2, [r3], #4
 800ddde:	459c      	cmp	ip, r3
 800dde0:	fa22 f20e 	lsr.w	r2, r2, lr
 800dde4:	d8f3      	bhi.n	800ddce <__lshift+0x6e>
 800dde6:	ebac 0304 	sub.w	r3, ip, r4
 800ddea:	3b15      	subs	r3, #21
 800ddec:	f023 0303 	bic.w	r3, r3, #3
 800ddf0:	3304      	adds	r3, #4
 800ddf2:	f104 0015 	add.w	r0, r4, #21
 800ddf6:	4560      	cmp	r0, ip
 800ddf8:	bf88      	it	hi
 800ddfa:	2304      	movhi	r3, #4
 800ddfc:	50ca      	str	r2, [r1, r3]
 800ddfe:	b10a      	cbz	r2, 800de04 <__lshift+0xa4>
 800de00:	f108 0602 	add.w	r6, r8, #2
 800de04:	3e01      	subs	r6, #1
 800de06:	4638      	mov	r0, r7
 800de08:	4621      	mov	r1, r4
 800de0a:	612e      	str	r6, [r5, #16]
 800de0c:	f7ff fde2 	bl	800d9d4 <_Bfree>
 800de10:	4628      	mov	r0, r5
 800de12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de16:	f842 0f04 	str.w	r0, [r2, #4]!
 800de1a:	3301      	adds	r3, #1
 800de1c:	e7c5      	b.n	800ddaa <__lshift+0x4a>
 800de1e:	3904      	subs	r1, #4
 800de20:	f853 2b04 	ldr.w	r2, [r3], #4
 800de24:	459c      	cmp	ip, r3
 800de26:	f841 2f04 	str.w	r2, [r1, #4]!
 800de2a:	d8f9      	bhi.n	800de20 <__lshift+0xc0>
 800de2c:	e7ea      	b.n	800de04 <__lshift+0xa4>
 800de2e:	bf00      	nop
 800de30:	0800ed7a 	.word	0x0800ed7a
 800de34:	0800ed8b 	.word	0x0800ed8b

0800de38 <__mcmp>:
 800de38:	4603      	mov	r3, r0
 800de3a:	690a      	ldr	r2, [r1, #16]
 800de3c:	6900      	ldr	r0, [r0, #16]
 800de3e:	b530      	push	{r4, r5, lr}
 800de40:	1a80      	subs	r0, r0, r2
 800de42:	d10e      	bne.n	800de62 <__mcmp+0x2a>
 800de44:	3314      	adds	r3, #20
 800de46:	3114      	adds	r1, #20
 800de48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800de4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800de50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800de54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800de58:	4295      	cmp	r5, r2
 800de5a:	d003      	beq.n	800de64 <__mcmp+0x2c>
 800de5c:	d205      	bcs.n	800de6a <__mcmp+0x32>
 800de5e:	f04f 30ff 	mov.w	r0, #4294967295
 800de62:	bd30      	pop	{r4, r5, pc}
 800de64:	42a3      	cmp	r3, r4
 800de66:	d3f3      	bcc.n	800de50 <__mcmp+0x18>
 800de68:	e7fb      	b.n	800de62 <__mcmp+0x2a>
 800de6a:	2001      	movs	r0, #1
 800de6c:	e7f9      	b.n	800de62 <__mcmp+0x2a>
	...

0800de70 <__mdiff>:
 800de70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de74:	4689      	mov	r9, r1
 800de76:	4606      	mov	r6, r0
 800de78:	4611      	mov	r1, r2
 800de7a:	4648      	mov	r0, r9
 800de7c:	4614      	mov	r4, r2
 800de7e:	f7ff ffdb 	bl	800de38 <__mcmp>
 800de82:	1e05      	subs	r5, r0, #0
 800de84:	d112      	bne.n	800deac <__mdiff+0x3c>
 800de86:	4629      	mov	r1, r5
 800de88:	4630      	mov	r0, r6
 800de8a:	f7ff fd63 	bl	800d954 <_Balloc>
 800de8e:	4602      	mov	r2, r0
 800de90:	b928      	cbnz	r0, 800de9e <__mdiff+0x2e>
 800de92:	f240 2137 	movw	r1, #567	@ 0x237
 800de96:	4b3e      	ldr	r3, [pc, #248]	@ (800df90 <__mdiff+0x120>)
 800de98:	483e      	ldr	r0, [pc, #248]	@ (800df94 <__mdiff+0x124>)
 800de9a:	f000 fb0d 	bl	800e4b8 <__assert_func>
 800de9e:	2301      	movs	r3, #1
 800dea0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dea4:	4610      	mov	r0, r2
 800dea6:	b003      	add	sp, #12
 800dea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deac:	bfbc      	itt	lt
 800deae:	464b      	movlt	r3, r9
 800deb0:	46a1      	movlt	r9, r4
 800deb2:	4630      	mov	r0, r6
 800deb4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800deb8:	bfba      	itte	lt
 800deba:	461c      	movlt	r4, r3
 800debc:	2501      	movlt	r5, #1
 800debe:	2500      	movge	r5, #0
 800dec0:	f7ff fd48 	bl	800d954 <_Balloc>
 800dec4:	4602      	mov	r2, r0
 800dec6:	b918      	cbnz	r0, 800ded0 <__mdiff+0x60>
 800dec8:	f240 2145 	movw	r1, #581	@ 0x245
 800decc:	4b30      	ldr	r3, [pc, #192]	@ (800df90 <__mdiff+0x120>)
 800dece:	e7e3      	b.n	800de98 <__mdiff+0x28>
 800ded0:	f100 0b14 	add.w	fp, r0, #20
 800ded4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ded8:	f109 0310 	add.w	r3, r9, #16
 800dedc:	60c5      	str	r5, [r0, #12]
 800dede:	f04f 0c00 	mov.w	ip, #0
 800dee2:	f109 0514 	add.w	r5, r9, #20
 800dee6:	46d9      	mov	r9, fp
 800dee8:	6926      	ldr	r6, [r4, #16]
 800deea:	f104 0e14 	add.w	lr, r4, #20
 800deee:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800def2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800def6:	9301      	str	r3, [sp, #4]
 800def8:	9b01      	ldr	r3, [sp, #4]
 800defa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800defe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800df02:	b281      	uxth	r1, r0
 800df04:	9301      	str	r3, [sp, #4]
 800df06:	fa1f f38a 	uxth.w	r3, sl
 800df0a:	1a5b      	subs	r3, r3, r1
 800df0c:	0c00      	lsrs	r0, r0, #16
 800df0e:	4463      	add	r3, ip
 800df10:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800df14:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800df18:	b29b      	uxth	r3, r3
 800df1a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800df1e:	4576      	cmp	r6, lr
 800df20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800df24:	f849 3b04 	str.w	r3, [r9], #4
 800df28:	d8e6      	bhi.n	800def8 <__mdiff+0x88>
 800df2a:	1b33      	subs	r3, r6, r4
 800df2c:	3b15      	subs	r3, #21
 800df2e:	f023 0303 	bic.w	r3, r3, #3
 800df32:	3415      	adds	r4, #21
 800df34:	3304      	adds	r3, #4
 800df36:	42a6      	cmp	r6, r4
 800df38:	bf38      	it	cc
 800df3a:	2304      	movcc	r3, #4
 800df3c:	441d      	add	r5, r3
 800df3e:	445b      	add	r3, fp
 800df40:	461e      	mov	r6, r3
 800df42:	462c      	mov	r4, r5
 800df44:	4544      	cmp	r4, r8
 800df46:	d30e      	bcc.n	800df66 <__mdiff+0xf6>
 800df48:	f108 0103 	add.w	r1, r8, #3
 800df4c:	1b49      	subs	r1, r1, r5
 800df4e:	f021 0103 	bic.w	r1, r1, #3
 800df52:	3d03      	subs	r5, #3
 800df54:	45a8      	cmp	r8, r5
 800df56:	bf38      	it	cc
 800df58:	2100      	movcc	r1, #0
 800df5a:	440b      	add	r3, r1
 800df5c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800df60:	b199      	cbz	r1, 800df8a <__mdiff+0x11a>
 800df62:	6117      	str	r7, [r2, #16]
 800df64:	e79e      	b.n	800dea4 <__mdiff+0x34>
 800df66:	46e6      	mov	lr, ip
 800df68:	f854 1b04 	ldr.w	r1, [r4], #4
 800df6c:	fa1f fc81 	uxth.w	ip, r1
 800df70:	44f4      	add	ip, lr
 800df72:	0c08      	lsrs	r0, r1, #16
 800df74:	4471      	add	r1, lr
 800df76:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800df7a:	b289      	uxth	r1, r1
 800df7c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800df80:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800df84:	f846 1b04 	str.w	r1, [r6], #4
 800df88:	e7dc      	b.n	800df44 <__mdiff+0xd4>
 800df8a:	3f01      	subs	r7, #1
 800df8c:	e7e6      	b.n	800df5c <__mdiff+0xec>
 800df8e:	bf00      	nop
 800df90:	0800ed7a 	.word	0x0800ed7a
 800df94:	0800ed8b 	.word	0x0800ed8b

0800df98 <__d2b>:
 800df98:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800df9c:	2101      	movs	r1, #1
 800df9e:	4690      	mov	r8, r2
 800dfa0:	4699      	mov	r9, r3
 800dfa2:	9e08      	ldr	r6, [sp, #32]
 800dfa4:	f7ff fcd6 	bl	800d954 <_Balloc>
 800dfa8:	4604      	mov	r4, r0
 800dfaa:	b930      	cbnz	r0, 800dfba <__d2b+0x22>
 800dfac:	4602      	mov	r2, r0
 800dfae:	f240 310f 	movw	r1, #783	@ 0x30f
 800dfb2:	4b23      	ldr	r3, [pc, #140]	@ (800e040 <__d2b+0xa8>)
 800dfb4:	4823      	ldr	r0, [pc, #140]	@ (800e044 <__d2b+0xac>)
 800dfb6:	f000 fa7f 	bl	800e4b8 <__assert_func>
 800dfba:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dfbe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dfc2:	b10d      	cbz	r5, 800dfc8 <__d2b+0x30>
 800dfc4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dfc8:	9301      	str	r3, [sp, #4]
 800dfca:	f1b8 0300 	subs.w	r3, r8, #0
 800dfce:	d024      	beq.n	800e01a <__d2b+0x82>
 800dfd0:	4668      	mov	r0, sp
 800dfd2:	9300      	str	r3, [sp, #0]
 800dfd4:	f7ff fd85 	bl	800dae2 <__lo0bits>
 800dfd8:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dfdc:	b1d8      	cbz	r0, 800e016 <__d2b+0x7e>
 800dfde:	f1c0 0320 	rsb	r3, r0, #32
 800dfe2:	fa02 f303 	lsl.w	r3, r2, r3
 800dfe6:	430b      	orrs	r3, r1
 800dfe8:	40c2      	lsrs	r2, r0
 800dfea:	6163      	str	r3, [r4, #20]
 800dfec:	9201      	str	r2, [sp, #4]
 800dfee:	9b01      	ldr	r3, [sp, #4]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	bf0c      	ite	eq
 800dff4:	2201      	moveq	r2, #1
 800dff6:	2202      	movne	r2, #2
 800dff8:	61a3      	str	r3, [r4, #24]
 800dffa:	6122      	str	r2, [r4, #16]
 800dffc:	b1ad      	cbz	r5, 800e02a <__d2b+0x92>
 800dffe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e002:	4405      	add	r5, r0
 800e004:	6035      	str	r5, [r6, #0]
 800e006:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e00a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e00c:	6018      	str	r0, [r3, #0]
 800e00e:	4620      	mov	r0, r4
 800e010:	b002      	add	sp, #8
 800e012:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800e016:	6161      	str	r1, [r4, #20]
 800e018:	e7e9      	b.n	800dfee <__d2b+0x56>
 800e01a:	a801      	add	r0, sp, #4
 800e01c:	f7ff fd61 	bl	800dae2 <__lo0bits>
 800e020:	9b01      	ldr	r3, [sp, #4]
 800e022:	2201      	movs	r2, #1
 800e024:	6163      	str	r3, [r4, #20]
 800e026:	3020      	adds	r0, #32
 800e028:	e7e7      	b.n	800dffa <__d2b+0x62>
 800e02a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e02e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e032:	6030      	str	r0, [r6, #0]
 800e034:	6918      	ldr	r0, [r3, #16]
 800e036:	f7ff fd35 	bl	800daa4 <__hi0bits>
 800e03a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e03e:	e7e4      	b.n	800e00a <__d2b+0x72>
 800e040:	0800ed7a 	.word	0x0800ed7a
 800e044:	0800ed8b 	.word	0x0800ed8b

0800e048 <__ssputs_r>:
 800e048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e04c:	461f      	mov	r7, r3
 800e04e:	688e      	ldr	r6, [r1, #8]
 800e050:	4682      	mov	sl, r0
 800e052:	42be      	cmp	r6, r7
 800e054:	460c      	mov	r4, r1
 800e056:	4690      	mov	r8, r2
 800e058:	680b      	ldr	r3, [r1, #0]
 800e05a:	d82d      	bhi.n	800e0b8 <__ssputs_r+0x70>
 800e05c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e060:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e064:	d026      	beq.n	800e0b4 <__ssputs_r+0x6c>
 800e066:	6965      	ldr	r5, [r4, #20]
 800e068:	6909      	ldr	r1, [r1, #16]
 800e06a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e06e:	eba3 0901 	sub.w	r9, r3, r1
 800e072:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e076:	1c7b      	adds	r3, r7, #1
 800e078:	444b      	add	r3, r9
 800e07a:	106d      	asrs	r5, r5, #1
 800e07c:	429d      	cmp	r5, r3
 800e07e:	bf38      	it	cc
 800e080:	461d      	movcc	r5, r3
 800e082:	0553      	lsls	r3, r2, #21
 800e084:	d527      	bpl.n	800e0d6 <__ssputs_r+0x8e>
 800e086:	4629      	mov	r1, r5
 800e088:	f7ff fbd8 	bl	800d83c <_malloc_r>
 800e08c:	4606      	mov	r6, r0
 800e08e:	b360      	cbz	r0, 800e0ea <__ssputs_r+0xa2>
 800e090:	464a      	mov	r2, r9
 800e092:	6921      	ldr	r1, [r4, #16]
 800e094:	f000 fa02 	bl	800e49c <memcpy>
 800e098:	89a3      	ldrh	r3, [r4, #12]
 800e09a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e09e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0a2:	81a3      	strh	r3, [r4, #12]
 800e0a4:	6126      	str	r6, [r4, #16]
 800e0a6:	444e      	add	r6, r9
 800e0a8:	6026      	str	r6, [r4, #0]
 800e0aa:	463e      	mov	r6, r7
 800e0ac:	6165      	str	r5, [r4, #20]
 800e0ae:	eba5 0509 	sub.w	r5, r5, r9
 800e0b2:	60a5      	str	r5, [r4, #8]
 800e0b4:	42be      	cmp	r6, r7
 800e0b6:	d900      	bls.n	800e0ba <__ssputs_r+0x72>
 800e0b8:	463e      	mov	r6, r7
 800e0ba:	4632      	mov	r2, r6
 800e0bc:	4641      	mov	r1, r8
 800e0be:	6820      	ldr	r0, [r4, #0]
 800e0c0:	f000 f9c2 	bl	800e448 <memmove>
 800e0c4:	2000      	movs	r0, #0
 800e0c6:	68a3      	ldr	r3, [r4, #8]
 800e0c8:	1b9b      	subs	r3, r3, r6
 800e0ca:	60a3      	str	r3, [r4, #8]
 800e0cc:	6823      	ldr	r3, [r4, #0]
 800e0ce:	4433      	add	r3, r6
 800e0d0:	6023      	str	r3, [r4, #0]
 800e0d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0d6:	462a      	mov	r2, r5
 800e0d8:	f000 fa32 	bl	800e540 <_realloc_r>
 800e0dc:	4606      	mov	r6, r0
 800e0de:	2800      	cmp	r0, #0
 800e0e0:	d1e0      	bne.n	800e0a4 <__ssputs_r+0x5c>
 800e0e2:	4650      	mov	r0, sl
 800e0e4:	6921      	ldr	r1, [r4, #16]
 800e0e6:	f7ff fb37 	bl	800d758 <_free_r>
 800e0ea:	230c      	movs	r3, #12
 800e0ec:	f8ca 3000 	str.w	r3, [sl]
 800e0f0:	89a3      	ldrh	r3, [r4, #12]
 800e0f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e0f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0fa:	81a3      	strh	r3, [r4, #12]
 800e0fc:	e7e9      	b.n	800e0d2 <__ssputs_r+0x8a>
	...

0800e100 <_svfiprintf_r>:
 800e100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e104:	4698      	mov	r8, r3
 800e106:	898b      	ldrh	r3, [r1, #12]
 800e108:	4607      	mov	r7, r0
 800e10a:	061b      	lsls	r3, r3, #24
 800e10c:	460d      	mov	r5, r1
 800e10e:	4614      	mov	r4, r2
 800e110:	b09d      	sub	sp, #116	@ 0x74
 800e112:	d510      	bpl.n	800e136 <_svfiprintf_r+0x36>
 800e114:	690b      	ldr	r3, [r1, #16]
 800e116:	b973      	cbnz	r3, 800e136 <_svfiprintf_r+0x36>
 800e118:	2140      	movs	r1, #64	@ 0x40
 800e11a:	f7ff fb8f 	bl	800d83c <_malloc_r>
 800e11e:	6028      	str	r0, [r5, #0]
 800e120:	6128      	str	r0, [r5, #16]
 800e122:	b930      	cbnz	r0, 800e132 <_svfiprintf_r+0x32>
 800e124:	230c      	movs	r3, #12
 800e126:	603b      	str	r3, [r7, #0]
 800e128:	f04f 30ff 	mov.w	r0, #4294967295
 800e12c:	b01d      	add	sp, #116	@ 0x74
 800e12e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e132:	2340      	movs	r3, #64	@ 0x40
 800e134:	616b      	str	r3, [r5, #20]
 800e136:	2300      	movs	r3, #0
 800e138:	9309      	str	r3, [sp, #36]	@ 0x24
 800e13a:	2320      	movs	r3, #32
 800e13c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e140:	2330      	movs	r3, #48	@ 0x30
 800e142:	f04f 0901 	mov.w	r9, #1
 800e146:	f8cd 800c 	str.w	r8, [sp, #12]
 800e14a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800e2e4 <_svfiprintf_r+0x1e4>
 800e14e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e152:	4623      	mov	r3, r4
 800e154:	469a      	mov	sl, r3
 800e156:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e15a:	b10a      	cbz	r2, 800e160 <_svfiprintf_r+0x60>
 800e15c:	2a25      	cmp	r2, #37	@ 0x25
 800e15e:	d1f9      	bne.n	800e154 <_svfiprintf_r+0x54>
 800e160:	ebba 0b04 	subs.w	fp, sl, r4
 800e164:	d00b      	beq.n	800e17e <_svfiprintf_r+0x7e>
 800e166:	465b      	mov	r3, fp
 800e168:	4622      	mov	r2, r4
 800e16a:	4629      	mov	r1, r5
 800e16c:	4638      	mov	r0, r7
 800e16e:	f7ff ff6b 	bl	800e048 <__ssputs_r>
 800e172:	3001      	adds	r0, #1
 800e174:	f000 80a7 	beq.w	800e2c6 <_svfiprintf_r+0x1c6>
 800e178:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e17a:	445a      	add	r2, fp
 800e17c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e17e:	f89a 3000 	ldrb.w	r3, [sl]
 800e182:	2b00      	cmp	r3, #0
 800e184:	f000 809f 	beq.w	800e2c6 <_svfiprintf_r+0x1c6>
 800e188:	2300      	movs	r3, #0
 800e18a:	f04f 32ff 	mov.w	r2, #4294967295
 800e18e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e192:	f10a 0a01 	add.w	sl, sl, #1
 800e196:	9304      	str	r3, [sp, #16]
 800e198:	9307      	str	r3, [sp, #28]
 800e19a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e19e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e1a0:	4654      	mov	r4, sl
 800e1a2:	2205      	movs	r2, #5
 800e1a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1a8:	484e      	ldr	r0, [pc, #312]	@ (800e2e4 <_svfiprintf_r+0x1e4>)
 800e1aa:	f7fe fc6a 	bl	800ca82 <memchr>
 800e1ae:	9a04      	ldr	r2, [sp, #16]
 800e1b0:	b9d8      	cbnz	r0, 800e1ea <_svfiprintf_r+0xea>
 800e1b2:	06d0      	lsls	r0, r2, #27
 800e1b4:	bf44      	itt	mi
 800e1b6:	2320      	movmi	r3, #32
 800e1b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e1bc:	0711      	lsls	r1, r2, #28
 800e1be:	bf44      	itt	mi
 800e1c0:	232b      	movmi	r3, #43	@ 0x2b
 800e1c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e1c6:	f89a 3000 	ldrb.w	r3, [sl]
 800e1ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800e1cc:	d015      	beq.n	800e1fa <_svfiprintf_r+0xfa>
 800e1ce:	4654      	mov	r4, sl
 800e1d0:	2000      	movs	r0, #0
 800e1d2:	f04f 0c0a 	mov.w	ip, #10
 800e1d6:	9a07      	ldr	r2, [sp, #28]
 800e1d8:	4621      	mov	r1, r4
 800e1da:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1de:	3b30      	subs	r3, #48	@ 0x30
 800e1e0:	2b09      	cmp	r3, #9
 800e1e2:	d94b      	bls.n	800e27c <_svfiprintf_r+0x17c>
 800e1e4:	b1b0      	cbz	r0, 800e214 <_svfiprintf_r+0x114>
 800e1e6:	9207      	str	r2, [sp, #28]
 800e1e8:	e014      	b.n	800e214 <_svfiprintf_r+0x114>
 800e1ea:	eba0 0308 	sub.w	r3, r0, r8
 800e1ee:	fa09 f303 	lsl.w	r3, r9, r3
 800e1f2:	4313      	orrs	r3, r2
 800e1f4:	46a2      	mov	sl, r4
 800e1f6:	9304      	str	r3, [sp, #16]
 800e1f8:	e7d2      	b.n	800e1a0 <_svfiprintf_r+0xa0>
 800e1fa:	9b03      	ldr	r3, [sp, #12]
 800e1fc:	1d19      	adds	r1, r3, #4
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	9103      	str	r1, [sp, #12]
 800e202:	2b00      	cmp	r3, #0
 800e204:	bfbb      	ittet	lt
 800e206:	425b      	neglt	r3, r3
 800e208:	f042 0202 	orrlt.w	r2, r2, #2
 800e20c:	9307      	strge	r3, [sp, #28]
 800e20e:	9307      	strlt	r3, [sp, #28]
 800e210:	bfb8      	it	lt
 800e212:	9204      	strlt	r2, [sp, #16]
 800e214:	7823      	ldrb	r3, [r4, #0]
 800e216:	2b2e      	cmp	r3, #46	@ 0x2e
 800e218:	d10a      	bne.n	800e230 <_svfiprintf_r+0x130>
 800e21a:	7863      	ldrb	r3, [r4, #1]
 800e21c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e21e:	d132      	bne.n	800e286 <_svfiprintf_r+0x186>
 800e220:	9b03      	ldr	r3, [sp, #12]
 800e222:	3402      	adds	r4, #2
 800e224:	1d1a      	adds	r2, r3, #4
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	9203      	str	r2, [sp, #12]
 800e22a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e22e:	9305      	str	r3, [sp, #20]
 800e230:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800e2e8 <_svfiprintf_r+0x1e8>
 800e234:	2203      	movs	r2, #3
 800e236:	4650      	mov	r0, sl
 800e238:	7821      	ldrb	r1, [r4, #0]
 800e23a:	f7fe fc22 	bl	800ca82 <memchr>
 800e23e:	b138      	cbz	r0, 800e250 <_svfiprintf_r+0x150>
 800e240:	2240      	movs	r2, #64	@ 0x40
 800e242:	9b04      	ldr	r3, [sp, #16]
 800e244:	eba0 000a 	sub.w	r0, r0, sl
 800e248:	4082      	lsls	r2, r0
 800e24a:	4313      	orrs	r3, r2
 800e24c:	3401      	adds	r4, #1
 800e24e:	9304      	str	r3, [sp, #16]
 800e250:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e254:	2206      	movs	r2, #6
 800e256:	4825      	ldr	r0, [pc, #148]	@ (800e2ec <_svfiprintf_r+0x1ec>)
 800e258:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e25c:	f7fe fc11 	bl	800ca82 <memchr>
 800e260:	2800      	cmp	r0, #0
 800e262:	d036      	beq.n	800e2d2 <_svfiprintf_r+0x1d2>
 800e264:	4b22      	ldr	r3, [pc, #136]	@ (800e2f0 <_svfiprintf_r+0x1f0>)
 800e266:	bb1b      	cbnz	r3, 800e2b0 <_svfiprintf_r+0x1b0>
 800e268:	9b03      	ldr	r3, [sp, #12]
 800e26a:	3307      	adds	r3, #7
 800e26c:	f023 0307 	bic.w	r3, r3, #7
 800e270:	3308      	adds	r3, #8
 800e272:	9303      	str	r3, [sp, #12]
 800e274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e276:	4433      	add	r3, r6
 800e278:	9309      	str	r3, [sp, #36]	@ 0x24
 800e27a:	e76a      	b.n	800e152 <_svfiprintf_r+0x52>
 800e27c:	460c      	mov	r4, r1
 800e27e:	2001      	movs	r0, #1
 800e280:	fb0c 3202 	mla	r2, ip, r2, r3
 800e284:	e7a8      	b.n	800e1d8 <_svfiprintf_r+0xd8>
 800e286:	2300      	movs	r3, #0
 800e288:	f04f 0c0a 	mov.w	ip, #10
 800e28c:	4619      	mov	r1, r3
 800e28e:	3401      	adds	r4, #1
 800e290:	9305      	str	r3, [sp, #20]
 800e292:	4620      	mov	r0, r4
 800e294:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e298:	3a30      	subs	r2, #48	@ 0x30
 800e29a:	2a09      	cmp	r2, #9
 800e29c:	d903      	bls.n	800e2a6 <_svfiprintf_r+0x1a6>
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d0c6      	beq.n	800e230 <_svfiprintf_r+0x130>
 800e2a2:	9105      	str	r1, [sp, #20]
 800e2a4:	e7c4      	b.n	800e230 <_svfiprintf_r+0x130>
 800e2a6:	4604      	mov	r4, r0
 800e2a8:	2301      	movs	r3, #1
 800e2aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800e2ae:	e7f0      	b.n	800e292 <_svfiprintf_r+0x192>
 800e2b0:	ab03      	add	r3, sp, #12
 800e2b2:	9300      	str	r3, [sp, #0]
 800e2b4:	462a      	mov	r2, r5
 800e2b6:	4638      	mov	r0, r7
 800e2b8:	4b0e      	ldr	r3, [pc, #56]	@ (800e2f4 <_svfiprintf_r+0x1f4>)
 800e2ba:	a904      	add	r1, sp, #16
 800e2bc:	f7fd fe70 	bl	800bfa0 <_printf_float>
 800e2c0:	1c42      	adds	r2, r0, #1
 800e2c2:	4606      	mov	r6, r0
 800e2c4:	d1d6      	bne.n	800e274 <_svfiprintf_r+0x174>
 800e2c6:	89ab      	ldrh	r3, [r5, #12]
 800e2c8:	065b      	lsls	r3, r3, #25
 800e2ca:	f53f af2d 	bmi.w	800e128 <_svfiprintf_r+0x28>
 800e2ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e2d0:	e72c      	b.n	800e12c <_svfiprintf_r+0x2c>
 800e2d2:	ab03      	add	r3, sp, #12
 800e2d4:	9300      	str	r3, [sp, #0]
 800e2d6:	462a      	mov	r2, r5
 800e2d8:	4638      	mov	r0, r7
 800e2da:	4b06      	ldr	r3, [pc, #24]	@ (800e2f4 <_svfiprintf_r+0x1f4>)
 800e2dc:	a904      	add	r1, sp, #16
 800e2de:	f7fe f8fd 	bl	800c4dc <_printf_i>
 800e2e2:	e7ed      	b.n	800e2c0 <_svfiprintf_r+0x1c0>
 800e2e4:	0800ede4 	.word	0x0800ede4
 800e2e8:	0800edea 	.word	0x0800edea
 800e2ec:	0800edee 	.word	0x0800edee
 800e2f0:	0800bfa1 	.word	0x0800bfa1
 800e2f4:	0800e049 	.word	0x0800e049

0800e2f8 <__sflush_r>:
 800e2f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2fe:	0716      	lsls	r6, r2, #28
 800e300:	4605      	mov	r5, r0
 800e302:	460c      	mov	r4, r1
 800e304:	d454      	bmi.n	800e3b0 <__sflush_r+0xb8>
 800e306:	684b      	ldr	r3, [r1, #4]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	dc02      	bgt.n	800e312 <__sflush_r+0x1a>
 800e30c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e30e:	2b00      	cmp	r3, #0
 800e310:	dd48      	ble.n	800e3a4 <__sflush_r+0xac>
 800e312:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e314:	2e00      	cmp	r6, #0
 800e316:	d045      	beq.n	800e3a4 <__sflush_r+0xac>
 800e318:	2300      	movs	r3, #0
 800e31a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e31e:	682f      	ldr	r7, [r5, #0]
 800e320:	6a21      	ldr	r1, [r4, #32]
 800e322:	602b      	str	r3, [r5, #0]
 800e324:	d030      	beq.n	800e388 <__sflush_r+0x90>
 800e326:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e328:	89a3      	ldrh	r3, [r4, #12]
 800e32a:	0759      	lsls	r1, r3, #29
 800e32c:	d505      	bpl.n	800e33a <__sflush_r+0x42>
 800e32e:	6863      	ldr	r3, [r4, #4]
 800e330:	1ad2      	subs	r2, r2, r3
 800e332:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e334:	b10b      	cbz	r3, 800e33a <__sflush_r+0x42>
 800e336:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e338:	1ad2      	subs	r2, r2, r3
 800e33a:	2300      	movs	r3, #0
 800e33c:	4628      	mov	r0, r5
 800e33e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e340:	6a21      	ldr	r1, [r4, #32]
 800e342:	47b0      	blx	r6
 800e344:	1c43      	adds	r3, r0, #1
 800e346:	89a3      	ldrh	r3, [r4, #12]
 800e348:	d106      	bne.n	800e358 <__sflush_r+0x60>
 800e34a:	6829      	ldr	r1, [r5, #0]
 800e34c:	291d      	cmp	r1, #29
 800e34e:	d82b      	bhi.n	800e3a8 <__sflush_r+0xb0>
 800e350:	4a28      	ldr	r2, [pc, #160]	@ (800e3f4 <__sflush_r+0xfc>)
 800e352:	40ca      	lsrs	r2, r1
 800e354:	07d6      	lsls	r6, r2, #31
 800e356:	d527      	bpl.n	800e3a8 <__sflush_r+0xb0>
 800e358:	2200      	movs	r2, #0
 800e35a:	6062      	str	r2, [r4, #4]
 800e35c:	6922      	ldr	r2, [r4, #16]
 800e35e:	04d9      	lsls	r1, r3, #19
 800e360:	6022      	str	r2, [r4, #0]
 800e362:	d504      	bpl.n	800e36e <__sflush_r+0x76>
 800e364:	1c42      	adds	r2, r0, #1
 800e366:	d101      	bne.n	800e36c <__sflush_r+0x74>
 800e368:	682b      	ldr	r3, [r5, #0]
 800e36a:	b903      	cbnz	r3, 800e36e <__sflush_r+0x76>
 800e36c:	6560      	str	r0, [r4, #84]	@ 0x54
 800e36e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e370:	602f      	str	r7, [r5, #0]
 800e372:	b1b9      	cbz	r1, 800e3a4 <__sflush_r+0xac>
 800e374:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e378:	4299      	cmp	r1, r3
 800e37a:	d002      	beq.n	800e382 <__sflush_r+0x8a>
 800e37c:	4628      	mov	r0, r5
 800e37e:	f7ff f9eb 	bl	800d758 <_free_r>
 800e382:	2300      	movs	r3, #0
 800e384:	6363      	str	r3, [r4, #52]	@ 0x34
 800e386:	e00d      	b.n	800e3a4 <__sflush_r+0xac>
 800e388:	2301      	movs	r3, #1
 800e38a:	4628      	mov	r0, r5
 800e38c:	47b0      	blx	r6
 800e38e:	4602      	mov	r2, r0
 800e390:	1c50      	adds	r0, r2, #1
 800e392:	d1c9      	bne.n	800e328 <__sflush_r+0x30>
 800e394:	682b      	ldr	r3, [r5, #0]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d0c6      	beq.n	800e328 <__sflush_r+0x30>
 800e39a:	2b1d      	cmp	r3, #29
 800e39c:	d001      	beq.n	800e3a2 <__sflush_r+0xaa>
 800e39e:	2b16      	cmp	r3, #22
 800e3a0:	d11d      	bne.n	800e3de <__sflush_r+0xe6>
 800e3a2:	602f      	str	r7, [r5, #0]
 800e3a4:	2000      	movs	r0, #0
 800e3a6:	e021      	b.n	800e3ec <__sflush_r+0xf4>
 800e3a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3ac:	b21b      	sxth	r3, r3
 800e3ae:	e01a      	b.n	800e3e6 <__sflush_r+0xee>
 800e3b0:	690f      	ldr	r7, [r1, #16]
 800e3b2:	2f00      	cmp	r7, #0
 800e3b4:	d0f6      	beq.n	800e3a4 <__sflush_r+0xac>
 800e3b6:	0793      	lsls	r3, r2, #30
 800e3b8:	bf18      	it	ne
 800e3ba:	2300      	movne	r3, #0
 800e3bc:	680e      	ldr	r6, [r1, #0]
 800e3be:	bf08      	it	eq
 800e3c0:	694b      	ldreq	r3, [r1, #20]
 800e3c2:	1bf6      	subs	r6, r6, r7
 800e3c4:	600f      	str	r7, [r1, #0]
 800e3c6:	608b      	str	r3, [r1, #8]
 800e3c8:	2e00      	cmp	r6, #0
 800e3ca:	ddeb      	ble.n	800e3a4 <__sflush_r+0xac>
 800e3cc:	4633      	mov	r3, r6
 800e3ce:	463a      	mov	r2, r7
 800e3d0:	4628      	mov	r0, r5
 800e3d2:	6a21      	ldr	r1, [r4, #32]
 800e3d4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800e3d8:	47e0      	blx	ip
 800e3da:	2800      	cmp	r0, #0
 800e3dc:	dc07      	bgt.n	800e3ee <__sflush_r+0xf6>
 800e3de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3e6:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ea:	81a3      	strh	r3, [r4, #12]
 800e3ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3ee:	4407      	add	r7, r0
 800e3f0:	1a36      	subs	r6, r6, r0
 800e3f2:	e7e9      	b.n	800e3c8 <__sflush_r+0xd0>
 800e3f4:	20400001 	.word	0x20400001

0800e3f8 <_fflush_r>:
 800e3f8:	b538      	push	{r3, r4, r5, lr}
 800e3fa:	690b      	ldr	r3, [r1, #16]
 800e3fc:	4605      	mov	r5, r0
 800e3fe:	460c      	mov	r4, r1
 800e400:	b913      	cbnz	r3, 800e408 <_fflush_r+0x10>
 800e402:	2500      	movs	r5, #0
 800e404:	4628      	mov	r0, r5
 800e406:	bd38      	pop	{r3, r4, r5, pc}
 800e408:	b118      	cbz	r0, 800e412 <_fflush_r+0x1a>
 800e40a:	6a03      	ldr	r3, [r0, #32]
 800e40c:	b90b      	cbnz	r3, 800e412 <_fflush_r+0x1a>
 800e40e:	f7fe fa0f 	bl	800c830 <__sinit>
 800e412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d0f3      	beq.n	800e402 <_fflush_r+0xa>
 800e41a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e41c:	07d0      	lsls	r0, r2, #31
 800e41e:	d404      	bmi.n	800e42a <_fflush_r+0x32>
 800e420:	0599      	lsls	r1, r3, #22
 800e422:	d402      	bmi.n	800e42a <_fflush_r+0x32>
 800e424:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e426:	f7fe fb2a 	bl	800ca7e <__retarget_lock_acquire_recursive>
 800e42a:	4628      	mov	r0, r5
 800e42c:	4621      	mov	r1, r4
 800e42e:	f7ff ff63 	bl	800e2f8 <__sflush_r>
 800e432:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e434:	4605      	mov	r5, r0
 800e436:	07da      	lsls	r2, r3, #31
 800e438:	d4e4      	bmi.n	800e404 <_fflush_r+0xc>
 800e43a:	89a3      	ldrh	r3, [r4, #12]
 800e43c:	059b      	lsls	r3, r3, #22
 800e43e:	d4e1      	bmi.n	800e404 <_fflush_r+0xc>
 800e440:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e442:	f7fe fb1d 	bl	800ca80 <__retarget_lock_release_recursive>
 800e446:	e7dd      	b.n	800e404 <_fflush_r+0xc>

0800e448 <memmove>:
 800e448:	4288      	cmp	r0, r1
 800e44a:	b510      	push	{r4, lr}
 800e44c:	eb01 0402 	add.w	r4, r1, r2
 800e450:	d902      	bls.n	800e458 <memmove+0x10>
 800e452:	4284      	cmp	r4, r0
 800e454:	4623      	mov	r3, r4
 800e456:	d807      	bhi.n	800e468 <memmove+0x20>
 800e458:	1e43      	subs	r3, r0, #1
 800e45a:	42a1      	cmp	r1, r4
 800e45c:	d008      	beq.n	800e470 <memmove+0x28>
 800e45e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e462:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e466:	e7f8      	b.n	800e45a <memmove+0x12>
 800e468:	4601      	mov	r1, r0
 800e46a:	4402      	add	r2, r0
 800e46c:	428a      	cmp	r2, r1
 800e46e:	d100      	bne.n	800e472 <memmove+0x2a>
 800e470:	bd10      	pop	{r4, pc}
 800e472:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e476:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e47a:	e7f7      	b.n	800e46c <memmove+0x24>

0800e47c <_sbrk_r>:
 800e47c:	b538      	push	{r3, r4, r5, lr}
 800e47e:	2300      	movs	r3, #0
 800e480:	4d05      	ldr	r5, [pc, #20]	@ (800e498 <_sbrk_r+0x1c>)
 800e482:	4604      	mov	r4, r0
 800e484:	4608      	mov	r0, r1
 800e486:	602b      	str	r3, [r5, #0]
 800e488:	f000 fb8a 	bl	800eba0 <_sbrk>
 800e48c:	1c43      	adds	r3, r0, #1
 800e48e:	d102      	bne.n	800e496 <_sbrk_r+0x1a>
 800e490:	682b      	ldr	r3, [r5, #0]
 800e492:	b103      	cbz	r3, 800e496 <_sbrk_r+0x1a>
 800e494:	6023      	str	r3, [r4, #0]
 800e496:	bd38      	pop	{r3, r4, r5, pc}
 800e498:	20006078 	.word	0x20006078

0800e49c <memcpy>:
 800e49c:	440a      	add	r2, r1
 800e49e:	4291      	cmp	r1, r2
 800e4a0:	f100 33ff 	add.w	r3, r0, #4294967295
 800e4a4:	d100      	bne.n	800e4a8 <memcpy+0xc>
 800e4a6:	4770      	bx	lr
 800e4a8:	b510      	push	{r4, lr}
 800e4aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e4ae:	4291      	cmp	r1, r2
 800e4b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e4b4:	d1f9      	bne.n	800e4aa <memcpy+0xe>
 800e4b6:	bd10      	pop	{r4, pc}

0800e4b8 <__assert_func>:
 800e4b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e4ba:	4614      	mov	r4, r2
 800e4bc:	461a      	mov	r2, r3
 800e4be:	4b09      	ldr	r3, [pc, #36]	@ (800e4e4 <__assert_func+0x2c>)
 800e4c0:	4605      	mov	r5, r0
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	68d8      	ldr	r0, [r3, #12]
 800e4c6:	b14c      	cbz	r4, 800e4dc <__assert_func+0x24>
 800e4c8:	4b07      	ldr	r3, [pc, #28]	@ (800e4e8 <__assert_func+0x30>)
 800e4ca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e4ce:	9100      	str	r1, [sp, #0]
 800e4d0:	462b      	mov	r3, r5
 800e4d2:	4906      	ldr	r1, [pc, #24]	@ (800e4ec <__assert_func+0x34>)
 800e4d4:	f000 f870 	bl	800e5b8 <fiprintf>
 800e4d8:	f000 f880 	bl	800e5dc <abort>
 800e4dc:	4b04      	ldr	r3, [pc, #16]	@ (800e4f0 <__assert_func+0x38>)
 800e4de:	461c      	mov	r4, r3
 800e4e0:	e7f3      	b.n	800e4ca <__assert_func+0x12>
 800e4e2:	bf00      	nop
 800e4e4:	20000190 	.word	0x20000190
 800e4e8:	0800edff 	.word	0x0800edff
 800e4ec:	0800ee0c 	.word	0x0800ee0c
 800e4f0:	0800ee3a 	.word	0x0800ee3a

0800e4f4 <_calloc_r>:
 800e4f4:	b570      	push	{r4, r5, r6, lr}
 800e4f6:	fba1 5402 	umull	r5, r4, r1, r2
 800e4fa:	b934      	cbnz	r4, 800e50a <_calloc_r+0x16>
 800e4fc:	4629      	mov	r1, r5
 800e4fe:	f7ff f99d 	bl	800d83c <_malloc_r>
 800e502:	4606      	mov	r6, r0
 800e504:	b928      	cbnz	r0, 800e512 <_calloc_r+0x1e>
 800e506:	4630      	mov	r0, r6
 800e508:	bd70      	pop	{r4, r5, r6, pc}
 800e50a:	220c      	movs	r2, #12
 800e50c:	2600      	movs	r6, #0
 800e50e:	6002      	str	r2, [r0, #0]
 800e510:	e7f9      	b.n	800e506 <_calloc_r+0x12>
 800e512:	462a      	mov	r2, r5
 800e514:	4621      	mov	r1, r4
 800e516:	f7fe fa3a 	bl	800c98e <memset>
 800e51a:	e7f4      	b.n	800e506 <_calloc_r+0x12>

0800e51c <__ascii_mbtowc>:
 800e51c:	b082      	sub	sp, #8
 800e51e:	b901      	cbnz	r1, 800e522 <__ascii_mbtowc+0x6>
 800e520:	a901      	add	r1, sp, #4
 800e522:	b142      	cbz	r2, 800e536 <__ascii_mbtowc+0x1a>
 800e524:	b14b      	cbz	r3, 800e53a <__ascii_mbtowc+0x1e>
 800e526:	7813      	ldrb	r3, [r2, #0]
 800e528:	600b      	str	r3, [r1, #0]
 800e52a:	7812      	ldrb	r2, [r2, #0]
 800e52c:	1e10      	subs	r0, r2, #0
 800e52e:	bf18      	it	ne
 800e530:	2001      	movne	r0, #1
 800e532:	b002      	add	sp, #8
 800e534:	4770      	bx	lr
 800e536:	4610      	mov	r0, r2
 800e538:	e7fb      	b.n	800e532 <__ascii_mbtowc+0x16>
 800e53a:	f06f 0001 	mvn.w	r0, #1
 800e53e:	e7f8      	b.n	800e532 <__ascii_mbtowc+0x16>

0800e540 <_realloc_r>:
 800e540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e544:	4607      	mov	r7, r0
 800e546:	4614      	mov	r4, r2
 800e548:	460d      	mov	r5, r1
 800e54a:	b921      	cbnz	r1, 800e556 <_realloc_r+0x16>
 800e54c:	4611      	mov	r1, r2
 800e54e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e552:	f7ff b973 	b.w	800d83c <_malloc_r>
 800e556:	b92a      	cbnz	r2, 800e564 <_realloc_r+0x24>
 800e558:	f7ff f8fe 	bl	800d758 <_free_r>
 800e55c:	4625      	mov	r5, r4
 800e55e:	4628      	mov	r0, r5
 800e560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e564:	f000 f841 	bl	800e5ea <_malloc_usable_size_r>
 800e568:	4284      	cmp	r4, r0
 800e56a:	4606      	mov	r6, r0
 800e56c:	d802      	bhi.n	800e574 <_realloc_r+0x34>
 800e56e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e572:	d8f4      	bhi.n	800e55e <_realloc_r+0x1e>
 800e574:	4621      	mov	r1, r4
 800e576:	4638      	mov	r0, r7
 800e578:	f7ff f960 	bl	800d83c <_malloc_r>
 800e57c:	4680      	mov	r8, r0
 800e57e:	b908      	cbnz	r0, 800e584 <_realloc_r+0x44>
 800e580:	4645      	mov	r5, r8
 800e582:	e7ec      	b.n	800e55e <_realloc_r+0x1e>
 800e584:	42b4      	cmp	r4, r6
 800e586:	4622      	mov	r2, r4
 800e588:	4629      	mov	r1, r5
 800e58a:	bf28      	it	cs
 800e58c:	4632      	movcs	r2, r6
 800e58e:	f7ff ff85 	bl	800e49c <memcpy>
 800e592:	4629      	mov	r1, r5
 800e594:	4638      	mov	r0, r7
 800e596:	f7ff f8df 	bl	800d758 <_free_r>
 800e59a:	e7f1      	b.n	800e580 <_realloc_r+0x40>

0800e59c <__ascii_wctomb>:
 800e59c:	4603      	mov	r3, r0
 800e59e:	4608      	mov	r0, r1
 800e5a0:	b141      	cbz	r1, 800e5b4 <__ascii_wctomb+0x18>
 800e5a2:	2aff      	cmp	r2, #255	@ 0xff
 800e5a4:	d904      	bls.n	800e5b0 <__ascii_wctomb+0x14>
 800e5a6:	228a      	movs	r2, #138	@ 0x8a
 800e5a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e5ac:	601a      	str	r2, [r3, #0]
 800e5ae:	4770      	bx	lr
 800e5b0:	2001      	movs	r0, #1
 800e5b2:	700a      	strb	r2, [r1, #0]
 800e5b4:	4770      	bx	lr
	...

0800e5b8 <fiprintf>:
 800e5b8:	b40e      	push	{r1, r2, r3}
 800e5ba:	b503      	push	{r0, r1, lr}
 800e5bc:	4601      	mov	r1, r0
 800e5be:	ab03      	add	r3, sp, #12
 800e5c0:	4805      	ldr	r0, [pc, #20]	@ (800e5d8 <fiprintf+0x20>)
 800e5c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5c6:	6800      	ldr	r0, [r0, #0]
 800e5c8:	9301      	str	r3, [sp, #4]
 800e5ca:	f000 f83d 	bl	800e648 <_vfiprintf_r>
 800e5ce:	b002      	add	sp, #8
 800e5d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5d4:	b003      	add	sp, #12
 800e5d6:	4770      	bx	lr
 800e5d8:	20000190 	.word	0x20000190

0800e5dc <abort>:
 800e5dc:	2006      	movs	r0, #6
 800e5de:	b508      	push	{r3, lr}
 800e5e0:	f000 fa06 	bl	800e9f0 <raise>
 800e5e4:	2001      	movs	r0, #1
 800e5e6:	f000 faf1 	bl	800ebcc <_exit>

0800e5ea <_malloc_usable_size_r>:
 800e5ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e5ee:	1f18      	subs	r0, r3, #4
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	bfbc      	itt	lt
 800e5f4:	580b      	ldrlt	r3, [r1, r0]
 800e5f6:	18c0      	addlt	r0, r0, r3
 800e5f8:	4770      	bx	lr

0800e5fa <__sfputc_r>:
 800e5fa:	6893      	ldr	r3, [r2, #8]
 800e5fc:	b410      	push	{r4}
 800e5fe:	3b01      	subs	r3, #1
 800e600:	2b00      	cmp	r3, #0
 800e602:	6093      	str	r3, [r2, #8]
 800e604:	da07      	bge.n	800e616 <__sfputc_r+0x1c>
 800e606:	6994      	ldr	r4, [r2, #24]
 800e608:	42a3      	cmp	r3, r4
 800e60a:	db01      	blt.n	800e610 <__sfputc_r+0x16>
 800e60c:	290a      	cmp	r1, #10
 800e60e:	d102      	bne.n	800e616 <__sfputc_r+0x1c>
 800e610:	bc10      	pop	{r4}
 800e612:	f000 b931 	b.w	800e878 <__swbuf_r>
 800e616:	6813      	ldr	r3, [r2, #0]
 800e618:	1c58      	adds	r0, r3, #1
 800e61a:	6010      	str	r0, [r2, #0]
 800e61c:	7019      	strb	r1, [r3, #0]
 800e61e:	4608      	mov	r0, r1
 800e620:	bc10      	pop	{r4}
 800e622:	4770      	bx	lr

0800e624 <__sfputs_r>:
 800e624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e626:	4606      	mov	r6, r0
 800e628:	460f      	mov	r7, r1
 800e62a:	4614      	mov	r4, r2
 800e62c:	18d5      	adds	r5, r2, r3
 800e62e:	42ac      	cmp	r4, r5
 800e630:	d101      	bne.n	800e636 <__sfputs_r+0x12>
 800e632:	2000      	movs	r0, #0
 800e634:	e007      	b.n	800e646 <__sfputs_r+0x22>
 800e636:	463a      	mov	r2, r7
 800e638:	4630      	mov	r0, r6
 800e63a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e63e:	f7ff ffdc 	bl	800e5fa <__sfputc_r>
 800e642:	1c43      	adds	r3, r0, #1
 800e644:	d1f3      	bne.n	800e62e <__sfputs_r+0xa>
 800e646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e648 <_vfiprintf_r>:
 800e648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e64c:	460d      	mov	r5, r1
 800e64e:	4614      	mov	r4, r2
 800e650:	4698      	mov	r8, r3
 800e652:	4606      	mov	r6, r0
 800e654:	b09d      	sub	sp, #116	@ 0x74
 800e656:	b118      	cbz	r0, 800e660 <_vfiprintf_r+0x18>
 800e658:	6a03      	ldr	r3, [r0, #32]
 800e65a:	b90b      	cbnz	r3, 800e660 <_vfiprintf_r+0x18>
 800e65c:	f7fe f8e8 	bl	800c830 <__sinit>
 800e660:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e662:	07d9      	lsls	r1, r3, #31
 800e664:	d405      	bmi.n	800e672 <_vfiprintf_r+0x2a>
 800e666:	89ab      	ldrh	r3, [r5, #12]
 800e668:	059a      	lsls	r2, r3, #22
 800e66a:	d402      	bmi.n	800e672 <_vfiprintf_r+0x2a>
 800e66c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e66e:	f7fe fa06 	bl	800ca7e <__retarget_lock_acquire_recursive>
 800e672:	89ab      	ldrh	r3, [r5, #12]
 800e674:	071b      	lsls	r3, r3, #28
 800e676:	d501      	bpl.n	800e67c <_vfiprintf_r+0x34>
 800e678:	692b      	ldr	r3, [r5, #16]
 800e67a:	b99b      	cbnz	r3, 800e6a4 <_vfiprintf_r+0x5c>
 800e67c:	4629      	mov	r1, r5
 800e67e:	4630      	mov	r0, r6
 800e680:	f000 f938 	bl	800e8f4 <__swsetup_r>
 800e684:	b170      	cbz	r0, 800e6a4 <_vfiprintf_r+0x5c>
 800e686:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e688:	07dc      	lsls	r4, r3, #31
 800e68a:	d504      	bpl.n	800e696 <_vfiprintf_r+0x4e>
 800e68c:	f04f 30ff 	mov.w	r0, #4294967295
 800e690:	b01d      	add	sp, #116	@ 0x74
 800e692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e696:	89ab      	ldrh	r3, [r5, #12]
 800e698:	0598      	lsls	r0, r3, #22
 800e69a:	d4f7      	bmi.n	800e68c <_vfiprintf_r+0x44>
 800e69c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e69e:	f7fe f9ef 	bl	800ca80 <__retarget_lock_release_recursive>
 800e6a2:	e7f3      	b.n	800e68c <_vfiprintf_r+0x44>
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6a8:	2320      	movs	r3, #32
 800e6aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e6ae:	2330      	movs	r3, #48	@ 0x30
 800e6b0:	f04f 0901 	mov.w	r9, #1
 800e6b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e6b8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800e864 <_vfiprintf_r+0x21c>
 800e6bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e6c0:	4623      	mov	r3, r4
 800e6c2:	469a      	mov	sl, r3
 800e6c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e6c8:	b10a      	cbz	r2, 800e6ce <_vfiprintf_r+0x86>
 800e6ca:	2a25      	cmp	r2, #37	@ 0x25
 800e6cc:	d1f9      	bne.n	800e6c2 <_vfiprintf_r+0x7a>
 800e6ce:	ebba 0b04 	subs.w	fp, sl, r4
 800e6d2:	d00b      	beq.n	800e6ec <_vfiprintf_r+0xa4>
 800e6d4:	465b      	mov	r3, fp
 800e6d6:	4622      	mov	r2, r4
 800e6d8:	4629      	mov	r1, r5
 800e6da:	4630      	mov	r0, r6
 800e6dc:	f7ff ffa2 	bl	800e624 <__sfputs_r>
 800e6e0:	3001      	adds	r0, #1
 800e6e2:	f000 80a7 	beq.w	800e834 <_vfiprintf_r+0x1ec>
 800e6e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e6e8:	445a      	add	r2, fp
 800e6ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800e6ec:	f89a 3000 	ldrb.w	r3, [sl]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	f000 809f 	beq.w	800e834 <_vfiprintf_r+0x1ec>
 800e6f6:	2300      	movs	r3, #0
 800e6f8:	f04f 32ff 	mov.w	r2, #4294967295
 800e6fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e700:	f10a 0a01 	add.w	sl, sl, #1
 800e704:	9304      	str	r3, [sp, #16]
 800e706:	9307      	str	r3, [sp, #28]
 800e708:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e70c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e70e:	4654      	mov	r4, sl
 800e710:	2205      	movs	r2, #5
 800e712:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e716:	4853      	ldr	r0, [pc, #332]	@ (800e864 <_vfiprintf_r+0x21c>)
 800e718:	f7fe f9b3 	bl	800ca82 <memchr>
 800e71c:	9a04      	ldr	r2, [sp, #16]
 800e71e:	b9d8      	cbnz	r0, 800e758 <_vfiprintf_r+0x110>
 800e720:	06d1      	lsls	r1, r2, #27
 800e722:	bf44      	itt	mi
 800e724:	2320      	movmi	r3, #32
 800e726:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e72a:	0713      	lsls	r3, r2, #28
 800e72c:	bf44      	itt	mi
 800e72e:	232b      	movmi	r3, #43	@ 0x2b
 800e730:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e734:	f89a 3000 	ldrb.w	r3, [sl]
 800e738:	2b2a      	cmp	r3, #42	@ 0x2a
 800e73a:	d015      	beq.n	800e768 <_vfiprintf_r+0x120>
 800e73c:	4654      	mov	r4, sl
 800e73e:	2000      	movs	r0, #0
 800e740:	f04f 0c0a 	mov.w	ip, #10
 800e744:	9a07      	ldr	r2, [sp, #28]
 800e746:	4621      	mov	r1, r4
 800e748:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e74c:	3b30      	subs	r3, #48	@ 0x30
 800e74e:	2b09      	cmp	r3, #9
 800e750:	d94b      	bls.n	800e7ea <_vfiprintf_r+0x1a2>
 800e752:	b1b0      	cbz	r0, 800e782 <_vfiprintf_r+0x13a>
 800e754:	9207      	str	r2, [sp, #28]
 800e756:	e014      	b.n	800e782 <_vfiprintf_r+0x13a>
 800e758:	eba0 0308 	sub.w	r3, r0, r8
 800e75c:	fa09 f303 	lsl.w	r3, r9, r3
 800e760:	4313      	orrs	r3, r2
 800e762:	46a2      	mov	sl, r4
 800e764:	9304      	str	r3, [sp, #16]
 800e766:	e7d2      	b.n	800e70e <_vfiprintf_r+0xc6>
 800e768:	9b03      	ldr	r3, [sp, #12]
 800e76a:	1d19      	adds	r1, r3, #4
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	9103      	str	r1, [sp, #12]
 800e770:	2b00      	cmp	r3, #0
 800e772:	bfbb      	ittet	lt
 800e774:	425b      	neglt	r3, r3
 800e776:	f042 0202 	orrlt.w	r2, r2, #2
 800e77a:	9307      	strge	r3, [sp, #28]
 800e77c:	9307      	strlt	r3, [sp, #28]
 800e77e:	bfb8      	it	lt
 800e780:	9204      	strlt	r2, [sp, #16]
 800e782:	7823      	ldrb	r3, [r4, #0]
 800e784:	2b2e      	cmp	r3, #46	@ 0x2e
 800e786:	d10a      	bne.n	800e79e <_vfiprintf_r+0x156>
 800e788:	7863      	ldrb	r3, [r4, #1]
 800e78a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e78c:	d132      	bne.n	800e7f4 <_vfiprintf_r+0x1ac>
 800e78e:	9b03      	ldr	r3, [sp, #12]
 800e790:	3402      	adds	r4, #2
 800e792:	1d1a      	adds	r2, r3, #4
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	9203      	str	r2, [sp, #12]
 800e798:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e79c:	9305      	str	r3, [sp, #20]
 800e79e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800e868 <_vfiprintf_r+0x220>
 800e7a2:	2203      	movs	r2, #3
 800e7a4:	4650      	mov	r0, sl
 800e7a6:	7821      	ldrb	r1, [r4, #0]
 800e7a8:	f7fe f96b 	bl	800ca82 <memchr>
 800e7ac:	b138      	cbz	r0, 800e7be <_vfiprintf_r+0x176>
 800e7ae:	2240      	movs	r2, #64	@ 0x40
 800e7b0:	9b04      	ldr	r3, [sp, #16]
 800e7b2:	eba0 000a 	sub.w	r0, r0, sl
 800e7b6:	4082      	lsls	r2, r0
 800e7b8:	4313      	orrs	r3, r2
 800e7ba:	3401      	adds	r4, #1
 800e7bc:	9304      	str	r3, [sp, #16]
 800e7be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7c2:	2206      	movs	r2, #6
 800e7c4:	4829      	ldr	r0, [pc, #164]	@ (800e86c <_vfiprintf_r+0x224>)
 800e7c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e7ca:	f7fe f95a 	bl	800ca82 <memchr>
 800e7ce:	2800      	cmp	r0, #0
 800e7d0:	d03f      	beq.n	800e852 <_vfiprintf_r+0x20a>
 800e7d2:	4b27      	ldr	r3, [pc, #156]	@ (800e870 <_vfiprintf_r+0x228>)
 800e7d4:	bb1b      	cbnz	r3, 800e81e <_vfiprintf_r+0x1d6>
 800e7d6:	9b03      	ldr	r3, [sp, #12]
 800e7d8:	3307      	adds	r3, #7
 800e7da:	f023 0307 	bic.w	r3, r3, #7
 800e7de:	3308      	adds	r3, #8
 800e7e0:	9303      	str	r3, [sp, #12]
 800e7e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7e4:	443b      	add	r3, r7
 800e7e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7e8:	e76a      	b.n	800e6c0 <_vfiprintf_r+0x78>
 800e7ea:	460c      	mov	r4, r1
 800e7ec:	2001      	movs	r0, #1
 800e7ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800e7f2:	e7a8      	b.n	800e746 <_vfiprintf_r+0xfe>
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	f04f 0c0a 	mov.w	ip, #10
 800e7fa:	4619      	mov	r1, r3
 800e7fc:	3401      	adds	r4, #1
 800e7fe:	9305      	str	r3, [sp, #20]
 800e800:	4620      	mov	r0, r4
 800e802:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e806:	3a30      	subs	r2, #48	@ 0x30
 800e808:	2a09      	cmp	r2, #9
 800e80a:	d903      	bls.n	800e814 <_vfiprintf_r+0x1cc>
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d0c6      	beq.n	800e79e <_vfiprintf_r+0x156>
 800e810:	9105      	str	r1, [sp, #20]
 800e812:	e7c4      	b.n	800e79e <_vfiprintf_r+0x156>
 800e814:	4604      	mov	r4, r0
 800e816:	2301      	movs	r3, #1
 800e818:	fb0c 2101 	mla	r1, ip, r1, r2
 800e81c:	e7f0      	b.n	800e800 <_vfiprintf_r+0x1b8>
 800e81e:	ab03      	add	r3, sp, #12
 800e820:	9300      	str	r3, [sp, #0]
 800e822:	462a      	mov	r2, r5
 800e824:	4630      	mov	r0, r6
 800e826:	4b13      	ldr	r3, [pc, #76]	@ (800e874 <_vfiprintf_r+0x22c>)
 800e828:	a904      	add	r1, sp, #16
 800e82a:	f7fd fbb9 	bl	800bfa0 <_printf_float>
 800e82e:	4607      	mov	r7, r0
 800e830:	1c78      	adds	r0, r7, #1
 800e832:	d1d6      	bne.n	800e7e2 <_vfiprintf_r+0x19a>
 800e834:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e836:	07d9      	lsls	r1, r3, #31
 800e838:	d405      	bmi.n	800e846 <_vfiprintf_r+0x1fe>
 800e83a:	89ab      	ldrh	r3, [r5, #12]
 800e83c:	059a      	lsls	r2, r3, #22
 800e83e:	d402      	bmi.n	800e846 <_vfiprintf_r+0x1fe>
 800e840:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e842:	f7fe f91d 	bl	800ca80 <__retarget_lock_release_recursive>
 800e846:	89ab      	ldrh	r3, [r5, #12]
 800e848:	065b      	lsls	r3, r3, #25
 800e84a:	f53f af1f 	bmi.w	800e68c <_vfiprintf_r+0x44>
 800e84e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e850:	e71e      	b.n	800e690 <_vfiprintf_r+0x48>
 800e852:	ab03      	add	r3, sp, #12
 800e854:	9300      	str	r3, [sp, #0]
 800e856:	462a      	mov	r2, r5
 800e858:	4630      	mov	r0, r6
 800e85a:	4b06      	ldr	r3, [pc, #24]	@ (800e874 <_vfiprintf_r+0x22c>)
 800e85c:	a904      	add	r1, sp, #16
 800e85e:	f7fd fe3d 	bl	800c4dc <_printf_i>
 800e862:	e7e4      	b.n	800e82e <_vfiprintf_r+0x1e6>
 800e864:	0800ede4 	.word	0x0800ede4
 800e868:	0800edea 	.word	0x0800edea
 800e86c:	0800edee 	.word	0x0800edee
 800e870:	0800bfa1 	.word	0x0800bfa1
 800e874:	0800e625 	.word	0x0800e625

0800e878 <__swbuf_r>:
 800e878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e87a:	460e      	mov	r6, r1
 800e87c:	4614      	mov	r4, r2
 800e87e:	4605      	mov	r5, r0
 800e880:	b118      	cbz	r0, 800e88a <__swbuf_r+0x12>
 800e882:	6a03      	ldr	r3, [r0, #32]
 800e884:	b90b      	cbnz	r3, 800e88a <__swbuf_r+0x12>
 800e886:	f7fd ffd3 	bl	800c830 <__sinit>
 800e88a:	69a3      	ldr	r3, [r4, #24]
 800e88c:	60a3      	str	r3, [r4, #8]
 800e88e:	89a3      	ldrh	r3, [r4, #12]
 800e890:	071a      	lsls	r2, r3, #28
 800e892:	d501      	bpl.n	800e898 <__swbuf_r+0x20>
 800e894:	6923      	ldr	r3, [r4, #16]
 800e896:	b943      	cbnz	r3, 800e8aa <__swbuf_r+0x32>
 800e898:	4621      	mov	r1, r4
 800e89a:	4628      	mov	r0, r5
 800e89c:	f000 f82a 	bl	800e8f4 <__swsetup_r>
 800e8a0:	b118      	cbz	r0, 800e8aa <__swbuf_r+0x32>
 800e8a2:	f04f 37ff 	mov.w	r7, #4294967295
 800e8a6:	4638      	mov	r0, r7
 800e8a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8aa:	6823      	ldr	r3, [r4, #0]
 800e8ac:	6922      	ldr	r2, [r4, #16]
 800e8ae:	b2f6      	uxtb	r6, r6
 800e8b0:	1a98      	subs	r0, r3, r2
 800e8b2:	6963      	ldr	r3, [r4, #20]
 800e8b4:	4637      	mov	r7, r6
 800e8b6:	4283      	cmp	r3, r0
 800e8b8:	dc05      	bgt.n	800e8c6 <__swbuf_r+0x4e>
 800e8ba:	4621      	mov	r1, r4
 800e8bc:	4628      	mov	r0, r5
 800e8be:	f7ff fd9b 	bl	800e3f8 <_fflush_r>
 800e8c2:	2800      	cmp	r0, #0
 800e8c4:	d1ed      	bne.n	800e8a2 <__swbuf_r+0x2a>
 800e8c6:	68a3      	ldr	r3, [r4, #8]
 800e8c8:	3b01      	subs	r3, #1
 800e8ca:	60a3      	str	r3, [r4, #8]
 800e8cc:	6823      	ldr	r3, [r4, #0]
 800e8ce:	1c5a      	adds	r2, r3, #1
 800e8d0:	6022      	str	r2, [r4, #0]
 800e8d2:	701e      	strb	r6, [r3, #0]
 800e8d4:	6962      	ldr	r2, [r4, #20]
 800e8d6:	1c43      	adds	r3, r0, #1
 800e8d8:	429a      	cmp	r2, r3
 800e8da:	d004      	beq.n	800e8e6 <__swbuf_r+0x6e>
 800e8dc:	89a3      	ldrh	r3, [r4, #12]
 800e8de:	07db      	lsls	r3, r3, #31
 800e8e0:	d5e1      	bpl.n	800e8a6 <__swbuf_r+0x2e>
 800e8e2:	2e0a      	cmp	r6, #10
 800e8e4:	d1df      	bne.n	800e8a6 <__swbuf_r+0x2e>
 800e8e6:	4621      	mov	r1, r4
 800e8e8:	4628      	mov	r0, r5
 800e8ea:	f7ff fd85 	bl	800e3f8 <_fflush_r>
 800e8ee:	2800      	cmp	r0, #0
 800e8f0:	d0d9      	beq.n	800e8a6 <__swbuf_r+0x2e>
 800e8f2:	e7d6      	b.n	800e8a2 <__swbuf_r+0x2a>

0800e8f4 <__swsetup_r>:
 800e8f4:	b538      	push	{r3, r4, r5, lr}
 800e8f6:	4b29      	ldr	r3, [pc, #164]	@ (800e99c <__swsetup_r+0xa8>)
 800e8f8:	4605      	mov	r5, r0
 800e8fa:	6818      	ldr	r0, [r3, #0]
 800e8fc:	460c      	mov	r4, r1
 800e8fe:	b118      	cbz	r0, 800e908 <__swsetup_r+0x14>
 800e900:	6a03      	ldr	r3, [r0, #32]
 800e902:	b90b      	cbnz	r3, 800e908 <__swsetup_r+0x14>
 800e904:	f7fd ff94 	bl	800c830 <__sinit>
 800e908:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e90c:	0719      	lsls	r1, r3, #28
 800e90e:	d422      	bmi.n	800e956 <__swsetup_r+0x62>
 800e910:	06da      	lsls	r2, r3, #27
 800e912:	d407      	bmi.n	800e924 <__swsetup_r+0x30>
 800e914:	2209      	movs	r2, #9
 800e916:	602a      	str	r2, [r5, #0]
 800e918:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e91c:	f04f 30ff 	mov.w	r0, #4294967295
 800e920:	81a3      	strh	r3, [r4, #12]
 800e922:	e033      	b.n	800e98c <__swsetup_r+0x98>
 800e924:	0758      	lsls	r0, r3, #29
 800e926:	d512      	bpl.n	800e94e <__swsetup_r+0x5a>
 800e928:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e92a:	b141      	cbz	r1, 800e93e <__swsetup_r+0x4a>
 800e92c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e930:	4299      	cmp	r1, r3
 800e932:	d002      	beq.n	800e93a <__swsetup_r+0x46>
 800e934:	4628      	mov	r0, r5
 800e936:	f7fe ff0f 	bl	800d758 <_free_r>
 800e93a:	2300      	movs	r3, #0
 800e93c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e93e:	89a3      	ldrh	r3, [r4, #12]
 800e940:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e944:	81a3      	strh	r3, [r4, #12]
 800e946:	2300      	movs	r3, #0
 800e948:	6063      	str	r3, [r4, #4]
 800e94a:	6923      	ldr	r3, [r4, #16]
 800e94c:	6023      	str	r3, [r4, #0]
 800e94e:	89a3      	ldrh	r3, [r4, #12]
 800e950:	f043 0308 	orr.w	r3, r3, #8
 800e954:	81a3      	strh	r3, [r4, #12]
 800e956:	6923      	ldr	r3, [r4, #16]
 800e958:	b94b      	cbnz	r3, 800e96e <__swsetup_r+0x7a>
 800e95a:	89a3      	ldrh	r3, [r4, #12]
 800e95c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e960:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e964:	d003      	beq.n	800e96e <__swsetup_r+0x7a>
 800e966:	4621      	mov	r1, r4
 800e968:	4628      	mov	r0, r5
 800e96a:	f000 f882 	bl	800ea72 <__smakebuf_r>
 800e96e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e972:	f013 0201 	ands.w	r2, r3, #1
 800e976:	d00a      	beq.n	800e98e <__swsetup_r+0x9a>
 800e978:	2200      	movs	r2, #0
 800e97a:	60a2      	str	r2, [r4, #8]
 800e97c:	6962      	ldr	r2, [r4, #20]
 800e97e:	4252      	negs	r2, r2
 800e980:	61a2      	str	r2, [r4, #24]
 800e982:	6922      	ldr	r2, [r4, #16]
 800e984:	b942      	cbnz	r2, 800e998 <__swsetup_r+0xa4>
 800e986:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e98a:	d1c5      	bne.n	800e918 <__swsetup_r+0x24>
 800e98c:	bd38      	pop	{r3, r4, r5, pc}
 800e98e:	0799      	lsls	r1, r3, #30
 800e990:	bf58      	it	pl
 800e992:	6962      	ldrpl	r2, [r4, #20]
 800e994:	60a2      	str	r2, [r4, #8]
 800e996:	e7f4      	b.n	800e982 <__swsetup_r+0x8e>
 800e998:	2000      	movs	r0, #0
 800e99a:	e7f7      	b.n	800e98c <__swsetup_r+0x98>
 800e99c:	20000190 	.word	0x20000190

0800e9a0 <_raise_r>:
 800e9a0:	291f      	cmp	r1, #31
 800e9a2:	b538      	push	{r3, r4, r5, lr}
 800e9a4:	4605      	mov	r5, r0
 800e9a6:	460c      	mov	r4, r1
 800e9a8:	d904      	bls.n	800e9b4 <_raise_r+0x14>
 800e9aa:	2316      	movs	r3, #22
 800e9ac:	6003      	str	r3, [r0, #0]
 800e9ae:	f04f 30ff 	mov.w	r0, #4294967295
 800e9b2:	bd38      	pop	{r3, r4, r5, pc}
 800e9b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e9b6:	b112      	cbz	r2, 800e9be <_raise_r+0x1e>
 800e9b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e9bc:	b94b      	cbnz	r3, 800e9d2 <_raise_r+0x32>
 800e9be:	4628      	mov	r0, r5
 800e9c0:	f000 f830 	bl	800ea24 <_getpid_r>
 800e9c4:	4622      	mov	r2, r4
 800e9c6:	4601      	mov	r1, r0
 800e9c8:	4628      	mov	r0, r5
 800e9ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9ce:	f000 b817 	b.w	800ea00 <_kill_r>
 800e9d2:	2b01      	cmp	r3, #1
 800e9d4:	d00a      	beq.n	800e9ec <_raise_r+0x4c>
 800e9d6:	1c59      	adds	r1, r3, #1
 800e9d8:	d103      	bne.n	800e9e2 <_raise_r+0x42>
 800e9da:	2316      	movs	r3, #22
 800e9dc:	6003      	str	r3, [r0, #0]
 800e9de:	2001      	movs	r0, #1
 800e9e0:	e7e7      	b.n	800e9b2 <_raise_r+0x12>
 800e9e2:	2100      	movs	r1, #0
 800e9e4:	4620      	mov	r0, r4
 800e9e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e9ea:	4798      	blx	r3
 800e9ec:	2000      	movs	r0, #0
 800e9ee:	e7e0      	b.n	800e9b2 <_raise_r+0x12>

0800e9f0 <raise>:
 800e9f0:	4b02      	ldr	r3, [pc, #8]	@ (800e9fc <raise+0xc>)
 800e9f2:	4601      	mov	r1, r0
 800e9f4:	6818      	ldr	r0, [r3, #0]
 800e9f6:	f7ff bfd3 	b.w	800e9a0 <_raise_r>
 800e9fa:	bf00      	nop
 800e9fc:	20000190 	.word	0x20000190

0800ea00 <_kill_r>:
 800ea00:	b538      	push	{r3, r4, r5, lr}
 800ea02:	2300      	movs	r3, #0
 800ea04:	4d06      	ldr	r5, [pc, #24]	@ (800ea20 <_kill_r+0x20>)
 800ea06:	4604      	mov	r4, r0
 800ea08:	4608      	mov	r0, r1
 800ea0a:	4611      	mov	r1, r2
 800ea0c:	602b      	str	r3, [r5, #0]
 800ea0e:	f000 f8af 	bl	800eb70 <_kill>
 800ea12:	1c43      	adds	r3, r0, #1
 800ea14:	d102      	bne.n	800ea1c <_kill_r+0x1c>
 800ea16:	682b      	ldr	r3, [r5, #0]
 800ea18:	b103      	cbz	r3, 800ea1c <_kill_r+0x1c>
 800ea1a:	6023      	str	r3, [r4, #0]
 800ea1c:	bd38      	pop	{r3, r4, r5, pc}
 800ea1e:	bf00      	nop
 800ea20:	20006078 	.word	0x20006078

0800ea24 <_getpid_r>:
 800ea24:	f000 b894 	b.w	800eb50 <_getpid>

0800ea28 <__swhatbuf_r>:
 800ea28:	b570      	push	{r4, r5, r6, lr}
 800ea2a:	460c      	mov	r4, r1
 800ea2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea30:	4615      	mov	r5, r2
 800ea32:	2900      	cmp	r1, #0
 800ea34:	461e      	mov	r6, r3
 800ea36:	b096      	sub	sp, #88	@ 0x58
 800ea38:	da0c      	bge.n	800ea54 <__swhatbuf_r+0x2c>
 800ea3a:	89a3      	ldrh	r3, [r4, #12]
 800ea3c:	2100      	movs	r1, #0
 800ea3e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ea42:	bf14      	ite	ne
 800ea44:	2340      	movne	r3, #64	@ 0x40
 800ea46:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ea4a:	2000      	movs	r0, #0
 800ea4c:	6031      	str	r1, [r6, #0]
 800ea4e:	602b      	str	r3, [r5, #0]
 800ea50:	b016      	add	sp, #88	@ 0x58
 800ea52:	bd70      	pop	{r4, r5, r6, pc}
 800ea54:	466a      	mov	r2, sp
 800ea56:	f000 f849 	bl	800eaec <_fstat_r>
 800ea5a:	2800      	cmp	r0, #0
 800ea5c:	dbed      	blt.n	800ea3a <__swhatbuf_r+0x12>
 800ea5e:	9901      	ldr	r1, [sp, #4]
 800ea60:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ea64:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ea68:	4259      	negs	r1, r3
 800ea6a:	4159      	adcs	r1, r3
 800ea6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ea70:	e7eb      	b.n	800ea4a <__swhatbuf_r+0x22>

0800ea72 <__smakebuf_r>:
 800ea72:	898b      	ldrh	r3, [r1, #12]
 800ea74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ea76:	079d      	lsls	r5, r3, #30
 800ea78:	4606      	mov	r6, r0
 800ea7a:	460c      	mov	r4, r1
 800ea7c:	d507      	bpl.n	800ea8e <__smakebuf_r+0x1c>
 800ea7e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ea82:	6023      	str	r3, [r4, #0]
 800ea84:	6123      	str	r3, [r4, #16]
 800ea86:	2301      	movs	r3, #1
 800ea88:	6163      	str	r3, [r4, #20]
 800ea8a:	b003      	add	sp, #12
 800ea8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea8e:	466a      	mov	r2, sp
 800ea90:	ab01      	add	r3, sp, #4
 800ea92:	f7ff ffc9 	bl	800ea28 <__swhatbuf_r>
 800ea96:	9f00      	ldr	r7, [sp, #0]
 800ea98:	4605      	mov	r5, r0
 800ea9a:	4639      	mov	r1, r7
 800ea9c:	4630      	mov	r0, r6
 800ea9e:	f7fe fecd 	bl	800d83c <_malloc_r>
 800eaa2:	b948      	cbnz	r0, 800eab8 <__smakebuf_r+0x46>
 800eaa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eaa8:	059a      	lsls	r2, r3, #22
 800eaaa:	d4ee      	bmi.n	800ea8a <__smakebuf_r+0x18>
 800eaac:	f023 0303 	bic.w	r3, r3, #3
 800eab0:	f043 0302 	orr.w	r3, r3, #2
 800eab4:	81a3      	strh	r3, [r4, #12]
 800eab6:	e7e2      	b.n	800ea7e <__smakebuf_r+0xc>
 800eab8:	89a3      	ldrh	r3, [r4, #12]
 800eaba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eabe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eac2:	81a3      	strh	r3, [r4, #12]
 800eac4:	9b01      	ldr	r3, [sp, #4]
 800eac6:	6020      	str	r0, [r4, #0]
 800eac8:	b15b      	cbz	r3, 800eae2 <__smakebuf_r+0x70>
 800eaca:	4630      	mov	r0, r6
 800eacc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ead0:	f000 f81e 	bl	800eb10 <_isatty_r>
 800ead4:	b128      	cbz	r0, 800eae2 <__smakebuf_r+0x70>
 800ead6:	89a3      	ldrh	r3, [r4, #12]
 800ead8:	f023 0303 	bic.w	r3, r3, #3
 800eadc:	f043 0301 	orr.w	r3, r3, #1
 800eae0:	81a3      	strh	r3, [r4, #12]
 800eae2:	89a3      	ldrh	r3, [r4, #12]
 800eae4:	431d      	orrs	r5, r3
 800eae6:	81a5      	strh	r5, [r4, #12]
 800eae8:	e7cf      	b.n	800ea8a <__smakebuf_r+0x18>
	...

0800eaec <_fstat_r>:
 800eaec:	b538      	push	{r3, r4, r5, lr}
 800eaee:	2300      	movs	r3, #0
 800eaf0:	4d06      	ldr	r5, [pc, #24]	@ (800eb0c <_fstat_r+0x20>)
 800eaf2:	4604      	mov	r4, r0
 800eaf4:	4608      	mov	r0, r1
 800eaf6:	4611      	mov	r1, r2
 800eaf8:	602b      	str	r3, [r5, #0]
 800eafa:	f000 f821 	bl	800eb40 <_fstat>
 800eafe:	1c43      	adds	r3, r0, #1
 800eb00:	d102      	bne.n	800eb08 <_fstat_r+0x1c>
 800eb02:	682b      	ldr	r3, [r5, #0]
 800eb04:	b103      	cbz	r3, 800eb08 <_fstat_r+0x1c>
 800eb06:	6023      	str	r3, [r4, #0]
 800eb08:	bd38      	pop	{r3, r4, r5, pc}
 800eb0a:	bf00      	nop
 800eb0c:	20006078 	.word	0x20006078

0800eb10 <_isatty_r>:
 800eb10:	b538      	push	{r3, r4, r5, lr}
 800eb12:	2300      	movs	r3, #0
 800eb14:	4d05      	ldr	r5, [pc, #20]	@ (800eb2c <_isatty_r+0x1c>)
 800eb16:	4604      	mov	r4, r0
 800eb18:	4608      	mov	r0, r1
 800eb1a:	602b      	str	r3, [r5, #0]
 800eb1c:	f000 f820 	bl	800eb60 <_isatty>
 800eb20:	1c43      	adds	r3, r0, #1
 800eb22:	d102      	bne.n	800eb2a <_isatty_r+0x1a>
 800eb24:	682b      	ldr	r3, [r5, #0]
 800eb26:	b103      	cbz	r3, 800eb2a <_isatty_r+0x1a>
 800eb28:	6023      	str	r3, [r4, #0]
 800eb2a:	bd38      	pop	{r3, r4, r5, pc}
 800eb2c:	20006078 	.word	0x20006078

0800eb30 <_close>:
 800eb30:	2258      	movs	r2, #88	@ 0x58
 800eb32:	4b02      	ldr	r3, [pc, #8]	@ (800eb3c <_close+0xc>)
 800eb34:	f04f 30ff 	mov.w	r0, #4294967295
 800eb38:	601a      	str	r2, [r3, #0]
 800eb3a:	4770      	bx	lr
 800eb3c:	20006078 	.word	0x20006078

0800eb40 <_fstat>:
 800eb40:	2258      	movs	r2, #88	@ 0x58
 800eb42:	4b02      	ldr	r3, [pc, #8]	@ (800eb4c <_fstat+0xc>)
 800eb44:	f04f 30ff 	mov.w	r0, #4294967295
 800eb48:	601a      	str	r2, [r3, #0]
 800eb4a:	4770      	bx	lr
 800eb4c:	20006078 	.word	0x20006078

0800eb50 <_getpid>:
 800eb50:	2258      	movs	r2, #88	@ 0x58
 800eb52:	4b02      	ldr	r3, [pc, #8]	@ (800eb5c <_getpid+0xc>)
 800eb54:	f04f 30ff 	mov.w	r0, #4294967295
 800eb58:	601a      	str	r2, [r3, #0]
 800eb5a:	4770      	bx	lr
 800eb5c:	20006078 	.word	0x20006078

0800eb60 <_isatty>:
 800eb60:	2258      	movs	r2, #88	@ 0x58
 800eb62:	4b02      	ldr	r3, [pc, #8]	@ (800eb6c <_isatty+0xc>)
 800eb64:	2000      	movs	r0, #0
 800eb66:	601a      	str	r2, [r3, #0]
 800eb68:	4770      	bx	lr
 800eb6a:	bf00      	nop
 800eb6c:	20006078 	.word	0x20006078

0800eb70 <_kill>:
 800eb70:	2258      	movs	r2, #88	@ 0x58
 800eb72:	4b02      	ldr	r3, [pc, #8]	@ (800eb7c <_kill+0xc>)
 800eb74:	f04f 30ff 	mov.w	r0, #4294967295
 800eb78:	601a      	str	r2, [r3, #0]
 800eb7a:	4770      	bx	lr
 800eb7c:	20006078 	.word	0x20006078

0800eb80 <_lseek>:
 800eb80:	2258      	movs	r2, #88	@ 0x58
 800eb82:	4b02      	ldr	r3, [pc, #8]	@ (800eb8c <_lseek+0xc>)
 800eb84:	f04f 30ff 	mov.w	r0, #4294967295
 800eb88:	601a      	str	r2, [r3, #0]
 800eb8a:	4770      	bx	lr
 800eb8c:	20006078 	.word	0x20006078

0800eb90 <_read>:
 800eb90:	2258      	movs	r2, #88	@ 0x58
 800eb92:	4b02      	ldr	r3, [pc, #8]	@ (800eb9c <_read+0xc>)
 800eb94:	f04f 30ff 	mov.w	r0, #4294967295
 800eb98:	601a      	str	r2, [r3, #0]
 800eb9a:	4770      	bx	lr
 800eb9c:	20006078 	.word	0x20006078

0800eba0 <_sbrk>:
 800eba0:	4a04      	ldr	r2, [pc, #16]	@ (800ebb4 <_sbrk+0x14>)
 800eba2:	4603      	mov	r3, r0
 800eba4:	6811      	ldr	r1, [r2, #0]
 800eba6:	b909      	cbnz	r1, 800ebac <_sbrk+0xc>
 800eba8:	4903      	ldr	r1, [pc, #12]	@ (800ebb8 <_sbrk+0x18>)
 800ebaa:	6011      	str	r1, [r2, #0]
 800ebac:	6810      	ldr	r0, [r2, #0]
 800ebae:	4403      	add	r3, r0
 800ebb0:	6013      	str	r3, [r2, #0]
 800ebb2:	4770      	bx	lr
 800ebb4:	20006088 	.word	0x20006088
 800ebb8:	20006090 	.word	0x20006090

0800ebbc <_write>:
 800ebbc:	2258      	movs	r2, #88	@ 0x58
 800ebbe:	4b02      	ldr	r3, [pc, #8]	@ (800ebc8 <_write+0xc>)
 800ebc0:	f04f 30ff 	mov.w	r0, #4294967295
 800ebc4:	601a      	str	r2, [r3, #0]
 800ebc6:	4770      	bx	lr
 800ebc8:	20006078 	.word	0x20006078

0800ebcc <_exit>:
 800ebcc:	e7fe      	b.n	800ebcc <_exit>
	...

0800ebd0 <_init>:
 800ebd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebd2:	bf00      	nop
 800ebd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ebd6:	bc08      	pop	{r3}
 800ebd8:	469e      	mov	lr, r3
 800ebda:	4770      	bx	lr

0800ebdc <_fini>:
 800ebdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebde:	bf00      	nop
 800ebe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ebe2:	bc08      	pop	{r3}
 800ebe4:	469e      	mov	lr, r3
 800ebe6:	4770      	bx	lr
