\hypertarget{struct_sercom_usart}{}\doxysection{Sercom\+Usart Struct Reference}
\label{struct_sercom_usart}\index{SercomUsart@{SercomUsart}}


SERCOM\+\_\+\+USART hardware registers.  




{\ttfamily \#include $<$sercom.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_sercom_usart_a0d6e3df70af3c2599e2227162d7e481d}\label{struct_sercom_usart_a0d6e3df70af3c2599e2227162d7e481d}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___c_t_r_l_a___type}{SERCOM\+\_\+\+USART\+\_\+\+CTRLA\+\_\+\+Type}} {\bfseries CTRLA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 32) USART Control A. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_usart_a13f48d6962c20b0fbbc697b339b24637}\label{struct_sercom_usart_a13f48d6962c20b0fbbc697b339b24637}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___c_t_r_l_b___type}{SERCOM\+\_\+\+USART\+\_\+\+CTRLB\+\_\+\+Type}} {\bfseries CTRLB}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 32) USART Control B. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_usart_ad8b879e69131449d6cc726b444772065}\label{struct_sercom_usart_ad8b879e69131449d6cc726b444772065}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___d_b_g_c_t_r_l___type}{SERCOM\+\_\+\+USART\+\_\+\+DBGCTRL\+\_\+\+Type}} {\bfseries DBGCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 8) USART Debug Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_usart_a51f09efb784ee18597afd8cc96b5068c}\label{struct_sercom_usart_a51f09efb784ee18597afd8cc96b5068c}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_sercom_usart_a9a8765c0b1cc714d92655d120b616aea}\label{struct_sercom_usart_a9a8765c0b1cc714d92655d120b616aea}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___b_a_u_d___type}{SERCOM\+\_\+\+USART\+\_\+\+BAUD\+\_\+\+Type}} {\bfseries BAUD}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0A (R/W 16) USART Baud. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_usart_a41bd9a7bd443197a9177357eb122dfb1}\label{struct_sercom_usart_a41bd9a7bd443197a9177357eb122dfb1}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_e_n_c_l_r___type}{SERCOM\+\_\+\+USART\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) USART Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_usart_a1ac4a7c27bab21a1bfd18aa9aaea176b}\label{struct_sercom_usart_a1ac4a7c27bab21a1bfd18aa9aaea176b}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_e_n_s_e_t___type}{SERCOM\+\_\+\+USART\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0D (R/W 8) USART Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_usart_aeddd2226c1eec2dc16bb85bb57dcb986}\label{struct_sercom_usart_aeddd2226c1eec2dc16bb85bb57dcb986}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_f_l_a_g___type}{SERCOM\+\_\+\+USART\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0E (R/W 8) USART Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_usart_a38f65898d5dd046b14aa09a7e4f08223}\label{struct_sercom_usart_a38f65898d5dd046b14aa09a7e4f08223}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_sercom_usart_aec9dc41e7c3727dcb02b794159f115da}\label{struct_sercom_usart_aec9dc41e7c3727dcb02b794159f115da}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___s_t_a_t_u_s___type}{SERCOM\+\_\+\+USART\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 16) USART Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sercom_usart_a2e93b1a10d9320c9bfad786bcb6d4bae}\label{struct_sercom_usart_a2e93b1a10d9320c9bfad786bcb6d4bae}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x6\mbox{]}
\item 
\mbox{\Hypertarget{struct_sercom_usart_a50fd58032f505c3c27f235809bc85e23}\label{struct_sercom_usart_a50fd58032f505c3c27f235809bc85e23}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___d_a_t_a___type}{SERCOM\+\_\+\+USART\+\_\+\+DATA\+\_\+\+Type}} {\bfseries DATA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 16) USART Data. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SERCOM\+\_\+\+USART hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2sercom_8h}{sercom.\+h}}\end{DoxyCompactItemize}
