Warning (10268): Verilog HDL information at VGA.v(81): always construct contains both blocking and non-blocking assignments File: C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v Line: 81
