"filename", "language", "Verilog", "comment", "blank", "total"
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\sim\rs_alu_tb.v", "Verilog", 108, 0, 12, 120
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\sim\rs_lsq_tb.v", "Verilog", 114, 0, 13, 127
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\alu.v", "Verilog", 41, 1, 8, 50
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\bra.v", "Verilog", 34, 0, 5, 39
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\cdb.v", "Verilog", 19, 0, 3, 22
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\decoder.v", "Verilog", -3, 0, 0, -3
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\defines.vh", "Verilog", 6, 0, 3, 9
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\hazard.v", "Verilog", 5, 0, 4, 9
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\lsq.v", "Verilog", 19, 0, 4, 23
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\mcpu.v", "Verilog", 88, 8, 15, 111
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\operandA_manager.v", "Verilog", 34, 2, 5, 41
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\operandB_manager.v", "Verilog", 34, 2, 5, 41
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\ram.v", "Verilog", 3, 0, 0, 3
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\reorder_buffer.v", "Verilog", 3, 2, 3, 8
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rs_alu.v", "Verilog", 62, 2, 15, 79
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rs_bra.v", "Verilog", 94, 8, 17, 119
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rs_lsq.v", "Verilog", 178, 19, 26, 223
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rs_manager.v", "Verilog", 12, 0, 1, 13
"Total", "-", 851, 44, 139, 1034