#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Sep 30 15:16:25 2015
# Process ID: 14390
# Log file: /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.runs/impl_1/Test_AXI_Master_simple_v1_0_hw_1_wrapper.vdi
# Journal file: /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Test_AXI_Master_simple_v1_0_hw_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /DIST/it/sw/amd64/xilinx/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /DIST/it/sw/amd64/xilinx/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /DIST/it/sw/amd64/xilinx/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /DIST/it/sw/amd64/xilinx/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /DIST/it/sw/amd64/xilinx/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /DIST/it/sw/amd64/xilinx/2014.4/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_processing_system7_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_processing_system7_0_0.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_processing_system7_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_processing_system7_0_0.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst'
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_2/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_board.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst'
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_2/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_board.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst'
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_2/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_2/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_2/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1563.824 ; gain = 471.508 ; free physical = 884 ; free virtual = 2796
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_2/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst'
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_board.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/sys_reset_0'
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_board.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/sys_reset_0'
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/sys_reset_0'
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/sys_reset_0'
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_board.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_board.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_timer_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_timer_0_0.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0'
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_timer_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_timer_0_0.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0'
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/ipshared/xilinx.com/jtag_axi_v1_0/ede2cda2/constraints/jtag_axi.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0'
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/ipshared/xilinx.com/jtag_axi_v1_0/ede2cda2/constraints/jtag_axi.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0'
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/constrs_1/new/Test_AXI_Master_simple_v1_0_hw_1_wrapper_2.xdc]
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/constrs_1/new/Test_AXI_Master_simple_v1_0_hw_1_wrapper_2.xdc]
Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_clocks.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_clocks.xdc] for cell 'Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1565.824 ; gain = 729.367 ; free physical = 893 ; free virtual = 2792
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1570.844 ; gain = 3.016 ; free physical = 889 ; free virtual = 2788

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.cache/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/DIST/home/asoehn/ip_repo/Test_AXI_Master_simple_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/DIST/home/asoehn/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/DIST/it/sw/amd64/xilinx/2014.4/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "48c48045".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1571.844 ; gain = 0.000 ; free physical = 871 ; free virtual = 2772
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1d4d6f89e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1571.844 ; gain = 1.000 ; free physical = 871 ; free virtual = 2772
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f8045f4f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1571.844 ; gain = 1.000 ; free physical = 870 ; free virtual = 2771

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 235 cells.
Phase 3 Constant Propagation | Checksum: 1ae44c85b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1571.844 ; gain = 1.000 ; free physical = 868 ; free virtual = 2769

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 973 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 839 unconnected cells.
Phase 4 Sweep | Checksum: 1c40a0234

Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1571.844 ; gain = 1.000 ; free physical = 868 ; free virtual = 2769
Ending Logic Optimization Task | Checksum: 1c40a0234

Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1571.844 ; gain = 1.000 ; free physical = 868 ; free virtual = 2769
Implement Debug Cores | Checksum: 10474a578
Logic Optimization | Checksum: 20d290c58

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1c40a0234

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1636.844 ; gain = 0.000 ; free physical = 840 ; free virtual = 2741
Ending Power Optimization Task | Checksum: 1c40a0234

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1636.844 ; gain = 65.000 ; free physical = 840 ; free virtual = 2741
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1636.844 ; gain = 71.020 ; free physical = 840 ; free virtual = 2741
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1650.852 ; gain = 0.000 ; free physical = 838 ; free virtual = 2741
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.runs/impl_1/Test_AXI_Master_simple_v1_0_hw_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 11c91684f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1652.855 ; gain = 0.000 ; free physical = 835 ; free virtual = 2736

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1652.855 ; gain = 0.000 ; free physical = 835 ; free virtual = 2736
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1652.855 ; gain = 0.000 ; free physical = 835 ; free virtual = 2736

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 447504e7

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1652.855 ; gain = 0.000 ; free physical = 835 ; free virtual = 2736
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 447504e7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 831 ; free virtual = 2733

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 447504e7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 831 ; free virtual = 2733

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 91986c94

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 831 ; free virtual = 2733
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a399399a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 831 ; free virtual = 2733

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1335e73d1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 822 ; free virtual = 2723
Phase 2.1.2.1 Place Init Design | Checksum: c316817a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 822 ; free virtual = 2723
Phase 2.1.2 Build Placer Netlist Model | Checksum: c316817a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 822 ; free virtual = 2723

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: c316817a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 822 ; free virtual = 2723
Phase 2.1.3 Constrain Clocks/Macros | Checksum: c316817a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 822 ; free virtual = 2723
Phase 2.1 Placer Initialization Core | Checksum: c316817a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 822 ; free virtual = 2723
Phase 2 Placer Initialization | Checksum: c316817a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1722.887 ; gain = 70.031 ; free physical = 822 ; free virtual = 2723

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 146255ad5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 813 ; free virtual = 2714

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 146255ad5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 813 ; free virtual = 2714

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 176f13859

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 810 ; free virtual = 2712

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 156dc0477

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 810 ; free virtual = 2712

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 156dc0477

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 810 ; free virtual = 2712

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 102774320

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 810 ; free virtual = 2712

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 11373d1c1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 810 ; free virtual = 2712

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 183cb4df3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 803 ; free virtual = 2705
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 183cb4df3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 803 ; free virtual = 2705

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 183cb4df3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 803 ; free virtual = 2705

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 183cb4df3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 803 ; free virtual = 2705
Phase 4.6 Small Shape Detail Placement | Checksum: 183cb4df3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 803 ; free virtual = 2705

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 183cb4df3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 803 ; free virtual = 2705
Phase 4 Detail Placement | Checksum: 183cb4df3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 803 ; free virtual = 2705

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1d76e4ac3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 803 ; free virtual = 2705

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1d76e4ac3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 803 ; free virtual = 2705

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: bc338d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703

Phase 5.2.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.2.1.2 updateTiming after Restore Best Placement | Checksum: bc338d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.157. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: bc338d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703
Phase 5.2.2 Post Placement Optimization | Checksum: bc338d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703
Phase 5.2 Post Commit Optimization | Checksum: bc338d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: bc338d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: bc338d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: bc338d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703
Phase 5.5 Placer Reporting | Checksum: bc338d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 17066888f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 17066888f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703
Ending Placer Task | Checksum: 15521ac53

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.902 ; gain = 102.047 ; free physical = 801 ; free virtual = 2703
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 1754.902 ; gain = 103.051 ; free physical = 801 ; free virtual = 2703
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1754.902 ; gain = 0.000 ; free physical = 790 ; free virtual = 2703
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1754.902 ; gain = 0.000 ; free physical = 795 ; free virtual = 2699
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1754.902 ; gain = 0.000 ; free physical = 794 ; free virtual = 2698
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1754.902 ; gain = 0.000 ; free physical = 794 ; free virtual = 2698
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 6 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dd256e02

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1754.902 ; gain = 0.000 ; free physical = 731 ; free virtual = 2635

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dd256e02

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1754.902 ; gain = 0.000 ; free physical = 730 ; free virtual = 2634

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: dd256e02

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1756.879 ; gain = 1.977 ; free physical = 709 ; free virtual = 2613
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: bcf82371

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1778.293 ; gain = 23.391 ; free physical = 688 ; free virtual = 2592
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.06  | TNS=-29.6  | WHS=-1.11  | THS=-197   |

Phase 2 Router Initialization | Checksum: b067a4e9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1778.293 ; gain = 23.391 ; free physical = 685 ; free virtual = 2589

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1276bef2c

Time (s): cpu = 00:22:57 ; elapsed = 00:04:25 . Memory (MB): peak = 3025.605 ; gain = 1270.703 ; free physical = 138 ; free virtual = 783

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1150
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X27Y54/IMUX5
Overlapping nets: 2
	Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_4
	Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[7]_i_92
2. INT_R_X23Y55/IMUX33
Overlapping nets: 2
	Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
	Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[3]

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1923ec2e5

Time (s): cpu = 00:29:31 ; elapsed = 00:05:49 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 120 ; free virtual = 589
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.89  | TNS=-52.9  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Fast Budgeting
Phase 4.1.2.1 Fast Budgeting | Checksum: 1c06eeee9

Time (s): cpu = 00:29:31 ; elapsed = 00:05:49 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 118 ; free virtual = 587
Phase 4.1.2 GlobIterForTiming | Checksum: 15b3fba3f

Time (s): cpu = 00:29:32 ; elapsed = 00:05:50 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 117 ; free virtual = 587
Phase 4.1 Global Iteration 0 | Checksum: 15b3fba3f

Time (s): cpu = 00:29:32 ; elapsed = 00:05:50 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 117 ; free virtual = 587

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 20620f5c4

Time (s): cpu = 00:29:47 ; elapsed = 00:05:54 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 151 ; free virtual = 621
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.15  | TNS=-28    | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Fast Budgeting
Phase 4.2.2.1 Fast Budgeting | Checksum: 1a2afa4ed

Time (s): cpu = 00:29:47 ; elapsed = 00:05:54 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 140 ; free virtual = 612
Phase 4.2.2 GlobIterForTiming | Checksum: 2123d46be

Time (s): cpu = 00:29:48 ; elapsed = 00:05:54 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 139 ; free virtual = 611
Phase 4.2 Global Iteration 1 | Checksum: 2123d46be

Time (s): cpu = 00:29:48 ; elapsed = 00:05:54 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 139 ; free virtual = 611

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 23933d439

Time (s): cpu = 00:29:49 ; elapsed = 00:05:55 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 135 ; free virtual = 607
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.15  | TNS=-28.1  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 252e62b0d

Time (s): cpu = 00:29:49 ; elapsed = 00:05:55 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 135 ; free virtual = 607
Phase 4 Rip-up And Reroute | Checksum: 252e62b0d

Time (s): cpu = 00:29:49 ; elapsed = 00:05:55 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 134 ; free virtual = 606

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 2317ca9a9

Time (s): cpu = 00:29:51 ; elapsed = 00:05:55 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 113 ; free virtual = 604
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.15  | TNS=-27.9  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 2317ca9a9

Time (s): cpu = 00:29:51 ; elapsed = 00:05:55 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 113 ; free virtual = 604

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 2317ca9a9

Time (s): cpu = 00:29:51 ; elapsed = 00:05:55 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 113 ; free virtual = 604

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 204abb76e

Time (s): cpu = 00:29:53 ; elapsed = 00:05:56 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 111 ; free virtual = 602
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.15  | TNS=-28.3  | WHS=-1.71  | THS=-48.9  |

Phase 7 Post Hold Fix | Checksum: 1167e53ce

Time (s): cpu = 00:31:00 ; elapsed = 00:06:23 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 74 ; free virtual = 491

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.36078 %
  Global Horizontal Routing Utilization  = 5.36788 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1470ce77a

Time (s): cpu = 00:31:00 ; elapsed = 00:06:23 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 73 ; free virtual = 490

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1470ce77a

Time (s): cpu = 00:31:00 ; elapsed = 00:06:23 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 72 ; free virtual = 490

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d02622bc

Time (s): cpu = 00:31:01 ; elapsed = 00:06:24 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 55 ; free virtual = 487

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 1d02622bc

Time (s): cpu = 00:31:02 ; elapsed = 00:06:24 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 55 ; free virtual = 487
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.47  | TNS=-122   | WHS=0.05   | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1d02622bc

Time (s): cpu = 00:31:02 ; elapsed = 00:06:24 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 55 ; free virtual = 487
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:31:02 ; elapsed = 00:06:24 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 47 ; free virtual = 489
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:31:04 ; elapsed = 00:06:26 . Memory (MB): peak = 3033.609 ; gain = 1278.707 ; free physical = 48 ; free virtual = 488
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3041.613 ; gain = 0.000 ; free physical = 47 ; free virtual = 483
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.runs/impl_1/Test_AXI_Master_simple_v1_0_hw_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 6 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Drc 23-20] Rule violation (REQP-165) writefirst - Synchronous clocking for BRAM (Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with Write First mode may have address collisions if the same address appears on both read and write ports. It is suggested to simulate the design to determine if any possible address collisions could exist in the design.  If so it is suggested to evaluate ways to eliminate the collisions or you may change the write mode to Read First which may reduce some performance and consume more power however will delay the writing thus resolving any potential collisions.  See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Test_AXI_Master_simple_v1_0_hw_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3042.613 ; gain = 0.000 ; free physical = 136 ; free virtual = 546
WARNING: [Vivado_Tcl 4-319] File Test_AXI_Master_simple_v1_0_hw_1_wrapper.mmi does not exist
INFO: [Common 17-206] Exiting Vivado at Wed Sep 30 15:25:23 2015...
