
DEM_FREERTOS_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e3c  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013a8  08007efc  08007efc  00008efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092a4  080092a4  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080092a4  080092a4  0000b06c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080092a4  080092a4  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092a4  080092a4  0000a2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092a8  080092a8  0000a2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080092ac  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f70  2000006c  08009318  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fdc  08009318  0000bfdc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003423b  00000000  00000000  0000b094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f05  00000000  00000000  0003f2cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dd0  00000000  00000000  000451d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001f79  00000000  00000000  00046fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b5d8  00000000  00000000  00048f21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f279  00000000  00000000  000644f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a9558  00000000  00000000  00093772  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013ccca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fa8  00000000  00000000  0013cd10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 00015a3c  00000000  00000000  00142cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  001586f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007ee4 	.word	0x08007ee4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08007ee4 	.word	0x08007ee4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_cfrcmple>:
 8000244:	4684      	mov	ip, r0
 8000246:	0008      	movs	r0, r1
 8000248:	4661      	mov	r1, ip
 800024a:	e7ff      	b.n	800024c <__aeabi_cfcmpeq>

0800024c <__aeabi_cfcmpeq>:
 800024c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800024e:	f000 fbc3 	bl	80009d8 <__lesf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	d401      	bmi.n	800025a <__aeabi_cfcmpeq+0xe>
 8000256:	2100      	movs	r1, #0
 8000258:	42c8      	cmn	r0, r1
 800025a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800025c <__aeabi_fcmpeq>:
 800025c:	b510      	push	{r4, lr}
 800025e:	f000 fb4b 	bl	80008f8 <__eqsf2>
 8000262:	4240      	negs	r0, r0
 8000264:	3001      	adds	r0, #1
 8000266:	bd10      	pop	{r4, pc}

08000268 <__aeabi_fcmplt>:
 8000268:	b510      	push	{r4, lr}
 800026a:	f000 fbb5 	bl	80009d8 <__lesf2>
 800026e:	2800      	cmp	r0, #0
 8000270:	db01      	blt.n	8000276 <__aeabi_fcmplt+0xe>
 8000272:	2000      	movs	r0, #0
 8000274:	bd10      	pop	{r4, pc}
 8000276:	2001      	movs	r0, #1
 8000278:	bd10      	pop	{r4, pc}
 800027a:	46c0      	nop			@ (mov r8, r8)

0800027c <__aeabi_fcmple>:
 800027c:	b510      	push	{r4, lr}
 800027e:	f000 fbab 	bl	80009d8 <__lesf2>
 8000282:	2800      	cmp	r0, #0
 8000284:	dd01      	ble.n	800028a <__aeabi_fcmple+0xe>
 8000286:	2000      	movs	r0, #0
 8000288:	bd10      	pop	{r4, pc}
 800028a:	2001      	movs	r0, #1
 800028c:	bd10      	pop	{r4, pc}
 800028e:	46c0      	nop			@ (mov r8, r8)

08000290 <__aeabi_fcmpgt>:
 8000290:	b510      	push	{r4, lr}
 8000292:	f000 fb59 	bl	8000948 <__gesf2>
 8000296:	2800      	cmp	r0, #0
 8000298:	dc01      	bgt.n	800029e <__aeabi_fcmpgt+0xe>
 800029a:	2000      	movs	r0, #0
 800029c:	bd10      	pop	{r4, pc}
 800029e:	2001      	movs	r0, #1
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	46c0      	nop			@ (mov r8, r8)

080002a4 <__aeabi_fcmpge>:
 80002a4:	b510      	push	{r4, lr}
 80002a6:	f000 fb4f 	bl	8000948 <__gesf2>
 80002aa:	2800      	cmp	r0, #0
 80002ac:	da01      	bge.n	80002b2 <__aeabi_fcmpge+0xe>
 80002ae:	2000      	movs	r0, #0
 80002b0:	bd10      	pop	{r4, pc}
 80002b2:	2001      	movs	r0, #1
 80002b4:	bd10      	pop	{r4, pc}
 80002b6:	46c0      	nop			@ (mov r8, r8)

080002b8 <__aeabi_f2uiz>:
 80002b8:	219e      	movs	r1, #158	@ 0x9e
 80002ba:	b510      	push	{r4, lr}
 80002bc:	05c9      	lsls	r1, r1, #23
 80002be:	1c04      	adds	r4, r0, #0
 80002c0:	f7ff fff0 	bl	80002a4 <__aeabi_fcmpge>
 80002c4:	2800      	cmp	r0, #0
 80002c6:	d103      	bne.n	80002d0 <__aeabi_f2uiz+0x18>
 80002c8:	1c20      	adds	r0, r4, #0
 80002ca:	f000 ffa1 	bl	8001210 <__aeabi_f2iz>
 80002ce:	bd10      	pop	{r4, pc}
 80002d0:	219e      	movs	r1, #158	@ 0x9e
 80002d2:	1c20      	adds	r0, r4, #0
 80002d4:	05c9      	lsls	r1, r1, #23
 80002d6:	f000 fd21 	bl	8000d1c <__aeabi_fsub>
 80002da:	f000 ff99 	bl	8001210 <__aeabi_f2iz>
 80002de:	2380      	movs	r3, #128	@ 0x80
 80002e0:	061b      	lsls	r3, r3, #24
 80002e2:	469c      	mov	ip, r3
 80002e4:	4460      	add	r0, ip
 80002e6:	e7f2      	b.n	80002ce <__aeabi_f2uiz+0x16>

080002e8 <__aeabi_fadd>:
 80002e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ea:	024b      	lsls	r3, r1, #9
 80002ec:	0a5a      	lsrs	r2, r3, #9
 80002ee:	4694      	mov	ip, r2
 80002f0:	004a      	lsls	r2, r1, #1
 80002f2:	0fc9      	lsrs	r1, r1, #31
 80002f4:	46ce      	mov	lr, r9
 80002f6:	4647      	mov	r7, r8
 80002f8:	4689      	mov	r9, r1
 80002fa:	0045      	lsls	r5, r0, #1
 80002fc:	0246      	lsls	r6, r0, #9
 80002fe:	0e2d      	lsrs	r5, r5, #24
 8000300:	0e12      	lsrs	r2, r2, #24
 8000302:	b580      	push	{r7, lr}
 8000304:	0999      	lsrs	r1, r3, #6
 8000306:	0a77      	lsrs	r7, r6, #9
 8000308:	0fc4      	lsrs	r4, r0, #31
 800030a:	09b6      	lsrs	r6, r6, #6
 800030c:	1aab      	subs	r3, r5, r2
 800030e:	454c      	cmp	r4, r9
 8000310:	d020      	beq.n	8000354 <__aeabi_fadd+0x6c>
 8000312:	2b00      	cmp	r3, #0
 8000314:	dd0c      	ble.n	8000330 <__aeabi_fadd+0x48>
 8000316:	2a00      	cmp	r2, #0
 8000318:	d134      	bne.n	8000384 <__aeabi_fadd+0x9c>
 800031a:	2900      	cmp	r1, #0
 800031c:	d02a      	beq.n	8000374 <__aeabi_fadd+0x8c>
 800031e:	1e5a      	subs	r2, r3, #1
 8000320:	2b01      	cmp	r3, #1
 8000322:	d100      	bne.n	8000326 <__aeabi_fadd+0x3e>
 8000324:	e08f      	b.n	8000446 <__aeabi_fadd+0x15e>
 8000326:	2bff      	cmp	r3, #255	@ 0xff
 8000328:	d100      	bne.n	800032c <__aeabi_fadd+0x44>
 800032a:	e0cd      	b.n	80004c8 <__aeabi_fadd+0x1e0>
 800032c:	0013      	movs	r3, r2
 800032e:	e02f      	b.n	8000390 <__aeabi_fadd+0xa8>
 8000330:	2b00      	cmp	r3, #0
 8000332:	d060      	beq.n	80003f6 <__aeabi_fadd+0x10e>
 8000334:	1b53      	subs	r3, r2, r5
 8000336:	2d00      	cmp	r5, #0
 8000338:	d000      	beq.n	800033c <__aeabi_fadd+0x54>
 800033a:	e0ee      	b.n	800051a <__aeabi_fadd+0x232>
 800033c:	2e00      	cmp	r6, #0
 800033e:	d100      	bne.n	8000342 <__aeabi_fadd+0x5a>
 8000340:	e13e      	b.n	80005c0 <__aeabi_fadd+0x2d8>
 8000342:	1e5c      	subs	r4, r3, #1
 8000344:	2b01      	cmp	r3, #1
 8000346:	d100      	bne.n	800034a <__aeabi_fadd+0x62>
 8000348:	e16b      	b.n	8000622 <__aeabi_fadd+0x33a>
 800034a:	2bff      	cmp	r3, #255	@ 0xff
 800034c:	d100      	bne.n	8000350 <__aeabi_fadd+0x68>
 800034e:	e0b9      	b.n	80004c4 <__aeabi_fadd+0x1dc>
 8000350:	0023      	movs	r3, r4
 8000352:	e0e7      	b.n	8000524 <__aeabi_fadd+0x23c>
 8000354:	2b00      	cmp	r3, #0
 8000356:	dc00      	bgt.n	800035a <__aeabi_fadd+0x72>
 8000358:	e0a4      	b.n	80004a4 <__aeabi_fadd+0x1bc>
 800035a:	2a00      	cmp	r2, #0
 800035c:	d069      	beq.n	8000432 <__aeabi_fadd+0x14a>
 800035e:	2dff      	cmp	r5, #255	@ 0xff
 8000360:	d100      	bne.n	8000364 <__aeabi_fadd+0x7c>
 8000362:	e0b1      	b.n	80004c8 <__aeabi_fadd+0x1e0>
 8000364:	2280      	movs	r2, #128	@ 0x80
 8000366:	04d2      	lsls	r2, r2, #19
 8000368:	4311      	orrs	r1, r2
 800036a:	2b1b      	cmp	r3, #27
 800036c:	dc00      	bgt.n	8000370 <__aeabi_fadd+0x88>
 800036e:	e0e9      	b.n	8000544 <__aeabi_fadd+0x25c>
 8000370:	002b      	movs	r3, r5
 8000372:	3605      	adds	r6, #5
 8000374:	08f7      	lsrs	r7, r6, #3
 8000376:	2bff      	cmp	r3, #255	@ 0xff
 8000378:	d100      	bne.n	800037c <__aeabi_fadd+0x94>
 800037a:	e0a5      	b.n	80004c8 <__aeabi_fadd+0x1e0>
 800037c:	027a      	lsls	r2, r7, #9
 800037e:	0a52      	lsrs	r2, r2, #9
 8000380:	b2d8      	uxtb	r0, r3
 8000382:	e030      	b.n	80003e6 <__aeabi_fadd+0xfe>
 8000384:	2dff      	cmp	r5, #255	@ 0xff
 8000386:	d100      	bne.n	800038a <__aeabi_fadd+0xa2>
 8000388:	e09e      	b.n	80004c8 <__aeabi_fadd+0x1e0>
 800038a:	2280      	movs	r2, #128	@ 0x80
 800038c:	04d2      	lsls	r2, r2, #19
 800038e:	4311      	orrs	r1, r2
 8000390:	2001      	movs	r0, #1
 8000392:	2b1b      	cmp	r3, #27
 8000394:	dc08      	bgt.n	80003a8 <__aeabi_fadd+0xc0>
 8000396:	0008      	movs	r0, r1
 8000398:	2220      	movs	r2, #32
 800039a:	40d8      	lsrs	r0, r3
 800039c:	1ad3      	subs	r3, r2, r3
 800039e:	4099      	lsls	r1, r3
 80003a0:	000b      	movs	r3, r1
 80003a2:	1e5a      	subs	r2, r3, #1
 80003a4:	4193      	sbcs	r3, r2
 80003a6:	4318      	orrs	r0, r3
 80003a8:	1a36      	subs	r6, r6, r0
 80003aa:	0173      	lsls	r3, r6, #5
 80003ac:	d400      	bmi.n	80003b0 <__aeabi_fadd+0xc8>
 80003ae:	e071      	b.n	8000494 <__aeabi_fadd+0x1ac>
 80003b0:	01b6      	lsls	r6, r6, #6
 80003b2:	09b7      	lsrs	r7, r6, #6
 80003b4:	0038      	movs	r0, r7
 80003b6:	f000 ffe1 	bl	800137c <__clzsi2>
 80003ba:	003b      	movs	r3, r7
 80003bc:	3805      	subs	r0, #5
 80003be:	4083      	lsls	r3, r0
 80003c0:	4285      	cmp	r5, r0
 80003c2:	dd4d      	ble.n	8000460 <__aeabi_fadd+0x178>
 80003c4:	4eb4      	ldr	r6, [pc, #720]	@ (8000698 <__aeabi_fadd+0x3b0>)
 80003c6:	1a2d      	subs	r5, r5, r0
 80003c8:	401e      	ands	r6, r3
 80003ca:	075a      	lsls	r2, r3, #29
 80003cc:	d068      	beq.n	80004a0 <__aeabi_fadd+0x1b8>
 80003ce:	220f      	movs	r2, #15
 80003d0:	4013      	ands	r3, r2
 80003d2:	2b04      	cmp	r3, #4
 80003d4:	d064      	beq.n	80004a0 <__aeabi_fadd+0x1b8>
 80003d6:	3604      	adds	r6, #4
 80003d8:	0173      	lsls	r3, r6, #5
 80003da:	d561      	bpl.n	80004a0 <__aeabi_fadd+0x1b8>
 80003dc:	1c68      	adds	r0, r5, #1
 80003de:	2dfe      	cmp	r5, #254	@ 0xfe
 80003e0:	d154      	bne.n	800048c <__aeabi_fadd+0x1a4>
 80003e2:	20ff      	movs	r0, #255	@ 0xff
 80003e4:	2200      	movs	r2, #0
 80003e6:	05c0      	lsls	r0, r0, #23
 80003e8:	4310      	orrs	r0, r2
 80003ea:	07e4      	lsls	r4, r4, #31
 80003ec:	4320      	orrs	r0, r4
 80003ee:	bcc0      	pop	{r6, r7}
 80003f0:	46b9      	mov	r9, r7
 80003f2:	46b0      	mov	r8, r6
 80003f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80003f6:	22fe      	movs	r2, #254	@ 0xfe
 80003f8:	4690      	mov	r8, r2
 80003fa:	1c68      	adds	r0, r5, #1
 80003fc:	0002      	movs	r2, r0
 80003fe:	4640      	mov	r0, r8
 8000400:	4210      	tst	r0, r2
 8000402:	d16b      	bne.n	80004dc <__aeabi_fadd+0x1f4>
 8000404:	2d00      	cmp	r5, #0
 8000406:	d000      	beq.n	800040a <__aeabi_fadd+0x122>
 8000408:	e0dd      	b.n	80005c6 <__aeabi_fadd+0x2de>
 800040a:	2e00      	cmp	r6, #0
 800040c:	d100      	bne.n	8000410 <__aeabi_fadd+0x128>
 800040e:	e102      	b.n	8000616 <__aeabi_fadd+0x32e>
 8000410:	2900      	cmp	r1, #0
 8000412:	d0b3      	beq.n	800037c <__aeabi_fadd+0x94>
 8000414:	2280      	movs	r2, #128	@ 0x80
 8000416:	1a77      	subs	r7, r6, r1
 8000418:	04d2      	lsls	r2, r2, #19
 800041a:	4217      	tst	r7, r2
 800041c:	d100      	bne.n	8000420 <__aeabi_fadd+0x138>
 800041e:	e136      	b.n	800068e <__aeabi_fadd+0x3a6>
 8000420:	464c      	mov	r4, r9
 8000422:	1b8e      	subs	r6, r1, r6
 8000424:	d061      	beq.n	80004ea <__aeabi_fadd+0x202>
 8000426:	2001      	movs	r0, #1
 8000428:	4216      	tst	r6, r2
 800042a:	d130      	bne.n	800048e <__aeabi_fadd+0x1a6>
 800042c:	2300      	movs	r3, #0
 800042e:	08f7      	lsrs	r7, r6, #3
 8000430:	e7a4      	b.n	800037c <__aeabi_fadd+0x94>
 8000432:	2900      	cmp	r1, #0
 8000434:	d09e      	beq.n	8000374 <__aeabi_fadd+0x8c>
 8000436:	1e5a      	subs	r2, r3, #1
 8000438:	2b01      	cmp	r3, #1
 800043a:	d100      	bne.n	800043e <__aeabi_fadd+0x156>
 800043c:	e0ca      	b.n	80005d4 <__aeabi_fadd+0x2ec>
 800043e:	2bff      	cmp	r3, #255	@ 0xff
 8000440:	d042      	beq.n	80004c8 <__aeabi_fadd+0x1e0>
 8000442:	0013      	movs	r3, r2
 8000444:	e791      	b.n	800036a <__aeabi_fadd+0x82>
 8000446:	1a71      	subs	r1, r6, r1
 8000448:	014b      	lsls	r3, r1, #5
 800044a:	d400      	bmi.n	800044e <__aeabi_fadd+0x166>
 800044c:	e0d1      	b.n	80005f2 <__aeabi_fadd+0x30a>
 800044e:	018f      	lsls	r7, r1, #6
 8000450:	09bf      	lsrs	r7, r7, #6
 8000452:	0038      	movs	r0, r7
 8000454:	f000 ff92 	bl	800137c <__clzsi2>
 8000458:	003b      	movs	r3, r7
 800045a:	3805      	subs	r0, #5
 800045c:	4083      	lsls	r3, r0
 800045e:	2501      	movs	r5, #1
 8000460:	2220      	movs	r2, #32
 8000462:	1b40      	subs	r0, r0, r5
 8000464:	3001      	adds	r0, #1
 8000466:	1a12      	subs	r2, r2, r0
 8000468:	001e      	movs	r6, r3
 800046a:	4093      	lsls	r3, r2
 800046c:	40c6      	lsrs	r6, r0
 800046e:	1e5a      	subs	r2, r3, #1
 8000470:	4193      	sbcs	r3, r2
 8000472:	431e      	orrs	r6, r3
 8000474:	d039      	beq.n	80004ea <__aeabi_fadd+0x202>
 8000476:	0773      	lsls	r3, r6, #29
 8000478:	d100      	bne.n	800047c <__aeabi_fadd+0x194>
 800047a:	e11b      	b.n	80006b4 <__aeabi_fadd+0x3cc>
 800047c:	230f      	movs	r3, #15
 800047e:	2500      	movs	r5, #0
 8000480:	4033      	ands	r3, r6
 8000482:	2b04      	cmp	r3, #4
 8000484:	d1a7      	bne.n	80003d6 <__aeabi_fadd+0xee>
 8000486:	2001      	movs	r0, #1
 8000488:	0172      	lsls	r2, r6, #5
 800048a:	d57c      	bpl.n	8000586 <__aeabi_fadd+0x29e>
 800048c:	b2c0      	uxtb	r0, r0
 800048e:	01b2      	lsls	r2, r6, #6
 8000490:	0a52      	lsrs	r2, r2, #9
 8000492:	e7a8      	b.n	80003e6 <__aeabi_fadd+0xfe>
 8000494:	0773      	lsls	r3, r6, #29
 8000496:	d003      	beq.n	80004a0 <__aeabi_fadd+0x1b8>
 8000498:	230f      	movs	r3, #15
 800049a:	4033      	ands	r3, r6
 800049c:	2b04      	cmp	r3, #4
 800049e:	d19a      	bne.n	80003d6 <__aeabi_fadd+0xee>
 80004a0:	002b      	movs	r3, r5
 80004a2:	e767      	b.n	8000374 <__aeabi_fadd+0x8c>
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d023      	beq.n	80004f0 <__aeabi_fadd+0x208>
 80004a8:	1b53      	subs	r3, r2, r5
 80004aa:	2d00      	cmp	r5, #0
 80004ac:	d17b      	bne.n	80005a6 <__aeabi_fadd+0x2be>
 80004ae:	2e00      	cmp	r6, #0
 80004b0:	d100      	bne.n	80004b4 <__aeabi_fadd+0x1cc>
 80004b2:	e086      	b.n	80005c2 <__aeabi_fadd+0x2da>
 80004b4:	1e5d      	subs	r5, r3, #1
 80004b6:	2b01      	cmp	r3, #1
 80004b8:	d100      	bne.n	80004bc <__aeabi_fadd+0x1d4>
 80004ba:	e08b      	b.n	80005d4 <__aeabi_fadd+0x2ec>
 80004bc:	2bff      	cmp	r3, #255	@ 0xff
 80004be:	d002      	beq.n	80004c6 <__aeabi_fadd+0x1de>
 80004c0:	002b      	movs	r3, r5
 80004c2:	e075      	b.n	80005b0 <__aeabi_fadd+0x2c8>
 80004c4:	464c      	mov	r4, r9
 80004c6:	4667      	mov	r7, ip
 80004c8:	2f00      	cmp	r7, #0
 80004ca:	d100      	bne.n	80004ce <__aeabi_fadd+0x1e6>
 80004cc:	e789      	b.n	80003e2 <__aeabi_fadd+0xfa>
 80004ce:	2280      	movs	r2, #128	@ 0x80
 80004d0:	03d2      	lsls	r2, r2, #15
 80004d2:	433a      	orrs	r2, r7
 80004d4:	0252      	lsls	r2, r2, #9
 80004d6:	20ff      	movs	r0, #255	@ 0xff
 80004d8:	0a52      	lsrs	r2, r2, #9
 80004da:	e784      	b.n	80003e6 <__aeabi_fadd+0xfe>
 80004dc:	1a77      	subs	r7, r6, r1
 80004de:	017b      	lsls	r3, r7, #5
 80004e0:	d46b      	bmi.n	80005ba <__aeabi_fadd+0x2d2>
 80004e2:	2f00      	cmp	r7, #0
 80004e4:	d000      	beq.n	80004e8 <__aeabi_fadd+0x200>
 80004e6:	e765      	b.n	80003b4 <__aeabi_fadd+0xcc>
 80004e8:	2400      	movs	r4, #0
 80004ea:	2000      	movs	r0, #0
 80004ec:	2200      	movs	r2, #0
 80004ee:	e77a      	b.n	80003e6 <__aeabi_fadd+0xfe>
 80004f0:	22fe      	movs	r2, #254	@ 0xfe
 80004f2:	1c6b      	adds	r3, r5, #1
 80004f4:	421a      	tst	r2, r3
 80004f6:	d149      	bne.n	800058c <__aeabi_fadd+0x2a4>
 80004f8:	2d00      	cmp	r5, #0
 80004fa:	d000      	beq.n	80004fe <__aeabi_fadd+0x216>
 80004fc:	e09f      	b.n	800063e <__aeabi_fadd+0x356>
 80004fe:	2e00      	cmp	r6, #0
 8000500:	d100      	bne.n	8000504 <__aeabi_fadd+0x21c>
 8000502:	e0ba      	b.n	800067a <__aeabi_fadd+0x392>
 8000504:	2900      	cmp	r1, #0
 8000506:	d100      	bne.n	800050a <__aeabi_fadd+0x222>
 8000508:	e0cf      	b.n	80006aa <__aeabi_fadd+0x3c2>
 800050a:	1872      	adds	r2, r6, r1
 800050c:	0153      	lsls	r3, r2, #5
 800050e:	d400      	bmi.n	8000512 <__aeabi_fadd+0x22a>
 8000510:	e0cd      	b.n	80006ae <__aeabi_fadd+0x3c6>
 8000512:	0192      	lsls	r2, r2, #6
 8000514:	2001      	movs	r0, #1
 8000516:	0a52      	lsrs	r2, r2, #9
 8000518:	e765      	b.n	80003e6 <__aeabi_fadd+0xfe>
 800051a:	2aff      	cmp	r2, #255	@ 0xff
 800051c:	d0d2      	beq.n	80004c4 <__aeabi_fadd+0x1dc>
 800051e:	2080      	movs	r0, #128	@ 0x80
 8000520:	04c0      	lsls	r0, r0, #19
 8000522:	4306      	orrs	r6, r0
 8000524:	2001      	movs	r0, #1
 8000526:	2b1b      	cmp	r3, #27
 8000528:	dc08      	bgt.n	800053c <__aeabi_fadd+0x254>
 800052a:	0030      	movs	r0, r6
 800052c:	2420      	movs	r4, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	1ae3      	subs	r3, r4, r3
 8000532:	409e      	lsls	r6, r3
 8000534:	0033      	movs	r3, r6
 8000536:	1e5c      	subs	r4, r3, #1
 8000538:	41a3      	sbcs	r3, r4
 800053a:	4318      	orrs	r0, r3
 800053c:	464c      	mov	r4, r9
 800053e:	0015      	movs	r5, r2
 8000540:	1a0e      	subs	r6, r1, r0
 8000542:	e732      	b.n	80003aa <__aeabi_fadd+0xc2>
 8000544:	0008      	movs	r0, r1
 8000546:	2220      	movs	r2, #32
 8000548:	40d8      	lsrs	r0, r3
 800054a:	1ad3      	subs	r3, r2, r3
 800054c:	4099      	lsls	r1, r3
 800054e:	000b      	movs	r3, r1
 8000550:	1e5a      	subs	r2, r3, #1
 8000552:	4193      	sbcs	r3, r2
 8000554:	4303      	orrs	r3, r0
 8000556:	18f6      	adds	r6, r6, r3
 8000558:	0173      	lsls	r3, r6, #5
 800055a:	d59b      	bpl.n	8000494 <__aeabi_fadd+0x1ac>
 800055c:	3501      	adds	r5, #1
 800055e:	2dff      	cmp	r5, #255	@ 0xff
 8000560:	d100      	bne.n	8000564 <__aeabi_fadd+0x27c>
 8000562:	e73e      	b.n	80003e2 <__aeabi_fadd+0xfa>
 8000564:	2301      	movs	r3, #1
 8000566:	494d      	ldr	r1, [pc, #308]	@ (800069c <__aeabi_fadd+0x3b4>)
 8000568:	0872      	lsrs	r2, r6, #1
 800056a:	4033      	ands	r3, r6
 800056c:	400a      	ands	r2, r1
 800056e:	431a      	orrs	r2, r3
 8000570:	0016      	movs	r6, r2
 8000572:	0753      	lsls	r3, r2, #29
 8000574:	d004      	beq.n	8000580 <__aeabi_fadd+0x298>
 8000576:	230f      	movs	r3, #15
 8000578:	4013      	ands	r3, r2
 800057a:	2b04      	cmp	r3, #4
 800057c:	d000      	beq.n	8000580 <__aeabi_fadd+0x298>
 800057e:	e72a      	b.n	80003d6 <__aeabi_fadd+0xee>
 8000580:	0173      	lsls	r3, r6, #5
 8000582:	d500      	bpl.n	8000586 <__aeabi_fadd+0x29e>
 8000584:	e72a      	b.n	80003dc <__aeabi_fadd+0xf4>
 8000586:	002b      	movs	r3, r5
 8000588:	08f7      	lsrs	r7, r6, #3
 800058a:	e6f7      	b.n	800037c <__aeabi_fadd+0x94>
 800058c:	2bff      	cmp	r3, #255	@ 0xff
 800058e:	d100      	bne.n	8000592 <__aeabi_fadd+0x2aa>
 8000590:	e727      	b.n	80003e2 <__aeabi_fadd+0xfa>
 8000592:	1871      	adds	r1, r6, r1
 8000594:	0849      	lsrs	r1, r1, #1
 8000596:	074a      	lsls	r2, r1, #29
 8000598:	d02f      	beq.n	80005fa <__aeabi_fadd+0x312>
 800059a:	220f      	movs	r2, #15
 800059c:	400a      	ands	r2, r1
 800059e:	2a04      	cmp	r2, #4
 80005a0:	d02b      	beq.n	80005fa <__aeabi_fadd+0x312>
 80005a2:	1d0e      	adds	r6, r1, #4
 80005a4:	e6e6      	b.n	8000374 <__aeabi_fadd+0x8c>
 80005a6:	2aff      	cmp	r2, #255	@ 0xff
 80005a8:	d08d      	beq.n	80004c6 <__aeabi_fadd+0x1de>
 80005aa:	2080      	movs	r0, #128	@ 0x80
 80005ac:	04c0      	lsls	r0, r0, #19
 80005ae:	4306      	orrs	r6, r0
 80005b0:	2b1b      	cmp	r3, #27
 80005b2:	dd24      	ble.n	80005fe <__aeabi_fadd+0x316>
 80005b4:	0013      	movs	r3, r2
 80005b6:	1d4e      	adds	r6, r1, #5
 80005b8:	e6dc      	b.n	8000374 <__aeabi_fadd+0x8c>
 80005ba:	464c      	mov	r4, r9
 80005bc:	1b8f      	subs	r7, r1, r6
 80005be:	e6f9      	b.n	80003b4 <__aeabi_fadd+0xcc>
 80005c0:	464c      	mov	r4, r9
 80005c2:	000e      	movs	r6, r1
 80005c4:	e6d6      	b.n	8000374 <__aeabi_fadd+0x8c>
 80005c6:	2e00      	cmp	r6, #0
 80005c8:	d149      	bne.n	800065e <__aeabi_fadd+0x376>
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d068      	beq.n	80006a0 <__aeabi_fadd+0x3b8>
 80005ce:	4667      	mov	r7, ip
 80005d0:	464c      	mov	r4, r9
 80005d2:	e77c      	b.n	80004ce <__aeabi_fadd+0x1e6>
 80005d4:	1870      	adds	r0, r6, r1
 80005d6:	0143      	lsls	r3, r0, #5
 80005d8:	d574      	bpl.n	80006c4 <__aeabi_fadd+0x3dc>
 80005da:	4930      	ldr	r1, [pc, #192]	@ (800069c <__aeabi_fadd+0x3b4>)
 80005dc:	0840      	lsrs	r0, r0, #1
 80005de:	4001      	ands	r1, r0
 80005e0:	0743      	lsls	r3, r0, #29
 80005e2:	d009      	beq.n	80005f8 <__aeabi_fadd+0x310>
 80005e4:	230f      	movs	r3, #15
 80005e6:	4003      	ands	r3, r0
 80005e8:	2b04      	cmp	r3, #4
 80005ea:	d005      	beq.n	80005f8 <__aeabi_fadd+0x310>
 80005ec:	2302      	movs	r3, #2
 80005ee:	1d0e      	adds	r6, r1, #4
 80005f0:	e6c0      	b.n	8000374 <__aeabi_fadd+0x8c>
 80005f2:	2301      	movs	r3, #1
 80005f4:	08cf      	lsrs	r7, r1, #3
 80005f6:	e6c1      	b.n	800037c <__aeabi_fadd+0x94>
 80005f8:	2302      	movs	r3, #2
 80005fa:	08cf      	lsrs	r7, r1, #3
 80005fc:	e6be      	b.n	800037c <__aeabi_fadd+0x94>
 80005fe:	2520      	movs	r5, #32
 8000600:	0030      	movs	r0, r6
 8000602:	40d8      	lsrs	r0, r3
 8000604:	1aeb      	subs	r3, r5, r3
 8000606:	409e      	lsls	r6, r3
 8000608:	0033      	movs	r3, r6
 800060a:	1e5d      	subs	r5, r3, #1
 800060c:	41ab      	sbcs	r3, r5
 800060e:	4303      	orrs	r3, r0
 8000610:	0015      	movs	r5, r2
 8000612:	185e      	adds	r6, r3, r1
 8000614:	e7a0      	b.n	8000558 <__aeabi_fadd+0x270>
 8000616:	2900      	cmp	r1, #0
 8000618:	d100      	bne.n	800061c <__aeabi_fadd+0x334>
 800061a:	e765      	b.n	80004e8 <__aeabi_fadd+0x200>
 800061c:	464c      	mov	r4, r9
 800061e:	4667      	mov	r7, ip
 8000620:	e6ac      	b.n	800037c <__aeabi_fadd+0x94>
 8000622:	1b8f      	subs	r7, r1, r6
 8000624:	017b      	lsls	r3, r7, #5
 8000626:	d52e      	bpl.n	8000686 <__aeabi_fadd+0x39e>
 8000628:	01bf      	lsls	r7, r7, #6
 800062a:	09bf      	lsrs	r7, r7, #6
 800062c:	0038      	movs	r0, r7
 800062e:	f000 fea5 	bl	800137c <__clzsi2>
 8000632:	003b      	movs	r3, r7
 8000634:	3805      	subs	r0, #5
 8000636:	4083      	lsls	r3, r0
 8000638:	464c      	mov	r4, r9
 800063a:	3501      	adds	r5, #1
 800063c:	e710      	b.n	8000460 <__aeabi_fadd+0x178>
 800063e:	2e00      	cmp	r6, #0
 8000640:	d100      	bne.n	8000644 <__aeabi_fadd+0x35c>
 8000642:	e740      	b.n	80004c6 <__aeabi_fadd+0x1de>
 8000644:	2900      	cmp	r1, #0
 8000646:	d100      	bne.n	800064a <__aeabi_fadd+0x362>
 8000648:	e741      	b.n	80004ce <__aeabi_fadd+0x1e6>
 800064a:	2380      	movs	r3, #128	@ 0x80
 800064c:	03db      	lsls	r3, r3, #15
 800064e:	429f      	cmp	r7, r3
 8000650:	d200      	bcs.n	8000654 <__aeabi_fadd+0x36c>
 8000652:	e73c      	b.n	80004ce <__aeabi_fadd+0x1e6>
 8000654:	459c      	cmp	ip, r3
 8000656:	d300      	bcc.n	800065a <__aeabi_fadd+0x372>
 8000658:	e739      	b.n	80004ce <__aeabi_fadd+0x1e6>
 800065a:	4667      	mov	r7, ip
 800065c:	e737      	b.n	80004ce <__aeabi_fadd+0x1e6>
 800065e:	2900      	cmp	r1, #0
 8000660:	d100      	bne.n	8000664 <__aeabi_fadd+0x37c>
 8000662:	e734      	b.n	80004ce <__aeabi_fadd+0x1e6>
 8000664:	2380      	movs	r3, #128	@ 0x80
 8000666:	03db      	lsls	r3, r3, #15
 8000668:	429f      	cmp	r7, r3
 800066a:	d200      	bcs.n	800066e <__aeabi_fadd+0x386>
 800066c:	e72f      	b.n	80004ce <__aeabi_fadd+0x1e6>
 800066e:	459c      	cmp	ip, r3
 8000670:	d300      	bcc.n	8000674 <__aeabi_fadd+0x38c>
 8000672:	e72c      	b.n	80004ce <__aeabi_fadd+0x1e6>
 8000674:	464c      	mov	r4, r9
 8000676:	4667      	mov	r7, ip
 8000678:	e729      	b.n	80004ce <__aeabi_fadd+0x1e6>
 800067a:	2900      	cmp	r1, #0
 800067c:	d100      	bne.n	8000680 <__aeabi_fadd+0x398>
 800067e:	e734      	b.n	80004ea <__aeabi_fadd+0x202>
 8000680:	2300      	movs	r3, #0
 8000682:	08cf      	lsrs	r7, r1, #3
 8000684:	e67a      	b.n	800037c <__aeabi_fadd+0x94>
 8000686:	464c      	mov	r4, r9
 8000688:	2301      	movs	r3, #1
 800068a:	08ff      	lsrs	r7, r7, #3
 800068c:	e676      	b.n	800037c <__aeabi_fadd+0x94>
 800068e:	2f00      	cmp	r7, #0
 8000690:	d100      	bne.n	8000694 <__aeabi_fadd+0x3ac>
 8000692:	e729      	b.n	80004e8 <__aeabi_fadd+0x200>
 8000694:	08ff      	lsrs	r7, r7, #3
 8000696:	e671      	b.n	800037c <__aeabi_fadd+0x94>
 8000698:	fbffffff 	.word	0xfbffffff
 800069c:	7dffffff 	.word	0x7dffffff
 80006a0:	2280      	movs	r2, #128	@ 0x80
 80006a2:	2400      	movs	r4, #0
 80006a4:	20ff      	movs	r0, #255	@ 0xff
 80006a6:	03d2      	lsls	r2, r2, #15
 80006a8:	e69d      	b.n	80003e6 <__aeabi_fadd+0xfe>
 80006aa:	2300      	movs	r3, #0
 80006ac:	e666      	b.n	800037c <__aeabi_fadd+0x94>
 80006ae:	2300      	movs	r3, #0
 80006b0:	08d7      	lsrs	r7, r2, #3
 80006b2:	e663      	b.n	800037c <__aeabi_fadd+0x94>
 80006b4:	2001      	movs	r0, #1
 80006b6:	0172      	lsls	r2, r6, #5
 80006b8:	d500      	bpl.n	80006bc <__aeabi_fadd+0x3d4>
 80006ba:	e6e7      	b.n	800048c <__aeabi_fadd+0x1a4>
 80006bc:	0031      	movs	r1, r6
 80006be:	2300      	movs	r3, #0
 80006c0:	08cf      	lsrs	r7, r1, #3
 80006c2:	e65b      	b.n	800037c <__aeabi_fadd+0x94>
 80006c4:	2301      	movs	r3, #1
 80006c6:	08c7      	lsrs	r7, r0, #3
 80006c8:	e658      	b.n	800037c <__aeabi_fadd+0x94>
 80006ca:	46c0      	nop			@ (mov r8, r8)

080006cc <__aeabi_fdiv>:
 80006cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ce:	4646      	mov	r6, r8
 80006d0:	464f      	mov	r7, r9
 80006d2:	46d6      	mov	lr, sl
 80006d4:	0245      	lsls	r5, r0, #9
 80006d6:	b5c0      	push	{r6, r7, lr}
 80006d8:	0fc3      	lsrs	r3, r0, #31
 80006da:	0047      	lsls	r7, r0, #1
 80006dc:	4698      	mov	r8, r3
 80006de:	1c0e      	adds	r6, r1, #0
 80006e0:	0a6d      	lsrs	r5, r5, #9
 80006e2:	0e3f      	lsrs	r7, r7, #24
 80006e4:	d05b      	beq.n	800079e <__aeabi_fdiv+0xd2>
 80006e6:	2fff      	cmp	r7, #255	@ 0xff
 80006e8:	d021      	beq.n	800072e <__aeabi_fdiv+0x62>
 80006ea:	2380      	movs	r3, #128	@ 0x80
 80006ec:	00ed      	lsls	r5, r5, #3
 80006ee:	04db      	lsls	r3, r3, #19
 80006f0:	431d      	orrs	r5, r3
 80006f2:	2300      	movs	r3, #0
 80006f4:	4699      	mov	r9, r3
 80006f6:	469a      	mov	sl, r3
 80006f8:	3f7f      	subs	r7, #127	@ 0x7f
 80006fa:	0274      	lsls	r4, r6, #9
 80006fc:	0073      	lsls	r3, r6, #1
 80006fe:	0a64      	lsrs	r4, r4, #9
 8000700:	0e1b      	lsrs	r3, r3, #24
 8000702:	0ff6      	lsrs	r6, r6, #31
 8000704:	2b00      	cmp	r3, #0
 8000706:	d020      	beq.n	800074a <__aeabi_fdiv+0x7e>
 8000708:	2bff      	cmp	r3, #255	@ 0xff
 800070a:	d043      	beq.n	8000794 <__aeabi_fdiv+0xc8>
 800070c:	2280      	movs	r2, #128	@ 0x80
 800070e:	2000      	movs	r0, #0
 8000710:	00e4      	lsls	r4, r4, #3
 8000712:	04d2      	lsls	r2, r2, #19
 8000714:	4314      	orrs	r4, r2
 8000716:	3b7f      	subs	r3, #127	@ 0x7f
 8000718:	4642      	mov	r2, r8
 800071a:	1aff      	subs	r7, r7, r3
 800071c:	464b      	mov	r3, r9
 800071e:	4072      	eors	r2, r6
 8000720:	2b0f      	cmp	r3, #15
 8000722:	d900      	bls.n	8000726 <__aeabi_fdiv+0x5a>
 8000724:	e09d      	b.n	8000862 <__aeabi_fdiv+0x196>
 8000726:	4971      	ldr	r1, [pc, #452]	@ (80008ec <__aeabi_fdiv+0x220>)
 8000728:	009b      	lsls	r3, r3, #2
 800072a:	58cb      	ldr	r3, [r1, r3]
 800072c:	469f      	mov	pc, r3
 800072e:	2d00      	cmp	r5, #0
 8000730:	d15a      	bne.n	80007e8 <__aeabi_fdiv+0x11c>
 8000732:	2308      	movs	r3, #8
 8000734:	4699      	mov	r9, r3
 8000736:	3b06      	subs	r3, #6
 8000738:	0274      	lsls	r4, r6, #9
 800073a:	469a      	mov	sl, r3
 800073c:	0073      	lsls	r3, r6, #1
 800073e:	27ff      	movs	r7, #255	@ 0xff
 8000740:	0a64      	lsrs	r4, r4, #9
 8000742:	0e1b      	lsrs	r3, r3, #24
 8000744:	0ff6      	lsrs	r6, r6, #31
 8000746:	2b00      	cmp	r3, #0
 8000748:	d1de      	bne.n	8000708 <__aeabi_fdiv+0x3c>
 800074a:	2c00      	cmp	r4, #0
 800074c:	d13b      	bne.n	80007c6 <__aeabi_fdiv+0xfa>
 800074e:	2301      	movs	r3, #1
 8000750:	4642      	mov	r2, r8
 8000752:	4649      	mov	r1, r9
 8000754:	4072      	eors	r2, r6
 8000756:	4319      	orrs	r1, r3
 8000758:	290e      	cmp	r1, #14
 800075a:	d818      	bhi.n	800078e <__aeabi_fdiv+0xc2>
 800075c:	4864      	ldr	r0, [pc, #400]	@ (80008f0 <__aeabi_fdiv+0x224>)
 800075e:	0089      	lsls	r1, r1, #2
 8000760:	5841      	ldr	r1, [r0, r1]
 8000762:	468f      	mov	pc, r1
 8000764:	4653      	mov	r3, sl
 8000766:	2b02      	cmp	r3, #2
 8000768:	d100      	bne.n	800076c <__aeabi_fdiv+0xa0>
 800076a:	e0b8      	b.n	80008de <__aeabi_fdiv+0x212>
 800076c:	2b03      	cmp	r3, #3
 800076e:	d06e      	beq.n	800084e <__aeabi_fdiv+0x182>
 8000770:	4642      	mov	r2, r8
 8000772:	002c      	movs	r4, r5
 8000774:	2b01      	cmp	r3, #1
 8000776:	d140      	bne.n	80007fa <__aeabi_fdiv+0x12e>
 8000778:	2000      	movs	r0, #0
 800077a:	2400      	movs	r4, #0
 800077c:	05c0      	lsls	r0, r0, #23
 800077e:	4320      	orrs	r0, r4
 8000780:	07d2      	lsls	r2, r2, #31
 8000782:	4310      	orrs	r0, r2
 8000784:	bce0      	pop	{r5, r6, r7}
 8000786:	46ba      	mov	sl, r7
 8000788:	46b1      	mov	r9, r6
 800078a:	46a8      	mov	r8, r5
 800078c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800078e:	20ff      	movs	r0, #255	@ 0xff
 8000790:	2400      	movs	r4, #0
 8000792:	e7f3      	b.n	800077c <__aeabi_fdiv+0xb0>
 8000794:	2c00      	cmp	r4, #0
 8000796:	d120      	bne.n	80007da <__aeabi_fdiv+0x10e>
 8000798:	2302      	movs	r3, #2
 800079a:	3fff      	subs	r7, #255	@ 0xff
 800079c:	e7d8      	b.n	8000750 <__aeabi_fdiv+0x84>
 800079e:	2d00      	cmp	r5, #0
 80007a0:	d105      	bne.n	80007ae <__aeabi_fdiv+0xe2>
 80007a2:	2304      	movs	r3, #4
 80007a4:	4699      	mov	r9, r3
 80007a6:	3b03      	subs	r3, #3
 80007a8:	2700      	movs	r7, #0
 80007aa:	469a      	mov	sl, r3
 80007ac:	e7a5      	b.n	80006fa <__aeabi_fdiv+0x2e>
 80007ae:	0028      	movs	r0, r5
 80007b0:	f000 fde4 	bl	800137c <__clzsi2>
 80007b4:	2776      	movs	r7, #118	@ 0x76
 80007b6:	1f43      	subs	r3, r0, #5
 80007b8:	409d      	lsls	r5, r3
 80007ba:	2300      	movs	r3, #0
 80007bc:	427f      	negs	r7, r7
 80007be:	4699      	mov	r9, r3
 80007c0:	469a      	mov	sl, r3
 80007c2:	1a3f      	subs	r7, r7, r0
 80007c4:	e799      	b.n	80006fa <__aeabi_fdiv+0x2e>
 80007c6:	0020      	movs	r0, r4
 80007c8:	f000 fdd8 	bl	800137c <__clzsi2>
 80007cc:	1f43      	subs	r3, r0, #5
 80007ce:	409c      	lsls	r4, r3
 80007d0:	2376      	movs	r3, #118	@ 0x76
 80007d2:	425b      	negs	r3, r3
 80007d4:	1a1b      	subs	r3, r3, r0
 80007d6:	2000      	movs	r0, #0
 80007d8:	e79e      	b.n	8000718 <__aeabi_fdiv+0x4c>
 80007da:	2303      	movs	r3, #3
 80007dc:	464a      	mov	r2, r9
 80007de:	431a      	orrs	r2, r3
 80007e0:	4691      	mov	r9, r2
 80007e2:	2003      	movs	r0, #3
 80007e4:	33fc      	adds	r3, #252	@ 0xfc
 80007e6:	e797      	b.n	8000718 <__aeabi_fdiv+0x4c>
 80007e8:	230c      	movs	r3, #12
 80007ea:	4699      	mov	r9, r3
 80007ec:	3b09      	subs	r3, #9
 80007ee:	27ff      	movs	r7, #255	@ 0xff
 80007f0:	469a      	mov	sl, r3
 80007f2:	e782      	b.n	80006fa <__aeabi_fdiv+0x2e>
 80007f4:	2803      	cmp	r0, #3
 80007f6:	d02c      	beq.n	8000852 <__aeabi_fdiv+0x186>
 80007f8:	0032      	movs	r2, r6
 80007fa:	0038      	movs	r0, r7
 80007fc:	307f      	adds	r0, #127	@ 0x7f
 80007fe:	2800      	cmp	r0, #0
 8000800:	dd47      	ble.n	8000892 <__aeabi_fdiv+0x1c6>
 8000802:	0763      	lsls	r3, r4, #29
 8000804:	d004      	beq.n	8000810 <__aeabi_fdiv+0x144>
 8000806:	230f      	movs	r3, #15
 8000808:	4023      	ands	r3, r4
 800080a:	2b04      	cmp	r3, #4
 800080c:	d000      	beq.n	8000810 <__aeabi_fdiv+0x144>
 800080e:	3404      	adds	r4, #4
 8000810:	0123      	lsls	r3, r4, #4
 8000812:	d503      	bpl.n	800081c <__aeabi_fdiv+0x150>
 8000814:	0038      	movs	r0, r7
 8000816:	4b37      	ldr	r3, [pc, #220]	@ (80008f4 <__aeabi_fdiv+0x228>)
 8000818:	3080      	adds	r0, #128	@ 0x80
 800081a:	401c      	ands	r4, r3
 800081c:	28fe      	cmp	r0, #254	@ 0xfe
 800081e:	dcb6      	bgt.n	800078e <__aeabi_fdiv+0xc2>
 8000820:	01a4      	lsls	r4, r4, #6
 8000822:	0a64      	lsrs	r4, r4, #9
 8000824:	b2c0      	uxtb	r0, r0
 8000826:	e7a9      	b.n	800077c <__aeabi_fdiv+0xb0>
 8000828:	2480      	movs	r4, #128	@ 0x80
 800082a:	2200      	movs	r2, #0
 800082c:	20ff      	movs	r0, #255	@ 0xff
 800082e:	03e4      	lsls	r4, r4, #15
 8000830:	e7a4      	b.n	800077c <__aeabi_fdiv+0xb0>
 8000832:	2380      	movs	r3, #128	@ 0x80
 8000834:	03db      	lsls	r3, r3, #15
 8000836:	421d      	tst	r5, r3
 8000838:	d001      	beq.n	800083e <__aeabi_fdiv+0x172>
 800083a:	421c      	tst	r4, r3
 800083c:	d00b      	beq.n	8000856 <__aeabi_fdiv+0x18a>
 800083e:	2480      	movs	r4, #128	@ 0x80
 8000840:	03e4      	lsls	r4, r4, #15
 8000842:	432c      	orrs	r4, r5
 8000844:	0264      	lsls	r4, r4, #9
 8000846:	4642      	mov	r2, r8
 8000848:	20ff      	movs	r0, #255	@ 0xff
 800084a:	0a64      	lsrs	r4, r4, #9
 800084c:	e796      	b.n	800077c <__aeabi_fdiv+0xb0>
 800084e:	4646      	mov	r6, r8
 8000850:	002c      	movs	r4, r5
 8000852:	2380      	movs	r3, #128	@ 0x80
 8000854:	03db      	lsls	r3, r3, #15
 8000856:	431c      	orrs	r4, r3
 8000858:	0264      	lsls	r4, r4, #9
 800085a:	0032      	movs	r2, r6
 800085c:	20ff      	movs	r0, #255	@ 0xff
 800085e:	0a64      	lsrs	r4, r4, #9
 8000860:	e78c      	b.n	800077c <__aeabi_fdiv+0xb0>
 8000862:	016d      	lsls	r5, r5, #5
 8000864:	0160      	lsls	r0, r4, #5
 8000866:	4285      	cmp	r5, r0
 8000868:	d22d      	bcs.n	80008c6 <__aeabi_fdiv+0x1fa>
 800086a:	231b      	movs	r3, #27
 800086c:	2400      	movs	r4, #0
 800086e:	3f01      	subs	r7, #1
 8000870:	2601      	movs	r6, #1
 8000872:	0029      	movs	r1, r5
 8000874:	0064      	lsls	r4, r4, #1
 8000876:	006d      	lsls	r5, r5, #1
 8000878:	2900      	cmp	r1, #0
 800087a:	db01      	blt.n	8000880 <__aeabi_fdiv+0x1b4>
 800087c:	4285      	cmp	r5, r0
 800087e:	d301      	bcc.n	8000884 <__aeabi_fdiv+0x1b8>
 8000880:	1a2d      	subs	r5, r5, r0
 8000882:	4334      	orrs	r4, r6
 8000884:	3b01      	subs	r3, #1
 8000886:	2b00      	cmp	r3, #0
 8000888:	d1f3      	bne.n	8000872 <__aeabi_fdiv+0x1a6>
 800088a:	1e6b      	subs	r3, r5, #1
 800088c:	419d      	sbcs	r5, r3
 800088e:	432c      	orrs	r4, r5
 8000890:	e7b3      	b.n	80007fa <__aeabi_fdiv+0x12e>
 8000892:	2301      	movs	r3, #1
 8000894:	1a1b      	subs	r3, r3, r0
 8000896:	2b1b      	cmp	r3, #27
 8000898:	dd00      	ble.n	800089c <__aeabi_fdiv+0x1d0>
 800089a:	e76d      	b.n	8000778 <__aeabi_fdiv+0xac>
 800089c:	0021      	movs	r1, r4
 800089e:	379e      	adds	r7, #158	@ 0x9e
 80008a0:	40d9      	lsrs	r1, r3
 80008a2:	40bc      	lsls	r4, r7
 80008a4:	000b      	movs	r3, r1
 80008a6:	1e61      	subs	r1, r4, #1
 80008a8:	418c      	sbcs	r4, r1
 80008aa:	4323      	orrs	r3, r4
 80008ac:	0759      	lsls	r1, r3, #29
 80008ae:	d004      	beq.n	80008ba <__aeabi_fdiv+0x1ee>
 80008b0:	210f      	movs	r1, #15
 80008b2:	4019      	ands	r1, r3
 80008b4:	2904      	cmp	r1, #4
 80008b6:	d000      	beq.n	80008ba <__aeabi_fdiv+0x1ee>
 80008b8:	3304      	adds	r3, #4
 80008ba:	0159      	lsls	r1, r3, #5
 80008bc:	d413      	bmi.n	80008e6 <__aeabi_fdiv+0x21a>
 80008be:	019b      	lsls	r3, r3, #6
 80008c0:	2000      	movs	r0, #0
 80008c2:	0a5c      	lsrs	r4, r3, #9
 80008c4:	e75a      	b.n	800077c <__aeabi_fdiv+0xb0>
 80008c6:	231a      	movs	r3, #26
 80008c8:	2401      	movs	r4, #1
 80008ca:	1a2d      	subs	r5, r5, r0
 80008cc:	e7d0      	b.n	8000870 <__aeabi_fdiv+0x1a4>
 80008ce:	1e98      	subs	r0, r3, #2
 80008d0:	4243      	negs	r3, r0
 80008d2:	4158      	adcs	r0, r3
 80008d4:	4240      	negs	r0, r0
 80008d6:	0032      	movs	r2, r6
 80008d8:	2400      	movs	r4, #0
 80008da:	b2c0      	uxtb	r0, r0
 80008dc:	e74e      	b.n	800077c <__aeabi_fdiv+0xb0>
 80008de:	4642      	mov	r2, r8
 80008e0:	20ff      	movs	r0, #255	@ 0xff
 80008e2:	2400      	movs	r4, #0
 80008e4:	e74a      	b.n	800077c <__aeabi_fdiv+0xb0>
 80008e6:	2001      	movs	r0, #1
 80008e8:	2400      	movs	r4, #0
 80008ea:	e747      	b.n	800077c <__aeabi_fdiv+0xb0>
 80008ec:	08007f6c 	.word	0x08007f6c
 80008f0:	08007fac 	.word	0x08007fac
 80008f4:	f7ffffff 	.word	0xf7ffffff

080008f8 <__eqsf2>:
 80008f8:	b570      	push	{r4, r5, r6, lr}
 80008fa:	0042      	lsls	r2, r0, #1
 80008fc:	024e      	lsls	r6, r1, #9
 80008fe:	004c      	lsls	r4, r1, #1
 8000900:	0245      	lsls	r5, r0, #9
 8000902:	0a6d      	lsrs	r5, r5, #9
 8000904:	0e12      	lsrs	r2, r2, #24
 8000906:	0fc3      	lsrs	r3, r0, #31
 8000908:	0a76      	lsrs	r6, r6, #9
 800090a:	0e24      	lsrs	r4, r4, #24
 800090c:	0fc9      	lsrs	r1, r1, #31
 800090e:	2aff      	cmp	r2, #255	@ 0xff
 8000910:	d010      	beq.n	8000934 <__eqsf2+0x3c>
 8000912:	2cff      	cmp	r4, #255	@ 0xff
 8000914:	d00c      	beq.n	8000930 <__eqsf2+0x38>
 8000916:	2001      	movs	r0, #1
 8000918:	42a2      	cmp	r2, r4
 800091a:	d10a      	bne.n	8000932 <__eqsf2+0x3a>
 800091c:	42b5      	cmp	r5, r6
 800091e:	d108      	bne.n	8000932 <__eqsf2+0x3a>
 8000920:	428b      	cmp	r3, r1
 8000922:	d00f      	beq.n	8000944 <__eqsf2+0x4c>
 8000924:	2a00      	cmp	r2, #0
 8000926:	d104      	bne.n	8000932 <__eqsf2+0x3a>
 8000928:	0028      	movs	r0, r5
 800092a:	1e43      	subs	r3, r0, #1
 800092c:	4198      	sbcs	r0, r3
 800092e:	e000      	b.n	8000932 <__eqsf2+0x3a>
 8000930:	2001      	movs	r0, #1
 8000932:	bd70      	pop	{r4, r5, r6, pc}
 8000934:	2001      	movs	r0, #1
 8000936:	2cff      	cmp	r4, #255	@ 0xff
 8000938:	d1fb      	bne.n	8000932 <__eqsf2+0x3a>
 800093a:	4335      	orrs	r5, r6
 800093c:	d1f9      	bne.n	8000932 <__eqsf2+0x3a>
 800093e:	404b      	eors	r3, r1
 8000940:	0018      	movs	r0, r3
 8000942:	e7f6      	b.n	8000932 <__eqsf2+0x3a>
 8000944:	2000      	movs	r0, #0
 8000946:	e7f4      	b.n	8000932 <__eqsf2+0x3a>

08000948 <__gesf2>:
 8000948:	b530      	push	{r4, r5, lr}
 800094a:	0042      	lsls	r2, r0, #1
 800094c:	0244      	lsls	r4, r0, #9
 800094e:	024d      	lsls	r5, r1, #9
 8000950:	0fc3      	lsrs	r3, r0, #31
 8000952:	0048      	lsls	r0, r1, #1
 8000954:	0a64      	lsrs	r4, r4, #9
 8000956:	0e12      	lsrs	r2, r2, #24
 8000958:	0a6d      	lsrs	r5, r5, #9
 800095a:	0e00      	lsrs	r0, r0, #24
 800095c:	0fc9      	lsrs	r1, r1, #31
 800095e:	2aff      	cmp	r2, #255	@ 0xff
 8000960:	d018      	beq.n	8000994 <__gesf2+0x4c>
 8000962:	28ff      	cmp	r0, #255	@ 0xff
 8000964:	d00a      	beq.n	800097c <__gesf2+0x34>
 8000966:	2a00      	cmp	r2, #0
 8000968:	d11e      	bne.n	80009a8 <__gesf2+0x60>
 800096a:	2800      	cmp	r0, #0
 800096c:	d10a      	bne.n	8000984 <__gesf2+0x3c>
 800096e:	2d00      	cmp	r5, #0
 8000970:	d029      	beq.n	80009c6 <__gesf2+0x7e>
 8000972:	2c00      	cmp	r4, #0
 8000974:	d12d      	bne.n	80009d2 <__gesf2+0x8a>
 8000976:	0048      	lsls	r0, r1, #1
 8000978:	3801      	subs	r0, #1
 800097a:	bd30      	pop	{r4, r5, pc}
 800097c:	2d00      	cmp	r5, #0
 800097e:	d125      	bne.n	80009cc <__gesf2+0x84>
 8000980:	2a00      	cmp	r2, #0
 8000982:	d101      	bne.n	8000988 <__gesf2+0x40>
 8000984:	2c00      	cmp	r4, #0
 8000986:	d0f6      	beq.n	8000976 <__gesf2+0x2e>
 8000988:	428b      	cmp	r3, r1
 800098a:	d019      	beq.n	80009c0 <__gesf2+0x78>
 800098c:	2001      	movs	r0, #1
 800098e:	425b      	negs	r3, r3
 8000990:	4318      	orrs	r0, r3
 8000992:	e7f2      	b.n	800097a <__gesf2+0x32>
 8000994:	2c00      	cmp	r4, #0
 8000996:	d119      	bne.n	80009cc <__gesf2+0x84>
 8000998:	28ff      	cmp	r0, #255	@ 0xff
 800099a:	d1f7      	bne.n	800098c <__gesf2+0x44>
 800099c:	2d00      	cmp	r5, #0
 800099e:	d115      	bne.n	80009cc <__gesf2+0x84>
 80009a0:	2000      	movs	r0, #0
 80009a2:	428b      	cmp	r3, r1
 80009a4:	d1f2      	bne.n	800098c <__gesf2+0x44>
 80009a6:	e7e8      	b.n	800097a <__gesf2+0x32>
 80009a8:	2800      	cmp	r0, #0
 80009aa:	d0ef      	beq.n	800098c <__gesf2+0x44>
 80009ac:	428b      	cmp	r3, r1
 80009ae:	d1ed      	bne.n	800098c <__gesf2+0x44>
 80009b0:	4282      	cmp	r2, r0
 80009b2:	dceb      	bgt.n	800098c <__gesf2+0x44>
 80009b4:	db04      	blt.n	80009c0 <__gesf2+0x78>
 80009b6:	42ac      	cmp	r4, r5
 80009b8:	d8e8      	bhi.n	800098c <__gesf2+0x44>
 80009ba:	2000      	movs	r0, #0
 80009bc:	42ac      	cmp	r4, r5
 80009be:	d2dc      	bcs.n	800097a <__gesf2+0x32>
 80009c0:	0058      	lsls	r0, r3, #1
 80009c2:	3801      	subs	r0, #1
 80009c4:	e7d9      	b.n	800097a <__gesf2+0x32>
 80009c6:	2c00      	cmp	r4, #0
 80009c8:	d0d7      	beq.n	800097a <__gesf2+0x32>
 80009ca:	e7df      	b.n	800098c <__gesf2+0x44>
 80009cc:	2002      	movs	r0, #2
 80009ce:	4240      	negs	r0, r0
 80009d0:	e7d3      	b.n	800097a <__gesf2+0x32>
 80009d2:	428b      	cmp	r3, r1
 80009d4:	d1da      	bne.n	800098c <__gesf2+0x44>
 80009d6:	e7ee      	b.n	80009b6 <__gesf2+0x6e>

080009d8 <__lesf2>:
 80009d8:	b530      	push	{r4, r5, lr}
 80009da:	0042      	lsls	r2, r0, #1
 80009dc:	0244      	lsls	r4, r0, #9
 80009de:	024d      	lsls	r5, r1, #9
 80009e0:	0fc3      	lsrs	r3, r0, #31
 80009e2:	0048      	lsls	r0, r1, #1
 80009e4:	0a64      	lsrs	r4, r4, #9
 80009e6:	0e12      	lsrs	r2, r2, #24
 80009e8:	0a6d      	lsrs	r5, r5, #9
 80009ea:	0e00      	lsrs	r0, r0, #24
 80009ec:	0fc9      	lsrs	r1, r1, #31
 80009ee:	2aff      	cmp	r2, #255	@ 0xff
 80009f0:	d017      	beq.n	8000a22 <__lesf2+0x4a>
 80009f2:	28ff      	cmp	r0, #255	@ 0xff
 80009f4:	d00a      	beq.n	8000a0c <__lesf2+0x34>
 80009f6:	2a00      	cmp	r2, #0
 80009f8:	d11b      	bne.n	8000a32 <__lesf2+0x5a>
 80009fa:	2800      	cmp	r0, #0
 80009fc:	d10a      	bne.n	8000a14 <__lesf2+0x3c>
 80009fe:	2d00      	cmp	r5, #0
 8000a00:	d01d      	beq.n	8000a3e <__lesf2+0x66>
 8000a02:	2c00      	cmp	r4, #0
 8000a04:	d12d      	bne.n	8000a62 <__lesf2+0x8a>
 8000a06:	0048      	lsls	r0, r1, #1
 8000a08:	3801      	subs	r0, #1
 8000a0a:	e011      	b.n	8000a30 <__lesf2+0x58>
 8000a0c:	2d00      	cmp	r5, #0
 8000a0e:	d10e      	bne.n	8000a2e <__lesf2+0x56>
 8000a10:	2a00      	cmp	r2, #0
 8000a12:	d101      	bne.n	8000a18 <__lesf2+0x40>
 8000a14:	2c00      	cmp	r4, #0
 8000a16:	d0f6      	beq.n	8000a06 <__lesf2+0x2e>
 8000a18:	428b      	cmp	r3, r1
 8000a1a:	d10c      	bne.n	8000a36 <__lesf2+0x5e>
 8000a1c:	0058      	lsls	r0, r3, #1
 8000a1e:	3801      	subs	r0, #1
 8000a20:	e006      	b.n	8000a30 <__lesf2+0x58>
 8000a22:	2c00      	cmp	r4, #0
 8000a24:	d103      	bne.n	8000a2e <__lesf2+0x56>
 8000a26:	28ff      	cmp	r0, #255	@ 0xff
 8000a28:	d105      	bne.n	8000a36 <__lesf2+0x5e>
 8000a2a:	2d00      	cmp	r5, #0
 8000a2c:	d015      	beq.n	8000a5a <__lesf2+0x82>
 8000a2e:	2002      	movs	r0, #2
 8000a30:	bd30      	pop	{r4, r5, pc}
 8000a32:	2800      	cmp	r0, #0
 8000a34:	d106      	bne.n	8000a44 <__lesf2+0x6c>
 8000a36:	2001      	movs	r0, #1
 8000a38:	425b      	negs	r3, r3
 8000a3a:	4318      	orrs	r0, r3
 8000a3c:	e7f8      	b.n	8000a30 <__lesf2+0x58>
 8000a3e:	2c00      	cmp	r4, #0
 8000a40:	d0f6      	beq.n	8000a30 <__lesf2+0x58>
 8000a42:	e7f8      	b.n	8000a36 <__lesf2+0x5e>
 8000a44:	428b      	cmp	r3, r1
 8000a46:	d1f6      	bne.n	8000a36 <__lesf2+0x5e>
 8000a48:	4282      	cmp	r2, r0
 8000a4a:	dcf4      	bgt.n	8000a36 <__lesf2+0x5e>
 8000a4c:	dbe6      	blt.n	8000a1c <__lesf2+0x44>
 8000a4e:	42ac      	cmp	r4, r5
 8000a50:	d8f1      	bhi.n	8000a36 <__lesf2+0x5e>
 8000a52:	2000      	movs	r0, #0
 8000a54:	42ac      	cmp	r4, r5
 8000a56:	d2eb      	bcs.n	8000a30 <__lesf2+0x58>
 8000a58:	e7e0      	b.n	8000a1c <__lesf2+0x44>
 8000a5a:	2000      	movs	r0, #0
 8000a5c:	428b      	cmp	r3, r1
 8000a5e:	d1ea      	bne.n	8000a36 <__lesf2+0x5e>
 8000a60:	e7e6      	b.n	8000a30 <__lesf2+0x58>
 8000a62:	428b      	cmp	r3, r1
 8000a64:	d1e7      	bne.n	8000a36 <__lesf2+0x5e>
 8000a66:	e7f2      	b.n	8000a4e <__lesf2+0x76>

08000a68 <__aeabi_fmul>:
 8000a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a6a:	464f      	mov	r7, r9
 8000a6c:	4646      	mov	r6, r8
 8000a6e:	46d6      	mov	lr, sl
 8000a70:	0044      	lsls	r4, r0, #1
 8000a72:	b5c0      	push	{r6, r7, lr}
 8000a74:	0246      	lsls	r6, r0, #9
 8000a76:	1c0f      	adds	r7, r1, #0
 8000a78:	0a76      	lsrs	r6, r6, #9
 8000a7a:	0e24      	lsrs	r4, r4, #24
 8000a7c:	0fc5      	lsrs	r5, r0, #31
 8000a7e:	2c00      	cmp	r4, #0
 8000a80:	d100      	bne.n	8000a84 <__aeabi_fmul+0x1c>
 8000a82:	e0da      	b.n	8000c3a <__aeabi_fmul+0x1d2>
 8000a84:	2cff      	cmp	r4, #255	@ 0xff
 8000a86:	d074      	beq.n	8000b72 <__aeabi_fmul+0x10a>
 8000a88:	2380      	movs	r3, #128	@ 0x80
 8000a8a:	00f6      	lsls	r6, r6, #3
 8000a8c:	04db      	lsls	r3, r3, #19
 8000a8e:	431e      	orrs	r6, r3
 8000a90:	2300      	movs	r3, #0
 8000a92:	4699      	mov	r9, r3
 8000a94:	469a      	mov	sl, r3
 8000a96:	3c7f      	subs	r4, #127	@ 0x7f
 8000a98:	027b      	lsls	r3, r7, #9
 8000a9a:	0a5b      	lsrs	r3, r3, #9
 8000a9c:	4698      	mov	r8, r3
 8000a9e:	007b      	lsls	r3, r7, #1
 8000aa0:	0e1b      	lsrs	r3, r3, #24
 8000aa2:	0fff      	lsrs	r7, r7, #31
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d074      	beq.n	8000b92 <__aeabi_fmul+0x12a>
 8000aa8:	2bff      	cmp	r3, #255	@ 0xff
 8000aaa:	d100      	bne.n	8000aae <__aeabi_fmul+0x46>
 8000aac:	e08e      	b.n	8000bcc <__aeabi_fmul+0x164>
 8000aae:	4642      	mov	r2, r8
 8000ab0:	2180      	movs	r1, #128	@ 0x80
 8000ab2:	00d2      	lsls	r2, r2, #3
 8000ab4:	04c9      	lsls	r1, r1, #19
 8000ab6:	4311      	orrs	r1, r2
 8000ab8:	3b7f      	subs	r3, #127	@ 0x7f
 8000aba:	002a      	movs	r2, r5
 8000abc:	18e4      	adds	r4, r4, r3
 8000abe:	464b      	mov	r3, r9
 8000ac0:	407a      	eors	r2, r7
 8000ac2:	4688      	mov	r8, r1
 8000ac4:	b2d2      	uxtb	r2, r2
 8000ac6:	2b0a      	cmp	r3, #10
 8000ac8:	dc75      	bgt.n	8000bb6 <__aeabi_fmul+0x14e>
 8000aca:	464b      	mov	r3, r9
 8000acc:	2000      	movs	r0, #0
 8000ace:	2b02      	cmp	r3, #2
 8000ad0:	dd0f      	ble.n	8000af2 <__aeabi_fmul+0x8a>
 8000ad2:	4649      	mov	r1, r9
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	408b      	lsls	r3, r1
 8000ad8:	21a6      	movs	r1, #166	@ 0xa6
 8000ada:	00c9      	lsls	r1, r1, #3
 8000adc:	420b      	tst	r3, r1
 8000ade:	d169      	bne.n	8000bb4 <__aeabi_fmul+0x14c>
 8000ae0:	2190      	movs	r1, #144	@ 0x90
 8000ae2:	0089      	lsls	r1, r1, #2
 8000ae4:	420b      	tst	r3, r1
 8000ae6:	d000      	beq.n	8000aea <__aeabi_fmul+0x82>
 8000ae8:	e100      	b.n	8000cec <__aeabi_fmul+0x284>
 8000aea:	2188      	movs	r1, #136	@ 0x88
 8000aec:	4219      	tst	r1, r3
 8000aee:	d000      	beq.n	8000af2 <__aeabi_fmul+0x8a>
 8000af0:	e0f5      	b.n	8000cde <__aeabi_fmul+0x276>
 8000af2:	4641      	mov	r1, r8
 8000af4:	0409      	lsls	r1, r1, #16
 8000af6:	0c09      	lsrs	r1, r1, #16
 8000af8:	4643      	mov	r3, r8
 8000afa:	0008      	movs	r0, r1
 8000afc:	0c35      	lsrs	r5, r6, #16
 8000afe:	0436      	lsls	r6, r6, #16
 8000b00:	0c1b      	lsrs	r3, r3, #16
 8000b02:	0c36      	lsrs	r6, r6, #16
 8000b04:	4370      	muls	r0, r6
 8000b06:	4369      	muls	r1, r5
 8000b08:	435e      	muls	r6, r3
 8000b0a:	435d      	muls	r5, r3
 8000b0c:	1876      	adds	r6, r6, r1
 8000b0e:	0c03      	lsrs	r3, r0, #16
 8000b10:	199b      	adds	r3, r3, r6
 8000b12:	4299      	cmp	r1, r3
 8000b14:	d903      	bls.n	8000b1e <__aeabi_fmul+0xb6>
 8000b16:	2180      	movs	r1, #128	@ 0x80
 8000b18:	0249      	lsls	r1, r1, #9
 8000b1a:	468c      	mov	ip, r1
 8000b1c:	4465      	add	r5, ip
 8000b1e:	0400      	lsls	r0, r0, #16
 8000b20:	0419      	lsls	r1, r3, #16
 8000b22:	0c00      	lsrs	r0, r0, #16
 8000b24:	1809      	adds	r1, r1, r0
 8000b26:	018e      	lsls	r6, r1, #6
 8000b28:	1e70      	subs	r0, r6, #1
 8000b2a:	4186      	sbcs	r6, r0
 8000b2c:	0c1b      	lsrs	r3, r3, #16
 8000b2e:	0e89      	lsrs	r1, r1, #26
 8000b30:	195b      	adds	r3, r3, r5
 8000b32:	430e      	orrs	r6, r1
 8000b34:	019b      	lsls	r3, r3, #6
 8000b36:	431e      	orrs	r6, r3
 8000b38:	011b      	lsls	r3, r3, #4
 8000b3a:	d46c      	bmi.n	8000c16 <__aeabi_fmul+0x1ae>
 8000b3c:	0023      	movs	r3, r4
 8000b3e:	337f      	adds	r3, #127	@ 0x7f
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	dc00      	bgt.n	8000b46 <__aeabi_fmul+0xde>
 8000b44:	e0b1      	b.n	8000caa <__aeabi_fmul+0x242>
 8000b46:	0015      	movs	r5, r2
 8000b48:	0771      	lsls	r1, r6, #29
 8000b4a:	d00b      	beq.n	8000b64 <__aeabi_fmul+0xfc>
 8000b4c:	200f      	movs	r0, #15
 8000b4e:	0021      	movs	r1, r4
 8000b50:	4030      	ands	r0, r6
 8000b52:	2804      	cmp	r0, #4
 8000b54:	d006      	beq.n	8000b64 <__aeabi_fmul+0xfc>
 8000b56:	3604      	adds	r6, #4
 8000b58:	0132      	lsls	r2, r6, #4
 8000b5a:	d503      	bpl.n	8000b64 <__aeabi_fmul+0xfc>
 8000b5c:	4b6e      	ldr	r3, [pc, #440]	@ (8000d18 <__aeabi_fmul+0x2b0>)
 8000b5e:	401e      	ands	r6, r3
 8000b60:	000b      	movs	r3, r1
 8000b62:	3380      	adds	r3, #128	@ 0x80
 8000b64:	2bfe      	cmp	r3, #254	@ 0xfe
 8000b66:	dd00      	ble.n	8000b6a <__aeabi_fmul+0x102>
 8000b68:	e0bd      	b.n	8000ce6 <__aeabi_fmul+0x27e>
 8000b6a:	01b2      	lsls	r2, r6, #6
 8000b6c:	0a52      	lsrs	r2, r2, #9
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	e048      	b.n	8000c04 <__aeabi_fmul+0x19c>
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d000      	beq.n	8000b78 <__aeabi_fmul+0x110>
 8000b76:	e092      	b.n	8000c9e <__aeabi_fmul+0x236>
 8000b78:	2308      	movs	r3, #8
 8000b7a:	4699      	mov	r9, r3
 8000b7c:	3b06      	subs	r3, #6
 8000b7e:	469a      	mov	sl, r3
 8000b80:	027b      	lsls	r3, r7, #9
 8000b82:	0a5b      	lsrs	r3, r3, #9
 8000b84:	4698      	mov	r8, r3
 8000b86:	007b      	lsls	r3, r7, #1
 8000b88:	24ff      	movs	r4, #255	@ 0xff
 8000b8a:	0e1b      	lsrs	r3, r3, #24
 8000b8c:	0fff      	lsrs	r7, r7, #31
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d18a      	bne.n	8000aa8 <__aeabi_fmul+0x40>
 8000b92:	4642      	mov	r2, r8
 8000b94:	2a00      	cmp	r2, #0
 8000b96:	d164      	bne.n	8000c62 <__aeabi_fmul+0x1fa>
 8000b98:	4649      	mov	r1, r9
 8000b9a:	3201      	adds	r2, #1
 8000b9c:	4311      	orrs	r1, r2
 8000b9e:	4689      	mov	r9, r1
 8000ba0:	290a      	cmp	r1, #10
 8000ba2:	dc08      	bgt.n	8000bb6 <__aeabi_fmul+0x14e>
 8000ba4:	407d      	eors	r5, r7
 8000ba6:	2001      	movs	r0, #1
 8000ba8:	b2ea      	uxtb	r2, r5
 8000baa:	2902      	cmp	r1, #2
 8000bac:	dc91      	bgt.n	8000ad2 <__aeabi_fmul+0x6a>
 8000bae:	0015      	movs	r5, r2
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	e027      	b.n	8000c04 <__aeabi_fmul+0x19c>
 8000bb4:	0015      	movs	r5, r2
 8000bb6:	4653      	mov	r3, sl
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d100      	bne.n	8000bbe <__aeabi_fmul+0x156>
 8000bbc:	e093      	b.n	8000ce6 <__aeabi_fmul+0x27e>
 8000bbe:	2b03      	cmp	r3, #3
 8000bc0:	d01a      	beq.n	8000bf8 <__aeabi_fmul+0x190>
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d12c      	bne.n	8000c20 <__aeabi_fmul+0x1b8>
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e01b      	b.n	8000c04 <__aeabi_fmul+0x19c>
 8000bcc:	4643      	mov	r3, r8
 8000bce:	34ff      	adds	r4, #255	@ 0xff
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d055      	beq.n	8000c80 <__aeabi_fmul+0x218>
 8000bd4:	2103      	movs	r1, #3
 8000bd6:	464b      	mov	r3, r9
 8000bd8:	430b      	orrs	r3, r1
 8000bda:	0019      	movs	r1, r3
 8000bdc:	2b0a      	cmp	r3, #10
 8000bde:	dc00      	bgt.n	8000be2 <__aeabi_fmul+0x17a>
 8000be0:	e092      	b.n	8000d08 <__aeabi_fmul+0x2a0>
 8000be2:	2b0f      	cmp	r3, #15
 8000be4:	d000      	beq.n	8000be8 <__aeabi_fmul+0x180>
 8000be6:	e08c      	b.n	8000d02 <__aeabi_fmul+0x29a>
 8000be8:	2280      	movs	r2, #128	@ 0x80
 8000bea:	03d2      	lsls	r2, r2, #15
 8000bec:	4216      	tst	r6, r2
 8000bee:	d003      	beq.n	8000bf8 <__aeabi_fmul+0x190>
 8000bf0:	4643      	mov	r3, r8
 8000bf2:	4213      	tst	r3, r2
 8000bf4:	d100      	bne.n	8000bf8 <__aeabi_fmul+0x190>
 8000bf6:	e07d      	b.n	8000cf4 <__aeabi_fmul+0x28c>
 8000bf8:	2280      	movs	r2, #128	@ 0x80
 8000bfa:	03d2      	lsls	r2, r2, #15
 8000bfc:	4332      	orrs	r2, r6
 8000bfe:	0252      	lsls	r2, r2, #9
 8000c00:	0a52      	lsrs	r2, r2, #9
 8000c02:	23ff      	movs	r3, #255	@ 0xff
 8000c04:	05d8      	lsls	r0, r3, #23
 8000c06:	07ed      	lsls	r5, r5, #31
 8000c08:	4310      	orrs	r0, r2
 8000c0a:	4328      	orrs	r0, r5
 8000c0c:	bce0      	pop	{r5, r6, r7}
 8000c0e:	46ba      	mov	sl, r7
 8000c10:	46b1      	mov	r9, r6
 8000c12:	46a8      	mov	r8, r5
 8000c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c16:	2301      	movs	r3, #1
 8000c18:	0015      	movs	r5, r2
 8000c1a:	0871      	lsrs	r1, r6, #1
 8000c1c:	401e      	ands	r6, r3
 8000c1e:	430e      	orrs	r6, r1
 8000c20:	0023      	movs	r3, r4
 8000c22:	3380      	adds	r3, #128	@ 0x80
 8000c24:	1c61      	adds	r1, r4, #1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	dd41      	ble.n	8000cae <__aeabi_fmul+0x246>
 8000c2a:	0772      	lsls	r2, r6, #29
 8000c2c:	d094      	beq.n	8000b58 <__aeabi_fmul+0xf0>
 8000c2e:	220f      	movs	r2, #15
 8000c30:	4032      	ands	r2, r6
 8000c32:	2a04      	cmp	r2, #4
 8000c34:	d000      	beq.n	8000c38 <__aeabi_fmul+0x1d0>
 8000c36:	e78e      	b.n	8000b56 <__aeabi_fmul+0xee>
 8000c38:	e78e      	b.n	8000b58 <__aeabi_fmul+0xf0>
 8000c3a:	2e00      	cmp	r6, #0
 8000c3c:	d105      	bne.n	8000c4a <__aeabi_fmul+0x1e2>
 8000c3e:	2304      	movs	r3, #4
 8000c40:	4699      	mov	r9, r3
 8000c42:	3b03      	subs	r3, #3
 8000c44:	2400      	movs	r4, #0
 8000c46:	469a      	mov	sl, r3
 8000c48:	e726      	b.n	8000a98 <__aeabi_fmul+0x30>
 8000c4a:	0030      	movs	r0, r6
 8000c4c:	f000 fb96 	bl	800137c <__clzsi2>
 8000c50:	2476      	movs	r4, #118	@ 0x76
 8000c52:	1f43      	subs	r3, r0, #5
 8000c54:	409e      	lsls	r6, r3
 8000c56:	2300      	movs	r3, #0
 8000c58:	4264      	negs	r4, r4
 8000c5a:	4699      	mov	r9, r3
 8000c5c:	469a      	mov	sl, r3
 8000c5e:	1a24      	subs	r4, r4, r0
 8000c60:	e71a      	b.n	8000a98 <__aeabi_fmul+0x30>
 8000c62:	4640      	mov	r0, r8
 8000c64:	f000 fb8a 	bl	800137c <__clzsi2>
 8000c68:	464b      	mov	r3, r9
 8000c6a:	1a24      	subs	r4, r4, r0
 8000c6c:	3c76      	subs	r4, #118	@ 0x76
 8000c6e:	2b0a      	cmp	r3, #10
 8000c70:	dca1      	bgt.n	8000bb6 <__aeabi_fmul+0x14e>
 8000c72:	4643      	mov	r3, r8
 8000c74:	3805      	subs	r0, #5
 8000c76:	4083      	lsls	r3, r0
 8000c78:	407d      	eors	r5, r7
 8000c7a:	4698      	mov	r8, r3
 8000c7c:	b2ea      	uxtb	r2, r5
 8000c7e:	e724      	b.n	8000aca <__aeabi_fmul+0x62>
 8000c80:	464a      	mov	r2, r9
 8000c82:	3302      	adds	r3, #2
 8000c84:	4313      	orrs	r3, r2
 8000c86:	002a      	movs	r2, r5
 8000c88:	407a      	eors	r2, r7
 8000c8a:	b2d2      	uxtb	r2, r2
 8000c8c:	2b0a      	cmp	r3, #10
 8000c8e:	dc92      	bgt.n	8000bb6 <__aeabi_fmul+0x14e>
 8000c90:	4649      	mov	r1, r9
 8000c92:	0015      	movs	r5, r2
 8000c94:	2900      	cmp	r1, #0
 8000c96:	d026      	beq.n	8000ce6 <__aeabi_fmul+0x27e>
 8000c98:	4699      	mov	r9, r3
 8000c9a:	2002      	movs	r0, #2
 8000c9c:	e719      	b.n	8000ad2 <__aeabi_fmul+0x6a>
 8000c9e:	230c      	movs	r3, #12
 8000ca0:	4699      	mov	r9, r3
 8000ca2:	3b09      	subs	r3, #9
 8000ca4:	24ff      	movs	r4, #255	@ 0xff
 8000ca6:	469a      	mov	sl, r3
 8000ca8:	e6f6      	b.n	8000a98 <__aeabi_fmul+0x30>
 8000caa:	0015      	movs	r5, r2
 8000cac:	0021      	movs	r1, r4
 8000cae:	2201      	movs	r2, #1
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	2b1b      	cmp	r3, #27
 8000cb4:	dd00      	ble.n	8000cb8 <__aeabi_fmul+0x250>
 8000cb6:	e786      	b.n	8000bc6 <__aeabi_fmul+0x15e>
 8000cb8:	319e      	adds	r1, #158	@ 0x9e
 8000cba:	0032      	movs	r2, r6
 8000cbc:	408e      	lsls	r6, r1
 8000cbe:	40da      	lsrs	r2, r3
 8000cc0:	1e73      	subs	r3, r6, #1
 8000cc2:	419e      	sbcs	r6, r3
 8000cc4:	4332      	orrs	r2, r6
 8000cc6:	0753      	lsls	r3, r2, #29
 8000cc8:	d004      	beq.n	8000cd4 <__aeabi_fmul+0x26c>
 8000cca:	230f      	movs	r3, #15
 8000ccc:	4013      	ands	r3, r2
 8000cce:	2b04      	cmp	r3, #4
 8000cd0:	d000      	beq.n	8000cd4 <__aeabi_fmul+0x26c>
 8000cd2:	3204      	adds	r2, #4
 8000cd4:	0153      	lsls	r3, r2, #5
 8000cd6:	d510      	bpl.n	8000cfa <__aeabi_fmul+0x292>
 8000cd8:	2301      	movs	r3, #1
 8000cda:	2200      	movs	r2, #0
 8000cdc:	e792      	b.n	8000c04 <__aeabi_fmul+0x19c>
 8000cde:	003d      	movs	r5, r7
 8000ce0:	4646      	mov	r6, r8
 8000ce2:	4682      	mov	sl, r0
 8000ce4:	e767      	b.n	8000bb6 <__aeabi_fmul+0x14e>
 8000ce6:	23ff      	movs	r3, #255	@ 0xff
 8000ce8:	2200      	movs	r2, #0
 8000cea:	e78b      	b.n	8000c04 <__aeabi_fmul+0x19c>
 8000cec:	2280      	movs	r2, #128	@ 0x80
 8000cee:	2500      	movs	r5, #0
 8000cf0:	03d2      	lsls	r2, r2, #15
 8000cf2:	e786      	b.n	8000c02 <__aeabi_fmul+0x19a>
 8000cf4:	003d      	movs	r5, r7
 8000cf6:	431a      	orrs	r2, r3
 8000cf8:	e783      	b.n	8000c02 <__aeabi_fmul+0x19a>
 8000cfa:	0192      	lsls	r2, r2, #6
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	0a52      	lsrs	r2, r2, #9
 8000d00:	e780      	b.n	8000c04 <__aeabi_fmul+0x19c>
 8000d02:	003d      	movs	r5, r7
 8000d04:	4646      	mov	r6, r8
 8000d06:	e777      	b.n	8000bf8 <__aeabi_fmul+0x190>
 8000d08:	002a      	movs	r2, r5
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	407a      	eors	r2, r7
 8000d0e:	408b      	lsls	r3, r1
 8000d10:	2003      	movs	r0, #3
 8000d12:	b2d2      	uxtb	r2, r2
 8000d14:	e6e9      	b.n	8000aea <__aeabi_fmul+0x82>
 8000d16:	46c0      	nop			@ (mov r8, r8)
 8000d18:	f7ffffff 	.word	0xf7ffffff

08000d1c <__aeabi_fsub>:
 8000d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d1e:	4647      	mov	r7, r8
 8000d20:	46ce      	mov	lr, r9
 8000d22:	0243      	lsls	r3, r0, #9
 8000d24:	b580      	push	{r7, lr}
 8000d26:	0a5f      	lsrs	r7, r3, #9
 8000d28:	099b      	lsrs	r3, r3, #6
 8000d2a:	0045      	lsls	r5, r0, #1
 8000d2c:	004a      	lsls	r2, r1, #1
 8000d2e:	469c      	mov	ip, r3
 8000d30:	024b      	lsls	r3, r1, #9
 8000d32:	0fc4      	lsrs	r4, r0, #31
 8000d34:	0fce      	lsrs	r6, r1, #31
 8000d36:	0e2d      	lsrs	r5, r5, #24
 8000d38:	0a58      	lsrs	r0, r3, #9
 8000d3a:	0e12      	lsrs	r2, r2, #24
 8000d3c:	0999      	lsrs	r1, r3, #6
 8000d3e:	2aff      	cmp	r2, #255	@ 0xff
 8000d40:	d06b      	beq.n	8000e1a <__aeabi_fsub+0xfe>
 8000d42:	2301      	movs	r3, #1
 8000d44:	405e      	eors	r6, r3
 8000d46:	1aab      	subs	r3, r5, r2
 8000d48:	42b4      	cmp	r4, r6
 8000d4a:	d04b      	beq.n	8000de4 <__aeabi_fsub+0xc8>
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	dc00      	bgt.n	8000d52 <__aeabi_fsub+0x36>
 8000d50:	e0ff      	b.n	8000f52 <__aeabi_fsub+0x236>
 8000d52:	2a00      	cmp	r2, #0
 8000d54:	d100      	bne.n	8000d58 <__aeabi_fsub+0x3c>
 8000d56:	e088      	b.n	8000e6a <__aeabi_fsub+0x14e>
 8000d58:	2dff      	cmp	r5, #255	@ 0xff
 8000d5a:	d100      	bne.n	8000d5e <__aeabi_fsub+0x42>
 8000d5c:	e0ef      	b.n	8000f3e <__aeabi_fsub+0x222>
 8000d5e:	2280      	movs	r2, #128	@ 0x80
 8000d60:	04d2      	lsls	r2, r2, #19
 8000d62:	4311      	orrs	r1, r2
 8000d64:	2001      	movs	r0, #1
 8000d66:	2b1b      	cmp	r3, #27
 8000d68:	dc08      	bgt.n	8000d7c <__aeabi_fsub+0x60>
 8000d6a:	0008      	movs	r0, r1
 8000d6c:	2220      	movs	r2, #32
 8000d6e:	40d8      	lsrs	r0, r3
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	4099      	lsls	r1, r3
 8000d74:	000b      	movs	r3, r1
 8000d76:	1e5a      	subs	r2, r3, #1
 8000d78:	4193      	sbcs	r3, r2
 8000d7a:	4318      	orrs	r0, r3
 8000d7c:	4663      	mov	r3, ip
 8000d7e:	1a1b      	subs	r3, r3, r0
 8000d80:	469c      	mov	ip, r3
 8000d82:	4663      	mov	r3, ip
 8000d84:	015b      	lsls	r3, r3, #5
 8000d86:	d400      	bmi.n	8000d8a <__aeabi_fsub+0x6e>
 8000d88:	e0cd      	b.n	8000f26 <__aeabi_fsub+0x20a>
 8000d8a:	4663      	mov	r3, ip
 8000d8c:	019f      	lsls	r7, r3, #6
 8000d8e:	09bf      	lsrs	r7, r7, #6
 8000d90:	0038      	movs	r0, r7
 8000d92:	f000 faf3 	bl	800137c <__clzsi2>
 8000d96:	003b      	movs	r3, r7
 8000d98:	3805      	subs	r0, #5
 8000d9a:	4083      	lsls	r3, r0
 8000d9c:	4285      	cmp	r5, r0
 8000d9e:	dc00      	bgt.n	8000da2 <__aeabi_fsub+0x86>
 8000da0:	e0a2      	b.n	8000ee8 <__aeabi_fsub+0x1cc>
 8000da2:	4ab7      	ldr	r2, [pc, #732]	@ (8001080 <__aeabi_fsub+0x364>)
 8000da4:	1a2d      	subs	r5, r5, r0
 8000da6:	401a      	ands	r2, r3
 8000da8:	4694      	mov	ip, r2
 8000daa:	075a      	lsls	r2, r3, #29
 8000dac:	d100      	bne.n	8000db0 <__aeabi_fsub+0x94>
 8000dae:	e0c3      	b.n	8000f38 <__aeabi_fsub+0x21c>
 8000db0:	220f      	movs	r2, #15
 8000db2:	4013      	ands	r3, r2
 8000db4:	2b04      	cmp	r3, #4
 8000db6:	d100      	bne.n	8000dba <__aeabi_fsub+0x9e>
 8000db8:	e0be      	b.n	8000f38 <__aeabi_fsub+0x21c>
 8000dba:	2304      	movs	r3, #4
 8000dbc:	4698      	mov	r8, r3
 8000dbe:	44c4      	add	ip, r8
 8000dc0:	4663      	mov	r3, ip
 8000dc2:	015b      	lsls	r3, r3, #5
 8000dc4:	d400      	bmi.n	8000dc8 <__aeabi_fsub+0xac>
 8000dc6:	e0b7      	b.n	8000f38 <__aeabi_fsub+0x21c>
 8000dc8:	1c68      	adds	r0, r5, #1
 8000dca:	2dfe      	cmp	r5, #254	@ 0xfe
 8000dcc:	d000      	beq.n	8000dd0 <__aeabi_fsub+0xb4>
 8000dce:	e0a5      	b.n	8000f1c <__aeabi_fsub+0x200>
 8000dd0:	20ff      	movs	r0, #255	@ 0xff
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	05c0      	lsls	r0, r0, #23
 8000dd6:	4310      	orrs	r0, r2
 8000dd8:	07e4      	lsls	r4, r4, #31
 8000dda:	4320      	orrs	r0, r4
 8000ddc:	bcc0      	pop	{r6, r7}
 8000dde:	46b9      	mov	r9, r7
 8000de0:	46b0      	mov	r8, r6
 8000de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	dc00      	bgt.n	8000dea <__aeabi_fsub+0xce>
 8000de8:	e1eb      	b.n	80011c2 <__aeabi_fsub+0x4a6>
 8000dea:	2a00      	cmp	r2, #0
 8000dec:	d046      	beq.n	8000e7c <__aeabi_fsub+0x160>
 8000dee:	2dff      	cmp	r5, #255	@ 0xff
 8000df0:	d100      	bne.n	8000df4 <__aeabi_fsub+0xd8>
 8000df2:	e0a4      	b.n	8000f3e <__aeabi_fsub+0x222>
 8000df4:	2280      	movs	r2, #128	@ 0x80
 8000df6:	04d2      	lsls	r2, r2, #19
 8000df8:	4311      	orrs	r1, r2
 8000dfa:	2b1b      	cmp	r3, #27
 8000dfc:	dc00      	bgt.n	8000e00 <__aeabi_fsub+0xe4>
 8000dfe:	e0fb      	b.n	8000ff8 <__aeabi_fsub+0x2dc>
 8000e00:	2305      	movs	r3, #5
 8000e02:	4698      	mov	r8, r3
 8000e04:	002b      	movs	r3, r5
 8000e06:	44c4      	add	ip, r8
 8000e08:	4662      	mov	r2, ip
 8000e0a:	08d7      	lsrs	r7, r2, #3
 8000e0c:	2bff      	cmp	r3, #255	@ 0xff
 8000e0e:	d100      	bne.n	8000e12 <__aeabi_fsub+0xf6>
 8000e10:	e095      	b.n	8000f3e <__aeabi_fsub+0x222>
 8000e12:	027a      	lsls	r2, r7, #9
 8000e14:	0a52      	lsrs	r2, r2, #9
 8000e16:	b2d8      	uxtb	r0, r3
 8000e18:	e7dc      	b.n	8000dd4 <__aeabi_fsub+0xb8>
 8000e1a:	002b      	movs	r3, r5
 8000e1c:	3bff      	subs	r3, #255	@ 0xff
 8000e1e:	4699      	mov	r9, r3
 8000e20:	2900      	cmp	r1, #0
 8000e22:	d118      	bne.n	8000e56 <__aeabi_fsub+0x13a>
 8000e24:	2301      	movs	r3, #1
 8000e26:	405e      	eors	r6, r3
 8000e28:	42b4      	cmp	r4, r6
 8000e2a:	d100      	bne.n	8000e2e <__aeabi_fsub+0x112>
 8000e2c:	e0ca      	b.n	8000fc4 <__aeabi_fsub+0x2a8>
 8000e2e:	464b      	mov	r3, r9
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d02d      	beq.n	8000e90 <__aeabi_fsub+0x174>
 8000e34:	2d00      	cmp	r5, #0
 8000e36:	d000      	beq.n	8000e3a <__aeabi_fsub+0x11e>
 8000e38:	e13c      	b.n	80010b4 <__aeabi_fsub+0x398>
 8000e3a:	23ff      	movs	r3, #255	@ 0xff
 8000e3c:	4664      	mov	r4, ip
 8000e3e:	2c00      	cmp	r4, #0
 8000e40:	d100      	bne.n	8000e44 <__aeabi_fsub+0x128>
 8000e42:	e15f      	b.n	8001104 <__aeabi_fsub+0x3e8>
 8000e44:	1e5d      	subs	r5, r3, #1
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d100      	bne.n	8000e4c <__aeabi_fsub+0x130>
 8000e4a:	e174      	b.n	8001136 <__aeabi_fsub+0x41a>
 8000e4c:	0034      	movs	r4, r6
 8000e4e:	2bff      	cmp	r3, #255	@ 0xff
 8000e50:	d074      	beq.n	8000f3c <__aeabi_fsub+0x220>
 8000e52:	002b      	movs	r3, r5
 8000e54:	e103      	b.n	800105e <__aeabi_fsub+0x342>
 8000e56:	42b4      	cmp	r4, r6
 8000e58:	d100      	bne.n	8000e5c <__aeabi_fsub+0x140>
 8000e5a:	e09c      	b.n	8000f96 <__aeabi_fsub+0x27a>
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d017      	beq.n	8000e90 <__aeabi_fsub+0x174>
 8000e60:	2d00      	cmp	r5, #0
 8000e62:	d0ea      	beq.n	8000e3a <__aeabi_fsub+0x11e>
 8000e64:	0007      	movs	r7, r0
 8000e66:	0034      	movs	r4, r6
 8000e68:	e06c      	b.n	8000f44 <__aeabi_fsub+0x228>
 8000e6a:	2900      	cmp	r1, #0
 8000e6c:	d0cc      	beq.n	8000e08 <__aeabi_fsub+0xec>
 8000e6e:	1e5a      	subs	r2, r3, #1
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d02b      	beq.n	8000ecc <__aeabi_fsub+0x1b0>
 8000e74:	2bff      	cmp	r3, #255	@ 0xff
 8000e76:	d062      	beq.n	8000f3e <__aeabi_fsub+0x222>
 8000e78:	0013      	movs	r3, r2
 8000e7a:	e773      	b.n	8000d64 <__aeabi_fsub+0x48>
 8000e7c:	2900      	cmp	r1, #0
 8000e7e:	d0c3      	beq.n	8000e08 <__aeabi_fsub+0xec>
 8000e80:	1e5a      	subs	r2, r3, #1
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d100      	bne.n	8000e88 <__aeabi_fsub+0x16c>
 8000e86:	e11e      	b.n	80010c6 <__aeabi_fsub+0x3aa>
 8000e88:	2bff      	cmp	r3, #255	@ 0xff
 8000e8a:	d058      	beq.n	8000f3e <__aeabi_fsub+0x222>
 8000e8c:	0013      	movs	r3, r2
 8000e8e:	e7b4      	b.n	8000dfa <__aeabi_fsub+0xde>
 8000e90:	22fe      	movs	r2, #254	@ 0xfe
 8000e92:	1c6b      	adds	r3, r5, #1
 8000e94:	421a      	tst	r2, r3
 8000e96:	d10d      	bne.n	8000eb4 <__aeabi_fsub+0x198>
 8000e98:	2d00      	cmp	r5, #0
 8000e9a:	d060      	beq.n	8000f5e <__aeabi_fsub+0x242>
 8000e9c:	4663      	mov	r3, ip
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d000      	beq.n	8000ea4 <__aeabi_fsub+0x188>
 8000ea2:	e120      	b.n	80010e6 <__aeabi_fsub+0x3ca>
 8000ea4:	2900      	cmp	r1, #0
 8000ea6:	d000      	beq.n	8000eaa <__aeabi_fsub+0x18e>
 8000ea8:	e128      	b.n	80010fc <__aeabi_fsub+0x3e0>
 8000eaa:	2280      	movs	r2, #128	@ 0x80
 8000eac:	2400      	movs	r4, #0
 8000eae:	20ff      	movs	r0, #255	@ 0xff
 8000eb0:	03d2      	lsls	r2, r2, #15
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fsub+0xb8>
 8000eb4:	4663      	mov	r3, ip
 8000eb6:	1a5f      	subs	r7, r3, r1
 8000eb8:	017b      	lsls	r3, r7, #5
 8000eba:	d500      	bpl.n	8000ebe <__aeabi_fsub+0x1a2>
 8000ebc:	e0fe      	b.n	80010bc <__aeabi_fsub+0x3a0>
 8000ebe:	2f00      	cmp	r7, #0
 8000ec0:	d000      	beq.n	8000ec4 <__aeabi_fsub+0x1a8>
 8000ec2:	e765      	b.n	8000d90 <__aeabi_fsub+0x74>
 8000ec4:	2400      	movs	r4, #0
 8000ec6:	2000      	movs	r0, #0
 8000ec8:	2200      	movs	r2, #0
 8000eca:	e783      	b.n	8000dd4 <__aeabi_fsub+0xb8>
 8000ecc:	4663      	mov	r3, ip
 8000ece:	1a59      	subs	r1, r3, r1
 8000ed0:	014b      	lsls	r3, r1, #5
 8000ed2:	d400      	bmi.n	8000ed6 <__aeabi_fsub+0x1ba>
 8000ed4:	e119      	b.n	800110a <__aeabi_fsub+0x3ee>
 8000ed6:	018f      	lsls	r7, r1, #6
 8000ed8:	09bf      	lsrs	r7, r7, #6
 8000eda:	0038      	movs	r0, r7
 8000edc:	f000 fa4e 	bl	800137c <__clzsi2>
 8000ee0:	003b      	movs	r3, r7
 8000ee2:	3805      	subs	r0, #5
 8000ee4:	4083      	lsls	r3, r0
 8000ee6:	2501      	movs	r5, #1
 8000ee8:	2220      	movs	r2, #32
 8000eea:	1b40      	subs	r0, r0, r5
 8000eec:	3001      	adds	r0, #1
 8000eee:	1a12      	subs	r2, r2, r0
 8000ef0:	0019      	movs	r1, r3
 8000ef2:	4093      	lsls	r3, r2
 8000ef4:	40c1      	lsrs	r1, r0
 8000ef6:	1e5a      	subs	r2, r3, #1
 8000ef8:	4193      	sbcs	r3, r2
 8000efa:	4319      	orrs	r1, r3
 8000efc:	468c      	mov	ip, r1
 8000efe:	1e0b      	subs	r3, r1, #0
 8000f00:	d0e1      	beq.n	8000ec6 <__aeabi_fsub+0x1aa>
 8000f02:	075b      	lsls	r3, r3, #29
 8000f04:	d100      	bne.n	8000f08 <__aeabi_fsub+0x1ec>
 8000f06:	e152      	b.n	80011ae <__aeabi_fsub+0x492>
 8000f08:	230f      	movs	r3, #15
 8000f0a:	2500      	movs	r5, #0
 8000f0c:	400b      	ands	r3, r1
 8000f0e:	2b04      	cmp	r3, #4
 8000f10:	d000      	beq.n	8000f14 <__aeabi_fsub+0x1f8>
 8000f12:	e752      	b.n	8000dba <__aeabi_fsub+0x9e>
 8000f14:	2001      	movs	r0, #1
 8000f16:	014a      	lsls	r2, r1, #5
 8000f18:	d400      	bmi.n	8000f1c <__aeabi_fsub+0x200>
 8000f1a:	e092      	b.n	8001042 <__aeabi_fsub+0x326>
 8000f1c:	b2c0      	uxtb	r0, r0
 8000f1e:	4663      	mov	r3, ip
 8000f20:	019a      	lsls	r2, r3, #6
 8000f22:	0a52      	lsrs	r2, r2, #9
 8000f24:	e756      	b.n	8000dd4 <__aeabi_fsub+0xb8>
 8000f26:	4663      	mov	r3, ip
 8000f28:	075b      	lsls	r3, r3, #29
 8000f2a:	d005      	beq.n	8000f38 <__aeabi_fsub+0x21c>
 8000f2c:	230f      	movs	r3, #15
 8000f2e:	4662      	mov	r2, ip
 8000f30:	4013      	ands	r3, r2
 8000f32:	2b04      	cmp	r3, #4
 8000f34:	d000      	beq.n	8000f38 <__aeabi_fsub+0x21c>
 8000f36:	e740      	b.n	8000dba <__aeabi_fsub+0x9e>
 8000f38:	002b      	movs	r3, r5
 8000f3a:	e765      	b.n	8000e08 <__aeabi_fsub+0xec>
 8000f3c:	0007      	movs	r7, r0
 8000f3e:	2f00      	cmp	r7, #0
 8000f40:	d100      	bne.n	8000f44 <__aeabi_fsub+0x228>
 8000f42:	e745      	b.n	8000dd0 <__aeabi_fsub+0xb4>
 8000f44:	2280      	movs	r2, #128	@ 0x80
 8000f46:	03d2      	lsls	r2, r2, #15
 8000f48:	433a      	orrs	r2, r7
 8000f4a:	0252      	lsls	r2, r2, #9
 8000f4c:	20ff      	movs	r0, #255	@ 0xff
 8000f4e:	0a52      	lsrs	r2, r2, #9
 8000f50:	e740      	b.n	8000dd4 <__aeabi_fsub+0xb8>
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d179      	bne.n	800104a <__aeabi_fsub+0x32e>
 8000f56:	22fe      	movs	r2, #254	@ 0xfe
 8000f58:	1c6b      	adds	r3, r5, #1
 8000f5a:	421a      	tst	r2, r3
 8000f5c:	d1aa      	bne.n	8000eb4 <__aeabi_fsub+0x198>
 8000f5e:	4663      	mov	r3, ip
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d100      	bne.n	8000f66 <__aeabi_fsub+0x24a>
 8000f64:	e0f5      	b.n	8001152 <__aeabi_fsub+0x436>
 8000f66:	2900      	cmp	r1, #0
 8000f68:	d100      	bne.n	8000f6c <__aeabi_fsub+0x250>
 8000f6a:	e0d1      	b.n	8001110 <__aeabi_fsub+0x3f4>
 8000f6c:	1a5f      	subs	r7, r3, r1
 8000f6e:	2380      	movs	r3, #128	@ 0x80
 8000f70:	04db      	lsls	r3, r3, #19
 8000f72:	421f      	tst	r7, r3
 8000f74:	d100      	bne.n	8000f78 <__aeabi_fsub+0x25c>
 8000f76:	e10e      	b.n	8001196 <__aeabi_fsub+0x47a>
 8000f78:	4662      	mov	r2, ip
 8000f7a:	2401      	movs	r4, #1
 8000f7c:	1a8a      	subs	r2, r1, r2
 8000f7e:	4694      	mov	ip, r2
 8000f80:	2000      	movs	r0, #0
 8000f82:	4034      	ands	r4, r6
 8000f84:	2a00      	cmp	r2, #0
 8000f86:	d100      	bne.n	8000f8a <__aeabi_fsub+0x26e>
 8000f88:	e724      	b.n	8000dd4 <__aeabi_fsub+0xb8>
 8000f8a:	2001      	movs	r0, #1
 8000f8c:	421a      	tst	r2, r3
 8000f8e:	d1c6      	bne.n	8000f1e <__aeabi_fsub+0x202>
 8000f90:	2300      	movs	r3, #0
 8000f92:	08d7      	lsrs	r7, r2, #3
 8000f94:	e73d      	b.n	8000e12 <__aeabi_fsub+0xf6>
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d017      	beq.n	8000fca <__aeabi_fsub+0x2ae>
 8000f9a:	2d00      	cmp	r5, #0
 8000f9c:	d000      	beq.n	8000fa0 <__aeabi_fsub+0x284>
 8000f9e:	e0af      	b.n	8001100 <__aeabi_fsub+0x3e4>
 8000fa0:	23ff      	movs	r3, #255	@ 0xff
 8000fa2:	4665      	mov	r5, ip
 8000fa4:	2d00      	cmp	r5, #0
 8000fa6:	d100      	bne.n	8000faa <__aeabi_fsub+0x28e>
 8000fa8:	e0ad      	b.n	8001106 <__aeabi_fsub+0x3ea>
 8000faa:	1e5e      	subs	r6, r3, #1
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d100      	bne.n	8000fb2 <__aeabi_fsub+0x296>
 8000fb0:	e089      	b.n	80010c6 <__aeabi_fsub+0x3aa>
 8000fb2:	2bff      	cmp	r3, #255	@ 0xff
 8000fb4:	d0c2      	beq.n	8000f3c <__aeabi_fsub+0x220>
 8000fb6:	2e1b      	cmp	r6, #27
 8000fb8:	dc00      	bgt.n	8000fbc <__aeabi_fsub+0x2a0>
 8000fba:	e0ab      	b.n	8001114 <__aeabi_fsub+0x3f8>
 8000fbc:	1d4b      	adds	r3, r1, #5
 8000fbe:	469c      	mov	ip, r3
 8000fc0:	0013      	movs	r3, r2
 8000fc2:	e721      	b.n	8000e08 <__aeabi_fsub+0xec>
 8000fc4:	464b      	mov	r3, r9
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d170      	bne.n	80010ac <__aeabi_fsub+0x390>
 8000fca:	22fe      	movs	r2, #254	@ 0xfe
 8000fcc:	1c6b      	adds	r3, r5, #1
 8000fce:	421a      	tst	r2, r3
 8000fd0:	d15e      	bne.n	8001090 <__aeabi_fsub+0x374>
 8000fd2:	2d00      	cmp	r5, #0
 8000fd4:	d000      	beq.n	8000fd8 <__aeabi_fsub+0x2bc>
 8000fd6:	e0c3      	b.n	8001160 <__aeabi_fsub+0x444>
 8000fd8:	4663      	mov	r3, ip
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_fsub+0x2c4>
 8000fde:	e0d0      	b.n	8001182 <__aeabi_fsub+0x466>
 8000fe0:	2900      	cmp	r1, #0
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_fsub+0x2ca>
 8000fe4:	e094      	b.n	8001110 <__aeabi_fsub+0x3f4>
 8000fe6:	000a      	movs	r2, r1
 8000fe8:	4462      	add	r2, ip
 8000fea:	0153      	lsls	r3, r2, #5
 8000fec:	d400      	bmi.n	8000ff0 <__aeabi_fsub+0x2d4>
 8000fee:	e0d8      	b.n	80011a2 <__aeabi_fsub+0x486>
 8000ff0:	0192      	lsls	r2, r2, #6
 8000ff2:	2001      	movs	r0, #1
 8000ff4:	0a52      	lsrs	r2, r2, #9
 8000ff6:	e6ed      	b.n	8000dd4 <__aeabi_fsub+0xb8>
 8000ff8:	0008      	movs	r0, r1
 8000ffa:	2220      	movs	r2, #32
 8000ffc:	40d8      	lsrs	r0, r3
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	4099      	lsls	r1, r3
 8001002:	000b      	movs	r3, r1
 8001004:	1e5a      	subs	r2, r3, #1
 8001006:	4193      	sbcs	r3, r2
 8001008:	4303      	orrs	r3, r0
 800100a:	449c      	add	ip, r3
 800100c:	4663      	mov	r3, ip
 800100e:	015b      	lsls	r3, r3, #5
 8001010:	d589      	bpl.n	8000f26 <__aeabi_fsub+0x20a>
 8001012:	3501      	adds	r5, #1
 8001014:	2dff      	cmp	r5, #255	@ 0xff
 8001016:	d100      	bne.n	800101a <__aeabi_fsub+0x2fe>
 8001018:	e6da      	b.n	8000dd0 <__aeabi_fsub+0xb4>
 800101a:	4662      	mov	r2, ip
 800101c:	2301      	movs	r3, #1
 800101e:	4919      	ldr	r1, [pc, #100]	@ (8001084 <__aeabi_fsub+0x368>)
 8001020:	4013      	ands	r3, r2
 8001022:	0852      	lsrs	r2, r2, #1
 8001024:	400a      	ands	r2, r1
 8001026:	431a      	orrs	r2, r3
 8001028:	0013      	movs	r3, r2
 800102a:	4694      	mov	ip, r2
 800102c:	075b      	lsls	r3, r3, #29
 800102e:	d004      	beq.n	800103a <__aeabi_fsub+0x31e>
 8001030:	230f      	movs	r3, #15
 8001032:	4013      	ands	r3, r2
 8001034:	2b04      	cmp	r3, #4
 8001036:	d000      	beq.n	800103a <__aeabi_fsub+0x31e>
 8001038:	e6bf      	b.n	8000dba <__aeabi_fsub+0x9e>
 800103a:	4663      	mov	r3, ip
 800103c:	015b      	lsls	r3, r3, #5
 800103e:	d500      	bpl.n	8001042 <__aeabi_fsub+0x326>
 8001040:	e6c2      	b.n	8000dc8 <__aeabi_fsub+0xac>
 8001042:	4663      	mov	r3, ip
 8001044:	08df      	lsrs	r7, r3, #3
 8001046:	002b      	movs	r3, r5
 8001048:	e6e3      	b.n	8000e12 <__aeabi_fsub+0xf6>
 800104a:	1b53      	subs	r3, r2, r5
 800104c:	2d00      	cmp	r5, #0
 800104e:	d100      	bne.n	8001052 <__aeabi_fsub+0x336>
 8001050:	e6f4      	b.n	8000e3c <__aeabi_fsub+0x120>
 8001052:	2080      	movs	r0, #128	@ 0x80
 8001054:	4664      	mov	r4, ip
 8001056:	04c0      	lsls	r0, r0, #19
 8001058:	4304      	orrs	r4, r0
 800105a:	46a4      	mov	ip, r4
 800105c:	0034      	movs	r4, r6
 800105e:	2001      	movs	r0, #1
 8001060:	2b1b      	cmp	r3, #27
 8001062:	dc09      	bgt.n	8001078 <__aeabi_fsub+0x35c>
 8001064:	2520      	movs	r5, #32
 8001066:	4660      	mov	r0, ip
 8001068:	40d8      	lsrs	r0, r3
 800106a:	1aeb      	subs	r3, r5, r3
 800106c:	4665      	mov	r5, ip
 800106e:	409d      	lsls	r5, r3
 8001070:	002b      	movs	r3, r5
 8001072:	1e5d      	subs	r5, r3, #1
 8001074:	41ab      	sbcs	r3, r5
 8001076:	4318      	orrs	r0, r3
 8001078:	1a0b      	subs	r3, r1, r0
 800107a:	469c      	mov	ip, r3
 800107c:	0015      	movs	r5, r2
 800107e:	e680      	b.n	8000d82 <__aeabi_fsub+0x66>
 8001080:	fbffffff 	.word	0xfbffffff
 8001084:	7dffffff 	.word	0x7dffffff
 8001088:	22fe      	movs	r2, #254	@ 0xfe
 800108a:	1c6b      	adds	r3, r5, #1
 800108c:	4213      	tst	r3, r2
 800108e:	d0a3      	beq.n	8000fd8 <__aeabi_fsub+0x2bc>
 8001090:	2bff      	cmp	r3, #255	@ 0xff
 8001092:	d100      	bne.n	8001096 <__aeabi_fsub+0x37a>
 8001094:	e69c      	b.n	8000dd0 <__aeabi_fsub+0xb4>
 8001096:	4461      	add	r1, ip
 8001098:	0849      	lsrs	r1, r1, #1
 800109a:	074a      	lsls	r2, r1, #29
 800109c:	d049      	beq.n	8001132 <__aeabi_fsub+0x416>
 800109e:	220f      	movs	r2, #15
 80010a0:	400a      	ands	r2, r1
 80010a2:	2a04      	cmp	r2, #4
 80010a4:	d045      	beq.n	8001132 <__aeabi_fsub+0x416>
 80010a6:	1d0a      	adds	r2, r1, #4
 80010a8:	4694      	mov	ip, r2
 80010aa:	e6ad      	b.n	8000e08 <__aeabi_fsub+0xec>
 80010ac:	2d00      	cmp	r5, #0
 80010ae:	d100      	bne.n	80010b2 <__aeabi_fsub+0x396>
 80010b0:	e776      	b.n	8000fa0 <__aeabi_fsub+0x284>
 80010b2:	e68d      	b.n	8000dd0 <__aeabi_fsub+0xb4>
 80010b4:	0034      	movs	r4, r6
 80010b6:	20ff      	movs	r0, #255	@ 0xff
 80010b8:	2200      	movs	r2, #0
 80010ba:	e68b      	b.n	8000dd4 <__aeabi_fsub+0xb8>
 80010bc:	4663      	mov	r3, ip
 80010be:	2401      	movs	r4, #1
 80010c0:	1acf      	subs	r7, r1, r3
 80010c2:	4034      	ands	r4, r6
 80010c4:	e664      	b.n	8000d90 <__aeabi_fsub+0x74>
 80010c6:	4461      	add	r1, ip
 80010c8:	014b      	lsls	r3, r1, #5
 80010ca:	d56d      	bpl.n	80011a8 <__aeabi_fsub+0x48c>
 80010cc:	0848      	lsrs	r0, r1, #1
 80010ce:	4944      	ldr	r1, [pc, #272]	@ (80011e0 <__aeabi_fsub+0x4c4>)
 80010d0:	4001      	ands	r1, r0
 80010d2:	0743      	lsls	r3, r0, #29
 80010d4:	d02c      	beq.n	8001130 <__aeabi_fsub+0x414>
 80010d6:	230f      	movs	r3, #15
 80010d8:	4003      	ands	r3, r0
 80010da:	2b04      	cmp	r3, #4
 80010dc:	d028      	beq.n	8001130 <__aeabi_fsub+0x414>
 80010de:	1d0b      	adds	r3, r1, #4
 80010e0:	469c      	mov	ip, r3
 80010e2:	2302      	movs	r3, #2
 80010e4:	e690      	b.n	8000e08 <__aeabi_fsub+0xec>
 80010e6:	2900      	cmp	r1, #0
 80010e8:	d100      	bne.n	80010ec <__aeabi_fsub+0x3d0>
 80010ea:	e72b      	b.n	8000f44 <__aeabi_fsub+0x228>
 80010ec:	2380      	movs	r3, #128	@ 0x80
 80010ee:	03db      	lsls	r3, r3, #15
 80010f0:	429f      	cmp	r7, r3
 80010f2:	d200      	bcs.n	80010f6 <__aeabi_fsub+0x3da>
 80010f4:	e726      	b.n	8000f44 <__aeabi_fsub+0x228>
 80010f6:	4298      	cmp	r0, r3
 80010f8:	d300      	bcc.n	80010fc <__aeabi_fsub+0x3e0>
 80010fa:	e723      	b.n	8000f44 <__aeabi_fsub+0x228>
 80010fc:	2401      	movs	r4, #1
 80010fe:	4034      	ands	r4, r6
 8001100:	0007      	movs	r7, r0
 8001102:	e71f      	b.n	8000f44 <__aeabi_fsub+0x228>
 8001104:	0034      	movs	r4, r6
 8001106:	468c      	mov	ip, r1
 8001108:	e67e      	b.n	8000e08 <__aeabi_fsub+0xec>
 800110a:	2301      	movs	r3, #1
 800110c:	08cf      	lsrs	r7, r1, #3
 800110e:	e680      	b.n	8000e12 <__aeabi_fsub+0xf6>
 8001110:	2300      	movs	r3, #0
 8001112:	e67e      	b.n	8000e12 <__aeabi_fsub+0xf6>
 8001114:	2020      	movs	r0, #32
 8001116:	4665      	mov	r5, ip
 8001118:	1b80      	subs	r0, r0, r6
 800111a:	4085      	lsls	r5, r0
 800111c:	4663      	mov	r3, ip
 800111e:	0028      	movs	r0, r5
 8001120:	40f3      	lsrs	r3, r6
 8001122:	1e45      	subs	r5, r0, #1
 8001124:	41a8      	sbcs	r0, r5
 8001126:	4303      	orrs	r3, r0
 8001128:	469c      	mov	ip, r3
 800112a:	0015      	movs	r5, r2
 800112c:	448c      	add	ip, r1
 800112e:	e76d      	b.n	800100c <__aeabi_fsub+0x2f0>
 8001130:	2302      	movs	r3, #2
 8001132:	08cf      	lsrs	r7, r1, #3
 8001134:	e66d      	b.n	8000e12 <__aeabi_fsub+0xf6>
 8001136:	1b0f      	subs	r7, r1, r4
 8001138:	017b      	lsls	r3, r7, #5
 800113a:	d528      	bpl.n	800118e <__aeabi_fsub+0x472>
 800113c:	01bf      	lsls	r7, r7, #6
 800113e:	09bf      	lsrs	r7, r7, #6
 8001140:	0038      	movs	r0, r7
 8001142:	f000 f91b 	bl	800137c <__clzsi2>
 8001146:	003b      	movs	r3, r7
 8001148:	3805      	subs	r0, #5
 800114a:	4083      	lsls	r3, r0
 800114c:	0034      	movs	r4, r6
 800114e:	2501      	movs	r5, #1
 8001150:	e6ca      	b.n	8000ee8 <__aeabi_fsub+0x1cc>
 8001152:	2900      	cmp	r1, #0
 8001154:	d100      	bne.n	8001158 <__aeabi_fsub+0x43c>
 8001156:	e6b5      	b.n	8000ec4 <__aeabi_fsub+0x1a8>
 8001158:	2401      	movs	r4, #1
 800115a:	0007      	movs	r7, r0
 800115c:	4034      	ands	r4, r6
 800115e:	e658      	b.n	8000e12 <__aeabi_fsub+0xf6>
 8001160:	4663      	mov	r3, ip
 8001162:	2b00      	cmp	r3, #0
 8001164:	d100      	bne.n	8001168 <__aeabi_fsub+0x44c>
 8001166:	e6e9      	b.n	8000f3c <__aeabi_fsub+0x220>
 8001168:	2900      	cmp	r1, #0
 800116a:	d100      	bne.n	800116e <__aeabi_fsub+0x452>
 800116c:	e6ea      	b.n	8000f44 <__aeabi_fsub+0x228>
 800116e:	2380      	movs	r3, #128	@ 0x80
 8001170:	03db      	lsls	r3, r3, #15
 8001172:	429f      	cmp	r7, r3
 8001174:	d200      	bcs.n	8001178 <__aeabi_fsub+0x45c>
 8001176:	e6e5      	b.n	8000f44 <__aeabi_fsub+0x228>
 8001178:	4298      	cmp	r0, r3
 800117a:	d300      	bcc.n	800117e <__aeabi_fsub+0x462>
 800117c:	e6e2      	b.n	8000f44 <__aeabi_fsub+0x228>
 800117e:	0007      	movs	r7, r0
 8001180:	e6e0      	b.n	8000f44 <__aeabi_fsub+0x228>
 8001182:	2900      	cmp	r1, #0
 8001184:	d100      	bne.n	8001188 <__aeabi_fsub+0x46c>
 8001186:	e69e      	b.n	8000ec6 <__aeabi_fsub+0x1aa>
 8001188:	2300      	movs	r3, #0
 800118a:	08cf      	lsrs	r7, r1, #3
 800118c:	e641      	b.n	8000e12 <__aeabi_fsub+0xf6>
 800118e:	0034      	movs	r4, r6
 8001190:	2301      	movs	r3, #1
 8001192:	08ff      	lsrs	r7, r7, #3
 8001194:	e63d      	b.n	8000e12 <__aeabi_fsub+0xf6>
 8001196:	2f00      	cmp	r7, #0
 8001198:	d100      	bne.n	800119c <__aeabi_fsub+0x480>
 800119a:	e693      	b.n	8000ec4 <__aeabi_fsub+0x1a8>
 800119c:	2300      	movs	r3, #0
 800119e:	08ff      	lsrs	r7, r7, #3
 80011a0:	e637      	b.n	8000e12 <__aeabi_fsub+0xf6>
 80011a2:	2300      	movs	r3, #0
 80011a4:	08d7      	lsrs	r7, r2, #3
 80011a6:	e634      	b.n	8000e12 <__aeabi_fsub+0xf6>
 80011a8:	2301      	movs	r3, #1
 80011aa:	08cf      	lsrs	r7, r1, #3
 80011ac:	e631      	b.n	8000e12 <__aeabi_fsub+0xf6>
 80011ae:	2280      	movs	r2, #128	@ 0x80
 80011b0:	000b      	movs	r3, r1
 80011b2:	04d2      	lsls	r2, r2, #19
 80011b4:	2001      	movs	r0, #1
 80011b6:	4013      	ands	r3, r2
 80011b8:	4211      	tst	r1, r2
 80011ba:	d000      	beq.n	80011be <__aeabi_fsub+0x4a2>
 80011bc:	e6ae      	b.n	8000f1c <__aeabi_fsub+0x200>
 80011be:	08cf      	lsrs	r7, r1, #3
 80011c0:	e627      	b.n	8000e12 <__aeabi_fsub+0xf6>
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d100      	bne.n	80011c8 <__aeabi_fsub+0x4ac>
 80011c6:	e75f      	b.n	8001088 <__aeabi_fsub+0x36c>
 80011c8:	1b56      	subs	r6, r2, r5
 80011ca:	2d00      	cmp	r5, #0
 80011cc:	d101      	bne.n	80011d2 <__aeabi_fsub+0x4b6>
 80011ce:	0033      	movs	r3, r6
 80011d0:	e6e7      	b.n	8000fa2 <__aeabi_fsub+0x286>
 80011d2:	2380      	movs	r3, #128	@ 0x80
 80011d4:	4660      	mov	r0, ip
 80011d6:	04db      	lsls	r3, r3, #19
 80011d8:	4318      	orrs	r0, r3
 80011da:	4684      	mov	ip, r0
 80011dc:	e6eb      	b.n	8000fb6 <__aeabi_fsub+0x29a>
 80011de:	46c0      	nop			@ (mov r8, r8)
 80011e0:	7dffffff 	.word	0x7dffffff

080011e4 <__aeabi_fcmpun>:
 80011e4:	0243      	lsls	r3, r0, #9
 80011e6:	024a      	lsls	r2, r1, #9
 80011e8:	0040      	lsls	r0, r0, #1
 80011ea:	0049      	lsls	r1, r1, #1
 80011ec:	0a5b      	lsrs	r3, r3, #9
 80011ee:	0a52      	lsrs	r2, r2, #9
 80011f0:	0e09      	lsrs	r1, r1, #24
 80011f2:	0e00      	lsrs	r0, r0, #24
 80011f4:	28ff      	cmp	r0, #255	@ 0xff
 80011f6:	d006      	beq.n	8001206 <__aeabi_fcmpun+0x22>
 80011f8:	2000      	movs	r0, #0
 80011fa:	29ff      	cmp	r1, #255	@ 0xff
 80011fc:	d102      	bne.n	8001204 <__aeabi_fcmpun+0x20>
 80011fe:	1e53      	subs	r3, r2, #1
 8001200:	419a      	sbcs	r2, r3
 8001202:	0010      	movs	r0, r2
 8001204:	4770      	bx	lr
 8001206:	38fe      	subs	r0, #254	@ 0xfe
 8001208:	2b00      	cmp	r3, #0
 800120a:	d1fb      	bne.n	8001204 <__aeabi_fcmpun+0x20>
 800120c:	e7f4      	b.n	80011f8 <__aeabi_fcmpun+0x14>
 800120e:	46c0      	nop			@ (mov r8, r8)

08001210 <__aeabi_f2iz>:
 8001210:	0241      	lsls	r1, r0, #9
 8001212:	0042      	lsls	r2, r0, #1
 8001214:	0fc3      	lsrs	r3, r0, #31
 8001216:	0a49      	lsrs	r1, r1, #9
 8001218:	2000      	movs	r0, #0
 800121a:	0e12      	lsrs	r2, r2, #24
 800121c:	2a7e      	cmp	r2, #126	@ 0x7e
 800121e:	dd03      	ble.n	8001228 <__aeabi_f2iz+0x18>
 8001220:	2a9d      	cmp	r2, #157	@ 0x9d
 8001222:	dd02      	ble.n	800122a <__aeabi_f2iz+0x1a>
 8001224:	4a09      	ldr	r2, [pc, #36]	@ (800124c <__aeabi_f2iz+0x3c>)
 8001226:	1898      	adds	r0, r3, r2
 8001228:	4770      	bx	lr
 800122a:	2080      	movs	r0, #128	@ 0x80
 800122c:	0400      	lsls	r0, r0, #16
 800122e:	4301      	orrs	r1, r0
 8001230:	2a95      	cmp	r2, #149	@ 0x95
 8001232:	dc07      	bgt.n	8001244 <__aeabi_f2iz+0x34>
 8001234:	2096      	movs	r0, #150	@ 0x96
 8001236:	1a82      	subs	r2, r0, r2
 8001238:	40d1      	lsrs	r1, r2
 800123a:	4248      	negs	r0, r1
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1f3      	bne.n	8001228 <__aeabi_f2iz+0x18>
 8001240:	0008      	movs	r0, r1
 8001242:	e7f1      	b.n	8001228 <__aeabi_f2iz+0x18>
 8001244:	3a96      	subs	r2, #150	@ 0x96
 8001246:	4091      	lsls	r1, r2
 8001248:	e7f7      	b.n	800123a <__aeabi_f2iz+0x2a>
 800124a:	46c0      	nop			@ (mov r8, r8)
 800124c:	7fffffff 	.word	0x7fffffff

08001250 <__aeabi_i2f>:
 8001250:	b570      	push	{r4, r5, r6, lr}
 8001252:	2800      	cmp	r0, #0
 8001254:	d012      	beq.n	800127c <__aeabi_i2f+0x2c>
 8001256:	17c3      	asrs	r3, r0, #31
 8001258:	18c5      	adds	r5, r0, r3
 800125a:	405d      	eors	r5, r3
 800125c:	0fc4      	lsrs	r4, r0, #31
 800125e:	0028      	movs	r0, r5
 8001260:	f000 f88c 	bl	800137c <__clzsi2>
 8001264:	239e      	movs	r3, #158	@ 0x9e
 8001266:	1a1b      	subs	r3, r3, r0
 8001268:	2b96      	cmp	r3, #150	@ 0x96
 800126a:	dc0f      	bgt.n	800128c <__aeabi_i2f+0x3c>
 800126c:	2808      	cmp	r0, #8
 800126e:	d038      	beq.n	80012e2 <__aeabi_i2f+0x92>
 8001270:	3808      	subs	r0, #8
 8001272:	4085      	lsls	r5, r0
 8001274:	026d      	lsls	r5, r5, #9
 8001276:	0a6d      	lsrs	r5, r5, #9
 8001278:	b2d8      	uxtb	r0, r3
 800127a:	e002      	b.n	8001282 <__aeabi_i2f+0x32>
 800127c:	2400      	movs	r4, #0
 800127e:	2000      	movs	r0, #0
 8001280:	2500      	movs	r5, #0
 8001282:	05c0      	lsls	r0, r0, #23
 8001284:	4328      	orrs	r0, r5
 8001286:	07e4      	lsls	r4, r4, #31
 8001288:	4320      	orrs	r0, r4
 800128a:	bd70      	pop	{r4, r5, r6, pc}
 800128c:	2b99      	cmp	r3, #153	@ 0x99
 800128e:	dc14      	bgt.n	80012ba <__aeabi_i2f+0x6a>
 8001290:	1f42      	subs	r2, r0, #5
 8001292:	4095      	lsls	r5, r2
 8001294:	002a      	movs	r2, r5
 8001296:	4915      	ldr	r1, [pc, #84]	@ (80012ec <__aeabi_i2f+0x9c>)
 8001298:	4011      	ands	r1, r2
 800129a:	0755      	lsls	r5, r2, #29
 800129c:	d01c      	beq.n	80012d8 <__aeabi_i2f+0x88>
 800129e:	250f      	movs	r5, #15
 80012a0:	402a      	ands	r2, r5
 80012a2:	2a04      	cmp	r2, #4
 80012a4:	d018      	beq.n	80012d8 <__aeabi_i2f+0x88>
 80012a6:	3104      	adds	r1, #4
 80012a8:	08ca      	lsrs	r2, r1, #3
 80012aa:	0149      	lsls	r1, r1, #5
 80012ac:	d515      	bpl.n	80012da <__aeabi_i2f+0x8a>
 80012ae:	239f      	movs	r3, #159	@ 0x9f
 80012b0:	0252      	lsls	r2, r2, #9
 80012b2:	1a18      	subs	r0, r3, r0
 80012b4:	0a55      	lsrs	r5, r2, #9
 80012b6:	b2c0      	uxtb	r0, r0
 80012b8:	e7e3      	b.n	8001282 <__aeabi_i2f+0x32>
 80012ba:	2205      	movs	r2, #5
 80012bc:	0029      	movs	r1, r5
 80012be:	1a12      	subs	r2, r2, r0
 80012c0:	40d1      	lsrs	r1, r2
 80012c2:	0002      	movs	r2, r0
 80012c4:	321b      	adds	r2, #27
 80012c6:	4095      	lsls	r5, r2
 80012c8:	002a      	movs	r2, r5
 80012ca:	1e55      	subs	r5, r2, #1
 80012cc:	41aa      	sbcs	r2, r5
 80012ce:	430a      	orrs	r2, r1
 80012d0:	4906      	ldr	r1, [pc, #24]	@ (80012ec <__aeabi_i2f+0x9c>)
 80012d2:	4011      	ands	r1, r2
 80012d4:	0755      	lsls	r5, r2, #29
 80012d6:	d1e2      	bne.n	800129e <__aeabi_i2f+0x4e>
 80012d8:	08ca      	lsrs	r2, r1, #3
 80012da:	0252      	lsls	r2, r2, #9
 80012dc:	0a55      	lsrs	r5, r2, #9
 80012de:	b2d8      	uxtb	r0, r3
 80012e0:	e7cf      	b.n	8001282 <__aeabi_i2f+0x32>
 80012e2:	026d      	lsls	r5, r5, #9
 80012e4:	0a6d      	lsrs	r5, r5, #9
 80012e6:	308e      	adds	r0, #142	@ 0x8e
 80012e8:	e7cb      	b.n	8001282 <__aeabi_i2f+0x32>
 80012ea:	46c0      	nop			@ (mov r8, r8)
 80012ec:	fbffffff 	.word	0xfbffffff

080012f0 <__aeabi_ui2f>:
 80012f0:	b510      	push	{r4, lr}
 80012f2:	1e04      	subs	r4, r0, #0
 80012f4:	d00d      	beq.n	8001312 <__aeabi_ui2f+0x22>
 80012f6:	f000 f841 	bl	800137c <__clzsi2>
 80012fa:	239e      	movs	r3, #158	@ 0x9e
 80012fc:	1a1b      	subs	r3, r3, r0
 80012fe:	2b96      	cmp	r3, #150	@ 0x96
 8001300:	dc0c      	bgt.n	800131c <__aeabi_ui2f+0x2c>
 8001302:	2808      	cmp	r0, #8
 8001304:	d034      	beq.n	8001370 <__aeabi_ui2f+0x80>
 8001306:	3808      	subs	r0, #8
 8001308:	4084      	lsls	r4, r0
 800130a:	0264      	lsls	r4, r4, #9
 800130c:	0a64      	lsrs	r4, r4, #9
 800130e:	b2d8      	uxtb	r0, r3
 8001310:	e001      	b.n	8001316 <__aeabi_ui2f+0x26>
 8001312:	2000      	movs	r0, #0
 8001314:	2400      	movs	r4, #0
 8001316:	05c0      	lsls	r0, r0, #23
 8001318:	4320      	orrs	r0, r4
 800131a:	bd10      	pop	{r4, pc}
 800131c:	2b99      	cmp	r3, #153	@ 0x99
 800131e:	dc13      	bgt.n	8001348 <__aeabi_ui2f+0x58>
 8001320:	1f42      	subs	r2, r0, #5
 8001322:	4094      	lsls	r4, r2
 8001324:	4a14      	ldr	r2, [pc, #80]	@ (8001378 <__aeabi_ui2f+0x88>)
 8001326:	4022      	ands	r2, r4
 8001328:	0761      	lsls	r1, r4, #29
 800132a:	d01c      	beq.n	8001366 <__aeabi_ui2f+0x76>
 800132c:	210f      	movs	r1, #15
 800132e:	4021      	ands	r1, r4
 8001330:	2904      	cmp	r1, #4
 8001332:	d018      	beq.n	8001366 <__aeabi_ui2f+0x76>
 8001334:	3204      	adds	r2, #4
 8001336:	08d4      	lsrs	r4, r2, #3
 8001338:	0152      	lsls	r2, r2, #5
 800133a:	d515      	bpl.n	8001368 <__aeabi_ui2f+0x78>
 800133c:	239f      	movs	r3, #159	@ 0x9f
 800133e:	0264      	lsls	r4, r4, #9
 8001340:	1a18      	subs	r0, r3, r0
 8001342:	0a64      	lsrs	r4, r4, #9
 8001344:	b2c0      	uxtb	r0, r0
 8001346:	e7e6      	b.n	8001316 <__aeabi_ui2f+0x26>
 8001348:	0002      	movs	r2, r0
 800134a:	0021      	movs	r1, r4
 800134c:	321b      	adds	r2, #27
 800134e:	4091      	lsls	r1, r2
 8001350:	000a      	movs	r2, r1
 8001352:	1e51      	subs	r1, r2, #1
 8001354:	418a      	sbcs	r2, r1
 8001356:	2105      	movs	r1, #5
 8001358:	1a09      	subs	r1, r1, r0
 800135a:	40cc      	lsrs	r4, r1
 800135c:	4314      	orrs	r4, r2
 800135e:	4a06      	ldr	r2, [pc, #24]	@ (8001378 <__aeabi_ui2f+0x88>)
 8001360:	4022      	ands	r2, r4
 8001362:	0761      	lsls	r1, r4, #29
 8001364:	d1e2      	bne.n	800132c <__aeabi_ui2f+0x3c>
 8001366:	08d4      	lsrs	r4, r2, #3
 8001368:	0264      	lsls	r4, r4, #9
 800136a:	0a64      	lsrs	r4, r4, #9
 800136c:	b2d8      	uxtb	r0, r3
 800136e:	e7d2      	b.n	8001316 <__aeabi_ui2f+0x26>
 8001370:	0264      	lsls	r4, r4, #9
 8001372:	0a64      	lsrs	r4, r4, #9
 8001374:	308e      	adds	r0, #142	@ 0x8e
 8001376:	e7ce      	b.n	8001316 <__aeabi_ui2f+0x26>
 8001378:	fbffffff 	.word	0xfbffffff

0800137c <__clzsi2>:
 800137c:	211c      	movs	r1, #28
 800137e:	2301      	movs	r3, #1
 8001380:	041b      	lsls	r3, r3, #16
 8001382:	4298      	cmp	r0, r3
 8001384:	d301      	bcc.n	800138a <__clzsi2+0xe>
 8001386:	0c00      	lsrs	r0, r0, #16
 8001388:	3910      	subs	r1, #16
 800138a:	0a1b      	lsrs	r3, r3, #8
 800138c:	4298      	cmp	r0, r3
 800138e:	d301      	bcc.n	8001394 <__clzsi2+0x18>
 8001390:	0a00      	lsrs	r0, r0, #8
 8001392:	3908      	subs	r1, #8
 8001394:	091b      	lsrs	r3, r3, #4
 8001396:	4298      	cmp	r0, r3
 8001398:	d301      	bcc.n	800139e <__clzsi2+0x22>
 800139a:	0900      	lsrs	r0, r0, #4
 800139c:	3904      	subs	r1, #4
 800139e:	a202      	add	r2, pc, #8	@ (adr r2, 80013a8 <__clzsi2+0x2c>)
 80013a0:	5c10      	ldrb	r0, [r2, r0]
 80013a2:	1840      	adds	r0, r0, r1
 80013a4:	4770      	bx	lr
 80013a6:	46c0      	nop			@ (mov r8, r8)
 80013a8:	02020304 	.word	0x02020304
 80013ac:	01010101 	.word	0x01010101
	...

080013b8 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80013b8:	4b03      	ldr	r3, [pc, #12]	@ (80013c8 <vApplicationGetIdleTaskMemory+0x10>)
 80013ba:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80013bc:	4b03      	ldr	r3, [pc, #12]	@ (80013cc <vApplicationGetIdleTaskMemory+0x14>)
 80013be:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80013c0:	2340      	movs	r3, #64	@ 0x40
 80013c2:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 80013c4:	4770      	bx	lr
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	20000428 	.word	0x20000428
 80013cc:	20000328 	.word	0x20000328

080013d0 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80013d0:	4b03      	ldr	r3, [pc, #12]	@ (80013e0 <vApplicationGetTimerTaskMemory+0x10>)
 80013d2:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80013d4:	4b03      	ldr	r3, [pc, #12]	@ (80013e4 <vApplicationGetTimerTaskMemory+0x14>)
 80013d6:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80013d8:	2380      	movs	r3, #128	@ 0x80
 80013da:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 80013dc:	4770      	bx	lr
 80013de:	46c0      	nop			@ (mov r8, r8)
 80013e0:	20000288 	.word	0x20000288
 80013e4:	20000088 	.word	0x20000088

080013e8 <vTimerCallback_KnightRider>:
	}
	/* USER CODE END vTaskSsd1306 */
}

/* vTimerCallback_KnightRider function */
void vTimerCallback_KnightRider(void const *argument) {
 80013e8:	b570      	push	{r4, r5, r6, lr}
	/* USER CODE BEGIN vTimerCallback_KnightRider */
	static uint8_t led_state = 0b00001;
	static uint8_t direction = 1;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,
 80013ea:	2180      	movs	r1, #128	@ 0x80
			(led_state & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80013ec:	2501      	movs	r5, #1
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,
 80013ee:	20a0      	movs	r0, #160	@ 0xa0
			(led_state & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80013f0:	4c1a      	ldr	r4, [pc, #104]	@ (800145c <vTimerCallback_KnightRider+0x74>)
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,
 80013f2:	0209      	lsls	r1, r1, #8
			(led_state & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80013f4:	7822      	ldrb	r2, [r4, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,
 80013f6:	05c0      	lsls	r0, r0, #23
 80013f8:	402a      	ands	r2, r5
 80013fa:	f001 ff61 	bl	80032c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0,
			(led_state & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80013fe:	7822      	ldrb	r2, [r4, #0]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0,
 8001400:	0029      	movs	r1, r5
			(led_state & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001402:	412a      	asrs	r2, r5
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0,
 8001404:	4816      	ldr	r0, [pc, #88]	@ (8001460 <vTimerCallback_KnightRider+0x78>)
 8001406:	402a      	ands	r2, r5
 8001408:	f001 ff5a 	bl	80032c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1,
			(led_state & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800140c:	7822      	ldrb	r2, [r4, #0]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1,
 800140e:	2102      	movs	r1, #2
			(led_state & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001410:	1092      	asrs	r2, r2, #2
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1,
 8001412:	4813      	ldr	r0, [pc, #76]	@ (8001460 <vTimerCallback_KnightRider+0x78>)
 8001414:	402a      	ands	r2, r5
 8001416:	f001 ff53 	bl	80032c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2,
			(led_state & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800141a:	7822      	ldrb	r2, [r4, #0]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2,
 800141c:	2104      	movs	r1, #4
			(led_state & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800141e:	10d2      	asrs	r2, r2, #3
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2,
 8001420:	480f      	ldr	r0, [pc, #60]	@ (8001460 <vTimerCallback_KnightRider+0x78>)
 8001422:	402a      	ands	r2, r5
 8001424:	f001 ff4c 	bl	80032c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3,
			(led_state & 0x10) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001428:	7822      	ldrb	r2, [r4, #0]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3,
 800142a:	2108      	movs	r1, #8
			(led_state & 0x10) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800142c:	1112      	asrs	r2, r2, #4
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3,
 800142e:	402a      	ands	r2, r5
 8001430:	480b      	ldr	r0, [pc, #44]	@ (8001460 <vTimerCallback_KnightRider+0x78>)
 8001432:	f001 ff45 	bl	80032c0 <HAL_GPIO_WritePin>

	if (direction) {
 8001436:	4a0b      	ldr	r2, [pc, #44]	@ (8001464 <vTimerCallback_KnightRider+0x7c>)
 8001438:	7823      	ldrb	r3, [r4, #0]
 800143a:	7811      	ldrb	r1, [r2, #0]
 800143c:	2900      	cmp	r1, #0
 800143e:	d007      	beq.n	8001450 <vTimerCallback_KnightRider+0x68>
		led_state <<= 1;
 8001440:	40ab      	lsls	r3, r5
 8001442:	b2db      	uxtb	r3, r3
 8001444:	7023      	strb	r3, [r4, #0]
		if (led_state & 0x10)
 8001446:	06db      	lsls	r3, r3, #27
 8001448:	d501      	bpl.n	800144e <vTimerCallback_KnightRider+0x66>
			direction = 0;
 800144a:	2300      	movs	r3, #0
 800144c:	7013      	strb	r3, [r2, #0]
		led_state >>= 1;
		if (led_state & 0x01)
			direction = 1;
	}
	/* USER CODE END vTimerCallback_KnightRider */
}
 800144e:	bd70      	pop	{r4, r5, r6, pc}
		led_state >>= 1;
 8001450:	085b      	lsrs	r3, r3, #1
 8001452:	7023      	strb	r3, [r4, #0]
		if (led_state & 0x01)
 8001454:	422b      	tst	r3, r5
 8001456:	d0fa      	beq.n	800144e <vTimerCallback_KnightRider+0x66>
			direction = 1;
 8001458:	7015      	strb	r5, [r2, #0]
}
 800145a:	e7f8      	b.n	800144e <vTimerCallback_KnightRider+0x66>
 800145c:	20000001 	.word	0x20000001
 8001460:	50000c00 	.word	0x50000c00
 8001464:	20000000 	.word	0x20000000

08001468 <platform_read>:
		uint16_t len) {
 8001468:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Read(handle, LIS2DW12_I2C_ADD_H, reg,
 800146a:	24fa      	movs	r4, #250	@ 0xfa
 800146c:	00a4      	lsls	r4, r4, #2
 800146e:	9301      	str	r3, [sp, #4]
 8001470:	9200      	str	r2, [sp, #0]
 8001472:	2301      	movs	r3, #1
 8001474:	000a      	movs	r2, r1
 8001476:	9402      	str	r4, [sp, #8]
 8001478:	2133      	movs	r1, #51	@ 0x33
 800147a:	f002 f991 	bl	80037a0 <HAL_I2C_Mem_Read>
}
 800147e:	2000      	movs	r0, #0
 8001480:	b004      	add	sp, #16
 8001482:	bd10      	pop	{r4, pc}

08001484 <platform_write>:
		uint16_t len) {
 8001484:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(handle, LIS2DW12_I2C_ADD_H, reg,
 8001486:	24fa      	movs	r4, #250	@ 0xfa
 8001488:	00a4      	lsls	r4, r4, #2
 800148a:	9301      	str	r3, [sp, #4]
 800148c:	9200      	str	r2, [sp, #0]
 800148e:	2301      	movs	r3, #1
 8001490:	000a      	movs	r2, r1
 8001492:	9402      	str	r4, [sp, #8]
 8001494:	2133      	movs	r1, #51	@ 0x33
 8001496:	f002 f8a9 	bl	80035ec <HAL_I2C_Mem_Write>
}
 800149a:	2000      	movs	r0, #0
 800149c:	b004      	add	sp, #16
 800149e:	bd10      	pop	{r4, pc}

080014a0 <vTaskLis2dw12>:
void vTaskLis2dw12(void const *argument) {
 80014a0:	b5f0      	push	{r4, r5, r6, r7, lr}
	pMsg = pvPortMalloc(sizeof(SystemMessage_t));
 80014a2:	2006      	movs	r0, #6
void vTaskLis2dw12(void const *argument) {
 80014a4:	b085      	sub	sp, #20
	pMsg = pvPortMalloc(sizeof(SystemMessage_t));
 80014a6:	f005 fbbf 	bl	8006c28 <pvPortMalloc>
 80014aa:	9003      	str	r0, [sp, #12]
		if (osMutexWait(i2cMutexHandle, osWaitForever) == osOK) {
 80014ac:	2101      	movs	r1, #1
 80014ae:	4d48      	ldr	r5, [pc, #288]	@ (80015d0 <vTaskLis2dw12+0x130>)
 80014b0:	4249      	negs	r1, r1
 80014b2:	6828      	ldr	r0, [r5, #0]
 80014b4:	f003 fee4 	bl	8005280 <osMutexWait>
 80014b8:	4c46      	ldr	r4, [pc, #280]	@ (80015d4 <vTaskLis2dw12+0x134>)
 80014ba:	1e06      	subs	r6, r0, #0
 80014bc:	d126      	bne.n	800150c <vTaskLis2dw12+0x6c>
	lis2dw12_flag_data_ready_get(&dev_ctx, &reg);
 80014be:	ab02      	add	r3, sp, #8
 80014c0:	1cdf      	adds	r7, r3, #3
 80014c2:	4b45      	ldr	r3, [pc, #276]	@ (80015d8 <vTaskLis2dw12+0x138>)
 80014c4:	0039      	movs	r1, r7
 80014c6:	0018      	movs	r0, r3
 80014c8:	9301      	str	r3, [sp, #4]
 80014ca:	f005 fc76 	bl	8006dba <lis2dw12_flag_data_ready_get>
	if (reg) {
 80014ce:	783b      	ldrb	r3, [r7, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d018      	beq.n	8001506 <vTaskLis2dw12+0x66>
		memset(data_raw_acceleration, 0, sizeof(data_raw_acceleration));
 80014d4:	4f41      	ldr	r7, [pc, #260]	@ (80015dc <vTaskLis2dw12+0x13c>)
 80014d6:	2206      	movs	r2, #6
 80014d8:	0031      	movs	r1, r6
 80014da:	0038      	movs	r0, r7
 80014dc:	f005 ffc6 	bl	800746c <memset>
		lis2dw12_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 80014e0:	0039      	movs	r1, r7
 80014e2:	9801      	ldr	r0, [sp, #4]
 80014e4:	f005 fc76 	bl	8006dd4 <lis2dw12_acceleration_raw_get>
		acceleration_mg[0] = lis2dw12_from_fs2_to_mg(data_raw_acceleration[0]);
 80014e8:	2300      	movs	r3, #0
 80014ea:	5ef8      	ldrsh	r0, [r7, r3]
 80014ec:	f005 fbbe 	bl	8006c6c <lis2dw12_from_fs2_to_mg>
 80014f0:	6020      	str	r0, [r4, #0]
		acceleration_mg[1] = lis2dw12_from_fs2_to_mg(data_raw_acceleration[1]);
 80014f2:	2302      	movs	r3, #2
 80014f4:	5ef8      	ldrsh	r0, [r7, r3]
 80014f6:	f005 fbb9 	bl	8006c6c <lis2dw12_from_fs2_to_mg>
 80014fa:	6060      	str	r0, [r4, #4]
		acceleration_mg[2] = lis2dw12_from_fs2_to_mg(data_raw_acceleration[2]);
 80014fc:	2304      	movs	r3, #4
 80014fe:	5ef8      	ldrsh	r0, [r7, r3]
 8001500:	f005 fbb4 	bl	8006c6c <lis2dw12_from_fs2_to_mg>
 8001504:	60a0      	str	r0, [r4, #8]
			osMutexRelease(i2cMutexHandle);
 8001506:	6828      	ldr	r0, [r5, #0]
 8001508:	f003 fede 	bl	80052c8 <osMutexRelease>
		angle = Calculate_Angles(acceleration_mg[1], acceleration_mg[0],
 800150c:	6826      	ldr	r6, [r4, #0]
 800150e:	68a7      	ldr	r7, [r4, #8]
	angles_calc.roll = atan2f(y, z) * 180.0f / PI_F;
 8001510:	1c30      	adds	r0, r6, #0
 8001512:	1c39      	adds	r1, r7, #0
		angle = Calculate_Angles(acceleration_mg[1], acceleration_mg[0],
 8001514:	6865      	ldr	r5, [r4, #4]
	angles_calc.roll = atan2f(y, z) * 180.0f / PI_F;
 8001516:	f006 f8c3 	bl	80076a0 <atan2f>
 800151a:	4931      	ldr	r1, [pc, #196]	@ (80015e0 <vTaskLis2dw12+0x140>)
 800151c:	f7ff faa4 	bl	8000a68 <__aeabi_fmul>
 8001520:	4930      	ldr	r1, [pc, #192]	@ (80015e4 <vTaskLis2dw12+0x144>)
 8001522:	f7ff f8d3 	bl	80006cc <__aeabi_fdiv>
	angles_calc.pitch = atan2f(-x, sqrtf(y * y + z * z)) * 180.0f / PI_F;
 8001526:	1c31      	adds	r1, r6, #0
	angles_calc.roll = atan2f(y, z) * 180.0f / PI_F;
 8001528:	1c04      	adds	r4, r0, #0
	angles_calc.pitch = atan2f(-x, sqrtf(y * y + z * z)) * 180.0f / PI_F;
 800152a:	1c30      	adds	r0, r6, #0
 800152c:	f7ff fa9c 	bl	8000a68 <__aeabi_fmul>
 8001530:	1c39      	adds	r1, r7, #0
 8001532:	1c06      	adds	r6, r0, #0
 8001534:	1c38      	adds	r0, r7, #0
 8001536:	f7ff fa97 	bl	8000a68 <__aeabi_fmul>
 800153a:	1c01      	adds	r1, r0, #0
 800153c:	1c30      	adds	r0, r6, #0
 800153e:	f7fe fed3 	bl	80002e8 <__aeabi_fadd>
 8001542:	f006 f8fb 	bl	800773c <sqrtf>
 8001546:	2380      	movs	r3, #128	@ 0x80
 8001548:	061b      	lsls	r3, r3, #24
 800154a:	1c01      	adds	r1, r0, #0
 800154c:	18e8      	adds	r0, r5, r3
 800154e:	f006 f8a7 	bl	80076a0 <atan2f>
 8001552:	4923      	ldr	r1, [pc, #140]	@ (80015e0 <vTaskLis2dw12+0x140>)
 8001554:	f7ff fa88 	bl	8000a68 <__aeabi_fmul>
 8001558:	4922      	ldr	r1, [pc, #136]	@ (80015e4 <vTaskLis2dw12+0x144>)
 800155a:	f7ff f8b7 	bl	80006cc <__aeabi_fdiv>
	if (angles_calc.roll < 0) {
 800155e:	2100      	movs	r1, #0
	angles_calc.pitch = atan2f(-x, sqrtf(y * y + z * z)) * 180.0f / PI_F;
 8001560:	1c05      	adds	r5, r0, #0
	if (angles_calc.roll < 0) {
 8001562:	1c20      	adds	r0, r4, #0
 8001564:	f7fe fe80 	bl	8000268 <__aeabi_fcmplt>
 8001568:	2800      	cmp	r0, #0
 800156a:	d004      	beq.n	8001576 <vTaskLis2dw12+0xd6>
		angles_calc.roll += 360.0f;
 800156c:	1c20      	adds	r0, r4, #0
 800156e:	491e      	ldr	r1, [pc, #120]	@ (80015e8 <vTaskLis2dw12+0x148>)
 8001570:	f7fe feba 	bl	80002e8 <__aeabi_fadd>
 8001574:	1c04      	adds	r4, r0, #0
	if (angles_calc.pitch < 0) {
 8001576:	2100      	movs	r1, #0
 8001578:	1c28      	adds	r0, r5, #0
 800157a:	f7fe fe75 	bl	8000268 <__aeabi_fcmplt>
 800157e:	2800      	cmp	r0, #0
 8001580:	d004      	beq.n	800158c <vTaskLis2dw12+0xec>
		angles_calc.pitch += 360.0f;
 8001582:	1c28      	adds	r0, r5, #0
 8001584:	4918      	ldr	r1, [pc, #96]	@ (80015e8 <vTaskLis2dw12+0x148>)
 8001586:	f7fe feaf 	bl	80002e8 <__aeabi_fadd>
 800158a:	1c05      	adds	r5, r0, #0
		pMsg->source = SOURCE_ACCEL;
 800158c:	2601      	movs	r6, #1
		angle = Calculate_Angles(acceleration_mg[1], acceleration_mg[0],
 800158e:	4b17      	ldr	r3, [pc, #92]	@ (80015ec <vTaskLis2dw12+0x14c>)
		pMsg->source = SOURCE_ACCEL;
 8001590:	9f03      	ldr	r7, [sp, #12]
		angle = Calculate_Angles(acceleration_mg[1], acceleration_mg[0],
 8001592:	601c      	str	r4, [r3, #0]
 8001594:	605d      	str	r5, [r3, #4]
		pMsg->val1 = (uint16_t) angle.pitch;
 8001596:	1c28      	adds	r0, r5, #0
		pMsg->source = SOURCE_ACCEL;
 8001598:	803e      	strh	r6, [r7, #0]
		pMsg->val1 = (uint16_t) angle.pitch;
 800159a:	f7fe fe8d 	bl	80002b8 <__aeabi_f2uiz>
 800159e:	8078      	strh	r0, [r7, #2]
		pMsg->val2 = (uint16_t) angle.roll;
 80015a0:	1c20      	adds	r0, r4, #0
 80015a2:	f7fe fe89 	bl	80002b8 <__aeabi_f2uiz>
		if (xQueueSend(dataQueueHandle, &pMsg, 0) != pdTRUE) {
 80015a6:	2300      	movs	r3, #0
		pMsg->val2 = (uint16_t) angle.roll;
 80015a8:	80b8      	strh	r0, [r7, #4]
		if (xQueueSend(dataQueueHandle, &pMsg, 0) != pdTRUE) {
 80015aa:	4811      	ldr	r0, [pc, #68]	@ (80015f0 <vTaskLis2dw12+0x150>)
 80015ac:	001a      	movs	r2, r3
 80015ae:	6800      	ldr	r0, [r0, #0]
 80015b0:	a903      	add	r1, sp, #12
 80015b2:	f004 f83b 	bl	800562c <xQueueGenericSend>
 80015b6:	42b0      	cmp	r0, r6
 80015b8:	d008      	beq.n	80015cc <vTaskLis2dw12+0x12c>
			vPortFree(pMsg); // Gnderilemezse hafzay temizle
 80015ba:	9803      	ldr	r0, [sp, #12]
 80015bc:	f005 fb40 	bl	8006c40 <vPortFree>
			error_queue1 = 1;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <vTaskLis2dw12+0x154>)
		osDelay(100);
 80015c2:	2064      	movs	r0, #100	@ 0x64
			error_queue1 = 1;
 80015c4:	701e      	strb	r6, [r3, #0]
		osDelay(100);
 80015c6:	f003 fe09 	bl	80051dc <osDelay>
		if (osMutexWait(i2cMutexHandle, osWaitForever) == osOK) {
 80015ca:	e76f      	b.n	80014ac <vTaskLis2dw12+0xc>
 80015cc:	2600      	movs	r6, #0
 80015ce:	e7f7      	b.n	80015c0 <vTaskLis2dw12+0x120>
 80015d0:	200004f0 	.word	0x200004f0
 80015d4:	20000798 	.word	0x20000798
 80015d8:	200007b4 	.word	0x200007b4
 80015dc:	200007a4 	.word	0x200007a4
 80015e0:	43340000 	.word	0x43340000
 80015e4:	40490fdb 	.word	0x40490fdb
 80015e8:	43b40000 	.word	0x43b40000
 80015ec:	200007ac 	.word	0x200007ac
 80015f0:	200004e8 	.word	0x200004e8
 80015f4:	20000775 	.word	0x20000775

080015f8 <vTaskSsd1306>:
void vTaskSsd1306(void const *argument) {
 80015f8:	b5f0      	push	{r4, r5, r6, r7, lr}
			itoa(last_pitch, temp_str, 10);
 80015fa:	240a      	movs	r4, #10
void vTaskSsd1306(void const *argument) {
 80015fc:	b09f      	sub	sp, #124	@ 0x7c
		if (xQueueReceive(dataQueueHandle, &receivedMsg,
 80015fe:	2201      	movs	r2, #1
 8001600:	4b55      	ldr	r3, [pc, #340]	@ (8001758 <vTaskSsd1306+0x160>)
 8001602:	4252      	negs	r2, r2
 8001604:	6818      	ldr	r0, [r3, #0]
 8001606:	a902      	add	r1, sp, #8
 8001608:	f004 f952 	bl	80058b0 <xQueueReceive>
 800160c:	2801      	cmp	r0, #1
 800160e:	d1f6      	bne.n	80015fe <vTaskSsd1306+0x6>
			queue_flag = 1;
 8001610:	4b52      	ldr	r3, [pc, #328]	@ (800175c <vTaskSsd1306+0x164>)
 8001612:	4a53      	ldr	r2, [pc, #332]	@ (8001760 <vTaskSsd1306+0x168>)
 8001614:	7018      	strb	r0, [r3, #0]
			if (receivedMsg->source == SOURCE_ADC) {
 8001616:	9802      	ldr	r0, [sp, #8]
 8001618:	4d52      	ldr	r5, [pc, #328]	@ (8001764 <vTaskSsd1306+0x16c>)
 800161a:	8803      	ldrh	r3, [r0, #0]
 800161c:	4f52      	ldr	r7, [pc, #328]	@ (8001768 <vTaskSsd1306+0x170>)
 800161e:	4e53      	ldr	r6, [pc, #332]	@ (800176c <vTaskSsd1306+0x174>)
 8001620:	9201      	str	r2, [sp, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d000      	beq.n	8001628 <vTaskSsd1306+0x30>
 8001626:	e08f      	b.n	8001748 <vTaskSsd1306+0x150>
				last_temp = receivedMsg->val1;
 8001628:	8843      	ldrh	r3, [r0, #2]
 800162a:	802b      	strh	r3, [r5, #0]
				last_light = receivedMsg->val2;
 800162c:	8883      	ldrh	r3, [r0, #4]
 800162e:	8013      	strh	r3, [r2, #0]
			vPortFree(receivedMsg);
 8001630:	f005 fb06 	bl	8006c40 <vPortFree>
			xTaskNotifyGive(TaskUARTHandle);
 8001634:	2300      	movs	r3, #0
 8001636:	484e      	ldr	r0, [pc, #312]	@ (8001770 <vTaskSsd1306+0x178>)
 8001638:	0019      	movs	r1, r3
 800163a:	2202      	movs	r2, #2
 800163c:	6800      	ldr	r0, [r0, #0]
 800163e:	f004 ffb7 	bl	80065b0 <xTaskGenericNotify>
			strcpy(line1_buff, "PITCH:");
 8001642:	494c      	ldr	r1, [pc, #304]	@ (8001774 <vTaskSsd1306+0x17c>)
 8001644:	a806      	add	r0, sp, #24
 8001646:	f005 ffcf 	bl	80075e8 <strcpy>
			if (last_pitch < 10)
 800164a:	883f      	ldrh	r7, [r7, #0]
 800164c:	2f63      	cmp	r7, #99	@ 0x63
 800164e:	d803      	bhi.n	8001658 <vTaskSsd1306+0x60>
				strcat(line1_buff, "  ");
 8001650:	4949      	ldr	r1, [pc, #292]	@ (8001778 <vTaskSsd1306+0x180>)
 8001652:	a806      	add	r0, sp, #24
 8001654:	f005 ff12 	bl	800747c <strcat>
			itoa(last_pitch, temp_str, 10);
 8001658:	0022      	movs	r2, r4
 800165a:	a903      	add	r1, sp, #12
 800165c:	0038      	movs	r0, r7
 800165e:	f005 fe07 	bl	8007270 <itoa>
			strcat(line1_buff, temp_str);
 8001662:	a903      	add	r1, sp, #12
 8001664:	a806      	add	r0, sp, #24
 8001666:	f005 ff09 	bl	800747c <strcat>
			strcat(line1_buff, " ");
 800166a:	4944      	ldr	r1, [pc, #272]	@ (800177c <vTaskSsd1306+0x184>)
 800166c:	a806      	add	r0, sp, #24
 800166e:	f005 ff05 	bl	800747c <strcat>
			strcpy(line2_buff, "ROLL:");
 8001672:	4943      	ldr	r1, [pc, #268]	@ (8001780 <vTaskSsd1306+0x188>)
 8001674:	a80e      	add	r0, sp, #56	@ 0x38
 8001676:	f005 ffb7 	bl	80075e8 <strcpy>
			if (last_roll < 10)
 800167a:	8836      	ldrh	r6, [r6, #0]
 800167c:	2e63      	cmp	r6, #99	@ 0x63
 800167e:	d803      	bhi.n	8001688 <vTaskSsd1306+0x90>
				strcat(line2_buff, "  ");
 8001680:	493d      	ldr	r1, [pc, #244]	@ (8001778 <vTaskSsd1306+0x180>)
 8001682:	a80e      	add	r0, sp, #56	@ 0x38
 8001684:	f005 fefa 	bl	800747c <strcat>
			itoa(last_roll, temp_str, 10);
 8001688:	0022      	movs	r2, r4
 800168a:	0030      	movs	r0, r6
 800168c:	a903      	add	r1, sp, #12
 800168e:	f005 fdef 	bl	8007270 <itoa>
			strcat(line2_buff, temp_str);
 8001692:	a903      	add	r1, sp, #12
 8001694:	a80e      	add	r0, sp, #56	@ 0x38
 8001696:	f005 fef1 	bl	800747c <strcat>
			strcat(line2_buff, " ");
 800169a:	4e38      	ldr	r6, [pc, #224]	@ (800177c <vTaskSsd1306+0x184>)
 800169c:	a80e      	add	r0, sp, #56	@ 0x38
 800169e:	0031      	movs	r1, r6
 80016a0:	f005 feec 	bl	800747c <strcat>
			strcpy(line3_buff, "T:");
 80016a4:	4937      	ldr	r1, [pc, #220]	@ (8001784 <vTaskSsd1306+0x18c>)
 80016a6:	a816      	add	r0, sp, #88	@ 0x58
 80016a8:	f005 ff9e 	bl	80075e8 <strcpy>
			itoa(last_temp, temp_str, 10);
 80016ac:	0022      	movs	r2, r4
 80016ae:	8828      	ldrh	r0, [r5, #0]
 80016b0:	a903      	add	r1, sp, #12
 80016b2:	f005 fddd 	bl	8007270 <itoa>
			strcat(line3_buff, temp_str);
 80016b6:	a903      	add	r1, sp, #12
 80016b8:	a816      	add	r0, sp, #88	@ 0x58
 80016ba:	f005 fedf 	bl	800747c <strcat>
			strcat(line3_buff, "C L:");
 80016be:	4932      	ldr	r1, [pc, #200]	@ (8001788 <vTaskSsd1306+0x190>)
 80016c0:	a816      	add	r0, sp, #88	@ 0x58
 80016c2:	f005 fedb 	bl	800747c <strcat>
			if (last_light < 10) {
 80016c6:	9b01      	ldr	r3, [sp, #4]
 80016c8:	881d      	ldrh	r5, [r3, #0]
 80016ca:	2d09      	cmp	r5, #9
 80016cc:	d803      	bhi.n	80016d6 <vTaskSsd1306+0xde>
				strcat(line3_buff, " ");
 80016ce:	0031      	movs	r1, r6
 80016d0:	a816      	add	r0, sp, #88	@ 0x58
 80016d2:	f005 fed3 	bl	800747c <strcat>
			itoa(last_light, temp_str, 10);
 80016d6:	0022      	movs	r2, r4
 80016d8:	a903      	add	r1, sp, #12
 80016da:	0028      	movs	r0, r5
 80016dc:	f005 fdc8 	bl	8007270 <itoa>
			strcat(line3_buff, temp_str);
 80016e0:	a903      	add	r1, sp, #12
 80016e2:	a816      	add	r0, sp, #88	@ 0x58
 80016e4:	f005 feca 	bl	800747c <strcat>
			strcat(line3_buff, "%");
 80016e8:	4928      	ldr	r1, [pc, #160]	@ (800178c <vTaskSsd1306+0x194>)
 80016ea:	a816      	add	r0, sp, #88	@ 0x58
 80016ec:	f005 fec6 	bl	800747c <strcat>
			if (osMutexWait(i2cMutexHandle, osWaitForever) == osOK) {
 80016f0:	2101      	movs	r1, #1
 80016f2:	4f27      	ldr	r7, [pc, #156]	@ (8001790 <vTaskSsd1306+0x198>)
 80016f4:	4249      	negs	r1, r1
 80016f6:	6838      	ldr	r0, [r7, #0]
 80016f8:	f003 fdc2 	bl	8005280 <osMutexWait>
 80016fc:	1e06      	subs	r6, r0, #0
 80016fe:	d000      	beq.n	8001702 <vTaskSsd1306+0x10a>
 8001700:	e77d      	b.n	80015fe <vTaskSsd1306+0x6>
				ssd1306_SetCursor(0, 1);
 8001702:	2101      	movs	r1, #1
 8001704:	f005 fcc4 	bl	8007090 <ssd1306_SetCursor>
				ssd1306_WriteString(line1_buff, Font_11x18, White);
 8001708:	4d22      	ldr	r5, [pc, #136]	@ (8001794 <vTaskSsd1306+0x19c>)
 800170a:	2301      	movs	r3, #1
 800170c:	686a      	ldr	r2, [r5, #4]
 800170e:	6829      	ldr	r1, [r5, #0]
 8001710:	a806      	add	r0, sp, #24
 8001712:	f005 fca9 	bl	8007068 <ssd1306_WriteString>
				ssd1306_SetCursor(0, 23);
 8001716:	0030      	movs	r0, r6
 8001718:	2117      	movs	r1, #23
 800171a:	f005 fcb9 	bl	8007090 <ssd1306_SetCursor>
				ssd1306_WriteString(line2_buff, Font_11x18, White);
 800171e:	2301      	movs	r3, #1
 8001720:	6829      	ldr	r1, [r5, #0]
 8001722:	686a      	ldr	r2, [r5, #4]
 8001724:	a80e      	add	r0, sp, #56	@ 0x38
 8001726:	f005 fc9f 	bl	8007068 <ssd1306_WriteString>
				ssd1306_SetCursor(0, 45);
 800172a:	0030      	movs	r0, r6
 800172c:	212d      	movs	r1, #45	@ 0x2d
 800172e:	f005 fcaf 	bl	8007090 <ssd1306_SetCursor>
				ssd1306_WriteString(line3_buff, Font_11x18, White);
 8001732:	cd06      	ldmia	r5!, {r1, r2}
 8001734:	2301      	movs	r3, #1
 8001736:	a816      	add	r0, sp, #88	@ 0x58
 8001738:	f005 fc96 	bl	8007068 <ssd1306_WriteString>
				ssd1306_UpdateScreen();
 800173c:	f005 fc14 	bl	8006f68 <ssd1306_UpdateScreen>
				osMutexRelease(i2cMutexHandle);
 8001740:	6838      	ldr	r0, [r7, #0]
 8001742:	f003 fdc1 	bl	80052c8 <osMutexRelease>
 8001746:	e75a      	b.n	80015fe <vTaskSsd1306+0x6>
			} else if (receivedMsg->source == SOURCE_ACCEL) {
 8001748:	2b01      	cmp	r3, #1
 800174a:	d000      	beq.n	800174e <vTaskSsd1306+0x156>
 800174c:	e770      	b.n	8001630 <vTaskSsd1306+0x38>
				last_pitch = receivedMsg->val1;
 800174e:	8843      	ldrh	r3, [r0, #2]
 8001750:	803b      	strh	r3, [r7, #0]
				last_roll = receivedMsg->val2;
 8001752:	8883      	ldrh	r3, [r0, #4]
 8001754:	8033      	strh	r3, [r6, #0]
 8001756:	e76b      	b.n	8001630 <vTaskSsd1306+0x38>
 8001758:	200004e8 	.word	0x200004e8
 800175c:	20000776 	.word	0x20000776
 8001760:	2000077c 	.word	0x2000077c
 8001764:	2000077e 	.word	0x2000077e
 8001768:	2000077a 	.word	0x2000077a
 800176c:	20000778 	.word	0x20000778
 8001770:	200004fc 	.word	0x200004fc
 8001774:	08007fe8 	.word	0x08007fe8
 8001778:	08007fef 	.word	0x08007fef
 800177c:	08007ff0 	.word	0x08007ff0
 8001780:	08007ff2 	.word	0x08007ff2
 8001784:	08007ff8 	.word	0x08007ff8
 8001788:	08007ffb 	.word	0x08007ffb
 800178c:	08008000 	.word	0x08008000
 8001790:	200004f0 	.word	0x200004f0
 8001794:	20000014 	.word	0x20000014

08001798 <Termistor>:
	float adcval = (float) (4096 - analogValue);
 8001798:	2380      	movs	r3, #128	@ 0x80
 800179a:	015b      	lsls	r3, r3, #5
float Termistor(uint32_t analogValue) {
 800179c:	b570      	push	{r4, r5, r6, lr}
	float adcval = (float) (4096 - analogValue);
 800179e:	1a18      	subs	r0, r3, r0
 80017a0:	f7ff fda6 	bl	80012f0 <__aeabi_ui2f>
	if ((4095.0f - adcval) == 0)
 80017a4:	1c01      	adds	r1, r0, #0
	float adcval = (float) (4096 - analogValue);
 80017a6:	1c04      	adds	r4, r0, #0
	if ((4095.0f - adcval) == 0)
 80017a8:	4819      	ldr	r0, [pc, #100]	@ (8001810 <Termistor+0x78>)
 80017aa:	f7ff fab7 	bl	8000d1c <__aeabi_fsub>
 80017ae:	2100      	movs	r1, #0
 80017b0:	f7fe fd54 	bl	800025c <__aeabi_fcmpeq>
 80017b4:	2800      	cmp	r0, #0
 80017b6:	d128      	bne.n	800180a <Termistor+0x72>
	float resistance = (adcval * 10000.0f) / (4096.0f - adcval);
 80017b8:	4916      	ldr	r1, [pc, #88]	@ (8001814 <Termistor+0x7c>)
 80017ba:	1c20      	adds	r0, r4, #0
 80017bc:	f7ff f954 	bl	8000a68 <__aeabi_fmul>
 80017c0:	1c05      	adds	r5, r0, #0
 80017c2:	208b      	movs	r0, #139	@ 0x8b
 80017c4:	1c21      	adds	r1, r4, #0
 80017c6:	05c0      	lsls	r0, r0, #23
 80017c8:	f7ff faa8 	bl	8000d1c <__aeabi_fsub>
 80017cc:	1c01      	adds	r1, r0, #0
 80017ce:	1c28      	adds	r0, r5, #0
 80017d0:	f7fe ff7c 	bl	80006cc <__aeabi_fdiv>
	temperature = logf(resistance);
 80017d4:	f005 ff86 	bl	80076e4 <logf>
							+ (0.0000000876741f * temperature * temperature))
 80017d8:	490f      	ldr	r1, [pc, #60]	@ (8001818 <Termistor+0x80>)
	temperature = logf(resistance);
 80017da:	1c04      	adds	r4, r0, #0
							+ (0.0000000876741f * temperature * temperature))
 80017dc:	f7ff f944 	bl	8000a68 <__aeabi_fmul>
 80017e0:	1c21      	adds	r1, r4, #0
 80017e2:	f7ff f941 	bl	8000a68 <__aeabi_fmul>
 80017e6:	490d      	ldr	r1, [pc, #52]	@ (800181c <Termistor+0x84>)
 80017e8:	f7fe fd7e 	bl	80002e8 <__aeabi_fadd>
							* temperature);
 80017ec:	1c21      	adds	r1, r4, #0
 80017ee:	f7ff f93b 	bl	8000a68 <__aeabi_fmul>
					+ (0.000234125f
 80017f2:	490b      	ldr	r1, [pc, #44]	@ (8001820 <Termistor+0x88>)
 80017f4:	f7fe fd78 	bl	80002e8 <__aeabi_fadd>
 80017f8:	1c01      	adds	r1, r0, #0
	temperature = 1.0f
 80017fa:	20fe      	movs	r0, #254	@ 0xfe
 80017fc:	0580      	lsls	r0, r0, #22
 80017fe:	f7fe ff65 	bl	80006cc <__aeabi_fdiv>
	temperature = temperature - 273.15f;
 8001802:	4908      	ldr	r1, [pc, #32]	@ (8001824 <Termistor+0x8c>)
 8001804:	f7ff fa8a 	bl	8000d1c <__aeabi_fsub>
}
 8001808:	bd70      	pop	{r4, r5, r6, pc}
		return 0.0f;
 800180a:	2000      	movs	r0, #0
 800180c:	e7fc      	b.n	8001808 <Termistor+0x70>
 800180e:	46c0      	nop			@ (mov r8, r8)
 8001810:	457ff000 	.word	0x457ff000
 8001814:	461c4000 	.word	0x461c4000
 8001818:	33bc4759 	.word	0x33bc4759
 800181c:	39757f73 	.word	0x39757f73
 8001820:	3a93ffeb 	.word	0x3a93ffeb
 8001824:	43889333 	.word	0x43889333

08001828 <TrimpotToRGB>:
		uint8_t *rgb_b) {
 8001828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800182a:	b085      	sub	sp, #20
 800182c:	9201      	str	r2, [sp, #4]
 800182e:	9302      	str	r3, [sp, #8]
 8001830:	000c      	movs	r4, r1
	float h = ((float) pot1 - 2150.0f) * (360.0f / 1945.0f);
 8001832:	f7ff fd5d 	bl	80012f0 <__aeabi_ui2f>
 8001836:	493e      	ldr	r1, [pc, #248]	@ (8001930 <TrimpotToRGB+0x108>)
 8001838:	f7ff fa70 	bl	8000d1c <__aeabi_fsub>
 800183c:	493d      	ldr	r1, [pc, #244]	@ (8001934 <TrimpotToRGB+0x10c>)
 800183e:	f7ff f913 	bl	8000a68 <__aeabi_fmul>
 8001842:	1c06      	adds	r6, r0, #0
	float s = ((float) pot2 - 2100.0f) * (1.0f / 1995.0f);
 8001844:	0020      	movs	r0, r4
 8001846:	f7ff fd53 	bl	80012f0 <__aeabi_ui2f>
 800184a:	493b      	ldr	r1, [pc, #236]	@ (8001938 <TrimpotToRGB+0x110>)
 800184c:	f7ff fa66 	bl	8000d1c <__aeabi_fsub>
 8001850:	493a      	ldr	r1, [pc, #232]	@ (800193c <TrimpotToRGB+0x114>)
 8001852:	f7ff f909 	bl	8000a68 <__aeabi_fmul>
	float x = c * (1.0f - fabsf(fmodf(h / 60.0f, 2.0f) - 1.0f));
 8001856:	493a      	ldr	r1, [pc, #232]	@ (8001940 <TrimpotToRGB+0x118>)
	float s = ((float) pot2 - 2100.0f) * (1.0f / 1995.0f);
 8001858:	1c04      	adds	r4, r0, #0
 800185a:	9003      	str	r0, [sp, #12]
	float x = c * (1.0f - fabsf(fmodf(h / 60.0f, 2.0f) - 1.0f));
 800185c:	1c30      	adds	r0, r6, #0
 800185e:	f7fe ff35 	bl	80006cc <__aeabi_fdiv>
 8001862:	2180      	movs	r1, #128	@ 0x80
 8001864:	05c9      	lsls	r1, r1, #23
 8001866:	f005 ff1f 	bl	80076a8 <fmodf>
 800186a:	21fe      	movs	r1, #254	@ 0xfe
 800186c:	0589      	lsls	r1, r1, #22
 800186e:	f7ff fa55 	bl	8000d1c <__aeabi_fsub>
 8001872:	0041      	lsls	r1, r0, #1
 8001874:	20fe      	movs	r0, #254	@ 0xfe
 8001876:	0849      	lsrs	r1, r1, #1
 8001878:	0580      	lsls	r0, r0, #22
 800187a:	f7ff fa4f 	bl	8000d1c <__aeabi_fsub>
 800187e:	1c21      	adds	r1, r4, #0
 8001880:	f7ff f8f2 	bl	8000a68 <__aeabi_fmul>
 8001884:	1c05      	adds	r5, r0, #0
	float m = v - c;
 8001886:	20fe      	movs	r0, #254	@ 0xfe
 8001888:	1c21      	adds	r1, r4, #0
 800188a:	0580      	lsls	r0, r0, #22
 800188c:	f7ff fa46 	bl	8000d1c <__aeabi_fsub>
	if (h < 60) {
 8001890:	492b      	ldr	r1, [pc, #172]	@ (8001940 <TrimpotToRGB+0x118>)
	float m = v - c;
 8001892:	1c07      	adds	r7, r0, #0
	if (h < 60) {
 8001894:	1c30      	adds	r0, r6, #0
 8001896:	f7fe fce7 	bl	8000268 <__aeabi_fcmplt>
 800189a:	2800      	cmp	r0, #0
 800189c:	d11e      	bne.n	80018dc <TrimpotToRGB+0xb4>
	} else if (h < 120) {
 800189e:	4929      	ldr	r1, [pc, #164]	@ (8001944 <TrimpotToRGB+0x11c>)
 80018a0:	1c30      	adds	r0, r6, #0
 80018a2:	f7fe fce1 	bl	8000268 <__aeabi_fcmplt>
 80018a6:	2800      	cmp	r0, #0
 80018a8:	d116      	bne.n	80018d8 <TrimpotToRGB+0xb0>
	} else if (h < 180) {
 80018aa:	4927      	ldr	r1, [pc, #156]	@ (8001948 <TrimpotToRGB+0x120>)
 80018ac:	1c30      	adds	r0, r6, #0
 80018ae:	f7fe fcdb 	bl	8000268 <__aeabi_fcmplt>
 80018b2:	2800      	cmp	r0, #0
 80018b4:	d136      	bne.n	8001924 <TrimpotToRGB+0xfc>
	} else if (h < 240) {
 80018b6:	4925      	ldr	r1, [pc, #148]	@ (800194c <TrimpotToRGB+0x124>)
 80018b8:	1c30      	adds	r0, r6, #0
 80018ba:	f7fe fcd5 	bl	8000268 <__aeabi_fcmplt>
 80018be:	2800      	cmp	r0, #0
 80018c0:	d134      	bne.n	800192c <TrimpotToRGB+0x104>
	} else if (h < 300) {
 80018c2:	1c30      	adds	r0, r6, #0
 80018c4:	4922      	ldr	r1, [pc, #136]	@ (8001950 <TrimpotToRGB+0x128>)
 80018c6:	f7fe fccf 	bl	8000268 <__aeabi_fcmplt>
		b1 = x;
 80018ca:	1c2e      	adds	r6, r5, #0
	} else if (h < 300) {
 80018cc:	2800      	cmp	r0, #0
 80018ce:	d001      	beq.n	80018d4 <TrimpotToRGB+0xac>
		b1 = c;
 80018d0:	1c26      	adds	r6, r4, #0
		r1 = x;
 80018d2:	1c2c      	adds	r4, r5, #0
		g1 = 0;
 80018d4:	2500      	movs	r5, #0
 80018d6:	e002      	b.n	80018de <TrimpotToRGB+0xb6>
		r1 = x;
 80018d8:	1c2c      	adds	r4, r5, #0
		g1 = c;
 80018da:	9d03      	ldr	r5, [sp, #12]
		b1 = 0;
 80018dc:	2600      	movs	r6, #0
	*rgb_r = (uint8_t) ((r1 + m) * 255.0f);
 80018de:	1c39      	adds	r1, r7, #0
 80018e0:	1c20      	adds	r0, r4, #0
 80018e2:	f7fe fd01 	bl	80002e8 <__aeabi_fadd>
 80018e6:	491b      	ldr	r1, [pc, #108]	@ (8001954 <TrimpotToRGB+0x12c>)
 80018e8:	f7ff f8be 	bl	8000a68 <__aeabi_fmul>
 80018ec:	f7fe fce4 	bl	80002b8 <__aeabi_f2uiz>
 80018f0:	9b01      	ldr	r3, [sp, #4]
	*rgb_g = (uint8_t) ((g1 + m) * 255.0f);
 80018f2:	1c39      	adds	r1, r7, #0
	*rgb_r = (uint8_t) ((r1 + m) * 255.0f);
 80018f4:	7018      	strb	r0, [r3, #0]
	*rgb_g = (uint8_t) ((g1 + m) * 255.0f);
 80018f6:	1c28      	adds	r0, r5, #0
 80018f8:	f7fe fcf6 	bl	80002e8 <__aeabi_fadd>
 80018fc:	4915      	ldr	r1, [pc, #84]	@ (8001954 <TrimpotToRGB+0x12c>)
 80018fe:	f7ff f8b3 	bl	8000a68 <__aeabi_fmul>
 8001902:	f7fe fcd9 	bl	80002b8 <__aeabi_f2uiz>
 8001906:	9b02      	ldr	r3, [sp, #8]
	*rgb_b = (uint8_t) ((b1 + m) * 255.0f);
 8001908:	1c39      	adds	r1, r7, #0
	*rgb_g = (uint8_t) ((g1 + m) * 255.0f);
 800190a:	7018      	strb	r0, [r3, #0]
	*rgb_b = (uint8_t) ((b1 + m) * 255.0f);
 800190c:	1c30      	adds	r0, r6, #0
 800190e:	f7fe fceb 	bl	80002e8 <__aeabi_fadd>
 8001912:	4910      	ldr	r1, [pc, #64]	@ (8001954 <TrimpotToRGB+0x12c>)
 8001914:	f7ff f8a8 	bl	8000a68 <__aeabi_fmul>
 8001918:	f7fe fcce 	bl	80002b8 <__aeabi_f2uiz>
 800191c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800191e:	7018      	strb	r0, [r3, #0]
}
 8001920:	b005      	add	sp, #20
 8001922:	bdf0      	pop	{r4, r5, r6, r7, pc}
		b1 = x;
 8001924:	1c2e      	adds	r6, r5, #0
		g1 = c;
 8001926:	1c25      	adds	r5, r4, #0
		r1 = 0;
 8001928:	2400      	movs	r4, #0
 800192a:	e7d8      	b.n	80018de <TrimpotToRGB+0xb6>
		b1 = c;
 800192c:	1c26      	adds	r6, r4, #0
 800192e:	e7fb      	b.n	8001928 <TrimpotToRGB+0x100>
 8001930:	45066000 	.word	0x45066000
 8001934:	3e3d883a 	.word	0x3e3d883a
 8001938:	45034000 	.word	0x45034000
 800193c:	3a036687 	.word	0x3a036687
 8001940:	42700000 	.word	0x42700000
 8001944:	42f00000 	.word	0x42f00000
 8001948:	43340000 	.word	0x43340000
 800194c:	43700000 	.word	0x43700000
 8001950:	43960000 	.word	0x43960000
 8001954:	437f0000 	.word	0x437f0000

08001958 <vTaskADC>:
void vTaskADC(void const *argument) {
 8001958:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_VAL, ADC_CHANNELS);
 800195a:	2204      	movs	r2, #4
 800195c:	4936      	ldr	r1, [pc, #216]	@ (8001a38 <vTaskADC+0xe0>)
 800195e:	4837      	ldr	r0, [pc, #220]	@ (8001a3c <vTaskADC+0xe4>)
void vTaskADC(void const *argument) {
 8001960:	b087      	sub	sp, #28
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_VAL, ADC_CHANNELS);
 8001962:	f001 f94f 	bl	8002c04 <HAL_ADC_Start_DMA>
		if (osSemaphoreWait(adcSemHandle, osWaitForever) == osOK) {
 8001966:	2101      	movs	r1, #1
 8001968:	4b35      	ldr	r3, [pc, #212]	@ (8001a40 <vTaskADC+0xe8>)
 800196a:	4249      	negs	r1, r1
 800196c:	6818      	ldr	r0, [r3, #0]
 800196e:	f003 fced 	bl	800534c <osSemaphoreWait>
 8001972:	2800      	cmp	r0, #0
 8001974:	d1f7      	bne.n	8001966 <vTaskADC+0xe>
			pMsg = pvPortMalloc(sizeof(SystemMessage_t));
 8001976:	3006      	adds	r0, #6
 8001978:	f005 f956 	bl	8006c28 <pvPortMalloc>
			TrimpotToRGB(ADC_VAL[0], ADC_VAL[1], &rgb_r, &rgb_g, &rgb_b);
 800197c:	4b31      	ldr	r3, [pc, #196]	@ (8001a44 <vTaskADC+0xec>)
 800197e:	4f2e      	ldr	r7, [pc, #184]	@ (8001a38 <vTaskADC+0xe0>)
 8001980:	001e      	movs	r6, r3
			pMsg = pvPortMalloc(sizeof(SystemMessage_t));
 8001982:	9003      	str	r0, [sp, #12]
 8001984:	9005      	str	r0, [sp, #20]
			TrimpotToRGB(ADC_VAL[0], ADC_VAL[1], &rgb_r, &rgb_g, &rgb_b);
 8001986:	4c30      	ldr	r4, [pc, #192]	@ (8001a48 <vTaskADC+0xf0>)
 8001988:	8838      	ldrh	r0, [r7, #0]
 800198a:	4d30      	ldr	r5, [pc, #192]	@ (8001a4c <vTaskADC+0xf4>)
 800198c:	8879      	ldrh	r1, [r7, #2]
 800198e:	0022      	movs	r2, r4
 8001990:	b280      	uxth	r0, r0
 8001992:	b289      	uxth	r1, r1
 8001994:	9500      	str	r5, [sp, #0]
 8001996:	f7ff ff47 	bl	8001828 <TrimpotToRGB>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,
 800199a:	7821      	ldrb	r1, [r4, #0]
 800199c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a50 <vTaskADC+0xf8>)
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	020b      	lsls	r3, r1, #8
 80019a2:	185b      	adds	r3, r3, r1
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,
 80019a4:	7831      	ldrb	r1, [r6, #0]
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,
 80019a6:	6353      	str	r3, [r2, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,
 80019a8:	020b      	lsls	r3, r1, #8
 80019aa:	185b      	adds	r3, r3, r1
 80019ac:	6393      	str	r3, [r2, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1,
 80019ae:	782a      	ldrb	r2, [r5, #0]
 80019b0:	4b28      	ldr	r3, [pc, #160]	@ (8001a54 <vTaskADC+0xfc>)
 80019b2:	6819      	ldr	r1, [r3, #0]
 80019b4:	0213      	lsls	r3, r2, #8
 80019b6:	189b      	adds	r3, r3, r2
 80019b8:	634b      	str	r3, [r1, #52]	@ 0x34
			temperature = Termistor(ADC_VAL[2]);
 80019ba:	88b8      	ldrh	r0, [r7, #4]
 80019bc:	b280      	uxth	r0, r0
 80019be:	f7ff feeb 	bl	8001798 <Termistor>
 80019c2:	4e25      	ldr	r6, [pc, #148]	@ (8001a58 <vTaskADC+0x100>)
 80019c4:	1c05      	adds	r5, r0, #0
 80019c6:	6030      	str	r0, [r6, #0]
			light = (float) ADC_VAL[3] * (100.0f / 4095.0f);
 80019c8:	88f8      	ldrh	r0, [r7, #6]
 80019ca:	b280      	uxth	r0, r0
 80019cc:	f7ff fc90 	bl	80012f0 <__aeabi_ui2f>
 80019d0:	4922      	ldr	r1, [pc, #136]	@ (8001a5c <vTaskADC+0x104>)
 80019d2:	f7ff f849 	bl	8000a68 <__aeabi_fmul>
 80019d6:	4b22      	ldr	r3, [pc, #136]	@ (8001a60 <vTaskADC+0x108>)
 80019d8:	1c04      	adds	r4, r0, #0
 80019da:	6018      	str	r0, [r3, #0]
			if (temperature < 0)
 80019dc:	2100      	movs	r1, #0
 80019de:	1c28      	adds	r0, r5, #0
 80019e0:	f7fe fc42 	bl	8000268 <__aeabi_fcmplt>
 80019e4:	2800      	cmp	r0, #0
 80019e6:	d001      	beq.n	80019ec <vTaskADC+0x94>
				temperature = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	6033      	str	r3, [r6, #0]
			pMsg->source = SOURCE_ADC;
 80019ec:	2500      	movs	r5, #0
 80019ee:	9b03      	ldr	r3, [sp, #12]
			pMsg->val1 = (uint16_t) temperature;
 80019f0:	6830      	ldr	r0, [r6, #0]
			pMsg->source = SOURCE_ADC;
 80019f2:	801d      	strh	r5, [r3, #0]
			pMsg->val1 = (uint16_t) temperature;
 80019f4:	f7fe fc60 	bl	80002b8 <__aeabi_f2uiz>
 80019f8:	9b03      	ldr	r3, [sp, #12]
 80019fa:	8058      	strh	r0, [r3, #2]
			pMsg->val2 = (uint16_t) light;
 80019fc:	1c20      	adds	r0, r4, #0
 80019fe:	f7fe fc5b 	bl	80002b8 <__aeabi_f2uiz>
 8001a02:	9b03      	ldr	r3, [sp, #12]
			if (xQueueSend(dataQueueHandle, &pMsg, 0) != pdTRUE) {
 8001a04:	002a      	movs	r2, r5
			pMsg->val2 = (uint16_t) light;
 8001a06:	8098      	strh	r0, [r3, #4]
			if (xQueueSend(dataQueueHandle, &pMsg, 0) != pdTRUE) {
 8001a08:	4816      	ldr	r0, [pc, #88]	@ (8001a64 <vTaskADC+0x10c>)
 8001a0a:	002b      	movs	r3, r5
 8001a0c:	6800      	ldr	r0, [r0, #0]
 8001a0e:	a905      	add	r1, sp, #20
 8001a10:	f003 fe0c 	bl	800562c <xQueueGenericSend>
 8001a14:	2801      	cmp	r0, #1
 8001a16:	d003      	beq.n	8001a20 <vTaskADC+0xc8>
				vPortFree(pMsg);
 8001a18:	9805      	ldr	r0, [sp, #20]
 8001a1a:	f005 f911 	bl	8006c40 <vPortFree>
				error_queue = 1;
 8001a1e:	3501      	adds	r5, #1
 8001a20:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <vTaskADC+0x110>)
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_VAL, ADC_CHANNELS);
 8001a22:	2204      	movs	r2, #4
 8001a24:	0039      	movs	r1, r7
 8001a26:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <vTaskADC+0xe4>)
				error_queue = 1;
 8001a28:	701d      	strb	r5, [r3, #0]
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_VAL, ADC_CHANNELS);
 8001a2a:	f001 f8eb 	bl	8002c04 <HAL_ADC_Start_DMA>
			osDelay(100);
 8001a2e:	2064      	movs	r0, #100	@ 0x64
 8001a30:	f003 fbd4 	bl	80051dc <osDelay>
 8001a34:	e797      	b.n	8001966 <vTaskADC+0xe>
 8001a36:	46c0      	nop			@ (mov r8, r8)
 8001a38:	2000078c 	.word	0x2000078c
 8001a3c:	20000710 	.word	0x20000710
 8001a40:	200004ec 	.word	0x200004ec
 8001a44:	20000781 	.word	0x20000781
 8001a48:	20000782 	.word	0x20000782
 8001a4c:	20000780 	.word	0x20000780
 8001a50:	200005e8 	.word	0x200005e8
 8001a54:	2000059c 	.word	0x2000059c
 8001a58:	20000788 	.word	0x20000788
 8001a5c:	3cc80c81 	.word	0x3cc80c81
 8001a60:	20000784 	.word	0x20000784
 8001a64:	200004e8 	.word	0x200004e8
 8001a68:	20000774 	.word	0x20000774

08001a6c <SystemClock_Config>:
void SystemClock_Config(void) {
 8001a6c:	b510      	push	{r4, lr}
 8001a6e:	b092      	sub	sp, #72	@ 0x48
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001a70:	2234      	movs	r2, #52	@ 0x34
 8001a72:	2100      	movs	r1, #0
 8001a74:	a805      	add	r0, sp, #20
 8001a76:	f005 fcf9 	bl	800746c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001a7a:	2210      	movs	r2, #16
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	a801      	add	r0, sp, #4
 8001a80:	f005 fcf4 	bl	800746c <memset>
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a84:	2080      	movs	r0, #128	@ 0x80
 8001a86:	0080      	lsls	r0, r0, #2
 8001a88:	f001 ffb2 	bl	80039f0 <HAL_PWREx_ControlVoltageScaling>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8001a8c:	230a      	movs	r3, #10
 8001a8e:	9305      	str	r3, [sp, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a90:	33f6      	adds	r3, #246	@ 0xf6
 8001a92:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001a94:	2300      	movs	r3, #0
 8001a96:	9309      	str	r3, [sp, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001a98:	930e      	str	r3, [sp, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLN = 8;
 8001a9a:	3308      	adds	r3, #8
 8001a9c:	930f      	str	r3, [sp, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a9e:	2380      	movs	r3, #128	@ 0x80
 8001aa0:	029b      	lsls	r3, r3, #10
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aa2:	2240      	movs	r2, #64	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001aa4:	9310      	str	r3, [sp, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001aa6:	2380      	movs	r3, #128	@ 0x80
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aa8:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aaa:	920a      	str	r2, [sp, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001aac:	059b      	lsls	r3, r3, #22
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001aae:	3a3f      	subs	r2, #63	@ 0x3f
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001ab0:	a805      	add	r0, sp, #20
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001ab2:	920b      	str	r2, [sp, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ab4:	940c      	str	r4, [sp, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ab6:	940d      	str	r4, [sp, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ab8:	9311      	str	r3, [sp, #68]	@ 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001aba:	f001 ffc5 	bl	8003a48 <HAL_RCC_OscConfig>
 8001abe:	2800      	cmp	r0, #0
 8001ac0:	d001      	beq.n	8001ac6 <SystemClock_Config+0x5a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac2:	b672      	cpsid	i
 */
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ac4:	e7fe      	b.n	8001ac4 <SystemClock_Config+0x58>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001ac6:	2307      	movs	r3, #7
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac8:	9003      	str	r0, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001aca:	9004      	str	r0, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001acc:	0021      	movs	r1, r4
 8001ace:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001ad0:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad2:	9402      	str	r4, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001ad4:	f002 fa18 	bl	8003f08 <HAL_RCC_ClockConfig>
 8001ad8:	2800      	cmp	r0, #0
 8001ada:	d001      	beq.n	8001ae0 <SystemClock_Config+0x74>
 8001adc:	b672      	cpsid	i
	while (1) {
 8001ade:	e7fe      	b.n	8001ade <SystemClock_Config+0x72>
}
 8001ae0:	b012      	add	sp, #72	@ 0x48
 8001ae2:	bd10      	pop	{r4, pc}

08001ae4 <main>:
int main(void) {
 8001ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ae6:	b0af      	sub	sp, #188	@ 0xbc
	HAL_Init();
 8001ae8:	f000 fd6a 	bl	80025c0 <HAL_Init>
	SystemClock_Config();
 8001aec:	f7ff ffbe 	bl	8001a6c <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001af0:	2214      	movs	r2, #20
 8001af2:	2100      	movs	r1, #0
 8001af4:	a821      	add	r0, sp, #132	@ 0x84
 8001af6:	f005 fcb9 	bl	800746c <memset>
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001afa:	2220      	movs	r2, #32
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001afc:	2601      	movs	r6, #1
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001afe:	2708      	movs	r7, #8
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001b00:	4cd1      	ldr	r4, [pc, #836]	@ (8001e48 <main+0x364>)
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001b02:	2180      	movs	r1, #128	@ 0x80
 8001b04:	20a0      	movs	r0, #160	@ 0xa0
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001b06:	6b63      	ldr	r3, [r4, #52]	@ 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b08:	2500      	movs	r5, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8001b0e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001b10:	0209      	lsls	r1, r1, #8
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001b12:	4013      	ands	r3, r2
 8001b14:	9302      	str	r3, [sp, #8]
 8001b16:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001b18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1a:	3a1e      	subs	r2, #30
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1c:	4333      	orrs	r3, r6
 8001b1e:	6363      	str	r3, [r4, #52]	@ 0x34
 8001b20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001b22:	05c0      	lsls	r0, r0, #23
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001b24:	4033      	ands	r3, r6
 8001b26:	9303      	str	r3, [sp, #12]
 8001b28:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8001b30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001b32:	4013      	ands	r3, r2
 8001b34:	9304      	str	r3, [sp, #16]
 8001b36:	9b04      	ldr	r3, [sp, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001b38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001b3a:	2200      	movs	r2, #0
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001b3c:	433b      	orrs	r3, r7
 8001b3e:	6363      	str	r3, [r4, #52]	@ 0x34
 8001b40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001b42:	403b      	ands	r3, r7
 8001b44:	9305      	str	r3, [sp, #20]
 8001b46:	9b05      	ldr	r3, [sp, #20]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001b48:	f001 fbba 	bl	80032c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3,
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	210f      	movs	r1, #15
 8001b50:	48be      	ldr	r0, [pc, #760]	@ (8001e4c <main+0x368>)
 8001b52:	f001 fbb5 	bl	80032c0 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_10 | GPIO_PIN_11;
 8001b56:	4bbe      	ldr	r3, [pc, #760]	@ (8001e50 <main+0x36c>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b58:	48be      	ldr	r0, [pc, #760]	@ (8001e54 <main+0x370>)
 8001b5a:	a921      	add	r1, sp, #132	@ 0x84
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_10 | GPIO_PIN_11;
 8001b5c:	9321      	str	r3, [sp, #132]	@ 0x84
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b5e:	9522      	str	r5, [sp, #136]	@ 0x88
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	9523      	str	r5, [sp, #140]	@ 0x8c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b62:	f001 fafb 	bl	800315c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b66:	2380      	movs	r3, #128	@ 0x80
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b68:	20a0      	movs	r0, #160	@ 0xa0
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b6a:	021b      	lsls	r3, r3, #8
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6c:	a921      	add	r1, sp, #132	@ 0x84
 8001b6e:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b70:	9321      	str	r3, [sp, #132]	@ 0x84
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b72:	9622      	str	r6, [sp, #136]	@ 0x88
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	9523      	str	r5, [sp, #140]	@ 0x8c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b76:	9524      	str	r5, [sp, #144]	@ 0x90
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b78:	f001 faf0 	bl	800315c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 8001b7c:	230f      	movs	r3, #15
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b7e:	48b3      	ldr	r0, [pc, #716]	@ (8001e4c <main+0x368>)
 8001b80:	a921      	add	r1, sp, #132	@ 0x84
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 8001b82:	9321      	str	r3, [sp, #132]	@ 0x84
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b84:	9622      	str	r6, [sp, #136]	@ 0x88
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	9523      	str	r5, [sp, #140]	@ 0x8c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b88:	9524      	str	r5, [sp, #144]	@ 0x90
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b8a:	f001 fae7 	bl	800315c <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001b8e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001b90:	002a      	movs	r2, r5
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001b92:	4333      	orrs	r3, r6
 8001b94:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001b96:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001b98:	2103      	movs	r1, #3
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001b9a:	4033      	ands	r3, r6
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001b9c:	2009      	movs	r0, #9
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001b9e:	9301      	str	r3, [sp, #4]
 8001ba0:	9b01      	ldr	r3, [sp, #4]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001ba2:	f001 f975 	bl	8002e90 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001ba6:	2009      	movs	r0, #9
 8001ba8:	f001 f99c 	bl	8002ee4 <HAL_NVIC_EnableIRQ>
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001bac:	220c      	movs	r2, #12
 8001bae:	0029      	movs	r1, r5
 8001bb0:	a821      	add	r0, sp, #132	@ 0x84
 8001bb2:	f005 fc5b 	bl	800746c <memset>
	hadc1.Instance = ADC1;
 8001bb6:	4ca8      	ldr	r4, [pc, #672]	@ (8001e58 <main+0x374>)
 8001bb8:	4ba8      	ldr	r3, [pc, #672]	@ (8001e5c <main+0x378>)
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001bba:	0020      	movs	r0, r4
	hadc1.Instance = ADC1;
 8001bbc:	6023      	str	r3, [r4, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001bbe:	2380      	movs	r3, #128	@ 0x80
 8001bc0:	061b      	lsls	r3, r3, #24
 8001bc2:	6063      	str	r3, [r4, #4]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001bc4:	2380      	movs	r3, #128	@ 0x80
 8001bc6:	039b      	lsls	r3, r3, #14
 8001bc8:	6123      	str	r3, [r4, #16]
	hadc1.Init.NbrOfConversion = 4;
 8001bca:	2304      	movs	r3, #4
 8001bcc:	61e3      	str	r3, [r4, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bce:	19a3      	adds	r3, r4, r6
 8001bd0:	77dd      	strb	r5, [r3, #31]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001bd2:	0023      	movs	r3, r4
 8001bd4:	332c      	adds	r3, #44	@ 0x2c
 8001bd6:	701e      	strb	r6, [r3, #0]
	hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8001bd8:	2307      	movs	r3, #7
 8001bda:	6363      	str	r3, [r4, #52]	@ 0x34
	hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001bdc:	63a3      	str	r3, [r4, #56]	@ 0x38
	hadc1.Init.OversamplingMode = DISABLE;
 8001bde:	0023      	movs	r3, r4
 8001be0:	333c      	adds	r3, #60	@ 0x3c
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001be2:	60a5      	str	r5, [r4, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001be4:	60e5      	str	r5, [r4, #12]
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001be6:	6167      	str	r7, [r4, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001be8:	8325      	strh	r5, [r4, #24]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001bea:	76a5      	strb	r5, [r4, #26]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bec:	6265      	str	r5, [r4, #36]	@ 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bee:	62a5      	str	r5, [r4, #40]	@ 0x28
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001bf0:	6325      	str	r5, [r4, #48]	@ 0x30
	hadc1.Init.OversamplingMode = DISABLE;
 8001bf2:	701d      	strb	r5, [r3, #0]
	hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001bf4:	64e5      	str	r5, [r4, #76]	@ 0x4c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001bf6:	f000 fd1f 	bl	8002638 <HAL_ADC_Init>
 8001bfa:	42a8      	cmp	r0, r5
 8001bfc:	d001      	beq.n	8001c02 <main+0x11e>
 8001bfe:	b672      	cpsid	i
	while (1) {
 8001c00:	e7fe      	b.n	8001c00 <main+0x11c>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c02:	9022      	str	r0, [sp, #136]	@ 0x88
	sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001c04:	9023      	str	r0, [sp, #140]	@ 0x8c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c06:	a921      	add	r1, sp, #132	@ 0x84
 8001c08:	0020      	movs	r0, r4
	sConfig.Channel = ADC_CHANNEL_0;
 8001c0a:	9621      	str	r6, [sp, #132]	@ 0x84
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c0c:	f000 fe7a 	bl	8002904 <HAL_ADC_ConfigChannel>
 8001c10:	2800      	cmp	r0, #0
 8001c12:	d001      	beq.n	8001c18 <main+0x134>
 8001c14:	b672      	cpsid	i
	while (1) {
 8001c16:	e7fe      	b.n	8001c16 <main+0x132>
	sConfig.Channel = ADC_CHANNEL_1;
 8001c18:	4b91      	ldr	r3, [pc, #580]	@ (8001e60 <main+0x37c>)
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c1a:	0020      	movs	r0, r4
	sConfig.Channel = ADC_CHANNEL_1;
 8001c1c:	9321      	str	r3, [sp, #132]	@ 0x84
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8001c1e:	2304      	movs	r3, #4
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c20:	a921      	add	r1, sp, #132	@ 0x84
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8001c22:	9322      	str	r3, [sp, #136]	@ 0x88
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c24:	f000 fe6e 	bl	8002904 <HAL_ADC_ConfigChannel>
 8001c28:	2800      	cmp	r0, #0
 8001c2a:	d001      	beq.n	8001c30 <main+0x14c>
 8001c2c:	b672      	cpsid	i
	while (1) {
 8001c2e:	e7fe      	b.n	8001c2e <main+0x14a>
	sConfig.Channel = ADC_CHANNEL_4;
 8001c30:	4b8c      	ldr	r3, [pc, #560]	@ (8001e64 <main+0x380>)
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c32:	0020      	movs	r0, r4
 8001c34:	a921      	add	r1, sp, #132	@ 0x84
	sConfig.Channel = ADC_CHANNEL_4;
 8001c36:	9321      	str	r3, [sp, #132]	@ 0x84
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8001c38:	9722      	str	r7, [sp, #136]	@ 0x88
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c3a:	f000 fe63 	bl	8002904 <HAL_ADC_ConfigChannel>
 8001c3e:	2800      	cmp	r0, #0
 8001c40:	d001      	beq.n	8001c46 <main+0x162>
 8001c42:	b672      	cpsid	i
	while (1) {
 8001c44:	e7fe      	b.n	8001c44 <main+0x160>
	sConfig.Channel = ADC_CHANNEL_5;
 8001c46:	4b88      	ldr	r3, [pc, #544]	@ (8001e68 <main+0x384>)
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c48:	0020      	movs	r0, r4
	sConfig.Channel = ADC_CHANNEL_5;
 8001c4a:	9321      	str	r3, [sp, #132]	@ 0x84
	sConfig.Rank = ADC_REGULAR_RANK_4;
 8001c4c:	230c      	movs	r3, #12
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c4e:	a921      	add	r1, sp, #132	@ 0x84
	sConfig.Rank = ADC_REGULAR_RANK_4;
 8001c50:	9322      	str	r3, [sp, #136]	@ 0x88
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c52:	f000 fe57 	bl	8002904 <HAL_ADC_ConfigChannel>
 8001c56:	2800      	cmp	r0, #0
 8001c58:	d001      	beq.n	8001c5e <main+0x17a>
 8001c5a:	b672      	cpsid	i
	while (1) {
 8001c5c:	e7fe      	b.n	8001c5c <main+0x178>
	hi2c1.Instance = I2C1;
 8001c5e:	4d83      	ldr	r5, [pc, #524]	@ (8001e6c <main+0x388>)
 8001c60:	4b83      	ldr	r3, [pc, #524]	@ (8001e70 <main+0x38c>)
	hi2c1.Init.OwnAddress1 = 0;
 8001c62:	60a8      	str	r0, [r5, #8]
	hi2c1.Instance = I2C1;
 8001c64:	602b      	str	r3, [r5, #0]
	hi2c1.Init.Timing = 0x10B17DB5;
 8001c66:	4b83      	ldr	r3, [pc, #524]	@ (8001e74 <main+0x390>)
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c68:	6128      	str	r0, [r5, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001c6a:	6168      	str	r0, [r5, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c6c:	61a8      	str	r0, [r5, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c6e:	61e8      	str	r0, [r5, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c70:	6228      	str	r0, [r5, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001c72:	0028      	movs	r0, r5
	hi2c1.Init.Timing = 0x10B17DB5;
 8001c74:	606b      	str	r3, [r5, #4]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c76:	60ee      	str	r6, [r5, #12]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001c78:	f001 fc5a 	bl	8003530 <HAL_I2C_Init>
 8001c7c:	1e01      	subs	r1, r0, #0
 8001c7e:	d001      	beq.n	8001c84 <main+0x1a0>
 8001c80:	b672      	cpsid	i
	while (1) {
 8001c82:	e7fe      	b.n	8001c82 <main+0x19e>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001c84:	0028      	movs	r0, r5
 8001c86:	f001 fe69 	bl	800395c <HAL_I2CEx_ConfigAnalogFilter>
 8001c8a:	1e01      	subs	r1, r0, #0
 8001c8c:	d001      	beq.n	8001c92 <main+0x1ae>
 8001c8e:	b672      	cpsid	i
	while (1) {
 8001c90:	e7fe      	b.n	8001c90 <main+0x1ac>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8001c92:	0028      	movs	r0, r5
 8001c94:	f001 fe88 	bl	80039a8 <HAL_I2CEx_ConfigDigitalFilter>
 8001c98:	1e05      	subs	r5, r0, #0
 8001c9a:	d001      	beq.n	8001ca0 <main+0x1bc>
 8001c9c:	b672      	cpsid	i
	while (1) {
 8001c9e:	e7fe      	b.n	8001c9e <main+0x1ba>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001ca0:	0001      	movs	r1, r0
 8001ca2:	220c      	movs	r2, #12
 8001ca4:	a813      	add	r0, sp, #76	@ 0x4c
 8001ca6:	f005 fbe1 	bl	800746c <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001caa:	221c      	movs	r2, #28
 8001cac:	0029      	movs	r1, r5
 8001cae:	a81a      	add	r0, sp, #104	@ 0x68
 8001cb0:	f005 fbdc 	bl	800746c <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001cb4:	2234      	movs	r2, #52	@ 0x34
 8001cb6:	0029      	movs	r1, r5
 8001cb8:	a821      	add	r0, sp, #132	@ 0x84
 8001cba:	f005 fbd7 	bl	800746c <memset>
	htim1.Instance = TIM1;
 8001cbe:	4e6e      	ldr	r6, [pc, #440]	@ (8001e78 <main+0x394>)
 8001cc0:	4b6e      	ldr	r3, [pc, #440]	@ (8001e7c <main+0x398>)
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001cc2:	0030      	movs	r0, r6
	htim1.Instance = TIM1;
 8001cc4:	6033      	str	r3, [r6, #0]
	htim1.Init.Period = 65535 - 1;
 8001cc6:	4b6e      	ldr	r3, [pc, #440]	@ (8001e80 <main+0x39c>)
	htim1.Init.Prescaler = 0;
 8001cc8:	6075      	str	r5, [r6, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cca:	60b5      	str	r5, [r6, #8]
	htim1.Init.Period = 65535 - 1;
 8001ccc:	60f3      	str	r3, [r6, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cce:	6135      	str	r5, [r6, #16]
	htim1.Init.RepetitionCounter = 0;
 8001cd0:	6175      	str	r5, [r6, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd2:	61b5      	str	r5, [r6, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001cd4:	f002 fdb0 	bl	8004838 <HAL_TIM_PWM_Init>
 8001cd8:	2800      	cmp	r0, #0
 8001cda:	d001      	beq.n	8001ce0 <main+0x1fc>
 8001cdc:	b672      	cpsid	i
	while (1) {
 8001cde:	e7fe      	b.n	8001cde <main+0x1fa>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce0:	9013      	str	r0, [sp, #76]	@ 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ce2:	9014      	str	r0, [sp, #80]	@ 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce4:	9015      	str	r0, [sp, #84]	@ 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001ce6:	a913      	add	r1, sp, #76	@ 0x4c
 8001ce8:	0030      	movs	r0, r6
 8001cea:	f002 ff1b 	bl	8004b24 <HAL_TIMEx_MasterConfigSynchronization>
 8001cee:	2800      	cmp	r0, #0
 8001cf0:	d001      	beq.n	8001cf6 <main+0x212>
 8001cf2:	b672      	cpsid	i
	while (1) {
 8001cf4:	e7fe      	b.n	8001cf4 <main+0x210>
	sConfigOC.Pulse = 0;
 8001cf6:	2200      	movs	r2, #0
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cf8:	2360      	movs	r3, #96	@ 0x60
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8001cfa:	4f5f      	ldr	r7, [pc, #380]	@ (8001e78 <main+0x394>)
 8001cfc:	a91a      	add	r1, sp, #104	@ 0x68
 8001cfe:	0038      	movs	r0, r7
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d00:	931a      	str	r3, [sp, #104]	@ 0x68
	sConfigOC.Pulse = 0;
 8001d02:	921b      	str	r2, [sp, #108]	@ 0x6c
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d04:	921c      	str	r2, [sp, #112]	@ 0x70
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d06:	921d      	str	r2, [sp, #116]	@ 0x74
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d08:	921e      	str	r2, [sp, #120]	@ 0x78
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d0a:	921f      	str	r2, [sp, #124]	@ 0x7c
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d0c:	9220      	str	r2, [sp, #128]	@ 0x80
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8001d0e:	f002 fdf9 	bl	8004904 <HAL_TIM_PWM_ConfigChannel>
 8001d12:	2800      	cmp	r0, #0
 8001d14:	d001      	beq.n	8001d1a <main+0x236>
 8001d16:	b672      	cpsid	i
	while (1) {
 8001d18:	e7fe      	b.n	8001d18 <main+0x234>
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2)
 8001d1a:	2204      	movs	r2, #4
 8001d1c:	0038      	movs	r0, r7
 8001d1e:	a91a      	add	r1, sp, #104	@ 0x68
 8001d20:	f002 fdf0 	bl	8004904 <HAL_TIM_PWM_ConfigChannel>
 8001d24:	2800      	cmp	r0, #0
 8001d26:	d001      	beq.n	8001d2c <main+0x248>
 8001d28:	b672      	cpsid	i
	while (1) {
 8001d2a:	e7fe      	b.n	8001d2a <main+0x246>
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	019b      	lsls	r3, r3, #6
 8001d30:	9326      	str	r3, [sp, #152]	@ 0x98
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d32:	2380      	movs	r3, #128	@ 0x80
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d34:	9021      	str	r0, [sp, #132]	@ 0x84
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d36:	9022      	str	r0, [sp, #136]	@ 0x88
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d38:	9023      	str	r0, [sp, #140]	@ 0x8c
	sBreakDeadTimeConfig.DeadTime = 0;
 8001d3a:	9024      	str	r0, [sp, #144]	@ 0x90
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d3c:	9025      	str	r0, [sp, #148]	@ 0x94
	sBreakDeadTimeConfig.BreakFilter = 0;
 8001d3e:	9027      	str	r0, [sp, #156]	@ 0x9c
	sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001d40:	9028      	str	r0, [sp, #160]	@ 0xa0
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d42:	9029      	str	r0, [sp, #164]	@ 0xa4
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d44:	049b      	lsls	r3, r3, #18
	sBreakDeadTimeConfig.Break2Filter = 0;
 8001d46:	902b      	str	r0, [sp, #172]	@ 0xac
	sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001d48:	902c      	str	r0, [sp, #176]	@ 0xb0
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d4a:	902d      	str	r0, [sp, #180]	@ 0xb4
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001d4c:	a921      	add	r1, sp, #132	@ 0x84
 8001d4e:	0038      	movs	r0, r7
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d50:	932a      	str	r3, [sp, #168]	@ 0xa8
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001d52:	f002 ff17 	bl	8004b84 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d56:	1e06      	subs	r6, r0, #0
 8001d58:	d001      	beq.n	8001d5e <main+0x27a>
 8001d5a:	b672      	cpsid	i
	while (1) {
 8001d5c:	e7fe      	b.n	8001d5c <main+0x278>
	HAL_TIM_MspPostInit(&htim1);
 8001d5e:	0038      	movs	r0, r7
 8001d60:	f000 fb02 	bl	8002368 <HAL_TIM_MspPostInit>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001d64:	221c      	movs	r2, #28
 8001d66:	0031      	movs	r1, r6
 8001d68:	a81a      	add	r0, sp, #104	@ 0x68
 8001d6a:	f005 fb7f 	bl	800746c <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001d6e:	2234      	movs	r2, #52	@ 0x34
 8001d70:	0031      	movs	r1, r6
 8001d72:	a821      	add	r0, sp, #132	@ 0x84
 8001d74:	f005 fb7a 	bl	800746c <memset>
	htim16.Instance = TIM16;
 8001d78:	4d42      	ldr	r5, [pc, #264]	@ (8001e84 <main+0x3a0>)
 8001d7a:	4b43      	ldr	r3, [pc, #268]	@ (8001e88 <main+0x3a4>)
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK) {
 8001d7c:	0028      	movs	r0, r5
	htim16.Instance = TIM16;
 8001d7e:	602b      	str	r3, [r5, #0]
	htim16.Init.Period = 65535;
 8001d80:	4b42      	ldr	r3, [pc, #264]	@ (8001e8c <main+0x3a8>)
	htim16.Init.Prescaler = 0;
 8001d82:	606e      	str	r6, [r5, #4]
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d84:	60ae      	str	r6, [r5, #8]
	htim16.Init.Period = 65535;
 8001d86:	60eb      	str	r3, [r5, #12]
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d88:	612e      	str	r6, [r5, #16]
	htim16.Init.RepetitionCounter = 0;
 8001d8a:	616e      	str	r6, [r5, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d8c:	61ae      	str	r6, [r5, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK) {
 8001d8e:	f002 fd29 	bl	80047e4 <HAL_TIM_Base_Init>
 8001d92:	2800      	cmp	r0, #0
 8001d94:	d001      	beq.n	8001d9a <main+0x2b6>
 8001d96:	b672      	cpsid	i
	while (1) {
 8001d98:	e7fe      	b.n	8001d98 <main+0x2b4>
	if (HAL_TIM_PWM_Init(&htim16) != HAL_OK) {
 8001d9a:	0028      	movs	r0, r5
 8001d9c:	f002 fd4c 	bl	8004838 <HAL_TIM_PWM_Init>
 8001da0:	1e02      	subs	r2, r0, #0
 8001da2:	d001      	beq.n	8001da8 <main+0x2c4>
 8001da4:	b672      	cpsid	i
	while (1) {
 8001da6:	e7fe      	b.n	8001da6 <main+0x2c2>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001da8:	2360      	movs	r3, #96	@ 0x60
	sConfigOC.Pulse = 0;
 8001daa:	901b      	str	r0, [sp, #108]	@ 0x6c
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dac:	901c      	str	r0, [sp, #112]	@ 0x70
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001dae:	901d      	str	r0, [sp, #116]	@ 0x74
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001db0:	901e      	str	r0, [sp, #120]	@ 0x78
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001db2:	901f      	str	r0, [sp, #124]	@ 0x7c
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001db4:	9020      	str	r0, [sp, #128]	@ 0x80
	if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1)
 8001db6:	a91a      	add	r1, sp, #104	@ 0x68
 8001db8:	0028      	movs	r0, r5
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dba:	931a      	str	r3, [sp, #104]	@ 0x68
	if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1)
 8001dbc:	f002 fda2 	bl	8004904 <HAL_TIM_PWM_ConfigChannel>
 8001dc0:	2800      	cmp	r0, #0
 8001dc2:	d001      	beq.n	8001dc8 <main+0x2e4>
 8001dc4:	b672      	cpsid	i
	while (1) {
 8001dc6:	e7fe      	b.n	8001dc6 <main+0x2e2>
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dc8:	2380      	movs	r3, #128	@ 0x80
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001dca:	9021      	str	r0, [sp, #132]	@ 0x84
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001dcc:	9022      	str	r0, [sp, #136]	@ 0x88
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001dce:	9023      	str	r0, [sp, #140]	@ 0x8c
	sBreakDeadTimeConfig.DeadTime = 0;
 8001dd0:	9024      	str	r0, [sp, #144]	@ 0x90
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001dd2:	9025      	str	r0, [sp, #148]	@ 0x94
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dd4:	019b      	lsls	r3, r3, #6
	sBreakDeadTimeConfig.BreakFilter = 0;
 8001dd6:	9027      	str	r0, [sp, #156]	@ 0x9c
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dd8:	902d      	str	r0, [sp, #180]	@ 0xb4
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig)
 8001dda:	a921      	add	r1, sp, #132	@ 0x84
 8001ddc:	0028      	movs	r0, r5
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dde:	9326      	str	r3, [sp, #152]	@ 0x98
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig)
 8001de0:	f002 fed0 	bl	8004b84 <HAL_TIMEx_ConfigBreakDeadTime>
 8001de4:	1e06      	subs	r6, r0, #0
 8001de6:	d001      	beq.n	8001dec <main+0x308>
 8001de8:	b672      	cpsid	i
	while (1) {
 8001dea:	e7fe      	b.n	8001dea <main+0x306>
	HAL_TIM_MspPostInit(&htim16);
 8001dec:	0028      	movs	r0, r5
 8001dee:	f000 fabb 	bl	8002368 <HAL_TIM_MspPostInit>
	huart2.Instance = USART2;
 8001df2:	4827      	ldr	r0, [pc, #156]	@ (8001e90 <main+0x3ac>)
 8001df4:	4b27      	ldr	r3, [pc, #156]	@ (8001e94 <main+0x3b0>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001df6:	6086      	str	r6, [r0, #8]
	huart2.Instance = USART2;
 8001df8:	6003      	str	r3, [r0, #0]
	huart2.Init.BaudRate = 115200;
 8001dfa:	23e1      	movs	r3, #225	@ 0xe1
 8001dfc:	025b      	lsls	r3, r3, #9
 8001dfe:	6043      	str	r3, [r0, #4]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001e00:	230c      	movs	r3, #12
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001e02:	60c6      	str	r6, [r0, #12]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001e04:	6143      	str	r3, [r0, #20]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001e06:	6106      	str	r6, [r0, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e08:	6186      	str	r6, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e0a:	61c6      	str	r6, [r0, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e0c:	6206      	str	r6, [r0, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e0e:	6246      	str	r6, [r0, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e10:	6286      	str	r6, [r0, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001e12:	f003 f97f 	bl	8005114 <HAL_UART_Init>
 8001e16:	1e03      	subs	r3, r0, #0
 8001e18:	d001      	beq.n	8001e1e <main+0x33a>
 8001e1a:	b672      	cpsid	i
	while (1) {
 8001e1c:	e7fe      	b.n	8001e1c <main+0x338>
	hrtc.Instance = RTC;
 8001e1e:	481e      	ldr	r0, [pc, #120]	@ (8001e98 <main+0x3b4>)
 8001e20:	4a1e      	ldr	r2, [pc, #120]	@ (8001e9c <main+0x3b8>)
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001e22:	6083      	str	r3, [r0, #8]
	hrtc.Instance = RTC;
 8001e24:	6002      	str	r2, [r0, #0]
	hrtc.Init.AsynchPrediv = 127;
 8001e26:	227f      	movs	r2, #127	@ 0x7f
 8001e28:	60c2      	str	r2, [r0, #12]
	hrtc.Init.SynchPrediv = 255;
 8001e2a:	3280      	adds	r2, #128	@ 0x80
 8001e2c:	6102      	str	r2, [r0, #16]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001e2e:	2280      	movs	r2, #128	@ 0x80
 8001e30:	05d2      	lsls	r2, r2, #23
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001e32:	6143      	str	r3, [r0, #20]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001e34:	6183      	str	r3, [r0, #24]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001e36:	61c3      	str	r3, [r0, #28]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001e38:	6202      	str	r2, [r0, #32]
	hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001e3a:	6243      	str	r3, [r0, #36]	@ 0x24
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8001e3c:	f002 fa4c 	bl	80042d8 <HAL_RTC_Init>
 8001e40:	1e06      	subs	r6, r0, #0
 8001e42:	d02d      	beq.n	8001ea0 <main+0x3bc>
 8001e44:	b672      	cpsid	i
	while (1) {
 8001e46:	e7fe      	b.n	8001e46 <main+0x362>
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	50000c00 	.word	0x50000c00
 8001e50:	00000c04 	.word	0x00000c04
 8001e54:	50000400 	.word	0x50000400
 8001e58:	20000710 	.word	0x20000710
 8001e5c:	40012400 	.word	0x40012400
 8001e60:	04000002 	.word	0x04000002
 8001e64:	10000010 	.word	0x10000010
 8001e68:	14000020 	.word	0x14000020
 8001e6c:	20000660 	.word	0x20000660
 8001e70:	40005400 	.word	0x40005400
 8001e74:	10b17db5 	.word	0x10b17db5
 8001e78:	200005e8 	.word	0x200005e8
 8001e7c:	40012c00 	.word	0x40012c00
 8001e80:	0000fffe 	.word	0x0000fffe
 8001e84:	2000059c 	.word	0x2000059c
 8001e88:	40014400 	.word	0x40014400
 8001e8c:	0000ffff 	.word	0x0000ffff
 8001e90:	20000508 	.word	0x20000508
 8001e94:	40004400 	.word	0x40004400
 8001e98:	20000634 	.word	0x20000634
 8001e9c:	40002800 	.word	0x40002800
	HAL_ADCEx_Calibration_Start(&hadc1);
 8001ea0:	0020      	movs	r0, r4
 8001ea2:	f000 ff43 	bl	8002d2c <HAL_ADCEx_Calibration_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001ea6:	0031      	movs	r1, r6
 8001ea8:	0038      	movs	r0, r7
 8001eaa:	f002 fe37 	bl	8004b1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001eae:	2104      	movs	r1, #4
 8001eb0:	0038      	movs	r0, r7
 8001eb2:	f002 fe33 	bl	8004b1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8001eb6:	0031      	movs	r1, r6
 8001eb8:	0028      	movs	r0, r5
 8001eba:	f002 fe2f 	bl	8004b1c <HAL_TIM_PWM_Start>
	ssd1306_TestDrawBitmap();
 8001ebe:	f005 f9a7 	bl	8007210 <ssd1306_TestDrawBitmap>
	ssd1306_Init();
 8001ec2:	f005 f941 	bl	8007148 <ssd1306_Init>
	ssd1306_SetCursor(15, 2);
 8001ec6:	2102      	movs	r1, #2
 8001ec8:	200f      	movs	r0, #15
 8001eca:	f005 f8e1 	bl	8007090 <ssd1306_SetCursor>
	ssd1306_WriteString("STARTING", Font_11x18, White);
 8001ece:	4c5a      	ldr	r4, [pc, #360]	@ (8002038 <main+0x554>)
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	6862      	ldr	r2, [r4, #4]
 8001ed4:	6821      	ldr	r1, [r4, #0]
 8001ed6:	4859      	ldr	r0, [pc, #356]	@ (800203c <main+0x558>)
 8001ed8:	f005 f8c6 	bl	8007068 <ssd1306_WriteString>
	ssd1306_SetCursor(14, 27);
 8001edc:	211b      	movs	r1, #27
 8001ede:	200e      	movs	r0, #14
 8001ee0:	f005 f8d6 	bl	8007090 <ssd1306_SetCursor>
	ssd1306_WriteString("FREERTOS", Font_11x18, White);
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	6821      	ldr	r1, [r4, #0]
 8001ee8:	6862      	ldr	r2, [r4, #4]
 8001eea:	4855      	ldr	r0, [pc, #340]	@ (8002040 <main+0x55c>)
 8001eec:	f005 f8bc 	bl	8007068 <ssd1306_WriteString>
	ssd1306_SetCursor(45, 46);
 8001ef0:	212e      	movs	r1, #46	@ 0x2e
 8001ef2:	202d      	movs	r0, #45	@ 0x2d
 8001ef4:	f005 f8cc 	bl	8007090 <ssd1306_SetCursor>
	ssd1306_WriteString("STM", Font_11x18, White);
 8001ef8:	cc06      	ldmia	r4!, {r1, r2}
 8001efa:	2301      	movs	r3, #1
 8001efc:	4851      	ldr	r0, [pc, #324]	@ (8002044 <main+0x560>)
 8001efe:	f005 f8b3 	bl	8007068 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001f02:	f005 f831 	bl	8006f68 <ssd1306_UpdateScreen>
	HAL_Delay(1000);
 8001f06:	20fa      	movs	r0, #250	@ 0xfa
 8001f08:	0080      	lsls	r0, r0, #2
 8001f0a:	f000 fb7f 	bl	800260c <HAL_Delay>
	ssd1306_Fill(Black);
 8001f0e:	0030      	movs	r0, r6
 8001f10:	f005 f81c 	bl	8006f4c <ssd1306_Fill>
	dev_ctx.write_reg = platform_write;
 8001f14:	4c4c      	ldr	r4, [pc, #304]	@ (8002048 <main+0x564>)
 8001f16:	4b4d      	ldr	r3, [pc, #308]	@ (800204c <main+0x568>)
	lis2dw12_device_id_get(&dev_ctx, &whoamI);
 8001f18:	494d      	ldr	r1, [pc, #308]	@ (8002050 <main+0x56c>)
	dev_ctx.write_reg = platform_write;
 8001f1a:	6023      	str	r3, [r4, #0]
	dev_ctx.read_reg = platform_read;
 8001f1c:	4b4d      	ldr	r3, [pc, #308]	@ (8002054 <main+0x570>)
	lis2dw12_device_id_get(&dev_ctx, &whoamI);
 8001f1e:	0020      	movs	r0, r4
	dev_ctx.read_reg = platform_read;
 8001f20:	6063      	str	r3, [r4, #4]
	dev_ctx.handle = &SENSOR_BUS;
 8001f22:	4b4d      	ldr	r3, [pc, #308]	@ (8002058 <main+0x574>)
 8001f24:	60e3      	str	r3, [r4, #12]
	lis2dw12_device_id_get(&dev_ctx, &whoamI);
 8001f26:	f004 ff6f 	bl	8006e08 <lis2dw12_device_id_get>
	lis2dw12_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	0020      	movs	r0, r4
 8001f2e:	f004 ff72 	bl	8006e16 <lis2dw12_reset_set>
		lis2dw12_reset_get(&dev_ctx, &rst);
 8001f32:	4d4a      	ldr	r5, [pc, #296]	@ (800205c <main+0x578>)
 8001f34:	0020      	movs	r0, r4
 8001f36:	0029      	movs	r1, r5
 8001f38:	f004 ff87 	bl	8006e4a <lis2dw12_reset_get>
	} while (rst);
 8001f3c:	782d      	ldrb	r5, [r5, #0]
 8001f3e:	2d00      	cmp	r5, #0
 8001f40:	d1f7      	bne.n	8001f32 <main+0x44e>
	lis2dw12_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 8001f42:	2101      	movs	r1, #1
 8001f44:	0020      	movs	r0, r4
 8001f46:	f004 ff03 	bl	8006d50 <lis2dw12_block_data_update_set>
	lis2dw12_full_scale_set(&dev_ctx, LIS2DW12_2g);
 8001f4a:	0029      	movs	r1, r5
 8001f4c:	0020      	movs	r0, r4
 8001f4e:	f004 ff19 	bl	8006d84 <lis2dw12_full_scale_set>
	lis2dw12_filter_path_set(&dev_ctx, LIS2DW12_LPF_ON_OUT);
 8001f52:	0029      	movs	r1, r5
 8001f54:	0020      	movs	r0, r4
 8001f56:	f004 ff85 	bl	8006e64 <lis2dw12_filter_path_set>
	lis2dw12_filter_bandwidth_set(&dev_ctx, LIS2DW12_ODR_DIV_4);
 8001f5a:	2101      	movs	r1, #1
 8001f5c:	0020      	movs	r0, r4
 8001f5e:	f004 ffb5 	bl	8006ecc <lis2dw12_filter_bandwidth_set>
	lis2dw12_power_mode_set(&dev_ctx, LIS2DW12_HIGH_PERFORMANCE);
 8001f62:	2104      	movs	r1, #4
 8001f64:	0020      	movs	r0, r4
 8001f66:	f004 fe8b 	bl	8006c80 <lis2dw12_power_mode_set>
	lis2dw12_data_rate_set(&dev_ctx, LIS2DW12_XL_ODR_25Hz);
 8001f6a:	2103      	movs	r1, #3
 8001f6c:	0020      	movs	r0, r4
 8001f6e:	f004 febe 	bl	8006cee <lis2dw12_data_rate_set>
	i2cMutexHandle = osMutexCreate(osMutex(i2cMutex));
 8001f72:	a806      	add	r0, sp, #24
	osMutexDef(i2cMutex);
 8001f74:	9506      	str	r5, [sp, #24]
 8001f76:	9507      	str	r5, [sp, #28]
	i2cMutexHandle = osMutexCreate(osMutex(i2cMutex));
 8001f78:	f003 f976 	bl	8005268 <osMutexCreate>
 8001f7c:	4b38      	ldr	r3, [pc, #224]	@ (8002060 <main+0x57c>)
	adcSemHandle = osSemaphoreCreate(osSemaphore(adcSem), 1);
 8001f7e:	2101      	movs	r1, #1
	i2cMutexHandle = osMutexCreate(osMutex(i2cMutex));
 8001f80:	6018      	str	r0, [r3, #0]
	adcSemHandle = osSemaphoreCreate(osSemaphore(adcSem), 1);
 8001f82:	a808      	add	r0, sp, #32
	osSemaphoreDef(adcSem);
 8001f84:	9508      	str	r5, [sp, #32]
 8001f86:	9509      	str	r5, [sp, #36]	@ 0x24
	adcSemHandle = osSemaphoreCreate(osSemaphore(adcSem), 1);
 8001f88:	f003 f9be 	bl	8005308 <osSemaphoreCreate>
 8001f8c:	4b35      	ldr	r3, [pc, #212]	@ (8002064 <main+0x580>)
	KnightTimerHandle = osTimerCreate(osTimer(KnightTimer), osTimerPeriodic,
 8001f8e:	002a      	movs	r2, r5
	adcSemHandle = osSemaphoreCreate(osSemaphore(adcSem), 1);
 8001f90:	6018      	str	r0, [r3, #0]
	osTimerDef(KnightTimer, vTimerCallback_KnightRider);
 8001f92:	4b35      	ldr	r3, [pc, #212]	@ (8002068 <main+0x584>)
	KnightTimerHandle = osTimerCreate(osTimer(KnightTimer), osTimerPeriodic,
 8001f94:	2101      	movs	r1, #1
 8001f96:	a80a      	add	r0, sp, #40	@ 0x28
	osTimerDef(KnightTimer, vTimerCallback_KnightRider);
 8001f98:	930a      	str	r3, [sp, #40]	@ 0x28
 8001f9a:	950b      	str	r5, [sp, #44]	@ 0x2c
	KnightTimerHandle = osTimerCreate(osTimer(KnightTimer), osTimerPeriodic,
 8001f9c:	f003 f926 	bl	80051ec <osTimerCreate>
 8001fa0:	4b32      	ldr	r3, [pc, #200]	@ (800206c <main+0x588>)
	osTimerStart(KnightTimerHandle, 100);
 8001fa2:	2164      	movs	r1, #100	@ 0x64
	KnightTimerHandle = osTimerCreate(osTimer(KnightTimer), osTimerPeriodic,
 8001fa4:	6018      	str	r0, [r3, #0]
	osTimerStart(KnightTimerHandle, 100);
 8001fa6:	f003 f937 	bl	8005218 <osTimerStart>
	dataQueueHandle = xQueueCreate(5, sizeof(SystemMessage_t));
 8001faa:	2106      	movs	r1, #6
 8001fac:	002a      	movs	r2, r5
 8001fae:	2005      	movs	r0, #5
 8001fb0:	f003 fb1d 	bl	80055ee <xQueueGenericCreate>
 8001fb4:	4b2e      	ldr	r3, [pc, #184]	@ (8002070 <main+0x58c>)
	osThreadDef(TaskADC, vTaskADC, osPriorityHigh, 0, 96);
 8001fb6:	4c2f      	ldr	r4, [pc, #188]	@ (8002074 <main+0x590>)
	dataQueueHandle = xQueueCreate(5, sizeof(SystemMessage_t));
 8001fb8:	6018      	str	r0, [r3, #0]
	osThreadDef(TaskADC, vTaskADC, osPriorityHigh, 0, 96);
 8001fba:	a80c      	add	r0, sp, #48	@ 0x30
 8001fbc:	0022      	movs	r2, r4
 8001fbe:	0003      	movs	r3, r0
 8001fc0:	cac2      	ldmia	r2!, {r1, r6, r7}
 8001fc2:	c3c2      	stmia	r3!, {r1, r6, r7}
 8001fc4:	cac2      	ldmia	r2!, {r1, r6, r7}
 8001fc6:	c3c2      	stmia	r3!, {r1, r6, r7}
 8001fc8:	6812      	ldr	r2, [r2, #0]
	TaskADCHandle = osThreadCreate(osThread(TaskADC), NULL);
 8001fca:	0029      	movs	r1, r5
	osThreadDef(TaskADC, vTaskADC, osPriorityHigh, 0, 96);
 8001fcc:	601a      	str	r2, [r3, #0]
	TaskADCHandle = osThreadCreate(osThread(TaskADC), NULL);
 8001fce:	f003 f8da 	bl	8005186 <osThreadCreate>
 8001fd2:	4b29      	ldr	r3, [pc, #164]	@ (8002078 <main+0x594>)
 8001fd4:	6018      	str	r0, [r3, #0]
	osThreadDef(TaskLis2dw12, vTaskLis2dw12, osPriorityAboveNormal, 0, 96);
 8001fd6:	0023      	movs	r3, r4
 8001fd8:	a813      	add	r0, sp, #76	@ 0x4c
 8001fda:	0002      	movs	r2, r0
 8001fdc:	331c      	adds	r3, #28
 8001fde:	cbc2      	ldmia	r3!, {r1, r6, r7}
 8001fe0:	c2c2      	stmia	r2!, {r1, r6, r7}
 8001fe2:	cbc2      	ldmia	r3!, {r1, r6, r7}
 8001fe4:	c2c2      	stmia	r2!, {r1, r6, r7}
 8001fe6:	681b      	ldr	r3, [r3, #0]
	TaskLis2dw12Handle = osThreadCreate(osThread(TaskLis2dw12), NULL);
 8001fe8:	0029      	movs	r1, r5
	osThreadDef(TaskLis2dw12, vTaskLis2dw12, osPriorityAboveNormal, 0, 96);
 8001fea:	6013      	str	r3, [r2, #0]
	TaskLis2dw12Handle = osThreadCreate(osThread(TaskLis2dw12), NULL);
 8001fec:	f003 f8cb 	bl	8005186 <osThreadCreate>
 8001ff0:	4b22      	ldr	r3, [pc, #136]	@ (800207c <main+0x598>)
 8001ff2:	6018      	str	r0, [r3, #0]
	osThreadDef(TaskUART, vTaskUART, osPriorityBelowNormal, 0, 96);
 8001ff4:	0023      	movs	r3, r4
 8001ff6:	a81a      	add	r0, sp, #104	@ 0x68
 8001ff8:	0002      	movs	r2, r0
 8001ffa:	3338      	adds	r3, #56	@ 0x38
 8001ffc:	cbc2      	ldmia	r3!, {r1, r6, r7}
 8001ffe:	c2c2      	stmia	r2!, {r1, r6, r7}
 8002000:	cbc2      	ldmia	r3!, {r1, r6, r7}
 8002002:	c2c2      	stmia	r2!, {r1, r6, r7}
 8002004:	681b      	ldr	r3, [r3, #0]
	TaskUARTHandle = osThreadCreate(osThread(TaskUART), NULL);
 8002006:	0029      	movs	r1, r5
	osThreadDef(TaskUART, vTaskUART, osPriorityBelowNormal, 0, 96);
 8002008:	6013      	str	r3, [r2, #0]
	TaskUARTHandle = osThreadCreate(osThread(TaskUART), NULL);
 800200a:	f003 f8bc 	bl	8005186 <osThreadCreate>
 800200e:	4b1c      	ldr	r3, [pc, #112]	@ (8002080 <main+0x59c>)
 8002010:	6018      	str	r0, [r3, #0]
	osThreadDef(TaskSsd1306, vTaskSsd1306, osPriorityBelowNormal, 0, 128);
 8002012:	0023      	movs	r3, r4
 8002014:	a821      	add	r0, sp, #132	@ 0x84
 8002016:	0002      	movs	r2, r0
 8002018:	3354      	adds	r3, #84	@ 0x54
 800201a:	cb52      	ldmia	r3!, {r1, r4, r6}
 800201c:	c252      	stmia	r2!, {r1, r4, r6}
 800201e:	cb52      	ldmia	r3!, {r1, r4, r6}
 8002020:	c252      	stmia	r2!, {r1, r4, r6}
 8002022:	681b      	ldr	r3, [r3, #0]
	TaskSsd1306Handle = osThreadCreate(osThread(TaskSsd1306), NULL);
 8002024:	0029      	movs	r1, r5
	osThreadDef(TaskSsd1306, vTaskSsd1306, osPriorityBelowNormal, 0, 128);
 8002026:	6013      	str	r3, [r2, #0]
	TaskSsd1306Handle = osThreadCreate(osThread(TaskSsd1306), NULL);
 8002028:	f003 f8ad 	bl	8005186 <osThreadCreate>
 800202c:	4b15      	ldr	r3, [pc, #84]	@ (8002084 <main+0x5a0>)
 800202e:	6018      	str	r0, [r3, #0]
	osKernelStart();
 8002030:	f003 f8a4 	bl	800517c <osKernelStart>
	while (1) {
 8002034:	e7fe      	b.n	8002034 <main+0x550>
 8002036:	46c0      	nop			@ (mov r8, r8)
 8002038:	20000014 	.word	0x20000014
 800203c:	08008002 	.word	0x08008002
 8002040:	0800800b 	.word	0x0800800b
 8002044:	08008014 	.word	0x08008014
 8002048:	200007b4 	.word	0x200007b4
 800204c:	08001485 	.word	0x08001485
 8002050:	20000795 	.word	0x20000795
 8002054:	08001469 	.word	0x08001469
 8002058:	20000660 	.word	0x20000660
 800205c:	20000794 	.word	0x20000794
 8002060:	200004f0 	.word	0x200004f0
 8002064:	200004ec 	.word	0x200004ec
 8002068:	080013e9 	.word	0x080013e9
 800206c:	200004f4 	.word	0x200004f4
 8002070:	200004e8 	.word	0x200004e8
 8002074:	08007efc 	.word	0x08007efc
 8002078:	20000504 	.word	0x20000504
 800207c:	20000500 	.word	0x20000500
 8002080:	200004fc 	.word	0x200004fc
 8002084:	200004f8 	.word	0x200004f8

08002088 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8002088:	b510      	push	{r4, lr}
	osSemaphoreRelease(adcSemHandle);
 800208a:	4b02      	ldr	r3, [pc, #8]	@ (8002094 <HAL_ADC_ConvCpltCallback+0xc>)
 800208c:	6818      	ldr	r0, [r3, #0]
 800208e:	f003 f981 	bl	8005394 <osSemaphoreRelease>
}
 8002092:	bd10      	pop	{r4, pc}
 8002094:	200004ec 	.word	0x200004ec

08002098 <Uart_Append_Int>:
void Uart_Append_Int(char *buff, char *label, int value) {
 8002098:	b530      	push	{r4, r5, lr}
 800209a:	0015      	movs	r5, r2
 800209c:	0004      	movs	r4, r0
 800209e:	b085      	sub	sp, #20
	strcat(buff, label);
 80020a0:	f005 f9ec 	bl	800747c <strcat>
	itoa(value, temp, 10);
 80020a4:	220a      	movs	r2, #10
 80020a6:	a901      	add	r1, sp, #4
 80020a8:	0028      	movs	r0, r5
 80020aa:	f005 f8e1 	bl	8007270 <itoa>
	strcat(buff, temp);
 80020ae:	0020      	movs	r0, r4
 80020b0:	a901      	add	r1, sp, #4
 80020b2:	f005 f9e3 	bl	800747c <strcat>
}
 80020b6:	b005      	add	sp, #20
 80020b8:	bd30      	pop	{r4, r5, pc}
	...

080020bc <vTaskUART>:
void vTaskUART(void const *argument) {
 80020bc:	b570      	push	{r4, r5, r6, lr}
		ulTaskNotifyTake(pdTRUE, osWaitForever);
 80020be:	2501      	movs	r5, #1
 80020c0:	426d      	negs	r5, r5
 80020c2:	0029      	movs	r1, r5
 80020c4:	2001      	movs	r0, #1
 80020c6:	f004 fa41 	bl	800654c <ulTaskNotifyTake>
		uart_buff[0] = '\0';
 80020ca:	2300      	movs	r3, #0
 80020cc:	4c13      	ldr	r4, [pc, #76]	@ (800211c <vTaskUART+0x60>)
		Uart_Append_Int(uart_buff, "P:", last_pitch);
 80020ce:	4914      	ldr	r1, [pc, #80]	@ (8002120 <vTaskUART+0x64>)
		uart_buff[0] = '\0';
 80020d0:	7023      	strb	r3, [r4, #0]
		Uart_Append_Int(uart_buff, "P:", last_pitch);
 80020d2:	4b14      	ldr	r3, [pc, #80]	@ (8002124 <vTaskUART+0x68>)
 80020d4:	0020      	movs	r0, r4
 80020d6:	881a      	ldrh	r2, [r3, #0]
 80020d8:	f7ff ffde 	bl	8002098 <Uart_Append_Int>
		Uart_Append_Int(uart_buff, "R:", last_roll);
 80020dc:	4b12      	ldr	r3, [pc, #72]	@ (8002128 <vTaskUART+0x6c>)
 80020de:	0020      	movs	r0, r4
 80020e0:	881a      	ldrh	r2, [r3, #0]
 80020e2:	4912      	ldr	r1, [pc, #72]	@ (800212c <vTaskUART+0x70>)
 80020e4:	f7ff ffd8 	bl	8002098 <Uart_Append_Int>
		Uart_Append_Int(uart_buff, "T:", last_temp);
 80020e8:	4b11      	ldr	r3, [pc, #68]	@ (8002130 <vTaskUART+0x74>)
 80020ea:	0020      	movs	r0, r4
 80020ec:	881a      	ldrh	r2, [r3, #0]
 80020ee:	4911      	ldr	r1, [pc, #68]	@ (8002134 <vTaskUART+0x78>)
 80020f0:	f7ff ffd2 	bl	8002098 <Uart_Append_Int>
		Uart_Append_Int(uart_buff, "L:", last_light);
 80020f4:	4b10      	ldr	r3, [pc, #64]	@ (8002138 <vTaskUART+0x7c>)
 80020f6:	0020      	movs	r0, r4
 80020f8:	881a      	ldrh	r2, [r3, #0]
 80020fa:	4910      	ldr	r1, [pc, #64]	@ (800213c <vTaskUART+0x80>)
 80020fc:	f7ff ffcc 	bl	8002098 <Uart_Append_Int>
		strcat(uart_buff, "\r\n");
 8002100:	490f      	ldr	r1, [pc, #60]	@ (8002140 <vTaskUART+0x84>)
 8002102:	0020      	movs	r0, r4
 8002104:	f005 f9ba 	bl	800747c <strcat>
		HAL_UART_Transmit(&huart2, (uint8_t*) uart_buff, strlen(uart_buff),
 8002108:	0020      	movs	r0, r4
 800210a:	f7fd fffd 	bl	8000108 <strlen>
 800210e:	2364      	movs	r3, #100	@ 0x64
 8002110:	b282      	uxth	r2, r0
 8002112:	0021      	movs	r1, r4
 8002114:	480b      	ldr	r0, [pc, #44]	@ (8002144 <vTaskUART+0x88>)
 8002116:	f002 ff2e 	bl	8004f76 <HAL_UART_Transmit>
	for (;;) {
 800211a:	e7d2      	b.n	80020c2 <vTaskUART+0x6>
 800211c:	200004c8 	.word	0x200004c8
 8002120:	08008018 	.word	0x08008018
 8002124:	2000077a 	.word	0x2000077a
 8002128:	20000778 	.word	0x20000778
 800212c:	0800801b 	.word	0x0800801b
 8002130:	2000077e 	.word	0x2000077e
 8002134:	08007ff8 	.word	0x08007ff8
 8002138:	2000077c 	.word	0x2000077c
 800213c:	08007ffd 	.word	0x08007ffd
 8002140:	0800801e 	.word	0x0800801e
 8002144:	20000508 	.word	0x20000508

08002148 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM3) {
 8002148:	4b03      	ldr	r3, [pc, #12]	@ (8002158 <HAL_TIM_PeriodElapsedCallback+0x10>)
 800214a:	6802      	ldr	r2, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800214c:	b510      	push	{r4, lr}
	if (htim->Instance == TIM3) {
 800214e:	429a      	cmp	r2, r3
 8002150:	d101      	bne.n	8002156 <HAL_TIM_PeriodElapsedCallback+0xe>
		HAL_IncTick();
 8002152:	f000 fa49 	bl	80025e8 <HAL_IncTick>
}
 8002156:	bd10      	pop	{r4, pc}
 8002158:	40000400 	.word	0x40000400

0800215c <Error_Handler>:
 800215c:	b672      	cpsid	i
	while (1) {
 800215e:	e7fe      	b.n	800215e <Error_Handler+0x2>

08002160 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002160:	b507      	push	{r0, r1, r2, lr}

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002162:	2101      	movs	r1, #1
 8002164:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <HAL_MspInit+0x34>)
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002166:	2002      	movs	r0, #2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002168:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800216a:	4240      	negs	r0, r0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800216c:	430a      	orrs	r2, r1
 800216e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002170:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002172:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8002174:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002176:	9200      	str	r2, [sp, #0]
 8002178:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800217a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800217c:	0549      	lsls	r1, r1, #21
 800217e:	430a      	orrs	r2, r1
 8002180:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002184:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8002186:	400b      	ands	r3, r1
 8002188:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800218a:	2103      	movs	r1, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 800218c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800218e:	f000 fe7f 	bl	8002e90 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002192:	bd07      	pop	{r0, r1, r2, pc}
 8002194:	40021000 	.word	0x40021000

08002198 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002198:	b530      	push	{r4, r5, lr}
 800219a:	0005      	movs	r5, r0
 800219c:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219e:	2214      	movs	r2, #20
 80021a0:	2100      	movs	r1, #0
 80021a2:	a803      	add	r0, sp, #12
 80021a4:	f005 f962 	bl	800746c <memset>
  if(hadc->Instance==ADC1)
 80021a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002220 <HAL_ADC_MspInit+0x88>)
 80021aa:	682a      	ldr	r2, [r5, #0]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d134      	bne.n	800221a <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80021b0:	2180      	movs	r1, #128	@ 0x80
 80021b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002224 <HAL_ADC_MspInit+0x8c>)
 80021b4:	0349      	lsls	r1, r1, #13
 80021b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b8:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 80021ba:	430a      	orrs	r2, r1
 80021bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80021be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC_CLK_ENABLE();
 80021c2:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c4:	2101      	movs	r1, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 80021c6:	9201      	str	r2, [sp, #4]
 80021c8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021cc:	430a      	orrs	r2, r1
 80021ce:	635a      	str	r2, [r3, #52]	@ 0x34
 80021d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021d2:	400b      	ands	r3, r1
 80021d4:	9302      	str	r3, [sp, #8]
 80021d6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80021d8:	2333      	movs	r3, #51	@ 0x33
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021da:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80021dc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021de:	3b30      	subs	r3, #48	@ 0x30
 80021e0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e2:	f000 ffbb 	bl	800315c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80021e6:	4c10      	ldr	r4, [pc, #64]	@ (8002228 <HAL_ADC_MspInit+0x90>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80021e8:	2280      	movs	r2, #128	@ 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 80021ea:	4b10      	ldr	r3, [pc, #64]	@ (800222c <HAL_ADC_MspInit+0x94>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80021ec:	6122      	str	r2, [r4, #16]
    hdma_adc1.Instance = DMA1_Channel1;
 80021ee:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80021f0:	2305      	movs	r3, #5
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021f2:	1892      	adds	r2, r2, r2
 80021f4:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021f6:	2280      	movs	r2, #128	@ 0x80
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80021f8:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021fa:	2300      	movs	r3, #0
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021fc:	00d2      	lsls	r2, r2, #3
    hdma_adc1.Init.Mode = DMA_NORMAL;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021fe:	0020      	movs	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002200:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002202:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002204:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002206:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002208:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800220a:	f000 feb1 	bl	8002f70 <HAL_DMA_Init>
 800220e:	2800      	cmp	r0, #0
 8002210:	d001      	beq.n	8002216 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 8002212:	f7ff ffa3 	bl	800215c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002216:	652c      	str	r4, [r5, #80]	@ 0x50
 8002218:	62a5      	str	r5, [r4, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800221a:	b009      	add	sp, #36	@ 0x24
 800221c:	bd30      	pop	{r4, r5, pc}
 800221e:	46c0      	nop			@ (mov r8, r8)
 8002220:	40012400 	.word	0x40012400
 8002224:	40021000 	.word	0x40021000
 8002228:	200006b4 	.word	0x200006b4
 800222c:	40020008 	.word	0x40020008

08002230 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002230:	b510      	push	{r4, lr}
 8002232:	0004      	movs	r4, r0
 8002234:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002236:	2214      	movs	r2, #20
 8002238:	2100      	movs	r1, #0
 800223a:	a803      	add	r0, sp, #12
 800223c:	f005 f916 	bl	800746c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002240:	2218      	movs	r2, #24
 8002242:	2100      	movs	r1, #0
 8002244:	a808      	add	r0, sp, #32
 8002246:	f005 f911 	bl	800746c <memset>
  if(hi2c->Instance==I2C1)
 800224a:	4b17      	ldr	r3, [pc, #92]	@ (80022a8 <HAL_I2C_MspInit+0x78>)
 800224c:	6822      	ldr	r2, [r4, #0]
 800224e:	429a      	cmp	r2, r3
 8002250:	d127      	bne.n	80022a2 <HAL_I2C_MspInit+0x72>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002252:	2320      	movs	r3, #32
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002254:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002256:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002258:	f001 ff2e 	bl	80040b8 <HAL_RCCEx_PeriphCLKConfig>
 800225c:	2800      	cmp	r0, #0
 800225e:	d001      	beq.n	8002264 <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 8002260:	f7ff ff7c 	bl	800215c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002264:	2202      	movs	r2, #2
 8002266:	4c11      	ldr	r4, [pc, #68]	@ (80022ac <HAL_I2C_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002268:	4811      	ldr	r0, [pc, #68]	@ (80022b0 <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800226a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800226c:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800226e:	4313      	orrs	r3, r2
 8002270:	6363      	str	r3, [r4, #52]	@ 0x34
 8002272:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002274:	4013      	ands	r3, r2
 8002276:	9301      	str	r3, [sp, #4]
 8002278:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800227a:	23c0      	movs	r3, #192	@ 0xc0
 800227c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800227e:	3bae      	subs	r3, #174	@ 0xae
 8002280:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002286:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002288:	3306      	adds	r3, #6
 800228a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800228c:	f000 ff66 	bl	800315c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002290:	2280      	movs	r2, #128	@ 0x80
 8002292:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002294:	0392      	lsls	r2, r2, #14
 8002296:	4313      	orrs	r3, r2
 8002298:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800229a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800229c:	4013      	ands	r3, r2
 800229e:	9302      	str	r3, [sp, #8]
 80022a0:	9b02      	ldr	r3, [sp, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80022a2:	b00e      	add	sp, #56	@ 0x38
 80022a4:	bd10      	pop	{r4, pc}
 80022a6:	46c0      	nop			@ (mov r8, r8)
 80022a8:	40005400 	.word	0x40005400
 80022ac:	40021000 	.word	0x40021000
 80022b0:	50000400 	.word	0x50000400

080022b4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80022b4:	b510      	push	{r4, lr}
 80022b6:	0004      	movs	r4, r0
 80022b8:	b088      	sub	sp, #32
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022ba:	2218      	movs	r2, #24
 80022bc:	2100      	movs	r1, #0
 80022be:	a802      	add	r0, sp, #8
 80022c0:	f005 f8d4 	bl	800746c <memset>
  if(hrtc->Instance==RTC)
 80022c4:	4b10      	ldr	r3, [pc, #64]	@ (8002308 <HAL_RTC_MspInit+0x54>)
 80022c6:	6822      	ldr	r2, [r4, #0]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d11b      	bne.n	8002304 <HAL_RTC_MspInit+0x50>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80022cc:	2380      	movs	r3, #128	@ 0x80
 80022ce:	029b      	lsls	r3, r3, #10
 80022d0:	9302      	str	r3, [sp, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80022d2:	2380      	movs	r3, #128	@ 0x80

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022d4:	a802      	add	r0, sp, #8
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022da:	f001 feed 	bl	80040b8 <HAL_RCCEx_PeriphCLKConfig>
 80022de:	2800      	cmp	r0, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_RTC_MspInit+0x32>
    {
      Error_Handler();
 80022e2:	f7ff ff3b 	bl	800215c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80022e6:	2280      	movs	r2, #128	@ 0x80
 80022e8:	4b08      	ldr	r3, [pc, #32]	@ (800230c <HAL_RTC_MspInit+0x58>)
 80022ea:	0212      	lsls	r2, r2, #8
 80022ec:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80022ee:	430a      	orrs	r2, r1
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80022f0:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_RTC_ENABLE();
 80022f2:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80022f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80022f6:	00c9      	lsls	r1, r1, #3
 80022f8:	430a      	orrs	r2, r1
 80022fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80022fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022fe:	400b      	ands	r3, r1
 8002300:	9301      	str	r3, [sp, #4]
 8002302:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002304:	b008      	add	sp, #32
 8002306:	bd10      	pop	{r4, pc}
 8002308:	40002800 	.word	0x40002800
 800230c:	40021000 	.word	0x40021000

08002310 <HAL_TIM_PWM_MspInit>:
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8002310:	4b08      	ldr	r3, [pc, #32]	@ (8002334 <HAL_TIM_PWM_MspInit+0x24>)
 8002312:	6802      	ldr	r2, [r0, #0]
{
 8002314:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM1)
 8002316:	429a      	cmp	r2, r3
 8002318:	d109      	bne.n	800232e <HAL_TIM_PWM_MspInit+0x1e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800231a:	2180      	movs	r1, #128	@ 0x80
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <HAL_TIM_PWM_MspInit+0x28>)
 800231e:	0109      	lsls	r1, r1, #4
 8002320:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002322:	430a      	orrs	r2, r1
 8002324:	641a      	str	r2, [r3, #64]	@ 0x40
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	400b      	ands	r3, r1
 800232a:	9301      	str	r3, [sp, #4]
 800232c:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800232e:	b002      	add	sp, #8
 8002330:	4770      	bx	lr
 8002332:	46c0      	nop			@ (mov r8, r8)
 8002334:	40012c00 	.word	0x40012c00
 8002338:	40021000 	.word	0x40021000

0800233c <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM16)
 800233c:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <HAL_TIM_Base_MspInit+0x24>)
 800233e:	6802      	ldr	r2, [r0, #0]
{
 8002340:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM16)
 8002342:	429a      	cmp	r2, r3
 8002344:	d109      	bne.n	800235a <HAL_TIM_Base_MspInit+0x1e>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002346:	2180      	movs	r1, #128	@ 0x80
 8002348:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <HAL_TIM_Base_MspInit+0x28>)
 800234a:	0289      	lsls	r1, r1, #10
 800234c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800234e:	430a      	orrs	r2, r1
 8002350:	641a      	str	r2, [r3, #64]	@ 0x40
 8002352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002354:	400b      	ands	r3, r1
 8002356:	9301      	str	r3, [sp, #4]
 8002358:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 800235a:	b002      	add	sp, #8
 800235c:	4770      	bx	lr
 800235e:	46c0      	nop			@ (mov r8, r8)
 8002360:	40014400 	.word	0x40014400
 8002364:	40021000 	.word	0x40021000

08002368 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002368:	b530      	push	{r4, r5, lr}
 800236a:	0004      	movs	r4, r0
 800236c:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236e:	2214      	movs	r2, #20
 8002370:	2100      	movs	r1, #0
 8002372:	a803      	add	r0, sp, #12
 8002374:	f005 f87a 	bl	800746c <memset>
  if(htim->Instance==TIM1)
 8002378:	6823      	ldr	r3, [r4, #0]
 800237a:	4a20      	ldr	r2, [pc, #128]	@ (80023fc <HAL_TIM_MspPostInit+0x94>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d127      	bne.n	80023d0 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002380:	2501      	movs	r5, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002382:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002384:	4b1e      	ldr	r3, [pc, #120]	@ (8002400 <HAL_TIM_MspPostInit+0x98>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002386:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002388:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800238a:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800238c:	432a      	orrs	r2, r5
 800238e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002390:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002392:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002394:	402a      	ands	r2, r5
 8002396:	9200      	str	r2, [sp, #0]
 8002398:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800239a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800239c:	4322      	orrs	r2, r4
 800239e:	635a      	str	r2, [r3, #52]	@ 0x34
 80023a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a2:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a4:	4023      	ands	r3, r4
 80023a6:	9301      	str	r3, [sp, #4]
 80023a8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80023aa:	2380      	movs	r3, #128	@ 0x80
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80023b0:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b2:	f000 fed3 	bl	800315c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80023b6:	2308      	movs	r3, #8
 80023b8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023bc:	4811      	ldr	r0, [pc, #68]	@ (8002404 <HAL_TIM_MspPostInit+0x9c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023be:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023c4:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c6:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM16;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c8:	f000 fec8 	bl	800315c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM16_MspPostInit 1 */

    /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 80023cc:	b009      	add	sp, #36	@ 0x24
 80023ce:	bd30      	pop	{r4, r5, pc}
  else if(htim->Instance==TIM16)
 80023d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002408 <HAL_TIM_MspPostInit+0xa0>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d1fa      	bne.n	80023cc <HAL_TIM_MspPostInit+0x64>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d6:	2101      	movs	r1, #1
 80023d8:	4b09      	ldr	r3, [pc, #36]	@ (8002400 <HAL_TIM_MspPostInit+0x98>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023da:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023de:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e0:	430a      	orrs	r2, r1
 80023e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80023e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023e6:	400b      	ands	r3, r1
 80023e8:	9302      	str	r3, [sp, #8]
 80023ea:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023ec:	2340      	movs	r3, #64	@ 0x40
 80023ee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f0:	3b3e      	subs	r3, #62	@ 0x3e
 80023f2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM16;
 80023f4:	3303      	adds	r3, #3
 80023f6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f8:	a903      	add	r1, sp, #12
 80023fa:	e7e5      	b.n	80023c8 <HAL_TIM_MspPostInit+0x60>
 80023fc:	40012c00 	.word	0x40012c00
 8002400:	40021000 	.word	0x40021000
 8002404:	50000400 	.word	0x50000400
 8002408:	40014400 	.word	0x40014400

0800240c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800240c:	b510      	push	{r4, lr}
 800240e:	0004      	movs	r4, r0
 8002410:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002412:	2214      	movs	r2, #20
 8002414:	2100      	movs	r1, #0
 8002416:	a803      	add	r0, sp, #12
 8002418:	f005 f828 	bl	800746c <memset>
  if(huart->Instance==USART2)
 800241c:	4b10      	ldr	r3, [pc, #64]	@ (8002460 <HAL_UART_MspInit+0x54>)
 800241e:	6822      	ldr	r2, [r4, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d11b      	bne.n	800245c <HAL_UART_MspInit+0x50>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002424:	2180      	movs	r1, #128	@ 0x80
 8002426:	4b0f      	ldr	r3, [pc, #60]	@ (8002464 <HAL_UART_MspInit+0x58>)
 8002428:	0289      	lsls	r1, r1, #10
 800242a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 800242e:	430a      	orrs	r2, r1
 8002430:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002432:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002434:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 8002436:	400a      	ands	r2, r1
 8002438:	9201      	str	r2, [sp, #4]
 800243a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800243c:	2201      	movs	r2, #1
 800243e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002440:	4311      	orrs	r1, r2
 8002442:	6359      	str	r1, [r3, #52]	@ 0x34
 8002444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002446:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002448:	4013      	ands	r3, r2
 800244a:	9302      	str	r3, [sp, #8]
 800244c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800244e:	230c      	movs	r3, #12
 8002450:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002452:	3b0a      	subs	r3, #10
 8002454:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002456:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002458:	f000 fe80 	bl	800315c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800245c:	b008      	add	sp, #32
 800245e:	bd10      	pop	{r4, pc}
 8002460:	40004400 	.word	0x40004400
 8002464:	40021000 	.word	0x40021000

08002468 <HAL_InitTick>:
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002468:	2102      	movs	r1, #2
{
 800246a:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM3_CLK_ENABLE();
 800246c:	4b1f      	ldr	r3, [pc, #124]	@ (80024ec <HAL_InitTick+0x84>)
{
 800246e:	b086      	sub	sp, #24
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002470:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
{
 8002472:	0005      	movs	r5, r0
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002474:	430a      	orrs	r2, r1
 8002476:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800247a:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM3_CLK_ENABLE();
 800247c:	400b      	ands	r3, r1
 800247e:	9301      	str	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002480:	4669      	mov	r1, sp
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002482:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002484:	f001 fdfe 	bl	8004084 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002488:	9b05      	ldr	r3, [sp, #20]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d128      	bne.n	80024e0 <HAL_InitTick+0x78>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800248e:	f001 fde5 	bl	800405c <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002492:	4e17      	ldr	r6, [pc, #92]	@ (80024f0 <HAL_InitTick+0x88>)
 8002494:	4b17      	ldr	r3, [pc, #92]	@ (80024f4 <HAL_InitTick+0x8c>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002496:	4918      	ldr	r1, [pc, #96]	@ (80024f8 <HAL_InitTick+0x90>)
  htim3.Instance = TIM3;
 8002498:	6033      	str	r3, [r6, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800249a:	4b18      	ldr	r3, [pc, #96]	@ (80024fc <HAL_InitTick+0x94>)
 800249c:	60f3      	str	r3, [r6, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800249e:	f7fd fe45 	bl	800012c <__udivsi3>
  htim3.Init.Prescaler = uwPrescalerValue;
  htim3.Init.ClockDivision = 0;
 80024a2:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024a4:	3801      	subs	r0, #1
  htim3.Init.Prescaler = uwPrescalerValue;
 80024a6:	6070      	str	r0, [r6, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim3);
 80024a8:	0030      	movs	r0, r6
  htim3.Init.ClockDivision = 0;
 80024aa:	6133      	str	r3, [r6, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ac:	60b3      	str	r3, [r6, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ae:	61b3      	str	r3, [r6, #24]
  status = HAL_TIM_Base_Init(&htim3);
 80024b0:	f002 f998 	bl	80047e4 <HAL_TIM_Base_Init>
 80024b4:	1e04      	subs	r4, r0, #0
  if (status == HAL_OK)
 80024b6:	d110      	bne.n	80024da <HAL_InitTick+0x72>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 80024b8:	0030      	movs	r0, r6
 80024ba:	f002 f873 	bl	80045a4 <HAL_TIM_Base_Start_IT>
 80024be:	1e04      	subs	r4, r0, #0
    if (status == HAL_OK)
 80024c0:	d10b      	bne.n	80024da <HAL_InitTick+0x72>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80024c2:	2010      	movs	r0, #16
 80024c4:	f000 fd0e 	bl	8002ee4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024c8:	2d03      	cmp	r5, #3
 80024ca:	d80d      	bhi.n	80024e8 <HAL_InitTick+0x80>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 80024cc:	0022      	movs	r2, r4
 80024ce:	0029      	movs	r1, r5
 80024d0:	2010      	movs	r0, #16
 80024d2:	f000 fcdd 	bl	8002e90 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002500 <HAL_InitTick+0x98>)
 80024d8:	601d      	str	r5, [r3, #0]
    }
  }

 /* Return function status */
  return status;
}
 80024da:	0020      	movs	r0, r4
 80024dc:	b006      	add	sp, #24
 80024de:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80024e0:	f001 fdbc 	bl	800405c <HAL_RCC_GetPCLK1Freq>
 80024e4:	0040      	lsls	r0, r0, #1
 80024e6:	e7d4      	b.n	8002492 <HAL_InitTick+0x2a>
        status = HAL_ERROR;
 80024e8:	2401      	movs	r4, #1
 80024ea:	e7f6      	b.n	80024da <HAL_InitTick+0x72>
 80024ec:	40021000 	.word	0x40021000
 80024f0:	200007c4 	.word	0x200007c4
 80024f4:	40000400 	.word	0x40000400
 80024f8:	000f4240 	.word	0x000f4240
 80024fc:	000003e7 	.word	0x000003e7
 8002500:	2000000c 	.word	0x2000000c

08002504 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002504:	e7fe      	b.n	8002504 <NMI_Handler>

08002506 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002506:	e7fe      	b.n	8002506 <HardFault_Handler>

08002508 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002508:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800250a:	4802      	ldr	r0, [pc, #8]	@ (8002514 <DMA1_Channel1_IRQHandler+0xc>)
 800250c:	f000 fdd2 	bl	80030b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002510:	bd10      	pop	{r4, pc}
 8002512:	46c0      	nop			@ (mov r8, r8)
 8002514:	200006b4 	.word	0x200006b4

08002518 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002518:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800251a:	4802      	ldr	r0, [pc, #8]	@ (8002524 <TIM3_IRQHandler+0xc>)
 800251c:	f002 f872 	bl	8004604 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002520:	bd10      	pop	{r4, pc}
 8002522:	46c0      	nop			@ (mov r8, r8)
 8002524:	200007c4 	.word	0x200007c4

08002528 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002528:	490b      	ldr	r1, [pc, #44]	@ (8002558 <_sbrk+0x30>)
 800252a:	4a0c      	ldr	r2, [pc, #48]	@ (800255c <_sbrk+0x34>)
{
 800252c:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800252e:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002530:	490b      	ldr	r1, [pc, #44]	@ (8002560 <_sbrk+0x38>)
{
 8002532:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8002534:	6808      	ldr	r0, [r1, #0]
 8002536:	2800      	cmp	r0, #0
 8002538:	d101      	bne.n	800253e <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 800253a:	480a      	ldr	r0, [pc, #40]	@ (8002564 <_sbrk+0x3c>)
 800253c:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800253e:	6808      	ldr	r0, [r1, #0]
 8002540:	18c3      	adds	r3, r0, r3
 8002542:	4293      	cmp	r3, r2
 8002544:	d906      	bls.n	8002554 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8002546:	f005 f823 	bl	8007590 <__errno>
 800254a:	230c      	movs	r3, #12
 800254c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800254e:	2001      	movs	r0, #1
 8002550:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8002552:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8002554:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8002556:	e7fc      	b.n	8002552 <_sbrk+0x2a>
 8002558:	00000400 	.word	0x00000400
 800255c:	20002000 	.word	0x20002000
 8002560:	20000810 	.word	0x20000810
 8002564:	20000fe0 	.word	0x20000fe0

08002568 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002568:	4770      	bx	lr
	...

0800256c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800256c:	480d      	ldr	r0, [pc, #52]	@ (80025a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800256e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002570:	f7ff fffa 	bl	8002568 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002574:	480c      	ldr	r0, [pc, #48]	@ (80025a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002576:	490d      	ldr	r1, [pc, #52]	@ (80025ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002578:	4a0d      	ldr	r2, [pc, #52]	@ (80025b0 <LoopForever+0xe>)
  movs r3, #0
 800257a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800257c:	e002      	b.n	8002584 <LoopCopyDataInit>

0800257e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800257e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002580:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002582:	3304      	adds	r3, #4

08002584 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002584:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002586:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002588:	d3f9      	bcc.n	800257e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800258a:	4a0a      	ldr	r2, [pc, #40]	@ (80025b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800258c:	4c0a      	ldr	r4, [pc, #40]	@ (80025b8 <LoopForever+0x16>)
  movs r3, #0
 800258e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002590:	e001      	b.n	8002596 <LoopFillZerobss>

08002592 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002592:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002594:	3204      	adds	r2, #4

08002596 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002596:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002598:	d3fb      	bcc.n	8002592 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800259a:	f004 ffff 	bl	800759c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800259e:	f7ff faa1 	bl	8001ae4 <main>

080025a2 <LoopForever>:

LoopForever:
  b LoopForever
 80025a2:	e7fe      	b.n	80025a2 <LoopForever>
  ldr   r0, =_estack
 80025a4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80025a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025ac:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80025b0:	080092ac 	.word	0x080092ac
  ldr r2, =_sbss
 80025b4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80025b8:	20000fdc 	.word	0x20000fdc

080025bc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025bc:	e7fe      	b.n	80025bc <ADC1_IRQHandler>
	...

080025c0 <HAL_Init>:
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025c0:	2380      	movs	r3, #128	@ 0x80
 80025c2:	4a08      	ldr	r2, [pc, #32]	@ (80025e4 <HAL_Init+0x24>)
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	6811      	ldr	r1, [r2, #0]
{
 80025c8:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025ca:	430b      	orrs	r3, r1
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025cc:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025ce:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025d0:	f7ff ff4a 	bl	8002468 <HAL_InitTick>
 80025d4:	1e04      	subs	r4, r0, #0
 80025d6:	d103      	bne.n	80025e0 <HAL_Init+0x20>
    status = HAL_ERROR;
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80025d8:	f7ff fdc2 	bl	8002160 <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 80025dc:	0020      	movs	r0, r4
 80025de:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80025e0:	2401      	movs	r4, #1
 80025e2:	e7fb      	b.n	80025dc <HAL_Init+0x1c>
 80025e4:	40022000 	.word	0x40022000

080025e8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80025e8:	4a03      	ldr	r2, [pc, #12]	@ (80025f8 <HAL_IncTick+0x10>)
 80025ea:	4b04      	ldr	r3, [pc, #16]	@ (80025fc <HAL_IncTick+0x14>)
 80025ec:	6811      	ldr	r1, [r2, #0]
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	185b      	adds	r3, r3, r1
 80025f2:	6013      	str	r3, [r2, #0]
}
 80025f4:	4770      	bx	lr
 80025f6:	46c0      	nop			@ (mov r8, r8)
 80025f8:	20000814 	.word	0x20000814
 80025fc:	20000008 	.word	0x20000008

08002600 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002600:	4b01      	ldr	r3, [pc, #4]	@ (8002608 <HAL_GetTick+0x8>)
 8002602:	6818      	ldr	r0, [r3, #0]
}
 8002604:	4770      	bx	lr
 8002606:	46c0      	nop			@ (mov r8, r8)
 8002608:	20000814 	.word	0x20000814

0800260c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800260c:	b570      	push	{r4, r5, r6, lr}
 800260e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002610:	f7ff fff6 	bl	8002600 <HAL_GetTick>
 8002614:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002616:	1c63      	adds	r3, r4, #1
 8002618:	d002      	beq.n	8002620 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800261a:	4b04      	ldr	r3, [pc, #16]	@ (800262c <HAL_Delay+0x20>)
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002620:	f7ff ffee 	bl	8002600 <HAL_GetTick>
 8002624:	1b40      	subs	r0, r0, r5
 8002626:	42a0      	cmp	r0, r4
 8002628:	d3fa      	bcc.n	8002620 <HAL_Delay+0x14>
  {
  }
}
 800262a:	bd70      	pop	{r4, r5, r6, pc}
 800262c:	20000008 	.word	0x20000008

08002630 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002630:	6880      	ldr	r0, [r0, #8]
 8002632:	0740      	lsls	r0, r0, #29
 8002634:	0fc0      	lsrs	r0, r0, #31
}
 8002636:	4770      	bx	lr

08002638 <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr1 = 0UL;
  uint32_t tmp_cfgr2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002638:	2300      	movs	r3, #0
{
 800263a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800263c:	b085      	sub	sp, #20
 800263e:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8002640:	9303      	str	r3, [sp, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002642:	4298      	cmp	r0, r3
 8002644:	d100      	bne.n	8002648 <HAL_ADC_Init+0x10>
 8002646:	e0f0      	b.n	800282a <HAL_ADC_Init+0x1f2>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002648:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 800264a:	429d      	cmp	r5, r3
 800264c:	d105      	bne.n	800265a <HAL_ADC_Init+0x22>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800264e:	f7ff fda3 	bl	8002198 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002652:	0023      	movs	r3, r4
 8002654:	3354      	adds	r3, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 8002656:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8002658:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800265a:	2380      	movs	r3, #128	@ 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800265c:	6825      	ldr	r5, [r4, #0]
 800265e:	055b      	lsls	r3, r3, #21
 8002660:	68aa      	ldr	r2, [r5, #8]
 8002662:	421a      	tst	r2, r3
 8002664:	d100      	bne.n	8002668 <HAL_ADC_Init+0x30>
 8002666:	e0a7      	b.n	80027b8 <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002668:	2200      	movs	r2, #0
 800266a:	68ab      	ldr	r3, [r5, #8]
 800266c:	9201      	str	r2, [sp, #4]
 800266e:	00db      	lsls	r3, r3, #3
 8002670:	d408      	bmi.n	8002684 <HAL_ADC_Init+0x4c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002672:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002674:	2601      	movs	r6, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002676:	6da2      	ldr	r2, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002678:	9601      	str	r6, [sp, #4]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800267a:	4313      	orrs	r3, r2
 800267c:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800267e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002680:	4333      	orrs	r3, r6
 8002682:	65e3      	str	r3, [r4, #92]	@ 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002684:	0028      	movs	r0, r5
 8002686:	f7ff ffd3 	bl	8002630 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800268a:	2210      	movs	r2, #16
 800268c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800268e:	4013      	ands	r3, r2
 8002690:	4303      	orrs	r3, r0
 8002692:	d000      	beq.n	8002696 <HAL_ADC_Init+0x5e>
 8002694:	e0cc      	b.n	8002830 <HAL_ADC_Init+0x1f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002696:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002698:	4b67      	ldr	r3, [pc, #412]	@ (8002838 <HAL_ADC_Init+0x200>)
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
                    hadc->Init.DataAlign                                           |
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800269a:	6920      	ldr	r0, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 800269c:	401a      	ands	r2, r3
 800269e:	3306      	adds	r3, #6
 80026a0:	33ff      	adds	r3, #255	@ 0xff
 80026a2:	4313      	orrs	r3, r2
 80026a4:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026a6:	68ab      	ldr	r3, [r5, #8]
 80026a8:	07db      	lsls	r3, r3, #31
 80026aa:	d461      	bmi.n	8002770 <HAL_ADC_Init+0x138>
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80026ac:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 80026ae:	68e1      	ldr	r1, [r4, #12]
 80026b0:	1e7b      	subs	r3, r7, #1
 80026b2:	419f      	sbcs	r7, r3
 80026b4:	68a3      	ldr	r3, [r4, #8]
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80026b6:	7ea2      	ldrb	r2, [r4, #26]
 80026b8:	430b      	orrs	r3, r1
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80026ba:	7e21      	ldrb	r1, [r4, #24]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80026bc:	033f      	lsls	r7, r7, #12
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80026be:	0389      	lsls	r1, r1, #14
 80026c0:	430b      	orrs	r3, r1
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80026c2:	7e61      	ldrb	r1, [r4, #25]
 80026c4:	03c9      	lsls	r1, r1, #15
 80026c6:	430b      	orrs	r3, r1
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80026c8:	0351      	lsls	r1, r2, #13
 80026ca:	430b      	orrs	r3, r1
 80026cc:	469c      	mov	ip, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80026ce:	2800      	cmp	r0, #0
 80026d0:	db00      	blt.n	80026d4 <HAL_ADC_Init+0x9c>
 80026d2:	e086      	b.n	80027e2 <HAL_ADC_Init+0x1aa>
 80026d4:	0041      	lsls	r1, r0, #1
 80026d6:	0849      	lsrs	r1, r1, #1
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80026d8:	0023      	movs	r3, r4
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80026da:	4666      	mov	r6, ip
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80026dc:	332c      	adds	r3, #44	@ 0x2c
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80026e2:	4333      	orrs	r3, r6
 80026e4:	433b      	orrs	r3, r7
 80026e6:	430b      	orrs	r3, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026e8:	1c61      	adds	r1, r4, #1
 80026ea:	7fc9      	ldrb	r1, [r1, #31]
 80026ec:	2901      	cmp	r1, #1
 80026ee:	d105      	bne.n	80026fc <HAL_ADC_Init+0xc4>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80026f0:	2a00      	cmp	r2, #0
 80026f2:	d000      	beq.n	80026f6 <HAL_ADC_Init+0xbe>
 80026f4:	e078      	b.n	80027e8 <HAL_ADC_Init+0x1b0>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80026f6:	2280      	movs	r2, #128	@ 0x80
 80026f8:	0252      	lsls	r2, r2, #9
 80026fa:	4313      	orrs	r3, r2
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026fc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80026fe:	2a00      	cmp	r2, #0
 8002700:	d005      	beq.n	800270e <HAL_ADC_Init+0xd6>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002702:	21e0      	movs	r1, #224	@ 0xe0
 8002704:	0049      	lsls	r1, r1, #1
 8002706:	400a      	ands	r2, r1
 8002708:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800270a:	430a      	orrs	r2, r1
 800270c:	4313      	orrs	r3, r2
                      hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800270e:	68ea      	ldr	r2, [r5, #12]
 8002710:	494a      	ldr	r1, [pc, #296]	@ (800283c <HAL_ADC_Init+0x204>)
 8002712:	400a      	ands	r2, r1
 8002714:	4313      	orrs	r3, r2
 8002716:	60eb      	str	r3, [r5, #12]

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
                    hadc->Init.TriggerFrequencyMode
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002718:	0023      	movs	r3, r4
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800271a:	6862      	ldr	r2, [r4, #4]
      if (hadc->Init.OversamplingMode == ENABLE)
 800271c:	333c      	adds	r3, #60	@ 0x3c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800271e:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 8002720:	781b      	ldrb	r3, [r3, #0]
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002722:	0f97      	lsrs	r7, r2, #30
 8002724:	07bf      	lsls	r7, r7, #30
      if (hadc->Init.OversamplingMode == ENABLE)
 8002726:	469c      	mov	ip, r3
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002728:	4339      	orrs	r1, r7
      if (hadc->Init.OversamplingMode == ENABLE)
 800272a:	2b01      	cmp	r3, #1
 800272c:	d108      	bne.n	8002740 <HAL_ADC_Init+0x108>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800272e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002730:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 8002732:	4333      	orrs	r3, r6
 8002734:	430b      	orrs	r3, r1
 8002736:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002738:	430b      	orrs	r3, r1
 800273a:	4661      	mov	r1, ip
 800273c:	433b      	orrs	r3, r7
 800273e:	4319      	orrs	r1, r3
                      hadc->Init.Oversampling.RightBitShift |
                      hadc->Init.Oversampling.TriggeredMode
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002740:	692b      	ldr	r3, [r5, #16]
 8002742:	4f3f      	ldr	r7, [pc, #252]	@ (8002840 <HAL_ADC_Init+0x208>)
 8002744:	403b      	ands	r3, r7
 8002746:	430b      	orrs	r3, r1
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002748:	2180      	movs	r1, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 800274a:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800274c:	0053      	lsls	r3, r2, #1
 800274e:	085b      	lsrs	r3, r3, #1
 8002750:	05c9      	lsls	r1, r1, #23
 8002752:	428b      	cmp	r3, r1
 8002754:	d00c      	beq.n	8002770 <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002756:	2380      	movs	r3, #128	@ 0x80
 8002758:	061b      	lsls	r3, r3, #24
 800275a:	429a      	cmp	r2, r3
 800275c:	d008      	beq.n	8002770 <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800275e:	4939      	ldr	r1, [pc, #228]	@ (8002844 <HAL_ADC_Init+0x20c>)
 8002760:	4f39      	ldr	r7, [pc, #228]	@ (8002848 <HAL_ADC_Init+0x210>)
 8002762:	680b      	ldr	r3, [r1, #0]
 8002764:	403b      	ands	r3, r7
 8002766:	27f0      	movs	r7, #240	@ 0xf0
 8002768:	03bf      	lsls	r7, r7, #14
 800276a:	403a      	ands	r2, r7
 800276c:	4313      	orrs	r3, r2
 800276e:	600b      	str	r3, [r1, #0]
  MODIFY_REG(ADCx->SMPR,
 8002770:	2107      	movs	r1, #7
 8002772:	2770      	movs	r7, #112	@ 0x70
 8002774:	696b      	ldr	r3, [r5, #20]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002776:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8002778:	438b      	bics	r3, r1
 800277a:	4313      	orrs	r3, r2
 800277c:	616b      	str	r3, [r5, #20]
 800277e:	6969      	ldr	r1, [r5, #20]
 8002780:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002782:	43b9      	bics	r1, r7
 8002784:	011b      	lsls	r3, r3, #4
 8002786:	430b      	orrs	r3, r1
 8002788:	616b      	str	r3, [r5, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800278a:	2800      	cmp	r0, #0
 800278c:	d134      	bne.n	80027f8 <HAL_ADC_Init+0x1c0>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800278e:	2310      	movs	r3, #16
 8002790:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8002792:	425b      	negs	r3, r3
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002794:	430b      	orrs	r3, r1
 8002796:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002798:	2107      	movs	r1, #7
 800279a:	696b      	ldr	r3, [r5, #20]
 800279c:	400b      	ands	r3, r1
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800279e:	429a      	cmp	r2, r3
 80027a0:	d139      	bne.n	8002816 <HAL_ADC_Init+0x1de>
        == hadc->Init.SamplingTimeCommon1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80027a2:	2300      	movs	r3, #0
 80027a4:	65e3      	str	r3, [r4, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80027a6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80027a8:	3303      	adds	r3, #3
 80027aa:	439a      	bics	r2, r3
 80027ac:	3b02      	subs	r3, #2
 80027ae:	4313      	orrs	r3, r2
 80027b0:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
  }

  return tmp_hal_status;
}
 80027b2:	9801      	ldr	r0, [sp, #4]
 80027b4:	b005      	add	sp, #20
 80027b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 80027b8:	68aa      	ldr	r2, [r5, #8]
 80027ba:	4924      	ldr	r1, [pc, #144]	@ (800284c <HAL_ADC_Init+0x214>)
 80027bc:	400a      	ands	r2, r1
 80027be:	4313      	orrs	r3, r2
 80027c0:	60ab      	str	r3, [r5, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027c2:	4b23      	ldr	r3, [pc, #140]	@ (8002850 <HAL_ADC_Init+0x218>)
 80027c4:	4923      	ldr	r1, [pc, #140]	@ (8002854 <HAL_ADC_Init+0x21c>)
 80027c6:	6818      	ldr	r0, [r3, #0]
 80027c8:	f7fd fcb0 	bl	800012c <__udivsi3>
 80027cc:	3001      	adds	r0, #1
 80027ce:	0040      	lsls	r0, r0, #1
 80027d0:	9003      	str	r0, [sp, #12]
    while (wait_loop_index != 0UL)
 80027d2:	9b03      	ldr	r3, [sp, #12]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d100      	bne.n	80027da <HAL_ADC_Init+0x1a2>
 80027d8:	e746      	b.n	8002668 <HAL_ADC_Init+0x30>
      wait_loop_index--;
 80027da:	9b03      	ldr	r3, [sp, #12]
 80027dc:	3b01      	subs	r3, #1
 80027de:	9303      	str	r3, [sp, #12]
 80027e0:	e7f7      	b.n	80027d2 <HAL_ADC_Init+0x19a>
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80027e2:	2180      	movs	r1, #128	@ 0x80
 80027e4:	0389      	lsls	r1, r1, #14
 80027e6:	e777      	b.n	80026d8 <HAL_ADC_Init+0xa0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027e8:	2220      	movs	r2, #32
 80027ea:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80027ec:	433a      	orrs	r2, r7
 80027ee:	65a2      	str	r2, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027f0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80027f2:	4311      	orrs	r1, r2
 80027f4:	65e1      	str	r1, [r4, #92]	@ 0x5c
 80027f6:	e781      	b.n	80026fc <HAL_ADC_Init+0xc4>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027f8:	2380      	movs	r3, #128	@ 0x80
 80027fa:	039b      	lsls	r3, r3, #14
 80027fc:	4298      	cmp	r0, r3
 80027fe:	d1cb      	bne.n	8002798 <HAL_ADC_Init+0x160>
      MODIFY_REG(hadc->Instance->CHSELR,
 8002800:	211c      	movs	r1, #28
 8002802:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002804:	69e3      	ldr	r3, [r4, #28]
 8002806:	3b01      	subs	r3, #1
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	400b      	ands	r3, r1
 800280c:	392c      	subs	r1, #44	@ 0x2c
 800280e:	4099      	lsls	r1, r3
 8002810:	000b      	movs	r3, r1
 8002812:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8002814:	e7be      	b.n	8002794 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 8002816:	2312      	movs	r3, #18
 8002818:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800281a:	439a      	bics	r2, r3
 800281c:	3b02      	subs	r3, #2
 800281e:	4313      	orrs	r3, r2
 8002820:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002822:	2301      	movs	r3, #1
 8002824:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002826:	4313      	orrs	r3, r2
 8002828:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	9301      	str	r3, [sp, #4]
 800282e:	e7c0      	b.n	80027b2 <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002830:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002832:	431a      	orrs	r2, r3
 8002834:	65a2      	str	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8002836:	e7f8      	b.n	800282a <HAL_ADC_Init+0x1f2>
 8002838:	fffffefd 	.word	0xfffffefd
 800283c:	ffde0201 	.word	0xffde0201
 8002840:	1ffffc02 	.word	0x1ffffc02
 8002844:	40012708 	.word	0x40012708
 8002848:	ffc3ffff 	.word	0xffc3ffff
 800284c:	6fffffe8 	.word	0x6fffffe8
 8002850:	20000004 	.word	0x20000004
 8002854:	00030d40 	.word	0x00030d40

08002858 <HAL_ADC_ConvHalfCpltCallback>:
/**
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 8002858:	4770      	bx	lr

0800285a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800285a:	b510      	push	{r4, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800285c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800285e:	f7ff fffb 	bl	8002858 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002862:	bd10      	pop	{r4, pc}

08002864 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8002864:	4770      	bx	lr

08002866 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002866:	2340      	movs	r3, #64	@ 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002868:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 800286a:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800286c:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 800286e:	4313      	orrs	r3, r2
 8002870:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002872:	2304      	movs	r3, #4
 8002874:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8002876:	4313      	orrs	r3, r2
 8002878:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800287a:	f7ff fff3 	bl	8002864 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800287e:	bd10      	pop	{r4, pc}

08002880 <ADC_DMAConvCplt>:
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002880:	2350      	movs	r3, #80	@ 0x50
{
 8002882:	b570      	push	{r4, r5, r6, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002884:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002886:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002888:	421a      	tst	r2, r3
 800288a:	d12d      	bne.n	80028e8 <ADC_DMAConvCplt+0x68>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800288c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800288e:	33b1      	adds	r3, #177	@ 0xb1
 8002890:	33ff      	adds	r3, #255	@ 0xff
 8002892:	4313      	orrs	r3, r2
 8002894:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002896:	23c0      	movs	r3, #192	@ 0xc0
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002898:	6825      	ldr	r5, [r4, #0]
 800289a:	011b      	lsls	r3, r3, #4
 800289c:	68ea      	ldr	r2, [r5, #12]
 800289e:	421a      	tst	r2, r3
 80028a0:	d115      	bne.n	80028ce <ADC_DMAConvCplt+0x4e>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80028a2:	7ea3      	ldrb	r3, [r4, #26]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d112      	bne.n	80028ce <ADC_DMAConvCplt+0x4e>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80028a8:	682b      	ldr	r3, [r5, #0]
 80028aa:	071b      	lsls	r3, r3, #28
 80028ac:	d50f      	bpl.n	80028ce <ADC_DMAConvCplt+0x4e>
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028ae:	0028      	movs	r0, r5
 80028b0:	f7ff febe 	bl	8002630 <LL_ADC_REG_IsConversionOngoing>
 80028b4:	2800      	cmp	r0, #0
 80028b6:	d10e      	bne.n	80028d6 <ADC_DMAConvCplt+0x56>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80028b8:	220c      	movs	r2, #12
 80028ba:	686b      	ldr	r3, [r5, #4]
 80028bc:	4393      	bics	r3, r2
 80028be:	606b      	str	r3, [r5, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80028c0:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80028c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002900 <ADC_DMAConvCplt+0x80>)
 80028c4:	401a      	ands	r2, r3
 80028c6:	3304      	adds	r3, #4
 80028c8:	33ff      	adds	r3, #255	@ 0xff
 80028ca:	4313      	orrs	r3, r2
 80028cc:	65a3      	str	r3, [r4, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 80028ce:	0020      	movs	r0, r4
 80028d0:	f7ff fbda 	bl	8002088 <HAL_ADC_ConvCpltCallback>
}
 80028d4:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028d6:	2320      	movs	r3, #32
 80028d8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80028da:	4313      	orrs	r3, r2
 80028dc:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028de:	2301      	movs	r3, #1
 80028e0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80028e2:	4313      	orrs	r3, r2
 80028e4:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80028e6:	e7f2      	b.n	80028ce <ADC_DMAConvCplt+0x4e>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80028e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80028ea:	06db      	lsls	r3, r3, #27
 80028ec:	d503      	bpl.n	80028f6 <ADC_DMAConvCplt+0x76>
      HAL_ADC_ErrorCallback(hadc);
 80028ee:	0020      	movs	r0, r4
 80028f0:	f7ff ffb8 	bl	8002864 <HAL_ADC_ErrorCallback>
 80028f4:	e7ee      	b.n	80028d4 <ADC_DMAConvCplt+0x54>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80028f6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80028f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028fa:	4798      	blx	r3
}
 80028fc:	e7ea      	b.n	80028d4 <ADC_DMAConvCplt+0x54>
 80028fe:	46c0      	nop			@ (mov r8, r8)
 8002900:	fffffefe 	.word	0xfffffefe

08002904 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0UL;
 8002904:	2300      	movs	r3, #0
{
 8002906:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002908:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 800290a:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(hadc);
 800290c:	0003      	movs	r3, r0
{
 800290e:	9100      	str	r1, [sp, #0]
  __HAL_LOCK(hadc);
 8002910:	3354      	adds	r3, #84	@ 0x54
 8002912:	781a      	ldrb	r2, [r3, #0]
{
 8002914:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8002916:	2002      	movs	r0, #2
 8002918:	2a01      	cmp	r2, #1
 800291a:	d04d      	beq.n	80029b8 <HAL_ADC_ConfigChannel+0xb4>
 800291c:	2201      	movs	r2, #1
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800291e:	6927      	ldr	r7, [r4, #16]
  __HAL_LOCK(hadc);
 8002920:	701a      	strb	r2, [r3, #0]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002922:	6825      	ldr	r5, [r4, #0]
 8002924:	0028      	movs	r0, r5
 8002926:	f7ff fe83 	bl	8002630 <LL_ADC_REG_IsConversionOngoing>
 800292a:	2800      	cmp	r0, #0
 800292c:	d000      	beq.n	8002930 <HAL_ADC_ConfigChannel+0x2c>
 800292e:	e0f7      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x21c>
    if (pConfig->Rank != ADC_RANK_NONE)
 8002930:	9b00      	ldr	r3, [sp, #0]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002932:	2204      	movs	r2, #4
    if (pConfig->Rank != ADC_RANK_NONE)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	2180      	movs	r1, #128	@ 0x80
 8002938:	469c      	mov	ip, r3
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800293a:	4397      	bics	r7, r2
    if (pConfig->Rank != ADC_RANK_NONE)
 800293c:	4662      	mov	r2, ip
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800293e:	9b00      	ldr	r3, [sp, #0]
 8002940:	0609      	lsls	r1, r1, #24
 8002942:	681b      	ldr	r3, [r3, #0]
    if (pConfig->Rank != ADC_RANK_NONE)
 8002944:	2a02      	cmp	r2, #2
 8002946:	d100      	bne.n	800294a <HAL_ADC_ConfigChannel+0x46>
 8002948:	e0be      	b.n	8002ac8 <HAL_ADC_ConfigChannel+0x1c4>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800294a:	035a      	lsls	r2, r3, #13
 800294c:	0b52      	lsrs	r2, r2, #13
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800294e:	428f      	cmp	r7, r1
 8002950:	d134      	bne.n	80029bc <HAL_ADC_ConfigChannel+0xb8>
 8002952:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->CHSELR,
 8002954:	430a      	orrs	r2, r1
 8002956:	62aa      	str	r2, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 8002958:	9a00      	ldr	r2, [sp, #0]
 800295a:	6968      	ldr	r0, [r5, #20]
 800295c:	6892      	ldr	r2, [r2, #8]
 800295e:	0219      	lsls	r1, r3, #8
 8002960:	4e72      	ldr	r6, [pc, #456]	@ (8002b2c <HAL_ADC_ConfigChannel+0x228>)
 8002962:	400a      	ands	r2, r1
 8002964:	4032      	ands	r2, r6
 8002966:	4388      	bics	r0, r1
 8002968:	4302      	orrs	r2, r0
 800296a:	616a      	str	r2, [r5, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800296c:	2b00      	cmp	r3, #0
 800296e:	da1f      	bge.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002970:	21e0      	movs	r1, #224	@ 0xe0
 8002972:	4a6f      	ldr	r2, [pc, #444]	@ (8002b30 <HAL_ADC_ConfigChannel+0x22c>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002974:	486f      	ldr	r0, [pc, #444]	@ (8002b34 <HAL_ADC_ConfigChannel+0x230>)
 8002976:	6815      	ldr	r5, [r2, #0]
 8002978:	0449      	lsls	r1, r1, #17
 800297a:	4029      	ands	r1, r5
 800297c:	4283      	cmp	r3, r0
 800297e:	d000      	beq.n	8002982 <HAL_ADC_ConfigChannel+0x7e>
 8002980:	e08c      	b.n	8002a9c <HAL_ADC_ConfigChannel+0x198>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002982:	2080      	movs	r0, #128	@ 0x80
 8002984:	0400      	lsls	r0, r0, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002986:	4205      	tst	r5, r0
 8002988:	d112      	bne.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800298a:	6813      	ldr	r3, [r2, #0]
 800298c:	4d6a      	ldr	r5, [pc, #424]	@ (8002b38 <HAL_ADC_ConfigChannel+0x234>)
 800298e:	402b      	ands	r3, r5
 8002990:	430b      	orrs	r3, r1
 8002992:	4318      	orrs	r0, r3
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002994:	4b69      	ldr	r3, [pc, #420]	@ (8002b3c <HAL_ADC_ConfigChannel+0x238>)
 8002996:	6010      	str	r0, [r2, #0]
 8002998:	6818      	ldr	r0, [r3, #0]
 800299a:	4969      	ldr	r1, [pc, #420]	@ (8002b40 <HAL_ADC_ConfigChannel+0x23c>)
 800299c:	f7fd fbc6 	bl	800012c <__udivsi3>
 80029a0:	1c43      	adds	r3, r0, #1
 80029a2:	200c      	movs	r0, #12
 80029a4:	4358      	muls	r0, r3
 80029a6:	9003      	str	r0, [sp, #12]
          while (wait_loop_index != 0UL)
 80029a8:	9b03      	ldr	r3, [sp, #12]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d000      	beq.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
 80029ae:	e071      	b.n	8002a94 <HAL_ADC_ConfigChannel+0x190>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029b0:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80029b2:	2300      	movs	r3, #0
 80029b4:	3454      	adds	r4, #84	@ 0x54
 80029b6:	7023      	strb	r3, [r4, #0]
}
 80029b8:	b005      	add	sp, #20
 80029ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80029bc:	211f      	movs	r1, #31
 80029be:	4667      	mov	r7, ip
 80029c0:	400f      	ands	r7, r1
 80029c2:	3910      	subs	r1, #16
 80029c4:	40b9      	lsls	r1, r7
 80029c6:	43ce      	mvns	r6, r1
 80029c8:	9601      	str	r6, [sp, #4]
 80029ca:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 80029cc:	438e      	bics	r6, r1
 80029ce:	0031      	movs	r1, r6
 80029d0:	2a00      	cmp	r2, #0
 80029d2:	d112      	bne.n	80029fa <HAL_ADC_ConfigChannel+0xf6>
 80029d4:	0e98      	lsrs	r0, r3, #26
 80029d6:	321f      	adds	r2, #31
 80029d8:	4010      	ands	r0, r2
 80029da:	40b8      	lsls	r0, r7
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80029dc:	4662      	mov	r2, ip
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80029de:	4308      	orrs	r0, r1
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80029e0:	0892      	lsrs	r2, r2, #2
 80029e2:	69e1      	ldr	r1, [r4, #28]
 80029e4:	3201      	adds	r2, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80029e6:	6620      	str	r0, [r4, #96]	@ 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80029e8:	428a      	cmp	r2, r1
 80029ea:	d8b5      	bhi.n	8002958 <HAL_ADC_ConfigChannel+0x54>
  MODIFY_REG(ADCx->CHSELR,
 80029ec:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80029ee:	9801      	ldr	r0, [sp, #4]
 80029f0:	009a      	lsls	r2, r3, #2
 80029f2:	0f12      	lsrs	r2, r2, #28
 80029f4:	40ba      	lsls	r2, r7
 80029f6:	4001      	ands	r1, r0
 80029f8:	e7ac      	b.n	8002954 <HAL_ADC_ConfigChannel+0x50>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80029fa:	2201      	movs	r2, #1
 80029fc:	4213      	tst	r3, r2
 80029fe:	d1ec      	bne.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a00:	1892      	adds	r2, r2, r2
 8002a02:	4213      	tst	r3, r2
 8002a04:	d124      	bne.n	8002a50 <HAL_ADC_ConfigChannel+0x14c>
 8002a06:	2604      	movs	r6, #4
 8002a08:	4233      	tst	r3, r6
 8002a0a:	d123      	bne.n	8002a54 <HAL_ADC_ConfigChannel+0x150>
 8002a0c:	071a      	lsls	r2, r3, #28
 8002a0e:	d423      	bmi.n	8002a58 <HAL_ADC_ConfigChannel+0x154>
 8002a10:	06da      	lsls	r2, r3, #27
 8002a12:	d423      	bmi.n	8002a5c <HAL_ADC_ConfigChannel+0x158>
 8002a14:	069a      	lsls	r2, r3, #26
 8002a16:	d423      	bmi.n	8002a60 <HAL_ADC_ConfigChannel+0x15c>
 8002a18:	065a      	lsls	r2, r3, #25
 8002a1a:	d423      	bmi.n	8002a64 <HAL_ADC_ConfigChannel+0x160>
 8002a1c:	061a      	lsls	r2, r3, #24
 8002a1e:	d423      	bmi.n	8002a68 <HAL_ADC_ConfigChannel+0x164>
 8002a20:	05da      	lsls	r2, r3, #23
 8002a22:	d423      	bmi.n	8002a6c <HAL_ADC_ConfigChannel+0x168>
 8002a24:	059a      	lsls	r2, r3, #22
 8002a26:	d423      	bmi.n	8002a70 <HAL_ADC_ConfigChannel+0x16c>
 8002a28:	055a      	lsls	r2, r3, #21
 8002a2a:	d423      	bmi.n	8002a74 <HAL_ADC_ConfigChannel+0x170>
 8002a2c:	051a      	lsls	r2, r3, #20
 8002a2e:	d423      	bmi.n	8002a78 <HAL_ADC_ConfigChannel+0x174>
 8002a30:	04da      	lsls	r2, r3, #19
 8002a32:	d423      	bmi.n	8002a7c <HAL_ADC_ConfigChannel+0x178>
 8002a34:	049a      	lsls	r2, r3, #18
 8002a36:	d423      	bmi.n	8002a80 <HAL_ADC_ConfigChannel+0x17c>
 8002a38:	045a      	lsls	r2, r3, #17
 8002a3a:	d423      	bmi.n	8002a84 <HAL_ADC_ConfigChannel+0x180>
 8002a3c:	041a      	lsls	r2, r3, #16
 8002a3e:	d423      	bmi.n	8002a88 <HAL_ADC_ConfigChannel+0x184>
 8002a40:	03da      	lsls	r2, r3, #15
 8002a42:	d423      	bmi.n	8002a8c <HAL_ADC_ConfigChannel+0x188>
 8002a44:	039a      	lsls	r2, r3, #14
 8002a46:	d423      	bmi.n	8002a90 <HAL_ADC_ConfigChannel+0x18c>
 8002a48:	035a      	lsls	r2, r3, #13
 8002a4a:	d5c6      	bpl.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a4c:	2012      	movs	r0, #18
 8002a4e:	e7c4      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a50:	2001      	movs	r0, #1
 8002a52:	e7c2      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a54:	0010      	movs	r0, r2
 8002a56:	e7c0      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a58:	2003      	movs	r0, #3
 8002a5a:	e7be      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a5c:	2004      	movs	r0, #4
 8002a5e:	e7bc      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a60:	2005      	movs	r0, #5
 8002a62:	e7ba      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a64:	2006      	movs	r0, #6
 8002a66:	e7b8      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a68:	2007      	movs	r0, #7
 8002a6a:	e7b6      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a6c:	2008      	movs	r0, #8
 8002a6e:	e7b4      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a70:	2009      	movs	r0, #9
 8002a72:	e7b2      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a74:	200a      	movs	r0, #10
 8002a76:	e7b0      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a78:	200b      	movs	r0, #11
 8002a7a:	e7ae      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a7c:	200c      	movs	r0, #12
 8002a7e:	e7ac      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a80:	200d      	movs	r0, #13
 8002a82:	e7aa      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a84:	200e      	movs	r0, #14
 8002a86:	e7a8      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a88:	200f      	movs	r0, #15
 8002a8a:	e7a6      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a8c:	2010      	movs	r0, #16
 8002a8e:	e7a4      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
 8002a90:	2011      	movs	r0, #17
 8002a92:	e7a2      	b.n	80029da <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 8002a94:	9b03      	ldr	r3, [sp, #12]
 8002a96:	3b01      	subs	r3, #1
 8002a98:	9303      	str	r3, [sp, #12]
 8002a9a:	e785      	b.n	80029a8 <HAL_ADC_ConfigChannel+0xa4>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002a9c:	4829      	ldr	r0, [pc, #164]	@ (8002b44 <HAL_ADC_ConfigChannel+0x240>)
 8002a9e:	4283      	cmp	r3, r0
 8002aa0:	d10b      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x1b6>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002aa2:	2080      	movs	r0, #128	@ 0x80
 8002aa4:	0440      	lsls	r0, r0, #17
 8002aa6:	4205      	tst	r5, r0
 8002aa8:	d000      	beq.n	8002aac <HAL_ADC_ConfigChannel+0x1a8>
 8002aaa:	e781      	b.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002aac:	6813      	ldr	r3, [r2, #0]
 8002aae:	4d22      	ldr	r5, [pc, #136]	@ (8002b38 <HAL_ADC_ConfigChannel+0x234>)
 8002ab0:	402b      	ands	r3, r5
 8002ab2:	430b      	orrs	r3, r1
 8002ab4:	4318      	orrs	r0, r3
 8002ab6:	6010      	str	r0, [r2, #0]
}
 8002ab8:	e77a      	b.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002aba:	4823      	ldr	r0, [pc, #140]	@ (8002b48 <HAL_ADC_ConfigChannel+0x244>)
 8002abc:	4283      	cmp	r3, r0
 8002abe:	d000      	beq.n	8002ac2 <HAL_ADC_ConfigChannel+0x1be>
 8002ac0:	e776      	b.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ac2:	2080      	movs	r0, #128	@ 0x80
 8002ac4:	03c0      	lsls	r0, r0, #15
 8002ac6:	e7ee      	b.n	8002aa6 <HAL_ADC_ConfigChannel+0x1a2>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002ac8:	428f      	cmp	r7, r1
 8002aca:	d104      	bne.n	8002ad6 <HAL_ADC_ConfigChannel+0x1d2>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002acc:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8002ace:	0359      	lsls	r1, r3, #13
 8002ad0:	0b49      	lsrs	r1, r1, #13
 8002ad2:	438a      	bics	r2, r1
 8002ad4:	62aa      	str	r2, [r5, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	db00      	blt.n	8002adc <HAL_ADC_ConfigChannel+0x1d8>
 8002ada:	e769      	b.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002adc:	4a14      	ldr	r2, [pc, #80]	@ (8002b30 <HAL_ADC_ConfigChannel+0x22c>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ade:	4815      	ldr	r0, [pc, #84]	@ (8002b34 <HAL_ADC_ConfigChannel+0x230>)
 8002ae0:	6811      	ldr	r1, [r2, #0]
 8002ae2:	4283      	cmp	r3, r0
 8002ae4:	d108      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x1f4>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ae6:	23a0      	movs	r3, #160	@ 0xa0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002ae8:	6810      	ldr	r0, [r2, #0]
 8002aea:	045b      	lsls	r3, r3, #17
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002aec:	400b      	ands	r3, r1
 8002aee:	4912      	ldr	r1, [pc, #72]	@ (8002b38 <HAL_ADC_ConfigChannel+0x234>)
 8002af0:	4001      	ands	r1, r0
 8002af2:	430b      	orrs	r3, r1
 8002af4:	6013      	str	r3, [r2, #0]
}
 8002af6:	e75b      	b.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002af8:	4812      	ldr	r0, [pc, #72]	@ (8002b44 <HAL_ADC_ConfigChannel+0x240>)
 8002afa:	4283      	cmp	r3, r0
 8002afc:	d103      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x202>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002afe:	23c0      	movs	r3, #192	@ 0xc0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b00:	6810      	ldr	r0, [r2, #0]
 8002b02:	041b      	lsls	r3, r3, #16
 8002b04:	e7f2      	b.n	8002aec <HAL_ADC_ConfigChannel+0x1e8>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b06:	4810      	ldr	r0, [pc, #64]	@ (8002b48 <HAL_ADC_ConfigChannel+0x244>)
 8002b08:	4283      	cmp	r3, r0
 8002b0a:	d000      	beq.n	8002b0e <HAL_ADC_ConfigChannel+0x20a>
 8002b0c:	e750      	b.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b0e:	20c0      	movs	r0, #192	@ 0xc0
 8002b10:	0440      	lsls	r0, r0, #17
 8002b12:	6813      	ldr	r3, [r2, #0]
 8002b14:	4001      	ands	r1, r0
 8002b16:	4808      	ldr	r0, [pc, #32]	@ (8002b38 <HAL_ADC_ConfigChannel+0x234>)
 8002b18:	4003      	ands	r3, r0
 8002b1a:	4319      	orrs	r1, r3
 8002b1c:	6011      	str	r1, [r2, #0]
}
 8002b1e:	e747      	b.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b20:	2320      	movs	r3, #32
 8002b22:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8002b24:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b26:	4313      	orrs	r3, r2
 8002b28:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8002b2a:	e742      	b.n	80029b2 <HAL_ADC_ConfigChannel+0xae>
 8002b2c:	07ffff00 	.word	0x07ffff00
 8002b30:	40012708 	.word	0x40012708
 8002b34:	b0001000 	.word	0xb0001000
 8002b38:	fe3fffff 	.word	0xfe3fffff
 8002b3c:	20000004 	.word	0x20000004
 8002b40:	00030d40 	.word	0x00030d40
 8002b44:	b8004000 	.word	0xb8004000
 8002b48:	b4002000 	.word	0xb4002000

08002b4c <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 8002b4c:	2300      	movs	r3, #0
{
 8002b4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b50:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8002b52:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b54:	6891      	ldr	r1, [r2, #8]
 8002b56:	3301      	adds	r3, #1
{
 8002b58:	0004      	movs	r4, r0
 8002b5a:	4219      	tst	r1, r3
 8002b5c:	d001      	beq.n	8002b62 <ADC_Enable+0x16>
  return HAL_OK;
 8002b5e:	2000      	movs	r0, #0
}
 8002b60:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002b62:	6890      	ldr	r0, [r2, #8]
 8002b64:	4922      	ldr	r1, [pc, #136]	@ (8002bf0 <ADC_Enable+0xa4>)
 8002b66:	4208      	tst	r0, r1
 8002b68:	d008      	beq.n	8002b7c <ADC_Enable+0x30>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b6a:	2210      	movs	r2, #16
 8002b6c:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	65a2      	str	r2, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b72:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002b74:	4313      	orrs	r3, r2
      return HAL_ERROR;
 8002b76:	2001      	movs	r0, #1
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b78:	65e3      	str	r3, [r4, #92]	@ 0x5c
            return HAL_ERROR;
 8002b7a:	e7f1      	b.n	8002b60 <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 8002b7c:	6891      	ldr	r1, [r2, #8]
 8002b7e:	4f1d      	ldr	r7, [pc, #116]	@ (8002bf4 <ADC_Enable+0xa8>)
 8002b80:	4039      	ands	r1, r7
 8002b82:	430b      	orrs	r3, r1
 8002b84:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002b86:	4b1c      	ldr	r3, [pc, #112]	@ (8002bf8 <ADC_Enable+0xac>)
 8002b88:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8002b8a:	021b      	lsls	r3, r3, #8
 8002b8c:	d421      	bmi.n	8002bd2 <ADC_Enable+0x86>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002b8e:	7e63      	ldrb	r3, [r4, #25]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d0e4      	beq.n	8002b5e <ADC_Enable+0x12>
      tickstart = HAL_GetTick();
 8002b94:	f7ff fd34 	bl	8002600 <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b98:	2501      	movs	r5, #1
      tickstart = HAL_GetTick();
 8002b9a:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b9c:	6822      	ldr	r2, [r4, #0]
 8002b9e:	6813      	ldr	r3, [r2, #0]
 8002ba0:	422b      	tst	r3, r5
 8002ba2:	d1dc      	bne.n	8002b5e <ADC_Enable+0x12>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ba4:	6893      	ldr	r3, [r2, #8]
 8002ba6:	422b      	tst	r3, r5
 8002ba8:	d103      	bne.n	8002bb2 <ADC_Enable+0x66>
  MODIFY_REG(ADCx->CR,
 8002baa:	6893      	ldr	r3, [r2, #8]
 8002bac:	403b      	ands	r3, r7
 8002bae:	432b      	orrs	r3, r5
 8002bb0:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bb2:	f7ff fd25 	bl	8002600 <HAL_GetTick>
 8002bb6:	1b80      	subs	r0, r0, r6
 8002bb8:	2802      	cmp	r0, #2
 8002bba:	d9ef      	bls.n	8002b9c <ADC_Enable+0x50>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bbc:	6823      	ldr	r3, [r4, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	422b      	tst	r3, r5
 8002bc2:	d1eb      	bne.n	8002b9c <ADC_Enable+0x50>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bc4:	2310      	movs	r3, #16
 8002bc6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	65a3      	str	r3, [r4, #88]	@ 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bcc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002bce:	432b      	orrs	r3, r5
 8002bd0:	e7d1      	b.n	8002b76 <ADC_Enable+0x2a>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8002bfc <ADC_Enable+0xb0>)
 8002bd4:	490a      	ldr	r1, [pc, #40]	@ (8002c00 <ADC_Enable+0xb4>)
 8002bd6:	6818      	ldr	r0, [r3, #0]
 8002bd8:	f7fd faa8 	bl	800012c <__udivsi3>
 8002bdc:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8002bde:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8002be0:	9b01      	ldr	r3, [sp, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d0d3      	beq.n	8002b8e <ADC_Enable+0x42>
        wait_loop_index--;
 8002be6:	9b01      	ldr	r3, [sp, #4]
 8002be8:	3b01      	subs	r3, #1
 8002bea:	9301      	str	r3, [sp, #4]
 8002bec:	e7f8      	b.n	8002be0 <ADC_Enable+0x94>
 8002bee:	46c0      	nop			@ (mov r8, r8)
 8002bf0:	80000017 	.word	0x80000017
 8002bf4:	7fffffe8 	.word	0x7fffffe8
 8002bf8:	40012708 	.word	0x40012708
 8002bfc:	20000004 	.word	0x20000004
 8002c00:	00030d40 	.word	0x00030d40

08002c04 <HAL_ADC_Start_DMA>:
{
 8002c04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c06:	6805      	ldr	r5, [r0, #0]
{
 8002c08:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c0a:	0028      	movs	r0, r5
{
 8002c0c:	000e      	movs	r6, r1
 8002c0e:	9201      	str	r2, [sp, #4]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c10:	f7ff fd0e 	bl	8002630 <LL_ADC_REG_IsConversionOngoing>
    __HAL_LOCK(hadc);
 8002c14:	2302      	movs	r3, #2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c16:	2800      	cmp	r0, #0
 8002c18:	d13f      	bne.n	8002c9a <HAL_ADC_Start_DMA+0x96>
    __HAL_LOCK(hadc);
 8002c1a:	0027      	movs	r7, r4
 8002c1c:	3754      	adds	r7, #84	@ 0x54
 8002c1e:	783a      	ldrb	r2, [r7, #0]
 8002c20:	2a01      	cmp	r2, #1
 8002c22:	d03a      	beq.n	8002c9a <HAL_ADC_Start_DMA+0x96>
 8002c24:	3b01      	subs	r3, #1
 8002c26:	703b      	strb	r3, [r7, #0]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8002c28:	68ea      	ldr	r2, [r5, #12]
 8002c2a:	421a      	tst	r2, r3
 8002c2c:	d10c      	bne.n	8002c48 <HAL_ADC_Start_DMA+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c2e:	68aa      	ldr	r2, [r5, #8]
 8002c30:	421a      	tst	r2, r3
 8002c32:	d005      	beq.n	8002c40 <HAL_ADC_Start_DMA+0x3c>
  MODIFY_REG(ADCx->CR,
 8002c34:	68aa      	ldr	r2, [r5, #8]
 8002c36:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca0 <HAL_ADC_Start_DMA+0x9c>)
 8002c38:	401a      	ands	r2, r3
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	60ab      	str	r3, [r5, #8]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002c40:	2301      	movs	r3, #1
 8002c42:	68ea      	ldr	r2, [r5, #12]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	60eb      	str	r3, [r5, #12]
    tmp_hal_status = ADC_Enable(hadc);
 8002c48:	0020      	movs	r0, r4
 8002c4a:	f7ff ff7f 	bl	8002b4c <ADC_Enable>
 8002c4e:	1e03      	subs	r3, r0, #0
    if (tmp_hal_status == HAL_OK)
 8002c50:	d123      	bne.n	8002c9a <HAL_ADC_Start_DMA+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 8002c52:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8002c54:	4a13      	ldr	r2, [pc, #76]	@ (8002ca4 <HAL_ADC_Start_DMA+0xa0>)
 8002c56:	4011      	ands	r1, r2
 8002c58:	2280      	movs	r2, #128	@ 0x80
 8002c5a:	0052      	lsls	r2, r2, #1
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	65a2      	str	r2, [r4, #88]	@ 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8002c60:	65e0      	str	r0, [r4, #92]	@ 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c62:	4a11      	ldr	r2, [pc, #68]	@ (8002ca8 <HAL_ADC_Start_DMA+0xa4>)
 8002c64:	6d20      	ldr	r0, [r4, #80]	@ 0x50
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c66:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c68:	62c2      	str	r2, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c6a:	4a10      	ldr	r2, [pc, #64]	@ (8002cac <HAL_ADC_Start_DMA+0xa8>)
 8002c6c:	6302      	str	r2, [r0, #48]	@ 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c6e:	4a10      	ldr	r2, [pc, #64]	@ (8002cb0 <HAL_ADC_Start_DMA+0xac>)
 8002c70:	6342      	str	r2, [r0, #52]	@ 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c72:	221c      	movs	r2, #28
 8002c74:	600a      	str	r2, [r1, #0]
      __HAL_UNLOCK(hadc);
 8002c76:	703b      	strb	r3, [r7, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c78:	684a      	ldr	r2, [r1, #4]
 8002c7a:	3310      	adds	r3, #16
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c80:	0032      	movs	r2, r6
 8002c82:	9b01      	ldr	r3, [sp, #4]
 8002c84:	3140      	adds	r1, #64	@ 0x40
 8002c86:	f000 f9cd 	bl	8003024 <HAL_DMA_Start_IT>
 8002c8a:	0003      	movs	r3, r0
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002c8c:	6820      	ldr	r0, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002c8e:	4a04      	ldr	r2, [pc, #16]	@ (8002ca0 <HAL_ADC_Start_DMA+0x9c>)
 8002c90:	6881      	ldr	r1, [r0, #8]
 8002c92:	4011      	ands	r1, r2
 8002c94:	2204      	movs	r2, #4
 8002c96:	430a      	orrs	r2, r1
 8002c98:	6082      	str	r2, [r0, #8]
}
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002c9e:	46c0      	nop			@ (mov r8, r8)
 8002ca0:	7fffffe8 	.word	0x7fffffe8
 8002ca4:	fffff0fe 	.word	0xfffff0fe
 8002ca8:	08002881 	.word	0x08002881
 8002cac:	0800285b 	.word	0x0800285b
 8002cb0:	08002867 	.word	0x08002867

08002cb4 <ADC_Disable>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cb4:	2201      	movs	r2, #1
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002cb6:	6803      	ldr	r3, [r0, #0]
{
 8002cb8:	b570      	push	{r4, r5, r6, lr}
 8002cba:	0004      	movs	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002cbc:	6898      	ldr	r0, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cbe:	6899      	ldr	r1, [r3, #8]
 8002cc0:	4211      	tst	r1, r2
 8002cc2:	d101      	bne.n	8002cc8 <ADC_Disable+0x14>
  return HAL_OK;
 8002cc4:	2000      	movs	r0, #0
}
 8002cc6:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002cc8:	2102      	movs	r1, #2
      && (tmp_adc_is_disable_on_going == 0UL)
 8002cca:	4208      	tst	r0, r1
 8002ccc:	d1fa      	bne.n	8002cc4 <ADC_Disable+0x10>
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002cce:	2005      	movs	r0, #5
 8002cd0:	689d      	ldr	r5, [r3, #8]
 8002cd2:	4005      	ands	r5, r0
 8002cd4:	2d01      	cmp	r5, #1
 8002cd6:	d11e      	bne.n	8002d16 <ADC_Disable+0x62>
  MODIFY_REG(ADCx->CR,
 8002cd8:	689a      	ldr	r2, [r3, #8]
 8002cda:	4813      	ldr	r0, [pc, #76]	@ (8002d28 <ADC_Disable+0x74>)
 8002cdc:	4002      	ands	r2, r0
 8002cde:	4311      	orrs	r1, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002ce0:	2203      	movs	r2, #3
 8002ce2:	6099      	str	r1, [r3, #8]
 8002ce4:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002ce6:	f7ff fc8b 	bl	8002600 <HAL_GetTick>
 8002cea:	0006      	movs	r6, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002cec:	6823      	ldr	r3, [r4, #0]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	422b      	tst	r3, r5
 8002cf2:	d0e7      	beq.n	8002cc4 <ADC_Disable+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002cf4:	f7ff fc84 	bl	8002600 <HAL_GetTick>
 8002cf8:	1b80      	subs	r0, r0, r6
 8002cfa:	2802      	cmp	r0, #2
 8002cfc:	d9f6      	bls.n	8002cec <ADC_Disable+0x38>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002cfe:	6823      	ldr	r3, [r4, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	422b      	tst	r3, r5
 8002d04:	d0f2      	beq.n	8002cec <ADC_Disable+0x38>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d06:	2310      	movs	r3, #16
 8002d08:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d0e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002d10:	432b      	orrs	r3, r5
 8002d12:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8002d14:	e006      	b.n	8002d24 <ADC_Disable+0x70>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d16:	2310      	movs	r3, #16
 8002d18:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8002d1a:	430b      	orrs	r3, r1
 8002d1c:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d1e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002d20:	431a      	orrs	r2, r3
 8002d22:	65e2      	str	r2, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8002d24:	2001      	movs	r0, #1
 8002d26:	e7ce      	b.n	8002cc6 <ADC_Disable+0x12>
 8002d28:	7fffffe8 	.word	0x7fffffe8

08002d2c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8002d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002d2e:	2300      	movs	r3, #0
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002d30:	0005      	movs	r5, r0
 8002d32:	2202      	movs	r2, #2
{
 8002d34:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 8002d36:	9302      	str	r3, [sp, #8]
  __HAL_LOCK(hadc);
 8002d38:	3554      	adds	r5, #84	@ 0x54
 8002d3a:	782b      	ldrb	r3, [r5, #0]
{
 8002d3c:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8002d3e:	9200      	str	r2, [sp, #0]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d03e      	beq.n	8002dc2 <HAL_ADCEx_Calibration_Start+0x96>
 8002d44:	2601      	movs	r6, #1
 8002d46:	702e      	strb	r6, [r5, #0]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002d48:	f7ff ffb4 	bl	8002cb4 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d4c:	6823      	ldr	r3, [r4, #0]
  tmp_hal_status = ADC_Disable(hadc);
 8002d4e:	9000      	str	r0, [sp, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d50:	6899      	ldr	r1, [r3, #8]
 8002d52:	000a      	movs	r2, r1
 8002d54:	4032      	ands	r2, r6
 8002d56:	4231      	tst	r1, r6
 8002d58:	d006      	beq.n	8002d68 <HAL_ADCEx_Calibration_Start+0x3c>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d5a:	2310      	movs	r3, #16
 8002d5c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002d5e:	4313      	orrs	r3, r2
    ADC_STATE_CLR_SET(hadc->State,
 8002d60:	65a3      	str	r3, [r4, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8002d62:	2300      	movs	r3, #0
 8002d64:	702b      	strb	r3, [r5, #0]

  return tmp_hal_status;
 8002d66:	e02c      	b.n	8002dc2 <HAL_ADCEx_Calibration_Start+0x96>
  MODIFY_REG(ADCx->CR,
 8002d68:	2680      	movs	r6, #128	@ 0x80
    ADC_STATE_CLR_SET(hadc->State,
 8002d6a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002d6c:	4942      	ldr	r1, [pc, #264]	@ (8002e78 <HAL_ADCEx_Calibration_Start+0x14c>)
 8002d6e:	0636      	lsls	r6, r6, #24
 8002d70:	4008      	ands	r0, r1
 8002d72:	3106      	adds	r1, #6
 8002d74:	31ff      	adds	r1, #255	@ 0xff
 8002d76:	4301      	orrs	r1, r0
 8002d78:	65a1      	str	r1, [r4, #88]	@ 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8002d7a:	68d8      	ldr	r0, [r3, #12]
 8002d7c:	493f      	ldr	r1, [pc, #252]	@ (8002e7c <HAL_ADCEx_Calibration_Start+0x150>)
 8002d7e:	46b4      	mov	ip, r6
 8002d80:	4008      	ands	r0, r1
 8002d82:	9001      	str	r0, [sp, #4]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8002d84:	68d9      	ldr	r1, [r3, #12]
 8002d86:	483e      	ldr	r0, [pc, #248]	@ (8002e80 <HAL_ADCEx_Calibration_Start+0x154>)
 8002d88:	4001      	ands	r1, r0
 8002d8a:	2008      	movs	r0, #8
 8002d8c:	60d9      	str	r1, [r3, #12]
 8002d8e:	493d      	ldr	r1, [pc, #244]	@ (8002e84 <HAL_ADCEx_Calibration_Start+0x158>)
 8002d90:	4667      	mov	r7, ip
 8002d92:	689e      	ldr	r6, [r3, #8]
 8002d94:	400e      	ands	r6, r1
 8002d96:	433e      	orrs	r6, r7
 8002d98:	609e      	str	r6, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002d9a:	689e      	ldr	r6, [r3, #8]
 8002d9c:	2e00      	cmp	r6, #0
 8002d9e:	da13      	bge.n	8002dc8 <HAL_ADCEx_Calibration_Start+0x9c>
        wait_loop_index++;
 8002da0:	9e02      	ldr	r6, [sp, #8]
 8002da2:	3601      	adds	r6, #1
 8002da4:	9602      	str	r6, [sp, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002da6:	9f02      	ldr	r7, [sp, #8]
 8002da8:	4e37      	ldr	r6, [pc, #220]	@ (8002e88 <HAL_ADCEx_Calibration_Start+0x15c>)
 8002daa:	42b7      	cmp	r7, r6
 8002dac:	d9f5      	bls.n	8002d9a <HAL_ADCEx_Calibration_Start+0x6e>
          ADC_STATE_CLR_SET(hadc->State,
 8002dae:	2312      	movs	r3, #18
 8002db0:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002db2:	439a      	bics	r2, r3
 8002db4:	3b02      	subs	r3, #2
 8002db6:	4313      	orrs	r3, r2
 8002db8:	65a3      	str	r3, [r4, #88]	@ 0x58
          __HAL_UNLOCK(hadc);
 8002dba:	2300      	movs	r3, #0
 8002dbc:	702b      	strb	r3, [r5, #0]
          return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	9300      	str	r3, [sp, #0]
}
 8002dc2:	9800      	ldr	r0, [sp, #0]
 8002dc4:	b005      	add	sp, #20
 8002dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8002dc8:	001e      	movs	r6, r3
 8002dca:	277f      	movs	r7, #127	@ 0x7f
 8002dcc:	36b4      	adds	r6, #180	@ 0xb4
 8002dce:	6836      	ldr	r6, [r6, #0]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002dd0:	3801      	subs	r0, #1
 8002dd2:	403e      	ands	r6, r7
      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8002dd4:	1992      	adds	r2, r2, r6
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002dd6:	2800      	cmp	r0, #0
 8002dd8:	d1da      	bne.n	8002d90 <HAL_ADCEx_Calibration_Start+0x64>
  MODIFY_REG(ADCx->CR,
 8002dda:	2601      	movs	r6, #1
 8002ddc:	6898      	ldr	r0, [r3, #8]
    calibration_factor_accumulated /= calibration_index;
 8002dde:	08d2      	lsrs	r2, r2, #3
 8002de0:	4008      	ands	r0, r1
 8002de2:	4330      	orrs	r0, r6
 8002de4:	6098      	str	r0, [r3, #8]
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8002de6:	2080      	movs	r0, #128	@ 0x80
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8002de8:	691f      	ldr	r7, [r3, #16]
 8002dea:	05c0      	lsls	r0, r0, #23
 8002dec:	4287      	cmp	r7, r0
 8002dee:	d31c      	bcc.n	8002e2a <HAL_ADCEx_Calibration_Start+0xfe>
  MODIFY_REG(ADCx->CALFACT,
 8002df0:	001e      	movs	r6, r3
 8002df2:	277f      	movs	r7, #127	@ 0x7f
 8002df4:	36b4      	adds	r6, #180	@ 0xb4
 8002df6:	6830      	ldr	r0, [r6, #0]
 8002df8:	43b8      	bics	r0, r7
 8002dfa:	4310      	orrs	r0, r2
 8002dfc:	6030      	str	r0, [r6, #0]
  MODIFY_REG(ADCx->CR,
 8002dfe:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e00:	2601      	movs	r6, #1
  MODIFY_REG(ADCx->CR,
 8002e02:	4011      	ands	r1, r2
 8002e04:	2202      	movs	r2, #2
 8002e06:	430a      	orrs	r2, r1
 8002e08:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002e0a:	f7ff fbf9 	bl	8002600 <HAL_GetTick>
 8002e0e:	0007      	movs	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e10:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	4232      	tst	r2, r6
 8002e16:	d11e      	bne.n	8002e56 <HAL_ADCEx_Calibration_Start+0x12a>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8002e18:	68da      	ldr	r2, [r3, #12]
 8002e1a:	9901      	ldr	r1, [sp, #4]
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	60da      	str	r2, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8002e20:	2203      	movs	r2, #3
 8002e22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002e24:	4393      	bics	r3, r2
 8002e26:	4333      	orrs	r3, r6
 8002e28:	e79a      	b.n	8002d60 <HAL_ADCEx_Calibration_Start+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8002e2a:	4818      	ldr	r0, [pc, #96]	@ (8002e8c <HAL_ADCEx_Calibration_Start+0x160>)
 8002e2c:	6807      	ldr	r7, [r0, #0]
 8002e2e:	20f0      	movs	r0, #240	@ 0xf0
 8002e30:	0380      	lsls	r0, r0, #14
 8002e32:	4038      	ands	r0, r7
      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8002e34:	27e0      	movs	r7, #224	@ 0xe0
 8002e36:	037f      	lsls	r7, r7, #13
 8002e38:	42b8      	cmp	r0, r7
 8002e3a:	d3d9      	bcc.n	8002df0 <HAL_ADCEx_Calibration_Start+0xc4>
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8002e3c:	0c80      	lsrs	r0, r0, #18
 8002e3e:	3803      	subs	r0, #3
 8002e40:	4086      	lsls	r6, r0
 8002e42:	9603      	str	r6, [sp, #12]
        delay_cpu_cycles >>= 1UL;
 8002e44:	9803      	ldr	r0, [sp, #12]
 8002e46:	0840      	lsrs	r0, r0, #1
          delay_cpu_cycles--;
 8002e48:	9003      	str	r0, [sp, #12]
        while (delay_cpu_cycles != 0UL)
 8002e4a:	9803      	ldr	r0, [sp, #12]
 8002e4c:	2800      	cmp	r0, #0
 8002e4e:	d0cf      	beq.n	8002df0 <HAL_ADCEx_Calibration_Start+0xc4>
          delay_cpu_cycles--;
 8002e50:	9803      	ldr	r0, [sp, #12]
 8002e52:	3801      	subs	r0, #1
 8002e54:	e7f8      	b.n	8002e48 <HAL_ADCEx_Calibration_Start+0x11c>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e56:	f7ff fbd3 	bl	8002600 <HAL_GetTick>
 8002e5a:	1bc0      	subs	r0, r0, r7
 8002e5c:	2802      	cmp	r0, #2
 8002e5e:	d9d7      	bls.n	8002e10 <HAL_ADCEx_Calibration_Start+0xe4>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e60:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	4233      	tst	r3, r6
 8002e66:	d0d3      	beq.n	8002e10 <HAL_ADCEx_Calibration_Start+0xe4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e68:	2310      	movs	r3, #16
 8002e6a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e70:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002e72:	4333      	orrs	r3, r6
 8002e74:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8002e76:	e7a2      	b.n	8002dbe <HAL_ADCEx_Calibration_Start+0x92>
 8002e78:	fffffefd 	.word	0xfffffefd
 8002e7c:	00008003 	.word	0x00008003
 8002e80:	ffff7ffc 	.word	0xffff7ffc
 8002e84:	7fffffe8 	.word	0x7fffffe8
 8002e88:	0002f1ff 	.word	0x0002f1ff
 8002e8c:	40012708 	.word	0x40012708

08002e90 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e90:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e92:	24ff      	movs	r4, #255	@ 0xff
 8002e94:	2203      	movs	r2, #3
 8002e96:	000b      	movs	r3, r1
 8002e98:	0021      	movs	r1, r4
 8002e9a:	4002      	ands	r2, r0
 8002e9c:	00d2      	lsls	r2, r2, #3
 8002e9e:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ea0:	019b      	lsls	r3, r3, #6
 8002ea2:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ea4:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ea6:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8002ea8:	2800      	cmp	r0, #0
 8002eaa:	db0a      	blt.n	8002ec2 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002eac:	24c0      	movs	r4, #192	@ 0xc0
 8002eae:	4a0b      	ldr	r2, [pc, #44]	@ (8002edc <HAL_NVIC_SetPriority+0x4c>)
 8002eb0:	0880      	lsrs	r0, r0, #2
 8002eb2:	0080      	lsls	r0, r0, #2
 8002eb4:	1880      	adds	r0, r0, r2
 8002eb6:	00a4      	lsls	r4, r4, #2
 8002eb8:	5902      	ldr	r2, [r0, r4]
 8002eba:	400a      	ands	r2, r1
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	5103      	str	r3, [r0, r4]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8002ec0:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ec2:	220f      	movs	r2, #15
 8002ec4:	4010      	ands	r0, r2
 8002ec6:	3808      	subs	r0, #8
 8002ec8:	4a05      	ldr	r2, [pc, #20]	@ (8002ee0 <HAL_NVIC_SetPriority+0x50>)
 8002eca:	0880      	lsrs	r0, r0, #2
 8002ecc:	0080      	lsls	r0, r0, #2
 8002ece:	1880      	adds	r0, r0, r2
 8002ed0:	69c2      	ldr	r2, [r0, #28]
 8002ed2:	4011      	ands	r1, r2
 8002ed4:	4319      	orrs	r1, r3
 8002ed6:	61c1      	str	r1, [r0, #28]
 8002ed8:	e7f2      	b.n	8002ec0 <HAL_NVIC_SetPriority+0x30>
 8002eda:	46c0      	nop			@ (mov r8, r8)
 8002edc:	e000e100 	.word	0xe000e100
 8002ee0:	e000ed00 	.word	0xe000ed00

08002ee4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002ee4:	2800      	cmp	r0, #0
 8002ee6:	db05      	blt.n	8002ef4 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ee8:	231f      	movs	r3, #31
 8002eea:	4018      	ands	r0, r3
 8002eec:	3b1e      	subs	r3, #30
 8002eee:	4083      	lsls	r3, r0
 8002ef0:	4a01      	ldr	r2, [pc, #4]	@ (8002ef8 <HAL_NVIC_EnableIRQ+0x14>)
 8002ef2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002ef4:	4770      	bx	lr
 8002ef6:	46c0      	nop			@ (mov r8, r8)
 8002ef8:	e000e100 	.word	0xe000e100

08002efc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002efc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002efe:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8002f00:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 8002f02:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002f04:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8002f06:	2c00      	cmp	r4, #0
 8002f08:	d002      	beq.n	8002f10 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f0a:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8002f0c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8002f0e:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002f10:	241c      	movs	r4, #28
 8002f12:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8002f14:	4e08      	ldr	r6, [pc, #32]	@ (8002f38 <DMA_SetConfig+0x3c>)
 8002f16:	4025      	ands	r5, r4
 8002f18:	3c1b      	subs	r4, #27
 8002f1a:	40ac      	lsls	r4, r5
 8002f1c:	6877      	ldr	r7, [r6, #4]
 8002f1e:	433c      	orrs	r4, r7
 8002f20:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f22:	6804      	ldr	r4, [r0, #0]
 8002f24:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f26:	6883      	ldr	r3, [r0, #8]
 8002f28:	2b10      	cmp	r3, #16
 8002f2a:	d102      	bne.n	8002f32 <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f2c:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f2e:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8002f32:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f34:	60e2      	str	r2, [r4, #12]
}
 8002f36:	e7fb      	b.n	8002f30 <DMA_SetConfig+0x34>
 8002f38:	40020000 	.word	0x40020000

08002f3c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f3c:	b510      	push	{r4, lr}
 8002f3e:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002f40:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8002f42:	4a09      	ldr	r2, [pc, #36]	@ (8002f68 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
 8002f44:	089b      	lsrs	r3, r3, #2
 8002f46:	189b      	adds	r3, r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	6443      	str	r3, [r0, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002f4c:	6800      	ldr	r0, [r0, #0]
 8002f4e:	2114      	movs	r1, #20
 8002f50:	b2c0      	uxtb	r0, r0
 8002f52:	3808      	subs	r0, #8
 8002f54:	f7fd f8ea 	bl	800012c <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002f58:	4b04      	ldr	r3, [pc, #16]	@ (8002f6c <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8002f5a:	64a3      	str	r3, [r4, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002f5c:	231f      	movs	r3, #31
 8002f5e:	4018      	ands	r0, r3
 8002f60:	3b1e      	subs	r3, #30
 8002f62:	4083      	lsls	r3, r0
 8002f64:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 8002f66:	bd10      	pop	{r4, pc}
 8002f68:	10008200 	.word	0x10008200
 8002f6c:	40020880 	.word	0x40020880

08002f70 <HAL_DMA_Init>:
{
 8002f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f72:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002f74:	2001      	movs	r0, #1
  if (hdma == NULL)
 8002f76:	2c00      	cmp	r4, #0
 8002f78:	d046      	beq.n	8003008 <HAL_DMA_Init+0x98>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f7a:	6825      	ldr	r5, [r4, #0]
 8002f7c:	4b25      	ldr	r3, [pc, #148]	@ (8003014 <HAL_DMA_Init+0xa4>)
 8002f7e:	2114      	movs	r1, #20
 8002f80:	18e8      	adds	r0, r5, r3
 8002f82:	f7fd f8d3 	bl	800012c <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f86:	2302      	movs	r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f88:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f8a:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f8c:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f8e:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f90:	682b      	ldr	r3, [r5, #0]
 8002f92:	4a21      	ldr	r2, [pc, #132]	@ (8003018 <HAL_DMA_Init+0xa8>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002f94:	68a7      	ldr	r7, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f96:	4013      	ands	r3, r2
 8002f98:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002f9a:	68e3      	ldr	r3, [r4, #12]
 8002f9c:	6921      	ldr	r1, [r4, #16]
 8002f9e:	433b      	orrs	r3, r7
 8002fa0:	430b      	orrs	r3, r1
 8002fa2:	6961      	ldr	r1, [r4, #20]
 8002fa4:	682a      	ldr	r2, [r5, #0]
 8002fa6:	430b      	orrs	r3, r1
 8002fa8:	69a1      	ldr	r1, [r4, #24]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002faa:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002fac:	430b      	orrs	r3, r1
 8002fae:	69e1      	ldr	r1, [r4, #28]
 8002fb0:	430b      	orrs	r3, r1
 8002fb2:	6a21      	ldr	r1, [r4, #32]
 8002fb4:	430b      	orrs	r3, r1
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002fba:	f7ff ffbf 	bl	8002f3c <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002fbe:	2380      	movs	r3, #128	@ 0x80
 8002fc0:	01db      	lsls	r3, r3, #7
 8002fc2:	429f      	cmp	r7, r3
 8002fc4:	d101      	bne.n	8002fca <HAL_DMA_Init+0x5a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002fca:	233f      	movs	r3, #63	@ 0x3f
 8002fcc:	6862      	ldr	r2, [r4, #4]
 8002fce:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fd4:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8002fd6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002fd8:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fda:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002fdc:	2a03      	cmp	r2, #3
 8002fde:	d814      	bhi.n	800300a <HAL_DMA_Init+0x9a>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002fe0:	4a0e      	ldr	r2, [pc, #56]	@ (800301c <HAL_DMA_Init+0xac>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002fe2:	480f      	ldr	r0, [pc, #60]	@ (8003020 <HAL_DMA_Init+0xb0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002fe4:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	409a      	lsls	r2, r3
 8002fec:	65a2      	str	r2, [r4, #88]	@ 0x58
 8002fee:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ff0:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002ff2:	0089      	lsls	r1, r1, #2
 8002ff4:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002ff6:	6560      	str	r0, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ff8:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ffa:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ffc:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002ffe:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003000:	63e0      	str	r0, [r4, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 8003002:	3405      	adds	r4, #5
  hdma->State = HAL_DMA_STATE_READY;
 8003004:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 8003006:	77e0      	strb	r0, [r4, #31]
}
 8003008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->DMAmuxRequestGen = 0U;
 800300a:	2300      	movs	r3, #0
 800300c:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800300e:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003010:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003012:	e7f3      	b.n	8002ffc <HAL_DMA_Init+0x8c>
 8003014:	bffdfff8 	.word	0xbffdfff8
 8003018:	ffff800f 	.word	0xffff800f
 800301c:	1000823f 	.word	0x1000823f
 8003020:	40020940 	.word	0x40020940

08003024 <HAL_DMA_Start_IT>:
{
 8003024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8003026:	1d45      	adds	r5, r0, #5
{
 8003028:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 800302a:	7fee      	ldrb	r6, [r5, #31]
{
 800302c:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 800302e:	2002      	movs	r0, #2
 8003030:	2e01      	cmp	r6, #1
 8003032:	d033      	beq.n	800309c <HAL_DMA_Start_IT+0x78>
 8003034:	3801      	subs	r0, #1
 8003036:	77e8      	strb	r0, [r5, #31]
  if (hdma->State == HAL_DMA_STATE_READY)
 8003038:	1da7      	adds	r7, r4, #6
 800303a:	7ffe      	ldrb	r6, [r7, #31]
 800303c:	46b4      	mov	ip, r6
 800303e:	4663      	mov	r3, ip
 8003040:	b2f6      	uxtb	r6, r6
 8003042:	9600      	str	r6, [sp, #0]
 8003044:	2600      	movs	r6, #0
 8003046:	4283      	cmp	r3, r0
 8003048:	d130      	bne.n	80030ac <HAL_DMA_Start_IT+0x88>
    hdma->State = HAL_DMA_STATE_BUSY;
 800304a:	3001      	adds	r0, #1
 800304c:	77f8      	strb	r0, [r7, #31]
    __HAL_DMA_DISABLE(hdma);
 800304e:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003050:	63e6      	str	r6, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003052:	6828      	ldr	r0, [r5, #0]
 8003054:	9b00      	ldr	r3, [sp, #0]
 8003056:	4398      	bics	r0, r3
 8003058:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800305a:	9b01      	ldr	r3, [sp, #4]
 800305c:	0020      	movs	r0, r4
 800305e:	f7ff ff4d 	bl	8002efc <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8003062:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003064:	42b3      	cmp	r3, r6
 8003066:	d01a      	beq.n	800309e <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003068:	230e      	movs	r3, #14
 800306a:	682a      	ldr	r2, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800306c:	4313      	orrs	r3, r2
 800306e:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003070:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	03d2      	lsls	r2, r2, #15
 8003076:	d504      	bpl.n	8003082 <HAL_DMA_Start_IT+0x5e>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003078:	2280      	movs	r2, #128	@ 0x80
 800307a:	6819      	ldr	r1, [r3, #0]
 800307c:	0052      	lsls	r2, r2, #1
 800307e:	430a      	orrs	r2, r1
 8003080:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8003082:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8003084:	2b00      	cmp	r3, #0
 8003086:	d004      	beq.n	8003092 <HAL_DMA_Start_IT+0x6e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003088:	2280      	movs	r2, #128	@ 0x80
 800308a:	6819      	ldr	r1, [r3, #0]
 800308c:	0052      	lsls	r2, r2, #1
 800308e:	430a      	orrs	r2, r1
 8003090:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8003092:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003094:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003096:	682a      	ldr	r2, [r5, #0]
 8003098:	4313      	orrs	r3, r2
 800309a:	602b      	str	r3, [r5, #0]
}
 800309c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800309e:	2204      	movs	r2, #4
 80030a0:	682b      	ldr	r3, [r5, #0]
 80030a2:	4393      	bics	r3, r2
 80030a4:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80030a6:	682a      	ldr	r2, [r5, #0]
 80030a8:	230a      	movs	r3, #10
 80030aa:	e7df      	b.n	800306c <HAL_DMA_Start_IT+0x48>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80030ac:	2380      	movs	r3, #128	@ 0x80
 80030ae:	63e3      	str	r3, [r4, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 80030b0:	77ee      	strb	r6, [r5, #31]
    status = HAL_ERROR;
 80030b2:	e7f3      	b.n	800309c <HAL_DMA_Start_IT+0x78>

080030b4 <HAL_DMA_IRQHandler>:
{
 80030b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80030b6:	241c      	movs	r4, #28
 80030b8:	2704      	movs	r7, #4
 80030ba:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = DMA1->ISR;
 80030bc:	4a26      	ldr	r2, [pc, #152]	@ (8003158 <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80030be:	4021      	ands	r1, r4
 80030c0:	003c      	movs	r4, r7
 80030c2:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 80030c4:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80030c6:	6803      	ldr	r3, [r0, #0]
 80030c8:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80030ca:	4226      	tst	r6, r4
 80030cc:	d00f      	beq.n	80030ee <HAL_DMA_IRQHandler+0x3a>
 80030ce:	423d      	tst	r5, r7
 80030d0:	d00d      	beq.n	80030ee <HAL_DMA_IRQHandler+0x3a>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030d2:	6819      	ldr	r1, [r3, #0]
 80030d4:	0689      	lsls	r1, r1, #26
 80030d6:	d402      	bmi.n	80030de <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030d8:	6819      	ldr	r1, [r3, #0]
 80030da:	43b9      	bics	r1, r7
 80030dc:	6019      	str	r1, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80030de:	6853      	ldr	r3, [r2, #4]
 80030e0:	431c      	orrs	r4, r3
      if (hdma->XferHalfCpltCallback != NULL)
 80030e2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80030e4:	6054      	str	r4, [r2, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d01b      	beq.n	8003122 <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 80030ea:	4798      	blx	r3
  return;
 80030ec:	e019      	b.n	8003122 <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80030ee:	2702      	movs	r7, #2
 80030f0:	003c      	movs	r4, r7
 80030f2:	408c      	lsls	r4, r1
 80030f4:	4226      	tst	r6, r4
 80030f6:	d015      	beq.n	8003124 <HAL_DMA_IRQHandler+0x70>
 80030f8:	423d      	tst	r5, r7
 80030fa:	d013      	beq.n	8003124 <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030fc:	6819      	ldr	r1, [r3, #0]
 80030fe:	0689      	lsls	r1, r1, #26
 8003100:	d406      	bmi.n	8003110 <HAL_DMA_IRQHandler+0x5c>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003102:	250a      	movs	r5, #10
 8003104:	6819      	ldr	r1, [r3, #0]
 8003106:	43a9      	bics	r1, r5
 8003108:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 800310a:	2101      	movs	r1, #1
 800310c:	1d83      	adds	r3, r0, #6
 800310e:	77d9      	strb	r1, [r3, #31]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003110:	6853      	ldr	r3, [r2, #4]
 8003112:	431c      	orrs	r4, r3
 8003114:	6054      	str	r4, [r2, #4]
      __HAL_UNLOCK(hdma);
 8003116:	2200      	movs	r2, #0
 8003118:	1d43      	adds	r3, r0, #5
 800311a:	77da      	strb	r2, [r3, #31]
      if (hdma->XferCpltCallback != NULL)
 800311c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 800311e:	4293      	cmp	r3, r2
 8003120:	d1e3      	bne.n	80030ea <HAL_DMA_IRQHandler+0x36>
}
 8003122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003124:	2408      	movs	r4, #8
 8003126:	0027      	movs	r7, r4
 8003128:	408f      	lsls	r7, r1
 800312a:	423e      	tst	r6, r7
 800312c:	d0f9      	beq.n	8003122 <HAL_DMA_IRQHandler+0x6e>
 800312e:	4225      	tst	r5, r4
 8003130:	d0f7      	beq.n	8003122 <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003132:	250e      	movs	r5, #14
 8003134:	681c      	ldr	r4, [r3, #0]
 8003136:	43ac      	bics	r4, r5
 8003138:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800313a:	2301      	movs	r3, #1
 800313c:	001d      	movs	r5, r3
 800313e:	408d      	lsls	r5, r1
 8003140:	0029      	movs	r1, r5
 8003142:	6854      	ldr	r4, [r2, #4]
 8003144:	4321      	orrs	r1, r4
 8003146:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003148:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800314a:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800314c:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 800314e:	2200      	movs	r2, #0
 8003150:	1d43      	adds	r3, r0, #5
 8003152:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8003154:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003156:	e7e2      	b.n	800311e <HAL_DMA_IRQHandler+0x6a>
 8003158:	40020000 	.word	0x40020000

0800315c <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 800315c:	2300      	movs	r3, #0
{
 800315e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003160:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003162:	680a      	ldr	r2, [r1, #0]
 8003164:	0014      	movs	r4, r2
 8003166:	40dc      	lsrs	r4, r3
 8003168:	d101      	bne.n	800316e <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  }
}
 800316a:	b005      	add	sp, #20
 800316c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800316e:	2501      	movs	r5, #1
 8003170:	0014      	movs	r4, r2
 8003172:	409d      	lsls	r5, r3
 8003174:	402c      	ands	r4, r5
 8003176:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8003178:	422a      	tst	r2, r5
 800317a:	d100      	bne.n	800317e <HAL_GPIO_Init+0x22>
 800317c:	e091      	b.n	80032a2 <HAL_GPIO_Init+0x146>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800317e:	684a      	ldr	r2, [r1, #4]
 8003180:	005f      	lsls	r7, r3, #1
 8003182:	4694      	mov	ip, r2
 8003184:	2203      	movs	r2, #3
 8003186:	4664      	mov	r4, ip
 8003188:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800318a:	2403      	movs	r4, #3
 800318c:	40bc      	lsls	r4, r7
 800318e:	43e4      	mvns	r4, r4
 8003190:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003192:	1e54      	subs	r4, r2, #1
 8003194:	2c01      	cmp	r4, #1
 8003196:	d82e      	bhi.n	80031f6 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8003198:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800319a:	9c01      	ldr	r4, [sp, #4]
 800319c:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800319e:	68cc      	ldr	r4, [r1, #12]
 80031a0:	40bc      	lsls	r4, r7
 80031a2:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 80031a4:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80031a6:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031a8:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80031aa:	43ac      	bics	r4, r5
 80031ac:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031ae:	4664      	mov	r4, ip
 80031b0:	0924      	lsrs	r4, r4, #4
 80031b2:	4034      	ands	r4, r6
 80031b4:	409c      	lsls	r4, r3
 80031b6:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80031b8:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 80031ba:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80031bc:	9c01      	ldr	r4, [sp, #4]
 80031be:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80031c0:	688c      	ldr	r4, [r1, #8]
 80031c2:	40bc      	lsls	r4, r7
 80031c4:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80031c6:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031c8:	2a02      	cmp	r2, #2
 80031ca:	d116      	bne.n	80031fa <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031cc:	2507      	movs	r5, #7
 80031ce:	260f      	movs	r6, #15
 80031d0:	401d      	ands	r5, r3
 80031d2:	00ad      	lsls	r5, r5, #2
 80031d4:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 80031d6:	08dc      	lsrs	r4, r3, #3
 80031d8:	00a4      	lsls	r4, r4, #2
 80031da:	1904      	adds	r4, r0, r4
 80031dc:	9402      	str	r4, [sp, #8]
 80031de:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031e0:	9603      	str	r6, [sp, #12]
 80031e2:	0026      	movs	r6, r4
 80031e4:	9c03      	ldr	r4, [sp, #12]
 80031e6:	43a6      	bics	r6, r4
 80031e8:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031ea:	690e      	ldr	r6, [r1, #16]
 80031ec:	40ae      	lsls	r6, r5
 80031ee:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 80031f0:	9c02      	ldr	r4, [sp, #8]
 80031f2:	6226      	str	r6, [r4, #32]
 80031f4:	e001      	b.n	80031fa <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031f6:	2a03      	cmp	r2, #3
 80031f8:	d1df      	bne.n	80031ba <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80031fa:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 80031fc:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80031fe:	9d01      	ldr	r5, [sp, #4]
 8003200:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003202:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003204:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8003206:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003208:	4662      	mov	r2, ip
 800320a:	02a4      	lsls	r4, r4, #10
 800320c:	4222      	tst	r2, r4
 800320e:	d048      	beq.n	80032a2 <HAL_GPIO_Init+0x146>
        temp = EXTI->EXTICR[position >> 2u];
 8003210:	4a25      	ldr	r2, [pc, #148]	@ (80032a8 <HAL_GPIO_Init+0x14c>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003212:	2503      	movs	r5, #3
        temp = EXTI->EXTICR[position >> 2u];
 8003214:	089c      	lsrs	r4, r3, #2
 8003216:	00a4      	lsls	r4, r4, #2
 8003218:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800321a:	220f      	movs	r2, #15
 800321c:	401d      	ands	r5, r3
 800321e:	00ed      	lsls	r5, r5, #3
 8003220:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003222:	27a0      	movs	r7, #160	@ 0xa0
        temp = EXTI->EXTICR[position >> 2u];
 8003224:	6e26      	ldr	r6, [r4, #96]	@ 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003226:	05ff      	lsls	r7, r7, #23
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003228:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800322a:	2200      	movs	r2, #0
 800322c:	42b8      	cmp	r0, r7
 800322e:	d00c      	beq.n	800324a <HAL_GPIO_Init+0xee>
 8003230:	4f1e      	ldr	r7, [pc, #120]	@ (80032ac <HAL_GPIO_Init+0x150>)
 8003232:	3201      	adds	r2, #1
 8003234:	42b8      	cmp	r0, r7
 8003236:	d008      	beq.n	800324a <HAL_GPIO_Init+0xee>
 8003238:	4f1d      	ldr	r7, [pc, #116]	@ (80032b0 <HAL_GPIO_Init+0x154>)
 800323a:	3201      	adds	r2, #1
 800323c:	42b8      	cmp	r0, r7
 800323e:	d004      	beq.n	800324a <HAL_GPIO_Init+0xee>
 8003240:	4f1c      	ldr	r7, [pc, #112]	@ (80032b4 <HAL_GPIO_Init+0x158>)
 8003242:	3203      	adds	r2, #3
 8003244:	42b8      	cmp	r0, r7
 8003246:	d100      	bne.n	800324a <HAL_GPIO_Init+0xee>
 8003248:	3a02      	subs	r2, #2
 800324a:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800324c:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800324e:	4332      	orrs	r2, r6
        EXTI->EXTICR[position >> 2u] = temp;
 8003250:	6622      	str	r2, [r4, #96]	@ 0x60
        temp = EXTI->RTSR1;
 8003252:	4c15      	ldr	r4, [pc, #84]	@ (80032a8 <HAL_GPIO_Init+0x14c>)
        temp &= ~(iocurrent);
 8003254:	9a00      	ldr	r2, [sp, #0]
        temp = EXTI->RTSR1;
 8003256:	6826      	ldr	r6, [r4, #0]
          temp |= iocurrent;
 8003258:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 800325a:	43d2      	mvns	r2, r2
          temp |= iocurrent;
 800325c:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800325e:	02ff      	lsls	r7, r7, #11
 8003260:	d401      	bmi.n	8003266 <HAL_GPIO_Init+0x10a>
        temp &= ~(iocurrent);
 8003262:	0035      	movs	r5, r6
 8003264:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003266:	4667      	mov	r7, ip
        EXTI->RTSR1 = temp;
 8003268:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 800326a:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 800326c:	9d00      	ldr	r5, [sp, #0]
 800326e:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003270:	02bf      	lsls	r7, r7, #10
 8003272:	d401      	bmi.n	8003278 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8003274:	0035      	movs	r5, r6
 8003276:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003278:	4667      	mov	r7, ip
        EXTI->FTSR1 = temp;
 800327a:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 800327c:	4c0e      	ldr	r4, [pc, #56]	@ (80032b8 <HAL_GPIO_Init+0x15c>)
          temp |= iocurrent;
 800327e:	9d00      	ldr	r5, [sp, #0]
        temp = EXTI->EMR1;
 8003280:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 8003282:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003284:	03bf      	lsls	r7, r7, #14
 8003286:	d401      	bmi.n	800328c <HAL_GPIO_Init+0x130>
        temp &= ~(iocurrent);
 8003288:	0035      	movs	r5, r6
 800328a:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800328c:	4667      	mov	r7, ip
        EXTI->EMR1 = temp;
 800328e:	67e5      	str	r5, [r4, #124]	@ 0x7c
        temp = EXTI->IMR1;
 8003290:	4c0a      	ldr	r4, [pc, #40]	@ (80032bc <HAL_GPIO_Init+0x160>)
          temp |= iocurrent;
 8003292:	9e00      	ldr	r6, [sp, #0]
        temp = EXTI->IMR1;
 8003294:	6fe5      	ldr	r5, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 8003296:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003298:	03ff      	lsls	r7, r7, #15
 800329a:	d401      	bmi.n	80032a0 <HAL_GPIO_Init+0x144>
        temp &= ~(iocurrent);
 800329c:	4015      	ands	r5, r2
 800329e:	002e      	movs	r6, r5
        EXTI->IMR1 = temp;
 80032a0:	67e6      	str	r6, [r4, #124]	@ 0x7c
    position++;
 80032a2:	3301      	adds	r3, #1
 80032a4:	e75d      	b.n	8003162 <HAL_GPIO_Init+0x6>
 80032a6:	46c0      	nop			@ (mov r8, r8)
 80032a8:	40021800 	.word	0x40021800
 80032ac:	50000400 	.word	0x50000400
 80032b0:	50000800 	.word	0x50000800
 80032b4:	50000c00 	.word	0x50000c00
 80032b8:	40021808 	.word	0x40021808
 80032bc:	40021804 	.word	0x40021804

080032c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032c0:	2a00      	cmp	r2, #0
 80032c2:	d001      	beq.n	80032c8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80032c4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80032c6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80032c8:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80032ca:	e7fc      	b.n	80032c6 <HAL_GPIO_WritePin+0x6>

080032cc <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80032cc:	6803      	ldr	r3, [r0, #0]
 80032ce:	699a      	ldr	r2, [r3, #24]
 80032d0:	0792      	lsls	r2, r2, #30
 80032d2:	d501      	bpl.n	80032d8 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80032d4:	2200      	movs	r2, #0
 80032d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032d8:	2201      	movs	r2, #1
 80032da:	6999      	ldr	r1, [r3, #24]
 80032dc:	4211      	tst	r1, r2
 80032de:	d102      	bne.n	80032e6 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80032e0:	6999      	ldr	r1, [r3, #24]
 80032e2:	430a      	orrs	r2, r1
 80032e4:	619a      	str	r2, [r3, #24]
  }
}
 80032e6:	4770      	bx	lr

080032e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80032e8:	b530      	push	{r4, r5, lr}
 80032ea:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80032ec:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032ee:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80032f0:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032f2:	0589      	lsls	r1, r1, #22
 80032f4:	431a      	orrs	r2, r3
 80032f6:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 80032f8:	4b05      	ldr	r3, [pc, #20]	@ (8003310 <I2C_TransferConfig+0x28>)
 80032fa:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032fc:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 80032fe:	0d64      	lsrs	r4, r4, #21
 8003300:	4323      	orrs	r3, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003302:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003304:	439d      	bics	r5, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003306:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003308:	432a      	orrs	r2, r5
 800330a:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800330c:	bd30      	pop	{r4, r5, pc}
 800330e:	46c0      	nop			@ (mov r8, r8)
 8003310:	03ff63ff 	.word	0x03ff63ff

08003314 <I2C_IsErrorOccurred>:
{
 8003314:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003316:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8003318:	6802      	ldr	r2, [r0, #0]
{
 800331a:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 800331c:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800331e:	2310      	movs	r3, #16
 8003320:	000f      	movs	r7, r1
{
 8003322:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003324:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8003326:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003328:	4219      	tst	r1, r3
 800332a:	d00d      	beq.n	8003348 <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 800332c:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800332e:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8003330:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003332:	6823      	ldr	r3, [r4, #0]
 8003334:	2120      	movs	r1, #32
 8003336:	699a      	ldr	r2, [r3, #24]
 8003338:	420a      	tst	r2, r1
 800333a:	d15f      	bne.n	80033fc <I2C_IsErrorOccurred+0xe8>
 800333c:	2f00      	cmp	r7, #0
 800333e:	d031      	beq.n	80033a4 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8003340:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8003342:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8003344:	9b01      	ldr	r3, [sp, #4]
 8003346:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003348:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 800334a:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800334c:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 800334e:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003350:	4213      	tst	r3, r2
 8003352:	d002      	beq.n	800335a <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8003354:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003356:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8003358:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800335a:	2280      	movs	r2, #128	@ 0x80
 800335c:	00d2      	lsls	r2, r2, #3
 800335e:	4213      	tst	r3, r2
 8003360:	d003      	beq.n	800336a <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8003362:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8003364:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8003366:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003368:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800336a:	2280      	movs	r2, #128	@ 0x80
 800336c:	0092      	lsls	r2, r2, #2
 800336e:	4213      	tst	r3, r2
 8003370:	d049      	beq.n	8003406 <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003372:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003374:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8003376:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8003378:	0020      	movs	r0, r4
 800337a:	f7ff ffa7 	bl	80032cc <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800337e:	686b      	ldr	r3, [r5, #4]
 8003380:	4a22      	ldr	r2, [pc, #136]	@ (800340c <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8003382:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8003384:	4013      	ands	r3, r2
 8003386:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8003388:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800338a:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 800338c:	433b      	orrs	r3, r7
 800338e:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003390:	0023      	movs	r3, r4
 8003392:	3341      	adds	r3, #65	@ 0x41
 8003394:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003396:	0022      	movs	r2, r4
 8003398:	2300      	movs	r3, #0
 800339a:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 800339c:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800339e:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80033a0:	7023      	strb	r3, [r4, #0]
 80033a2:	e032      	b.n	800340a <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 80033a4:	1c72      	adds	r2, r6, #1
 80033a6:	d0c5      	beq.n	8003334 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80033a8:	f7ff f92a 	bl	8002600 <HAL_GetTick>
 80033ac:	1b40      	subs	r0, r0, r5
 80033ae:	42b0      	cmp	r0, r6
 80033b0:	d801      	bhi.n	80033b6 <I2C_IsErrorOccurred+0xa2>
 80033b2:	2e00      	cmp	r6, #0
 80033b4:	d1bd      	bne.n	8003332 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 80033b6:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80033b8:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 80033ba:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80033bc:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 80033be:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80033c0:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 80033c2:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80033c4:	0412      	lsls	r2, r2, #16
 80033c6:	d50b      	bpl.n	80033e0 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80033c8:	2280      	movs	r2, #128	@ 0x80
 80033ca:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80033cc:	4210      	tst	r0, r2
 80033ce:	d107      	bne.n	80033e0 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 80033d0:	2920      	cmp	r1, #32
 80033d2:	d005      	beq.n	80033e0 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80033d4:	6859      	ldr	r1, [r3, #4]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 80033da:	f7ff f911 	bl	8002600 <HAL_GetTick>
 80033de:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033e0:	2220      	movs	r2, #32
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	4213      	tst	r3, r2
 80033e8:	d1a3      	bne.n	8003332 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80033ea:	f7ff f909 	bl	8002600 <HAL_GetTick>
 80033ee:	1b40      	subs	r0, r0, r5
 80033f0:	2819      	cmp	r0, #25
 80033f2:	d9f5      	bls.n	80033e0 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80033f4:	2320      	movs	r3, #32
              status = HAL_ERROR;
 80033f6:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80033f8:	9301      	str	r3, [sp, #4]
 80033fa:	e79a      	b.n	8003332 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 80033fc:	2f00      	cmp	r7, #0
 80033fe:	d19f      	bne.n	8003340 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003400:	2220      	movs	r2, #32
 8003402:	61da      	str	r2, [r3, #28]
 8003404:	e79c      	b.n	8003340 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8003406:	2800      	cmp	r0, #0
 8003408:	d1b6      	bne.n	8003378 <I2C_IsErrorOccurred+0x64>
}
 800340a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800340c:	fe00e800 	.word	0xfe00e800

08003410 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003412:	0004      	movs	r4, r0
 8003414:	000d      	movs	r5, r1
 8003416:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003418:	2702      	movs	r7, #2
 800341a:	6823      	ldr	r3, [r4, #0]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	423b      	tst	r3, r7
 8003420:	d001      	beq.n	8003426 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8003422:	2000      	movs	r0, #0
 8003424:	e021      	b.n	800346a <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003426:	0032      	movs	r2, r6
 8003428:	0029      	movs	r1, r5
 800342a:	0020      	movs	r0, r4
 800342c:	f7ff ff72 	bl	8003314 <I2C_IsErrorOccurred>
 8003430:	2800      	cmp	r0, #0
 8003432:	d119      	bne.n	8003468 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8003434:	1c6b      	adds	r3, r5, #1
 8003436:	d0f0      	beq.n	800341a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003438:	f7ff f8e2 	bl	8002600 <HAL_GetTick>
 800343c:	1b80      	subs	r0, r0, r6
 800343e:	42a8      	cmp	r0, r5
 8003440:	d801      	bhi.n	8003446 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8003442:	2d00      	cmp	r5, #0
 8003444:	d1e9      	bne.n	800341a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003446:	6823      	ldr	r3, [r4, #0]
 8003448:	6999      	ldr	r1, [r3, #24]
 800344a:	2302      	movs	r3, #2
 800344c:	000a      	movs	r2, r1
 800344e:	401a      	ands	r2, r3
 8003450:	4219      	tst	r1, r3
 8003452:	d1e2      	bne.n	800341a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003454:	2120      	movs	r1, #32
 8003456:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003458:	430b      	orrs	r3, r1
 800345a:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800345c:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 800345e:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8003460:	3341      	adds	r3, #65	@ 0x41
 8003462:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003464:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8003466:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8003468:	2001      	movs	r0, #1
}
 800346a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800346c <I2C_WaitOnFlagUntilTimeout>:
{
 800346c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346e:	0004      	movs	r4, r0
 8003470:	000d      	movs	r5, r1
 8003472:	0017      	movs	r7, r2
 8003474:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003476:	6823      	ldr	r3, [r4, #0]
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	402b      	ands	r3, r5
 800347c:	1b5b      	subs	r3, r3, r5
 800347e:	425a      	negs	r2, r3
 8003480:	4153      	adcs	r3, r2
 8003482:	42bb      	cmp	r3, r7
 8003484:	d001      	beq.n	800348a <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8003486:	2000      	movs	r0, #0
 8003488:	e026      	b.n	80034d8 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800348a:	0031      	movs	r1, r6
 800348c:	0020      	movs	r0, r4
 800348e:	9a06      	ldr	r2, [sp, #24]
 8003490:	f7ff ff40 	bl	8003314 <I2C_IsErrorOccurred>
 8003494:	2800      	cmp	r0, #0
 8003496:	d11e      	bne.n	80034d6 <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8003498:	1c73      	adds	r3, r6, #1
 800349a:	d0ec      	beq.n	8003476 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800349c:	f7ff f8b0 	bl	8002600 <HAL_GetTick>
 80034a0:	9b06      	ldr	r3, [sp, #24]
 80034a2:	1ac0      	subs	r0, r0, r3
 80034a4:	42b0      	cmp	r0, r6
 80034a6:	d801      	bhi.n	80034ac <I2C_WaitOnFlagUntilTimeout+0x40>
 80034a8:	2e00      	cmp	r6, #0
 80034aa:	d1e4      	bne.n	8003476 <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80034ac:	6823      	ldr	r3, [r4, #0]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	402b      	ands	r3, r5
 80034b2:	1b5b      	subs	r3, r3, r5
 80034b4:	425a      	negs	r2, r3
 80034b6:	4153      	adcs	r3, r2
 80034b8:	42bb      	cmp	r3, r7
 80034ba:	d1dc      	bne.n	8003476 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034bc:	2220      	movs	r2, #32
 80034be:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80034c0:	4313      	orrs	r3, r2
 80034c2:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80034c4:	0023      	movs	r3, r4
 80034c6:	3341      	adds	r3, #65	@ 0x41
 80034c8:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ca:	0022      	movs	r2, r4
 80034cc:	2300      	movs	r3, #0
 80034ce:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 80034d0:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034d2:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 80034d4:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80034d6:	2001      	movs	r0, #1
}
 80034d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080034da <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80034da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034dc:	0004      	movs	r4, r0
 80034de:	000e      	movs	r6, r1
 80034e0:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034e2:	2520      	movs	r5, #32
 80034e4:	6823      	ldr	r3, [r4, #0]
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	422b      	tst	r3, r5
 80034ea:	d001      	beq.n	80034f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 80034ec:	2000      	movs	r0, #0
 80034ee:	e01d      	b.n	800352c <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034f0:	003a      	movs	r2, r7
 80034f2:	0031      	movs	r1, r6
 80034f4:	0020      	movs	r0, r4
 80034f6:	f7ff ff0d 	bl	8003314 <I2C_IsErrorOccurred>
 80034fa:	2800      	cmp	r0, #0
 80034fc:	d115      	bne.n	800352a <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034fe:	f7ff f87f 	bl	8002600 <HAL_GetTick>
 8003502:	1bc0      	subs	r0, r0, r7
 8003504:	42b0      	cmp	r0, r6
 8003506:	d801      	bhi.n	800350c <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8003508:	2e00      	cmp	r6, #0
 800350a:	d1eb      	bne.n	80034e4 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800350c:	6823      	ldr	r3, [r4, #0]
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	001a      	movs	r2, r3
 8003512:	402a      	ands	r2, r5
 8003514:	422b      	tst	r3, r5
 8003516:	d1e5      	bne.n	80034e4 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003518:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800351a:	432b      	orrs	r3, r5
 800351c:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800351e:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8003520:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8003522:	3341      	adds	r3, #65	@ 0x41
 8003524:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003526:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8003528:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 800352a:	2001      	movs	r0, #1
}
 800352c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003530 <HAL_I2C_Init>:
{
 8003530:	b570      	push	{r4, r5, r6, lr}
 8003532:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003534:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8003536:	2c00      	cmp	r4, #0
 8003538:	d04e      	beq.n	80035d8 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800353a:	0025      	movs	r5, r4
 800353c:	3541      	adds	r5, #65	@ 0x41
 800353e:	782b      	ldrb	r3, [r5, #0]
 8003540:	b2da      	uxtb	r2, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d105      	bne.n	8003552 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8003546:	0023      	movs	r3, r4
 8003548:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 800354a:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 800354c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 800354e:	f7fe fe6f 	bl	8002230 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003552:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8003554:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003556:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003558:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800355a:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 800355c:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800355e:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8003560:	438a      	bics	r2, r1
 8003562:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003564:	491d      	ldr	r1, [pc, #116]	@ (80035dc <HAL_I2C_Init+0xac>)
 8003566:	6862      	ldr	r2, [r4, #4]
 8003568:	400a      	ands	r2, r1
 800356a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800356c:	689a      	ldr	r2, [r3, #8]
 800356e:	491c      	ldr	r1, [pc, #112]	@ (80035e0 <HAL_I2C_Init+0xb0>)
 8003570:	400a      	ands	r2, r1
 8003572:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003574:	2801      	cmp	r0, #1
 8003576:	d107      	bne.n	8003588 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003578:	2280      	movs	r2, #128	@ 0x80
 800357a:	0212      	lsls	r2, r2, #8
 800357c:	4332      	orrs	r2, r6
 800357e:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	4818      	ldr	r0, [pc, #96]	@ (80035e4 <HAL_I2C_Init+0xb4>)
 8003584:	4002      	ands	r2, r0
 8003586:	e009      	b.n	800359c <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003588:	2284      	movs	r2, #132	@ 0x84
 800358a:	0212      	lsls	r2, r2, #8
 800358c:	4332      	orrs	r2, r6
 800358e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003590:	2802      	cmp	r0, #2
 8003592:	d1f5      	bne.n	8003580 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003594:	2280      	movs	r2, #128	@ 0x80
 8003596:	6858      	ldr	r0, [r3, #4]
 8003598:	0112      	lsls	r2, r2, #4
 800359a:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800359c:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800359e:	6858      	ldr	r0, [r3, #4]
 80035a0:	4a11      	ldr	r2, [pc, #68]	@ (80035e8 <HAL_I2C_Init+0xb8>)
 80035a2:	4302      	orrs	r2, r0
 80035a4:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80035a6:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035a8:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80035aa:	400a      	ands	r2, r1
 80035ac:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035ae:	6961      	ldr	r1, [r4, #20]
 80035b0:	6922      	ldr	r2, [r4, #16]
 80035b2:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80035b4:	69a1      	ldr	r1, [r4, #24]
 80035b6:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035b8:	430a      	orrs	r2, r1
 80035ba:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80035bc:	6a21      	ldr	r1, [r4, #32]
 80035be:	69e2      	ldr	r2, [r4, #28]
 80035c0:	430a      	orrs	r2, r1
 80035c2:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80035c4:	2201      	movs	r2, #1
 80035c6:	6819      	ldr	r1, [r3, #0]
 80035c8:	430a      	orrs	r2, r1
 80035ca:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80035cc:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035ce:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80035d0:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80035d2:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d4:	3442      	adds	r4, #66	@ 0x42
 80035d6:	7020      	strb	r0, [r4, #0]
}
 80035d8:	bd70      	pop	{r4, r5, r6, pc}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	f0ffffff 	.word	0xf0ffffff
 80035e0:	ffff7fff 	.word	0xffff7fff
 80035e4:	fffff7ff 	.word	0xfffff7ff
 80035e8:	02008000 	.word	0x02008000

080035ec <HAL_I2C_Mem_Write>:
{
 80035ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80035ee:	0007      	movs	r7, r0
{
 80035f0:	b087      	sub	sp, #28
 80035f2:	9303      	str	r3, [sp, #12]
 80035f4:	ab0c      	add	r3, sp, #48	@ 0x30
 80035f6:	9202      	str	r2, [sp, #8]
 80035f8:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80035fa:	3741      	adds	r7, #65	@ 0x41
{
 80035fc:	881b      	ldrh	r3, [r3, #0]
 80035fe:	9204      	str	r2, [sp, #16]
 8003600:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003602:	783b      	ldrb	r3, [r7, #0]
{
 8003604:	0004      	movs	r4, r0
 8003606:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 8003608:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800360a:	2b20      	cmp	r3, #32
 800360c:	d108      	bne.n	8003620 <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 800360e:	2a00      	cmp	r2, #0
 8003610:	d002      	beq.n	8003618 <HAL_I2C_Mem_Write+0x2c>
 8003612:	9b05      	ldr	r3, [sp, #20]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d105      	bne.n	8003624 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003618:	2380      	movs	r3, #128	@ 0x80
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 800361e:	2001      	movs	r0, #1
}
 8003620:	b007      	add	sp, #28
 8003622:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8003624:	0023      	movs	r3, r4
 8003626:	3340      	adds	r3, #64	@ 0x40
 8003628:	781a      	ldrb	r2, [r3, #0]
 800362a:	2002      	movs	r0, #2
 800362c:	2a01      	cmp	r2, #1
 800362e:	d0f7      	beq.n	8003620 <HAL_I2C_Mem_Write+0x34>
 8003630:	2201      	movs	r2, #1
 8003632:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003634:	f7fe ffe4 	bl	8002600 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003638:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 800363a:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800363c:	9000      	str	r0, [sp, #0]
 800363e:	2319      	movs	r3, #25
 8003640:	2201      	movs	r2, #1
 8003642:	0020      	movs	r0, r4
 8003644:	0209      	lsls	r1, r1, #8
 8003646:	f7ff ff11 	bl	800346c <I2C_WaitOnFlagUntilTimeout>
 800364a:	2800      	cmp	r0, #0
 800364c:	d1e7      	bne.n	800361e <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800364e:	2321      	movs	r3, #33	@ 0x21
 8003650:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003652:	0027      	movs	r7, r4
 8003654:	331f      	adds	r3, #31
 8003656:	3742      	adds	r7, #66	@ 0x42
 8003658:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 800365a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800365c:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 800365e:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003660:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8003662:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8003664:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003666:	466b      	mov	r3, sp
 8003668:	7b1a      	ldrb	r2, [r3, #12]
 800366a:	4b4b      	ldr	r3, [pc, #300]	@ (8003798 <HAL_I2C_Mem_Write+0x1ac>)
 800366c:	0031      	movs	r1, r6
 800366e:	9300      	str	r3, [sp, #0]
 8003670:	2380      	movs	r3, #128	@ 0x80
 8003672:	0020      	movs	r0, r4
 8003674:	045b      	lsls	r3, r3, #17
 8003676:	f7ff fe37 	bl	80032e8 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800367a:	002a      	movs	r2, r5
 800367c:	0020      	movs	r0, r4
 800367e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003680:	f7ff fec6 	bl	8003410 <I2C_WaitOnTXISFlagUntilTimeout>
 8003684:	2800      	cmp	r0, #0
 8003686:	d129      	bne.n	80036dc <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003688:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800368a:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800368c:	2a01      	cmp	r2, #1
 800368e:	d116      	bne.n	80036be <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003690:	466a      	mov	r2, sp
 8003692:	7a12      	ldrb	r2, [r2, #8]
 8003694:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003696:	2200      	movs	r2, #0
 8003698:	2180      	movs	r1, #128	@ 0x80
 800369a:	0020      	movs	r0, r4
 800369c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800369e:	9500      	str	r5, [sp, #0]
 80036a0:	f7ff fee4 	bl	800346c <I2C_WaitOnFlagUntilTimeout>
 80036a4:	2800      	cmp	r0, #0
 80036a6:	d119      	bne.n	80036dc <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036a8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80036aa:	2bff      	cmp	r3, #255	@ 0xff
 80036ac:	d81a      	bhi.n	80036e4 <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80036ae:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 80036b0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80036b2:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 80036b4:	b292      	uxth	r2, r2
 80036b6:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	9000      	str	r0, [sp, #0]
 80036bc:	e017      	b.n	80036ee <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80036be:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036c0:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80036c2:	0a12      	lsrs	r2, r2, #8
 80036c4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036c6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80036c8:	002a      	movs	r2, r5
 80036ca:	f7ff fea1 	bl	8003410 <I2C_WaitOnTXISFlagUntilTimeout>
 80036ce:	2800      	cmp	r0, #0
 80036d0:	d104      	bne.n	80036dc <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036d2:	466b      	mov	r3, sp
 80036d4:	6822      	ldr	r2, [r4, #0]
 80036d6:	7a1b      	ldrb	r3, [r3, #8]
 80036d8:	6293      	str	r3, [r2, #40]	@ 0x28
 80036da:	e7dc      	b.n	8003696 <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 80036dc:	2300      	movs	r3, #0
 80036de:	3440      	adds	r4, #64	@ 0x40
 80036e0:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80036e2:	e79c      	b.n	800361e <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036e4:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80036e6:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036e8:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80036ea:	045b      	lsls	r3, r3, #17
 80036ec:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80036ee:	0031      	movs	r1, r6
 80036f0:	0020      	movs	r0, r4
 80036f2:	f7ff fdf9 	bl	80032e8 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036f6:	002a      	movs	r2, r5
 80036f8:	0020      	movs	r0, r4
 80036fa:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80036fc:	f7ff fe88 	bl	8003410 <I2C_WaitOnTXISFlagUntilTimeout>
 8003700:	2800      	cmp	r0, #0
 8003702:	d000      	beq.n	8003706 <HAL_I2C_Mem_Write+0x11a>
 8003704:	e78b      	b.n	800361e <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003706:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003708:	6822      	ldr	r2, [r4, #0]
 800370a:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 800370c:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800370e:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003710:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003712:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003714:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8003716:	3b01      	subs	r3, #1
 8003718:	b29b      	uxth	r3, r3
 800371a:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800371c:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800371e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003720:	b292      	uxth	r2, r2
 8003722:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003724:	2b00      	cmp	r3, #0
 8003726:	d016      	beq.n	8003756 <HAL_I2C_Mem_Write+0x16a>
 8003728:	2a00      	cmp	r2, #0
 800372a:	d114      	bne.n	8003756 <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800372c:	2180      	movs	r1, #128	@ 0x80
 800372e:	0020      	movs	r0, r4
 8003730:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003732:	9500      	str	r5, [sp, #0]
 8003734:	f7ff fe9a 	bl	800346c <I2C_WaitOnFlagUntilTimeout>
 8003738:	2800      	cmp	r0, #0
 800373a:	d000      	beq.n	800373e <HAL_I2C_Mem_Write+0x152>
 800373c:	e76f      	b.n	800361e <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800373e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003740:	2bff      	cmp	r3, #255	@ 0xff
 8003742:	d921      	bls.n	8003788 <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003744:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003746:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003748:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800374a:	045b      	lsls	r3, r3, #17
 800374c:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800374e:	0031      	movs	r1, r6
 8003750:	0020      	movs	r0, r4
 8003752:	f7ff fdc9 	bl	80032e8 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8003756:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003758:	2b00      	cmp	r3, #0
 800375a:	d1cc      	bne.n	80036f6 <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800375c:	002a      	movs	r2, r5
 800375e:	0020      	movs	r0, r4
 8003760:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003762:	f7ff feba 	bl	80034da <I2C_WaitOnSTOPFlagUntilTimeout>
 8003766:	2800      	cmp	r0, #0
 8003768:	d000      	beq.n	800376c <HAL_I2C_Mem_Write+0x180>
 800376a:	e758      	b.n	800361e <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800376c:	2120      	movs	r1, #32
 800376e:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003770:	4d0a      	ldr	r5, [pc, #40]	@ (800379c <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003772:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	402a      	ands	r2, r5
 8003778:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800377a:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 800377c:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800377e:	3341      	adds	r3, #65	@ 0x41
 8003780:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003782:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8003784:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003786:	e74b      	b.n	8003620 <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003788:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 800378a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800378c:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 800378e:	b292      	uxth	r2, r2
 8003790:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003792:	b2d2      	uxtb	r2, r2
 8003794:	9000      	str	r0, [sp, #0]
 8003796:	e7da      	b.n	800374e <HAL_I2C_Mem_Write+0x162>
 8003798:	80002000 	.word	0x80002000
 800379c:	fe00e800 	.word	0xfe00e800

080037a0 <HAL_I2C_Mem_Read>:
{
 80037a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80037a2:	0006      	movs	r6, r0
{
 80037a4:	b087      	sub	sp, #28
 80037a6:	9303      	str	r3, [sp, #12]
 80037a8:	ab0c      	add	r3, sp, #48	@ 0x30
 80037aa:	9202      	str	r2, [sp, #8]
 80037ac:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80037ae:	3641      	adds	r6, #65	@ 0x41
{
 80037b0:	881b      	ldrh	r3, [r3, #0]
 80037b2:	9204      	str	r2, [sp, #16]
 80037b4:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b6:	7833      	ldrb	r3, [r6, #0]
{
 80037b8:	0004      	movs	r4, r0
 80037ba:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 80037bc:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80037be:	2b20      	cmp	r3, #32
 80037c0:	d108      	bne.n	80037d4 <HAL_I2C_Mem_Read+0x34>
    if ((pData == NULL) || (Size == 0U))
 80037c2:	2a00      	cmp	r2, #0
 80037c4:	d002      	beq.n	80037cc <HAL_I2C_Mem_Read+0x2c>
 80037c6:	9b05      	ldr	r3, [sp, #20]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d105      	bne.n	80037d8 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037cc:	2380      	movs	r3, #128	@ 0x80
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80037d2:	2001      	movs	r0, #1
}
 80037d4:	b007      	add	sp, #28
 80037d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80037d8:	0023      	movs	r3, r4
 80037da:	3340      	adds	r3, #64	@ 0x40
 80037dc:	781a      	ldrb	r2, [r3, #0]
 80037de:	2002      	movs	r0, #2
 80037e0:	2a01      	cmp	r2, #1
 80037e2:	d0f7      	beq.n	80037d4 <HAL_I2C_Mem_Read+0x34>
 80037e4:	2201      	movs	r2, #1
 80037e6:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80037e8:	f7fe ff0a 	bl	8002600 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037ec:	2180      	movs	r1, #128	@ 0x80
 80037ee:	2319      	movs	r3, #25
 80037f0:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80037f2:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037f4:	2201      	movs	r2, #1
 80037f6:	0020      	movs	r0, r4
 80037f8:	0209      	lsls	r1, r1, #8
 80037fa:	f7ff fe37 	bl	800346c <I2C_WaitOnFlagUntilTimeout>
 80037fe:	1e03      	subs	r3, r0, #0
 8003800:	d1e7      	bne.n	80037d2 <HAL_I2C_Mem_Read+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003802:	2222      	movs	r2, #34	@ 0x22
 8003804:	7032      	strb	r2, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003806:	0026      	movs	r6, r4
 8003808:	321e      	adds	r2, #30
 800380a:	3642      	adds	r6, #66	@ 0x42
 800380c:	7032      	strb	r2, [r6, #0]
    hi2c->pBuffPtr  = pData;
 800380e:	9a04      	ldr	r2, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003810:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003812:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003814:	9a05      	ldr	r2, [sp, #20]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003816:	494e      	ldr	r1, [pc, #312]	@ (8003950 <HAL_I2C_Mem_Read+0x1b0>)
    hi2c->XferCount = Size;
 8003818:	8562      	strh	r2, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800381a:	466a      	mov	r2, sp
    hi2c->XferISR   = NULL;
 800381c:	6360      	str	r0, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800381e:	7b12      	ldrb	r2, [r2, #12]
 8003820:	0020      	movs	r0, r4
 8003822:	9100      	str	r1, [sp, #0]
 8003824:	0039      	movs	r1, r7
 8003826:	f7ff fd5f 	bl	80032e8 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800382a:	002a      	movs	r2, r5
 800382c:	0020      	movs	r0, r4
 800382e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003830:	f7ff fdee 	bl	8003410 <I2C_WaitOnTXISFlagUntilTimeout>
 8003834:	2800      	cmp	r0, #0
 8003836:	d12a      	bne.n	800388e <HAL_I2C_Mem_Read+0xee>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003838:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800383a:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800383c:	2a01      	cmp	r2, #1
 800383e:	d117      	bne.n	8003870 <HAL_I2C_Mem_Read+0xd0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003840:	466a      	mov	r2, sp
 8003842:	7a12      	ldrb	r2, [r2, #8]
 8003844:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003846:	2200      	movs	r2, #0
 8003848:	2140      	movs	r1, #64	@ 0x40
 800384a:	0020      	movs	r0, r4
 800384c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800384e:	9500      	str	r5, [sp, #0]
 8003850:	f7ff fe0c 	bl	800346c <I2C_WaitOnFlagUntilTimeout>
 8003854:	2800      	cmp	r0, #0
 8003856:	d11a      	bne.n	800388e <HAL_I2C_Mem_Read+0xee>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003858:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800385a:	4b3e      	ldr	r3, [pc, #248]	@ (8003954 <HAL_I2C_Mem_Read+0x1b4>)
 800385c:	2aff      	cmp	r2, #255	@ 0xff
 800385e:	d81a      	bhi.n	8003896 <HAL_I2C_Mem_Read+0xf6>
      hi2c->XferSize = hi2c->XferCount;
 8003860:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003862:	b292      	uxth	r2, r2
 8003864:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003866:	9300      	str	r3, [sp, #0]
 8003868:	2380      	movs	r3, #128	@ 0x80
 800386a:	b2d2      	uxtb	r2, r2
 800386c:	049b      	lsls	r3, r3, #18
 800386e:	e017      	b.n	80038a0 <HAL_I2C_Mem_Read+0x100>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003870:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003872:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003874:	0a12      	lsrs	r2, r2, #8
 8003876:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003878:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800387a:	002a      	movs	r2, r5
 800387c:	f7ff fdc8 	bl	8003410 <I2C_WaitOnTXISFlagUntilTimeout>
 8003880:	2800      	cmp	r0, #0
 8003882:	d104      	bne.n	800388e <HAL_I2C_Mem_Read+0xee>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003884:	466b      	mov	r3, sp
 8003886:	6822      	ldr	r2, [r4, #0]
 8003888:	7a1b      	ldrb	r3, [r3, #8]
 800388a:	6293      	str	r3, [r2, #40]	@ 0x28
 800388c:	e7db      	b.n	8003846 <HAL_I2C_Mem_Read+0xa6>
      __HAL_UNLOCK(hi2c);
 800388e:	2300      	movs	r3, #0
 8003890:	3440      	adds	r4, #64	@ 0x40
 8003892:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003894:	e79d      	b.n	80037d2 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003896:	22ff      	movs	r2, #255	@ 0xff
 8003898:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	2380      	movs	r3, #128	@ 0x80
 800389e:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038a0:	0039      	movs	r1, r7
 80038a2:	0020      	movs	r0, r4
 80038a4:	f7ff fd20 	bl	80032e8 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80038a8:	2200      	movs	r2, #0
 80038aa:	2104      	movs	r1, #4
 80038ac:	0020      	movs	r0, r4
 80038ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80038b0:	9500      	str	r5, [sp, #0]
 80038b2:	f7ff fddb 	bl	800346c <I2C_WaitOnFlagUntilTimeout>
 80038b6:	2800      	cmp	r0, #0
 80038b8:	d000      	beq.n	80038bc <HAL_I2C_Mem_Read+0x11c>
 80038ba:	e78a      	b.n	80037d2 <HAL_I2C_Mem_Read+0x32>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038bc:	6823      	ldr	r3, [r4, #0]
 80038be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038c0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80038c2:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80038c4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 80038c6:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80038c8:	3301      	adds	r3, #1
 80038ca:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80038cc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80038ce:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80038d0:	3b01      	subs	r3, #1
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038d6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80038d8:	b292      	uxth	r2, r2
 80038da:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d016      	beq.n	800390e <HAL_I2C_Mem_Read+0x16e>
 80038e0:	2a00      	cmp	r2, #0
 80038e2:	d114      	bne.n	800390e <HAL_I2C_Mem_Read+0x16e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80038e4:	2180      	movs	r1, #128	@ 0x80
 80038e6:	0020      	movs	r0, r4
 80038e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80038ea:	9500      	str	r5, [sp, #0]
 80038ec:	f7ff fdbe 	bl	800346c <I2C_WaitOnFlagUntilTimeout>
 80038f0:	2800      	cmp	r0, #0
 80038f2:	d000      	beq.n	80038f6 <HAL_I2C_Mem_Read+0x156>
 80038f4:	e76d      	b.n	80037d2 <HAL_I2C_Mem_Read+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038f6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80038f8:	2bff      	cmp	r3, #255	@ 0xff
 80038fa:	d921      	bls.n	8003940 <HAL_I2C_Mem_Read+0x1a0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038fc:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80038fe:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003900:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003902:	045b      	lsls	r3, r3, #17
 8003904:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003906:	0039      	movs	r1, r7
 8003908:	0020      	movs	r0, r4
 800390a:	f7ff fced 	bl	80032e8 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 800390e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1c9      	bne.n	80038a8 <HAL_I2C_Mem_Read+0x108>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003914:	002a      	movs	r2, r5
 8003916:	0020      	movs	r0, r4
 8003918:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800391a:	f7ff fdde 	bl	80034da <I2C_WaitOnSTOPFlagUntilTimeout>
 800391e:	2800      	cmp	r0, #0
 8003920:	d000      	beq.n	8003924 <HAL_I2C_Mem_Read+0x184>
 8003922:	e756      	b.n	80037d2 <HAL_I2C_Mem_Read+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003924:	2120      	movs	r1, #32
 8003926:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003928:	4d0b      	ldr	r5, [pc, #44]	@ (8003958 <HAL_I2C_Mem_Read+0x1b8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800392a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	402a      	ands	r2, r5
 8003930:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003932:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003934:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003936:	3341      	adds	r3, #65	@ 0x41
 8003938:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800393a:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 800393c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800393e:	e749      	b.n	80037d4 <HAL_I2C_Mem_Read+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003940:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 8003942:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003944:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8003946:	b292      	uxth	r2, r2
 8003948:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800394a:	b2d2      	uxtb	r2, r2
 800394c:	9000      	str	r0, [sp, #0]
 800394e:	e7da      	b.n	8003906 <HAL_I2C_Mem_Read+0x166>
 8003950:	80002000 	.word	0x80002000
 8003954:	80002400 	.word	0x80002400
 8003958:	fe00e800 	.word	0xfe00e800

0800395c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800395c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800395e:	0004      	movs	r4, r0
 8003960:	3441      	adds	r4, #65	@ 0x41
 8003962:	7822      	ldrb	r2, [r4, #0]
{
 8003964:	0003      	movs	r3, r0
 8003966:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003968:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800396a:	b2d6      	uxtb	r6, r2
 800396c:	2a20      	cmp	r2, #32
 800396e:	d118      	bne.n	80039a2 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8003970:	001d      	movs	r5, r3
 8003972:	3540      	adds	r5, #64	@ 0x40
 8003974:	782a      	ldrb	r2, [r5, #0]
 8003976:	2a01      	cmp	r2, #1
 8003978:	d013      	beq.n	80039a2 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800397a:	2224      	movs	r2, #36	@ 0x24
 800397c:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	3a23      	subs	r2, #35	@ 0x23
 8003982:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003984:	4807      	ldr	r0, [pc, #28]	@ (80039a4 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8003986:	4391      	bics	r1, r2
 8003988:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800398a:	6819      	ldr	r1, [r3, #0]
 800398c:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800398e:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003990:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8003992:	6819      	ldr	r1, [r3, #0]
 8003994:	4339      	orrs	r1, r7
 8003996:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003998:	6819      	ldr	r1, [r3, #0]
 800399a:	430a      	orrs	r2, r1
 800399c:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800399e:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80039a0:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 80039a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039a4:	ffffefff 	.word	0xffffefff

080039a8 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039a8:	0002      	movs	r2, r0
{
 80039aa:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80039ac:	3241      	adds	r2, #65	@ 0x41
 80039ae:	7814      	ldrb	r4, [r2, #0]
{
 80039b0:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80039b2:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039b4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80039b6:	2c20      	cmp	r4, #32
 80039b8:	d117      	bne.n	80039ea <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 80039ba:	001c      	movs	r4, r3
 80039bc:	3440      	adds	r4, #64	@ 0x40
 80039be:	7826      	ldrb	r6, [r4, #0]
 80039c0:	2e01      	cmp	r6, #1
 80039c2:	d012      	beq.n	80039ea <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039c4:	3022      	adds	r0, #34	@ 0x22
 80039c6:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	3823      	subs	r0, #35	@ 0x23
 80039cc:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80039ce:	4f07      	ldr	r7, [pc, #28]	@ (80039ec <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 80039d0:	4386      	bics	r6, r0
 80039d2:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 80039d4:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80039d6:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 80039d8:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 80039da:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039dc:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039de:	6819      	ldr	r1, [r3, #0]
 80039e0:	4308      	orrs	r0, r1
 80039e2:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039e4:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80039e6:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80039e8:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 80039ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039ec:	fffff0ff 	.word	0xfffff0ff

080039f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039f0:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80039f2:	4c11      	ldr	r4, [pc, #68]	@ (8003a38 <HAL_PWREx_ControlVoltageScaling+0x48>)
 80039f4:	4911      	ldr	r1, [pc, #68]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x4c>)
 80039f6:	6823      	ldr	r3, [r4, #0]
{
 80039f8:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80039fa:	400b      	ands	r3, r1
 80039fc:	4303      	orrs	r3, r0
 80039fe:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a00:	2380      	movs	r3, #128	@ 0x80
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8003a02:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d10e      	bne.n	8003a28 <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a40 <HAL_PWREx_ControlVoltageScaling+0x50>)
 8003a0c:	490d      	ldr	r1, [pc, #52]	@ (8003a44 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8003a0e:	6818      	ldr	r0, [r3, #0]
 8003a10:	2306      	movs	r3, #6
 8003a12:	4358      	muls	r0, r3
 8003a14:	f7fc fb8a 	bl	800012c <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a18:	2280      	movs	r2, #128	@ 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003a1a:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a1c:	00d2      	lsls	r2, r2, #3
 8003a1e:	6961      	ldr	r1, [r4, #20]
 8003a20:	0008      	movs	r0, r1
 8003a22:	4010      	ands	r0, r2
 8003a24:	4211      	tst	r1, r2
 8003a26:	d100      	bne.n	8003a2a <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 8003a28:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	e7f5      	b.n	8003a1e <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 8003a32:	2003      	movs	r0, #3
 8003a34:	e7f8      	b.n	8003a28 <HAL_PWREx_ControlVoltageScaling+0x38>
 8003a36:	46c0      	nop			@ (mov r8, r8)
 8003a38:	40007000 	.word	0x40007000
 8003a3c:	fffff9ff 	.word	0xfffff9ff
 8003a40:	20000004 	.word	0x20000004
 8003a44:	000f4240 	.word	0x000f4240

08003a48 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a4a:	0004      	movs	r4, r0
 8003a4c:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a4e:	2800      	cmp	r0, #0
 8003a50:	d102      	bne.n	8003a58 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8003a52:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 8003a54:	b005      	add	sp, #20
 8003a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a58:	6803      	ldr	r3, [r0, #0]
 8003a5a:	07db      	lsls	r3, r3, #31
 8003a5c:	d410      	bmi.n	8003a80 <HAL_RCC_OscConfig+0x38>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a5e:	6823      	ldr	r3, [r4, #0]
 8003a60:	079b      	lsls	r3, r3, #30
 8003a62:	d45c      	bmi.n	8003b1e <HAL_RCC_OscConfig+0xd6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a64:	6823      	ldr	r3, [r4, #0]
 8003a66:	071b      	lsls	r3, r3, #28
 8003a68:	d500      	bpl.n	8003a6c <HAL_RCC_OscConfig+0x24>
 8003a6a:	e0c1      	b.n	8003bf0 <HAL_RCC_OscConfig+0x1a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a6c:	6823      	ldr	r3, [r4, #0]
 8003a6e:	075b      	lsls	r3, r3, #29
 8003a70:	d500      	bpl.n	8003a74 <HAL_RCC_OscConfig+0x2c>
 8003a72:	e0f2      	b.n	8003c5a <HAL_RCC_OscConfig+0x212>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a74:	69e3      	ldr	r3, [r4, #28]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d000      	beq.n	8003a7c <HAL_RCC_OscConfig+0x34>
 8003a7a:	e179      	b.n	8003d70 <HAL_RCC_OscConfig+0x328>
  return HAL_OK;
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	e7e9      	b.n	8003a54 <HAL_RCC_OscConfig+0xc>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a80:	2238      	movs	r2, #56	@ 0x38
 8003a82:	4daf      	ldr	r5, [pc, #700]	@ (8003d40 <HAL_RCC_OscConfig+0x2f8>)
 8003a84:	68ab      	ldr	r3, [r5, #8]
 8003a86:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a88:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003a8a:	2b10      	cmp	r3, #16
 8003a8c:	d109      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x5a>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a8e:	43d3      	mvns	r3, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003a90:	079b      	lsls	r3, r3, #30
 8003a92:	d108      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x5e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a94:	682b      	ldr	r3, [r5, #0]
 8003a96:	039b      	lsls	r3, r3, #14
 8003a98:	d5e1      	bpl.n	8003a5e <HAL_RCC_OscConfig+0x16>
 8003a9a:	6863      	ldr	r3, [r4, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1de      	bne.n	8003a5e <HAL_RCC_OscConfig+0x16>
 8003aa0:	e7d7      	b.n	8003a52 <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003aa2:	2b08      	cmp	r3, #8
 8003aa4:	d0f6      	beq.n	8003a94 <HAL_RCC_OscConfig+0x4c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aa6:	2280      	movs	r2, #128	@ 0x80
 8003aa8:	6863      	ldr	r3, [r4, #4]
 8003aaa:	0252      	lsls	r2, r2, #9
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d111      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x8c>
 8003ab0:	682a      	ldr	r2, [r5, #0]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003ab6:	f7fe fda3 	bl	8002600 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aba:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003abc:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003abe:	02bf      	lsls	r7, r7, #10
 8003ac0:	682b      	ldr	r3, [r5, #0]
 8003ac2:	423b      	tst	r3, r7
 8003ac4:	d1cb      	bne.n	8003a5e <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ac6:	f7fe fd9b 	bl	8002600 <HAL_GetTick>
 8003aca:	1b80      	subs	r0, r0, r6
 8003acc:	2864      	cmp	r0, #100	@ 0x64
 8003ace:	d9f7      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8003ad0:	2003      	movs	r0, #3
 8003ad2:	e7bf      	b.n	8003a54 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ad4:	21a0      	movs	r1, #160	@ 0xa0
 8003ad6:	02c9      	lsls	r1, r1, #11
 8003ad8:	428b      	cmp	r3, r1
 8003ada:	d108      	bne.n	8003aee <HAL_RCC_OscConfig+0xa6>
 8003adc:	2380      	movs	r3, #128	@ 0x80
 8003ade:	6829      	ldr	r1, [r5, #0]
 8003ae0:	02db      	lsls	r3, r3, #11
 8003ae2:	430b      	orrs	r3, r1
 8003ae4:	602b      	str	r3, [r5, #0]
 8003ae6:	682b      	ldr	r3, [r5, #0]
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003aec:	e7e3      	b.n	8003ab6 <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aee:	682a      	ldr	r2, [r5, #0]
 8003af0:	4994      	ldr	r1, [pc, #592]	@ (8003d44 <HAL_RCC_OscConfig+0x2fc>)
 8003af2:	400a      	ands	r2, r1
 8003af4:	602a      	str	r2, [r5, #0]
 8003af6:	682a      	ldr	r2, [r5, #0]
 8003af8:	4993      	ldr	r1, [pc, #588]	@ (8003d48 <HAL_RCC_OscConfig+0x300>)
 8003afa:	400a      	ands	r2, r1
 8003afc:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1d9      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x6e>
        tickstart = HAL_GetTick();
 8003b02:	f7fe fd7d 	bl	8002600 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b06:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003b08:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b0a:	02bf      	lsls	r7, r7, #10
 8003b0c:	682b      	ldr	r3, [r5, #0]
 8003b0e:	423b      	tst	r3, r7
 8003b10:	d0a5      	beq.n	8003a5e <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b12:	f7fe fd75 	bl	8002600 <HAL_GetTick>
 8003b16:	1b80      	subs	r0, r0, r6
 8003b18:	2864      	cmp	r0, #100	@ 0x64
 8003b1a:	d9f7      	bls.n	8003b0c <HAL_RCC_OscConfig+0xc4>
 8003b1c:	e7d8      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b1e:	2238      	movs	r2, #56	@ 0x38
 8003b20:	4d87      	ldr	r5, [pc, #540]	@ (8003d40 <HAL_RCC_OscConfig+0x2f8>)
 8003b22:	68ab      	ldr	r3, [r5, #8]
 8003b24:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b26:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003b28:	2b10      	cmp	r3, #16
 8003b2a:	d128      	bne.n	8003b7e <HAL_RCC_OscConfig+0x136>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b2c:	2103      	movs	r1, #3
 8003b2e:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003b30:	2a02      	cmp	r2, #2
 8003b32:	d126      	bne.n	8003b82 <HAL_RCC_OscConfig+0x13a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b34:	682a      	ldr	r2, [r5, #0]
 8003b36:	0552      	lsls	r2, r2, #21
 8003b38:	d503      	bpl.n	8003b42 <HAL_RCC_OscConfig+0xfa>
 8003b3a:	68e2      	ldr	r2, [r4, #12]
 8003b3c:	2a00      	cmp	r2, #0
 8003b3e:	d100      	bne.n	8003b42 <HAL_RCC_OscConfig+0xfa>
 8003b40:	e787      	b.n	8003a52 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b42:	6869      	ldr	r1, [r5, #4]
 8003b44:	6962      	ldr	r2, [r4, #20]
 8003b46:	4881      	ldr	r0, [pc, #516]	@ (8003d4c <HAL_RCC_OscConfig+0x304>)
 8003b48:	0212      	lsls	r2, r2, #8
 8003b4a:	4001      	ands	r1, r0
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d10c      	bne.n	8003b6e <HAL_RCC_OscConfig+0x126>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b54:	682b      	ldr	r3, [r5, #0]
 8003b56:	4a7e      	ldr	r2, [pc, #504]	@ (8003d50 <HAL_RCC_OscConfig+0x308>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003b58:	497e      	ldr	r1, [pc, #504]	@ (8003d54 <HAL_RCC_OscConfig+0x30c>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	6922      	ldr	r2, [r4, #16]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003b62:	682b      	ldr	r3, [r5, #0]
 8003b64:	4a7c      	ldr	r2, [pc, #496]	@ (8003d58 <HAL_RCC_OscConfig+0x310>)
 8003b66:	049b      	lsls	r3, r3, #18
 8003b68:	0f5b      	lsrs	r3, r3, #29
 8003b6a:	40da      	lsrs	r2, r3
 8003b6c:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003b6e:	4b7b      	ldr	r3, [pc, #492]	@ (8003d5c <HAL_RCC_OscConfig+0x314>)
 8003b70:	6818      	ldr	r0, [r3, #0]
 8003b72:	f7fe fc79 	bl	8002468 <HAL_InitTick>
 8003b76:	2800      	cmp	r0, #0
 8003b78:	d100      	bne.n	8003b7c <HAL_RCC_OscConfig+0x134>
 8003b7a:	e773      	b.n	8003a64 <HAL_RCC_OscConfig+0x1c>
 8003b7c:	e769      	b.n	8003a52 <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d0d8      	beq.n	8003b34 <HAL_RCC_OscConfig+0xec>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b82:	68e3      	ldr	r3, [r4, #12]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d020      	beq.n	8003bca <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b88:	682b      	ldr	r3, [r5, #0]
 8003b8a:	4a71      	ldr	r2, [pc, #452]	@ (8003d50 <HAL_RCC_OscConfig+0x308>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b8c:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b8e:	4013      	ands	r3, r2
 8003b90:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b92:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b94:	4313      	orrs	r3, r2
 8003b96:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8003b98:	2380      	movs	r3, #128	@ 0x80
 8003b9a:	682a      	ldr	r2, [r5, #0]
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003ba2:	f7fe fd2d 	bl	8002600 <HAL_GetTick>
 8003ba6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ba8:	682b      	ldr	r3, [r5, #0]
 8003baa:	423b      	tst	r3, r7
 8003bac:	d007      	beq.n	8003bbe <HAL_RCC_OscConfig+0x176>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bae:	686a      	ldr	r2, [r5, #4]
 8003bb0:	6963      	ldr	r3, [r4, #20]
 8003bb2:	4966      	ldr	r1, [pc, #408]	@ (8003d4c <HAL_RCC_OscConfig+0x304>)
 8003bb4:	021b      	lsls	r3, r3, #8
 8003bb6:	400a      	ands	r2, r1
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	606b      	str	r3, [r5, #4]
 8003bbc:	e752      	b.n	8003a64 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bbe:	f7fe fd1f 	bl	8002600 <HAL_GetTick>
 8003bc2:	1b80      	subs	r0, r0, r6
 8003bc4:	2802      	cmp	r0, #2
 8003bc6:	d9ef      	bls.n	8003ba8 <HAL_RCC_OscConfig+0x160>
 8003bc8:	e782      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8003bca:	682b      	ldr	r3, [r5, #0]
 8003bcc:	4a64      	ldr	r2, [pc, #400]	@ (8003d60 <HAL_RCC_OscConfig+0x318>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bce:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003bd4:	f7fe fd14 	bl	8002600 <HAL_GetTick>
 8003bd8:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bda:	00ff      	lsls	r7, r7, #3
 8003bdc:	682b      	ldr	r3, [r5, #0]
 8003bde:	423b      	tst	r3, r7
 8003be0:	d100      	bne.n	8003be4 <HAL_RCC_OscConfig+0x19c>
 8003be2:	e73f      	b.n	8003a64 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003be4:	f7fe fd0c 	bl	8002600 <HAL_GetTick>
 8003be8:	1b80      	subs	r0, r0, r6
 8003bea:	2802      	cmp	r0, #2
 8003bec:	d9f6      	bls.n	8003bdc <HAL_RCC_OscConfig+0x194>
 8003bee:	e76f      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003bf0:	2238      	movs	r2, #56	@ 0x38
 8003bf2:	4d53      	ldr	r5, [pc, #332]	@ (8003d40 <HAL_RCC_OscConfig+0x2f8>)
 8003bf4:	68ab      	ldr	r3, [r5, #8]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	2b18      	cmp	r3, #24
 8003bfa:	d108      	bne.n	8003c0e <HAL_RCC_OscConfig+0x1c6>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003bfc:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003bfe:	079b      	lsls	r3, r3, #30
 8003c00:	d400      	bmi.n	8003c04 <HAL_RCC_OscConfig+0x1bc>
 8003c02:	e733      	b.n	8003a6c <HAL_RCC_OscConfig+0x24>
 8003c04:	69a3      	ldr	r3, [r4, #24]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d000      	beq.n	8003c0c <HAL_RCC_OscConfig+0x1c4>
 8003c0a:	e72f      	b.n	8003a6c <HAL_RCC_OscConfig+0x24>
 8003c0c:	e721      	b.n	8003a52 <HAL_RCC_OscConfig+0xa>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c0e:	69a2      	ldr	r2, [r4, #24]
 8003c10:	2301      	movs	r3, #1
 8003c12:	2a00      	cmp	r2, #0
 8003c14:	d010      	beq.n	8003c38 <HAL_RCC_OscConfig+0x1f0>
        __HAL_RCC_LSI_ENABLE();
 8003c16:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c18:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003c1e:	f7fe fcef 	bl	8002600 <HAL_GetTick>
 8003c22:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c24:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003c26:	423b      	tst	r3, r7
 8003c28:	d000      	beq.n	8003c2c <HAL_RCC_OscConfig+0x1e4>
 8003c2a:	e71f      	b.n	8003a6c <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c2c:	f7fe fce8 	bl	8002600 <HAL_GetTick>
 8003c30:	1b80      	subs	r0, r0, r6
 8003c32:	2802      	cmp	r0, #2
 8003c34:	d9f6      	bls.n	8003c24 <HAL_RCC_OscConfig+0x1dc>
 8003c36:	e74b      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_LSI_DISABLE();
 8003c38:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c3a:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8003c3c:	439a      	bics	r2, r3
 8003c3e:	662a      	str	r2, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003c40:	f7fe fcde 	bl	8002600 <HAL_GetTick>
 8003c44:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c46:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003c48:	423b      	tst	r3, r7
 8003c4a:	d100      	bne.n	8003c4e <HAL_RCC_OscConfig+0x206>
 8003c4c:	e70e      	b.n	8003a6c <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c4e:	f7fe fcd7 	bl	8002600 <HAL_GetTick>
 8003c52:	1b80      	subs	r0, r0, r6
 8003c54:	2802      	cmp	r0, #2
 8003c56:	d9f6      	bls.n	8003c46 <HAL_RCC_OscConfig+0x1fe>
 8003c58:	e73a      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003c5a:	2238      	movs	r2, #56	@ 0x38
 8003c5c:	4d38      	ldr	r5, [pc, #224]	@ (8003d40 <HAL_RCC_OscConfig+0x2f8>)
 8003c5e:	68ab      	ldr	r3, [r5, #8]
 8003c60:	4013      	ands	r3, r2
 8003c62:	2b20      	cmp	r3, #32
 8003c64:	d108      	bne.n	8003c78 <HAL_RCC_OscConfig+0x230>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003c66:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8003c68:	079b      	lsls	r3, r3, #30
 8003c6a:	d400      	bmi.n	8003c6e <HAL_RCC_OscConfig+0x226>
 8003c6c:	e702      	b.n	8003a74 <HAL_RCC_OscConfig+0x2c>
 8003c6e:	68a3      	ldr	r3, [r4, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d000      	beq.n	8003c76 <HAL_RCC_OscConfig+0x22e>
 8003c74:	e6fe      	b.n	8003a74 <HAL_RCC_OscConfig+0x2c>
 8003c76:	e6ec      	b.n	8003a52 <HAL_RCC_OscConfig+0xa>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c78:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003c7a:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c7c:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8003c7e:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 8003c80:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c82:	4213      	tst	r3, r2
 8003c84:	d108      	bne.n	8003c98 <HAL_RCC_OscConfig+0x250>
        __HAL_RCC_PWR_CLK_ENABLE();
 8003c86:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8003c8c:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8003c8e:	4013      	ands	r3, r2
 8003c90:	9303      	str	r3, [sp, #12]
 8003c92:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 8003c94:	2301      	movs	r3, #1
 8003c96:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c98:	2780      	movs	r7, #128	@ 0x80
 8003c9a:	4e32      	ldr	r6, [pc, #200]	@ (8003d64 <HAL_RCC_OscConfig+0x31c>)
 8003c9c:	007f      	lsls	r7, r7, #1
 8003c9e:	6833      	ldr	r3, [r6, #0]
 8003ca0:	423b      	tst	r3, r7
 8003ca2:	d015      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ca4:	68a3      	ldr	r3, [r4, #8]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d122      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x2a8>
 8003caa:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8003cac:	4313      	orrs	r3, r2
 8003cae:	65eb      	str	r3, [r5, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8003cb0:	f7fe fca6 	bl	8002600 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cb4:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8003cb6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cb8:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8003cba:	423b      	tst	r3, r7
 8003cbc:	d038      	beq.n	8003d30 <HAL_RCC_OscConfig+0x2e8>
      if (pwrclkchanged == SET)
 8003cbe:	9b00      	ldr	r3, [sp, #0]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d000      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x27e>
 8003cc4:	e6d6      	b.n	8003a74 <HAL_RCC_OscConfig+0x2c>
        __HAL_RCC_PWR_CLK_DISABLE();
 8003cc6:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8003cc8:	4a27      	ldr	r2, [pc, #156]	@ (8003d68 <HAL_RCC_OscConfig+0x320>)
 8003cca:	4013      	ands	r3, r2
 8003ccc:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8003cce:	e6d1      	b.n	8003a74 <HAL_RCC_OscConfig+0x2c>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cd0:	6833      	ldr	r3, [r6, #0]
 8003cd2:	433b      	orrs	r3, r7
 8003cd4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8003cd6:	f7fe fc93 	bl	8002600 <HAL_GetTick>
 8003cda:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cdc:	6833      	ldr	r3, [r6, #0]
 8003cde:	423b      	tst	r3, r7
 8003ce0:	d1e0      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x25c>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ce2:	f7fe fc8d 	bl	8002600 <HAL_GetTick>
 8003ce6:	9b01      	ldr	r3, [sp, #4]
 8003ce8:	1ac0      	subs	r0, r0, r3
 8003cea:	2802      	cmp	r0, #2
 8003cec:	d9f6      	bls.n	8003cdc <HAL_RCC_OscConfig+0x294>
 8003cee:	e6ef      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf0:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8003cf2:	2b05      	cmp	r3, #5
 8003cf4:	d105      	bne.n	8003d02 <HAL_RCC_OscConfig+0x2ba>
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	65eb      	str	r3, [r5, #92]	@ 0x5c
 8003cfc:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e7d4      	b.n	8003cac <HAL_RCC_OscConfig+0x264>
 8003d02:	2101      	movs	r1, #1
 8003d04:	438a      	bics	r2, r1
 8003d06:	65ea      	str	r2, [r5, #92]	@ 0x5c
 8003d08:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8003d0a:	3103      	adds	r1, #3
 8003d0c:	438a      	bics	r2, r1
 8003d0e:	65ea      	str	r2, [r5, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1cd      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x268>
        tickstart = HAL_GetTick();
 8003d14:	f7fe fc74 	bl	8002600 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d18:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8003d1a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d1c:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8003d1e:	423b      	tst	r3, r7
 8003d20:	d0cd      	beq.n	8003cbe <HAL_RCC_OscConfig+0x276>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d22:	f7fe fc6d 	bl	8002600 <HAL_GetTick>
 8003d26:	4b11      	ldr	r3, [pc, #68]	@ (8003d6c <HAL_RCC_OscConfig+0x324>)
 8003d28:	1b80      	subs	r0, r0, r6
 8003d2a:	4298      	cmp	r0, r3
 8003d2c:	d9f6      	bls.n	8003d1c <HAL_RCC_OscConfig+0x2d4>
 8003d2e:	e6cf      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d30:	f7fe fc66 	bl	8002600 <HAL_GetTick>
 8003d34:	4b0d      	ldr	r3, [pc, #52]	@ (8003d6c <HAL_RCC_OscConfig+0x324>)
 8003d36:	1b80      	subs	r0, r0, r6
 8003d38:	4298      	cmp	r0, r3
 8003d3a:	d9bd      	bls.n	8003cb8 <HAL_RCC_OscConfig+0x270>
 8003d3c:	e6c8      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
 8003d3e:	46c0      	nop			@ (mov r8, r8)
 8003d40:	40021000 	.word	0x40021000
 8003d44:	fffeffff 	.word	0xfffeffff
 8003d48:	fffbffff 	.word	0xfffbffff
 8003d4c:	ffff80ff 	.word	0xffff80ff
 8003d50:	ffffc7ff 	.word	0xffffc7ff
 8003d54:	20000004 	.word	0x20000004
 8003d58:	00f42400 	.word	0x00f42400
 8003d5c:	2000000c 	.word	0x2000000c
 8003d60:	fffffeff 	.word	0xfffffeff
 8003d64:	40007000 	.word	0x40007000
 8003d68:	efffffff 	.word	0xefffffff
 8003d6c:	00001388 	.word	0x00001388
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d70:	2138      	movs	r1, #56	@ 0x38
 8003d72:	4d3f      	ldr	r5, [pc, #252]	@ (8003e70 <HAL_RCC_OscConfig+0x428>)
 8003d74:	68aa      	ldr	r2, [r5, #8]
 8003d76:	400a      	ands	r2, r1
 8003d78:	2a10      	cmp	r2, #16
 8003d7a:	d051      	beq.n	8003e20 <HAL_RCC_OscConfig+0x3d8>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d7c:	4a3d      	ldr	r2, [pc, #244]	@ (8003e74 <HAL_RCC_OscConfig+0x42c>)
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d138      	bne.n	8003df4 <HAL_RCC_OscConfig+0x3ac>
        __HAL_RCC_PLL_DISABLE();
 8003d82:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d84:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8003d86:	4013      	ands	r3, r2
 8003d88:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003d8a:	f7fe fc39 	bl	8002600 <HAL_GetTick>
 8003d8e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d90:	04bf      	lsls	r7, r7, #18
 8003d92:	682b      	ldr	r3, [r5, #0]
 8003d94:	423b      	tst	r3, r7
 8003d96:	d127      	bne.n	8003de8 <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d98:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003d9a:	6a23      	ldr	r3, [r4, #32]
 8003d9c:	68ea      	ldr	r2, [r5, #12]
 8003d9e:	430b      	orrs	r3, r1
 8003da0:	4935      	ldr	r1, [pc, #212]	@ (8003e78 <HAL_RCC_OscConfig+0x430>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003da2:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003da4:	400a      	ands	r2, r1
 8003da6:	4313      	orrs	r3, r2
 8003da8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003daa:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dac:	4313      	orrs	r3, r2
 8003dae:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003db0:	4313      	orrs	r3, r2
 8003db2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003db4:	0212      	lsls	r2, r2, #8
 8003db6:	4313      	orrs	r3, r2
 8003db8:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8003dba:	2380      	movs	r3, #128	@ 0x80
 8003dbc:	682a      	ldr	r2, [r5, #0]
 8003dbe:	045b      	lsls	r3, r3, #17
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003dc4:	2380      	movs	r3, #128	@ 0x80
 8003dc6:	68ea      	ldr	r2, [r5, #12]
 8003dc8:	055b      	lsls	r3, r3, #21
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8003dce:	f7fe fc17 	bl	8002600 <HAL_GetTick>
 8003dd2:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dd4:	682b      	ldr	r3, [r5, #0]
 8003dd6:	4233      	tst	r3, r6
 8003dd8:	d000      	beq.n	8003ddc <HAL_RCC_OscConfig+0x394>
 8003dda:	e64f      	b.n	8003a7c <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ddc:	f7fe fc10 	bl	8002600 <HAL_GetTick>
 8003de0:	1b00      	subs	r0, r0, r4
 8003de2:	2802      	cmp	r0, #2
 8003de4:	d9f6      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x38c>
 8003de6:	e673      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de8:	f7fe fc0a 	bl	8002600 <HAL_GetTick>
 8003dec:	1b80      	subs	r0, r0, r6
 8003dee:	2802      	cmp	r0, #2
 8003df0:	d9cf      	bls.n	8003d92 <HAL_RCC_OscConfig+0x34a>
 8003df2:	e66d      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_PLL_DISABLE();
 8003df4:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003df6:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8003df8:	4013      	ands	r3, r2
 8003dfa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003dfc:	f7fe fc00 	bl	8002600 <HAL_GetTick>
 8003e00:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e02:	04b6      	lsls	r6, r6, #18
 8003e04:	682b      	ldr	r3, [r5, #0]
 8003e06:	4233      	tst	r3, r6
 8003e08:	d104      	bne.n	8003e14 <HAL_RCC_OscConfig+0x3cc>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003e0a:	68eb      	ldr	r3, [r5, #12]
 8003e0c:	4a1b      	ldr	r2, [pc, #108]	@ (8003e7c <HAL_RCC_OscConfig+0x434>)
 8003e0e:	4013      	ands	r3, r2
 8003e10:	60eb      	str	r3, [r5, #12]
 8003e12:	e633      	b.n	8003a7c <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e14:	f7fe fbf4 	bl	8002600 <HAL_GetTick>
 8003e18:	1b00      	subs	r0, r0, r4
 8003e1a:	2802      	cmp	r0, #2
 8003e1c:	d9f2      	bls.n	8003e04 <HAL_RCC_OscConfig+0x3bc>
 8003e1e:	e657      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d100      	bne.n	8003e26 <HAL_RCC_OscConfig+0x3de>
 8003e24:	e615      	b.n	8003a52 <HAL_RCC_OscConfig+0xa>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e26:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8003e28:	68e8      	ldr	r0, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e2a:	6a21      	ldr	r1, [r4, #32]
 8003e2c:	4002      	ands	r2, r0
 8003e2e:	428a      	cmp	r2, r1
 8003e30:	d000      	beq.n	8003e34 <HAL_RCC_OscConfig+0x3ec>
 8003e32:	e60e      	b.n	8003a52 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e34:	2270      	movs	r2, #112	@ 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e36:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e38:	4002      	ands	r2, r0
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3a:	428a      	cmp	r2, r1
 8003e3c:	d000      	beq.n	8003e40 <HAL_RCC_OscConfig+0x3f8>
 8003e3e:	e608      	b.n	8003a52 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e40:	21fe      	movs	r1, #254	@ 0xfe
 8003e42:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003e44:	01c9      	lsls	r1, r1, #7
 8003e46:	4001      	ands	r1, r0
 8003e48:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e4a:	4291      	cmp	r1, r2
 8003e4c:	d000      	beq.n	8003e50 <HAL_RCC_OscConfig+0x408>
 8003e4e:	e600      	b.n	8003a52 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e50:	22f8      	movs	r2, #248	@ 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e52:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e54:	0392      	lsls	r2, r2, #14
 8003e56:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e58:	428a      	cmp	r2, r1
 8003e5a:	d000      	beq.n	8003e5e <HAL_RCC_OscConfig+0x416>
 8003e5c:	e5f9      	b.n	8003a52 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e5e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003e60:	0f40      	lsrs	r0, r0, #29
 8003e62:	0740      	lsls	r0, r0, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e64:	1ac0      	subs	r0, r0, r3
 8003e66:	1e43      	subs	r3, r0, #1
 8003e68:	4198      	sbcs	r0, r3
 8003e6a:	b2c0      	uxtb	r0, r0
 8003e6c:	e5f2      	b.n	8003a54 <HAL_RCC_OscConfig+0xc>
 8003e6e:	46c0      	nop			@ (mov r8, r8)
 8003e70:	40021000 	.word	0x40021000
 8003e74:	feffffff 	.word	0xfeffffff
 8003e78:	1fc1808c 	.word	0x1fc1808c
 8003e7c:	effefffc 	.word	0xeffefffc

08003e80 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e80:	2338      	movs	r3, #56	@ 0x38
{
 8003e82:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e84:	4c1d      	ldr	r4, [pc, #116]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x7c>)
 8003e86:	68a2      	ldr	r2, [r4, #8]
 8003e88:	421a      	tst	r2, r3
 8003e8a:	d105      	bne.n	8003e98 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003e8c:	6823      	ldr	r3, [r4, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003e8e:	481c      	ldr	r0, [pc, #112]	@ (8003f00 <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003e90:	049b      	lsls	r3, r3, #18
 8003e92:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003e94:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8003e96:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e98:	68a2      	ldr	r2, [r4, #8]
 8003e9a:	401a      	ands	r2, r3
 8003e9c:	2a08      	cmp	r2, #8
 8003e9e:	d027      	beq.n	8003ef0 <HAL_RCC_GetSysClockFreq+0x70>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ea0:	68a2      	ldr	r2, [r4, #8]
 8003ea2:	401a      	ands	r2, r3
 8003ea4:	2a10      	cmp	r2, #16
 8003ea6:	d117      	bne.n	8003ed8 <HAL_RCC_GetSysClockFreq+0x58>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003ea8:	68e3      	ldr	r3, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003eaa:	68e1      	ldr	r1, [r4, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003eac:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003eae:	68e5      	ldr	r5, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003eb0:	0649      	lsls	r1, r1, #25
 8003eb2:	0f49      	lsrs	r1, r1, #29
 8003eb4:	326f      	adds	r2, #111	@ 0x6f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003eb6:	0a2d      	lsrs	r5, r5, #8
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003eb8:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003eba:	4015      	ands	r5, r2
    switch (pllsource)
 8003ebc:	079b      	lsls	r3, r3, #30
 8003ebe:	d109      	bne.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x54>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ec0:	4810      	ldr	r0, [pc, #64]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003ec2:	f7fc f933 	bl	800012c <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003ec6:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003ec8:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003eca:	0f49      	lsrs	r1, r1, #29
 8003ecc:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8003ece:	f7fc f92d 	bl	800012c <__udivsi3>
 8003ed2:	e7e0      	b.n	8003e96 <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003ed4:	480a      	ldr	r0, [pc, #40]	@ (8003f00 <HAL_RCC_GetSysClockFreq+0x80>)
 8003ed6:	e7f4      	b.n	8003ec2 <HAL_RCC_GetSysClockFreq+0x42>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003ed8:	68a2      	ldr	r2, [r4, #8]
 8003eda:	401a      	ands	r2, r3
 8003edc:	2a20      	cmp	r2, #32
 8003ede:	d009      	beq.n	8003ef4 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003ee0:	68a2      	ldr	r2, [r4, #8]
    sysclockfreq = 0U;
 8003ee2:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	2b18      	cmp	r3, #24
 8003ee8:	d1d5      	bne.n	8003e96 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSI_VALUE;
 8003eea:	20fa      	movs	r0, #250	@ 0xfa
 8003eec:	01c0      	lsls	r0, r0, #7
 8003eee:	e7d2      	b.n	8003e96 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8003ef0:	4804      	ldr	r0, [pc, #16]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x84>)
 8003ef2:	e7d0      	b.n	8003e96 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 8003ef4:	2080      	movs	r0, #128	@ 0x80
 8003ef6:	0200      	lsls	r0, r0, #8
 8003ef8:	e7cd      	b.n	8003e96 <HAL_RCC_GetSysClockFreq+0x16>
 8003efa:	46c0      	nop			@ (mov r8, r8)
 8003efc:	40021000 	.word	0x40021000
 8003f00:	00f42400 	.word	0x00f42400
 8003f04:	007a1200 	.word	0x007a1200

08003f08 <HAL_RCC_ClockConfig>:
{
 8003f08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f0a:	0004      	movs	r4, r0
 8003f0c:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8003f0e:	2800      	cmp	r0, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8003f12:	2001      	movs	r0, #1
}
 8003f14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f16:	2707      	movs	r7, #7
 8003f18:	4e48      	ldr	r6, [pc, #288]	@ (800403c <HAL_RCC_ClockConfig+0x134>)
 8003f1a:	6833      	ldr	r3, [r6, #0]
 8003f1c:	403b      	ands	r3, r7
 8003f1e:	428b      	cmp	r3, r1
 8003f20:	d32a      	bcc.n	8003f78 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f22:	6822      	ldr	r2, [r4, #0]
 8003f24:	0793      	lsls	r3, r2, #30
 8003f26:	d43b      	bmi.n	8003fa0 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f28:	07d2      	lsls	r2, r2, #31
 8003f2a:	d448      	bmi.n	8003fbe <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f2c:	2707      	movs	r7, #7
 8003f2e:	6833      	ldr	r3, [r6, #0]
 8003f30:	403b      	ands	r3, r7
 8003f32:	42ab      	cmp	r3, r5
 8003f34:	d90a      	bls.n	8003f4c <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f36:	6833      	ldr	r3, [r6, #0]
 8003f38:	43bb      	bics	r3, r7
 8003f3a:	432b      	orrs	r3, r5
 8003f3c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003f3e:	f7fe fb5f 	bl	8002600 <HAL_GetTick>
 8003f42:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f44:	6833      	ldr	r3, [r6, #0]
 8003f46:	403b      	ands	r3, r7
 8003f48:	42ab      	cmp	r3, r5
 8003f4a:	d168      	bne.n	800401e <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f4c:	6823      	ldr	r3, [r4, #0]
 8003f4e:	4d3c      	ldr	r5, [pc, #240]	@ (8004040 <HAL_RCC_ClockConfig+0x138>)
 8003f50:	075b      	lsls	r3, r3, #29
 8003f52:	d46c      	bmi.n	800402e <HAL_RCC_ClockConfig+0x126>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003f54:	f7ff ff94 	bl	8003e80 <HAL_RCC_GetSysClockFreq>
 8003f58:	68ab      	ldr	r3, [r5, #8]
 8003f5a:	493a      	ldr	r1, [pc, #232]	@ (8004044 <HAL_RCC_ClockConfig+0x13c>)
 8003f5c:	051b      	lsls	r3, r3, #20
 8003f5e:	0f1b      	lsrs	r3, r3, #28
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	585b      	ldr	r3, [r3, r1]
 8003f64:	211f      	movs	r1, #31
 8003f66:	400b      	ands	r3, r1
 8003f68:	40d8      	lsrs	r0, r3
 8003f6a:	4a37      	ldr	r2, [pc, #220]	@ (8004048 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 8003f6c:	4b37      	ldr	r3, [pc, #220]	@ (800404c <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003f6e:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 8003f70:	6818      	ldr	r0, [r3, #0]
 8003f72:	f7fe fa79 	bl	8002468 <HAL_InitTick>
 8003f76:	e7cd      	b.n	8003f14 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f78:	6833      	ldr	r3, [r6, #0]
 8003f7a:	43bb      	bics	r3, r7
 8003f7c:	430b      	orrs	r3, r1
 8003f7e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003f80:	f7fe fb3e 	bl	8002600 <HAL_GetTick>
 8003f84:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f86:	6833      	ldr	r3, [r6, #0]
 8003f88:	403b      	ands	r3, r7
 8003f8a:	42ab      	cmp	r3, r5
 8003f8c:	d0c9      	beq.n	8003f22 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f8e:	f7fe fb37 	bl	8002600 <HAL_GetTick>
 8003f92:	9b01      	ldr	r3, [sp, #4]
 8003f94:	1ac0      	subs	r0, r0, r3
 8003f96:	4b2e      	ldr	r3, [pc, #184]	@ (8004050 <HAL_RCC_ClockConfig+0x148>)
 8003f98:	4298      	cmp	r0, r3
 8003f9a:	d9f4      	bls.n	8003f86 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8003f9c:	2003      	movs	r0, #3
 8003f9e:	e7b9      	b.n	8003f14 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fa0:	4927      	ldr	r1, [pc, #156]	@ (8004040 <HAL_RCC_ClockConfig+0x138>)
 8003fa2:	0753      	lsls	r3, r2, #29
 8003fa4:	d504      	bpl.n	8003fb0 <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003fa6:	23e0      	movs	r3, #224	@ 0xe0
 8003fa8:	6888      	ldr	r0, [r1, #8]
 8003faa:	01db      	lsls	r3, r3, #7
 8003fac:	4303      	orrs	r3, r0
 8003fae:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fb0:	688b      	ldr	r3, [r1, #8]
 8003fb2:	4828      	ldr	r0, [pc, #160]	@ (8004054 <HAL_RCC_ClockConfig+0x14c>)
 8003fb4:	4003      	ands	r3, r0
 8003fb6:	68a0      	ldr	r0, [r4, #8]
 8003fb8:	4303      	orrs	r3, r0
 8003fba:	608b      	str	r3, [r1, #8]
 8003fbc:	e7b4      	b.n	8003f28 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fbe:	6860      	ldr	r0, [r4, #4]
 8003fc0:	4f1f      	ldr	r7, [pc, #124]	@ (8004040 <HAL_RCC_ClockConfig+0x138>)
 8003fc2:	2803      	cmp	r0, #3
 8003fc4:	d829      	bhi.n	800401a <HAL_RCC_ClockConfig+0x112>
 8003fc6:	f7fc f8a7 	bl	8000118 <__gnu_thumb1_case_uqi>
 8003fca:	0220      	.short	0x0220
 8003fcc:	241c      	.short	0x241c
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	039b      	lsls	r3, r3, #14
 8003fd2:	d59e      	bpl.n	8003f12 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fd4:	2207      	movs	r2, #7
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	4393      	bics	r3, r2
 8003fda:	4303      	orrs	r3, r0
 8003fdc:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8003fde:	f7fe fb0f 	bl	8002600 <HAL_GetTick>
 8003fe2:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fe4:	2338      	movs	r3, #56	@ 0x38
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	401a      	ands	r2, r3
 8003fea:	6863      	ldr	r3, [r4, #4]
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d09c      	beq.n	8003f2c <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ff2:	f7fe fb05 	bl	8002600 <HAL_GetTick>
 8003ff6:	9b01      	ldr	r3, [sp, #4]
 8003ff8:	1ac0      	subs	r0, r0, r3
 8003ffa:	4b15      	ldr	r3, [pc, #84]	@ (8004050 <HAL_RCC_ClockConfig+0x148>)
 8003ffc:	4298      	cmp	r0, r3
 8003ffe:	d9f1      	bls.n	8003fe4 <HAL_RCC_ClockConfig+0xdc>
 8004000:	e7cc      	b.n	8003f9c <HAL_RCC_ClockConfig+0x94>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	019b      	lsls	r3, r3, #6
 8004006:	d4e5      	bmi.n	8003fd4 <HAL_RCC_ClockConfig+0xcc>
 8004008:	e783      	b.n	8003f12 <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	055b      	lsls	r3, r3, #21
 800400e:	d4e1      	bmi.n	8003fd4 <HAL_RCC_ClockConfig+0xcc>
 8004010:	e77f      	b.n	8003f12 <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004012:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004014:	079b      	lsls	r3, r3, #30
 8004016:	d4dd      	bmi.n	8003fd4 <HAL_RCC_ClockConfig+0xcc>
 8004018:	e77b      	b.n	8003f12 <HAL_RCC_ClockConfig+0xa>
 800401a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800401c:	e7fa      	b.n	8004014 <HAL_RCC_ClockConfig+0x10c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800401e:	f7fe faef 	bl	8002600 <HAL_GetTick>
 8004022:	9b01      	ldr	r3, [sp, #4]
 8004024:	1ac0      	subs	r0, r0, r3
 8004026:	4b0a      	ldr	r3, [pc, #40]	@ (8004050 <HAL_RCC_ClockConfig+0x148>)
 8004028:	4298      	cmp	r0, r3
 800402a:	d98b      	bls.n	8003f44 <HAL_RCC_ClockConfig+0x3c>
 800402c:	e7b6      	b.n	8003f9c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800402e:	68ab      	ldr	r3, [r5, #8]
 8004030:	4a09      	ldr	r2, [pc, #36]	@ (8004058 <HAL_RCC_ClockConfig+0x150>)
 8004032:	4013      	ands	r3, r2
 8004034:	68e2      	ldr	r2, [r4, #12]
 8004036:	4313      	orrs	r3, r2
 8004038:	60ab      	str	r3, [r5, #8]
 800403a:	e78b      	b.n	8003f54 <HAL_RCC_ClockConfig+0x4c>
 800403c:	40022000 	.word	0x40022000
 8004040:	40021000 	.word	0x40021000
 8004044:	080080a4 	.word	0x080080a4
 8004048:	20000004 	.word	0x20000004
 800404c:	2000000c 	.word	0x2000000c
 8004050:	00001388 	.word	0x00001388
 8004054:	fffff0ff 	.word	0xfffff0ff
 8004058:	ffff8fff 	.word	0xffff8fff

0800405c <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800405c:	4b06      	ldr	r3, [pc, #24]	@ (8004078 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800405e:	4907      	ldr	r1, [pc, #28]	@ (800407c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004060:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8004062:	4a07      	ldr	r2, [pc, #28]	@ (8004080 <HAL_RCC_GetPCLK1Freq+0x24>)
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004064:	045b      	lsls	r3, r3, #17
 8004066:	0f5b      	lsrs	r3, r3, #29
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	585b      	ldr	r3, [r3, r1]
 800406c:	211f      	movs	r1, #31
 800406e:	6810      	ldr	r0, [r2, #0]
 8004070:	400b      	ands	r3, r1
 8004072:	40d8      	lsrs	r0, r3
}
 8004074:	4770      	bx	lr
 8004076:	46c0      	nop			@ (mov r8, r8)
 8004078:	40021000 	.word	0x40021000
 800407c:	08008084 	.word	0x08008084
 8004080:	20000004 	.word	0x20000004

08004084 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8004084:	2207      	movs	r2, #7
{
 8004086:	b530      	push	{r4, r5, lr}

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004088:	25f0      	movs	r5, #240	@ 0xf0
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800408a:	4b09      	ldr	r3, [pc, #36]	@ (80040b0 <HAL_RCC_GetClockConfig+0x2c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800408c:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800408e:	689c      	ldr	r4, [r3, #8]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004090:	012d      	lsls	r5, r5, #4
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004092:	4014      	ands	r4, r2
 8004094:	6044      	str	r4, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004096:	689c      	ldr	r4, [r3, #8]
 8004098:	402c      	ands	r4, r5
 800409a:	6084      	str	r4, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800409c:	24e0      	movs	r4, #224	@ 0xe0
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	01e4      	lsls	r4, r4, #7
 80040a2:	4023      	ands	r3, r4
 80040a4:	60c3      	str	r3, [r0, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80040a6:	4b03      	ldr	r3, [pc, #12]	@ (80040b4 <HAL_RCC_GetClockConfig+0x30>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4013      	ands	r3, r2
 80040ac:	600b      	str	r3, [r1, #0]
}
 80040ae:	bd30      	pop	{r4, r5, pc}
 80040b0:	40021000 	.word	0x40021000
 80040b4:	40022000 	.word	0x40022000

080040b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040b8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040ba:	6803      	ldr	r3, [r0, #0]
{
 80040bc:	0005      	movs	r5, r0
 80040be:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80040c0:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040c2:	039b      	lsls	r3, r3, #14
 80040c4:	d551      	bpl.n	800416a <HAL_RCCEx_PeriphCLKConfig+0xb2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040c6:	2280      	movs	r2, #128	@ 0x80
 80040c8:	4c48      	ldr	r4, [pc, #288]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80040ca:	0552      	lsls	r2, r2, #21
 80040cc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80040ce:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040d0:	4213      	tst	r3, r2
 80040d2:	d108      	bne.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040d4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80040d6:	4313      	orrs	r3, r2
 80040d8:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80040da:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80040dc:	4013      	ands	r3, r2
 80040de:	9303      	str	r3, [sp, #12]
 80040e0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80040e2:	2301      	movs	r3, #1
 80040e4:	9300      	str	r3, [sp, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040e6:	2780      	movs	r7, #128	@ 0x80
 80040e8:	4e41      	ldr	r6, [pc, #260]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 80040ea:	007f      	lsls	r7, r7, #1
 80040ec:	6833      	ldr	r3, [r6, #0]
 80040ee:	433b      	orrs	r3, r7
 80040f0:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040f2:	f7fe fa85 	bl	8002600 <HAL_GetTick>
 80040f6:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040f8:	6833      	ldr	r3, [r6, #0]
 80040fa:	423b      	tst	r3, r7
 80040fc:	d027      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x96>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040fe:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8004100:	23c0      	movs	r3, #192	@ 0xc0
 8004102:	0010      	movs	r0, r2
 8004104:	009b      	lsls	r3, r3, #2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004106:	6969      	ldr	r1, [r5, #20]
 8004108:	4e3a      	ldr	r6, [pc, #232]	@ (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800410a:	4018      	ands	r0, r3
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800410c:	421a      	tst	r2, r3
 800410e:	d017      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8004110:	4281      	cmp	r1, r0
 8004112:	d015      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004114:	2280      	movs	r2, #128	@ 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004116:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 8004118:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800411a:	0019      	movs	r1, r3
        __HAL_RCC_BACKUPRESET_FORCE();
 800411c:	0252      	lsls	r2, r2, #9
 800411e:	4302      	orrs	r2, r0
 8004120:	65e2      	str	r2, [r4, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004122:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8004124:	4834      	ldr	r0, [pc, #208]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004126:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004128:	4002      	ands	r2, r0
 800412a:	65e2      	str	r2, [r4, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800412c:	65e1      	str	r1, [r4, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800412e:	07db      	lsls	r3, r3, #31
 8004130:	d506      	bpl.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004132:	f7fe fa65 	bl	8002600 <HAL_GetTick>
 8004136:	0007      	movs	r7, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004138:	2202      	movs	r2, #2
 800413a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800413c:	4213      	tst	r3, r2
 800413e:	d04d      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x124>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004140:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004142:	696a      	ldr	r2, [r5, #20]
 8004144:	4033      	ands	r3, r6
 8004146:	4313      	orrs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004148:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800414a:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800414c:	e006      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0xa4>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800414e:	f7fe fa57 	bl	8002600 <HAL_GetTick>
 8004152:	9b01      	ldr	r3, [sp, #4]
 8004154:	1ac0      	subs	r0, r0, r3
 8004156:	2802      	cmp	r0, #2
 8004158:	d9ce      	bls.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x40>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800415a:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800415c:	9b00      	ldr	r3, [sp, #0]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d103      	bne.n	800416a <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004162:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004164:	4a25      	ldr	r2, [pc, #148]	@ (80041fc <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8004166:	4013      	ands	r3, r2
 8004168:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800416a:	682a      	ldr	r2, [r5, #0]
 800416c:	07d3      	lsls	r3, r2, #31
 800416e:	d506      	bpl.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004170:	2403      	movs	r4, #3
 8004172:	491e      	ldr	r1, [pc, #120]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004174:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004176:	43a3      	bics	r3, r4
 8004178:	686c      	ldr	r4, [r5, #4]
 800417a:	4323      	orrs	r3, r4
 800417c:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800417e:	0693      	lsls	r3, r2, #26
 8004180:	d506      	bpl.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004182:	491a      	ldr	r1, [pc, #104]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004184:	4c1e      	ldr	r4, [pc, #120]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8004186:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004188:	4023      	ands	r3, r4
 800418a:	68ac      	ldr	r4, [r5, #8]
 800418c:	4323      	orrs	r3, r4
 800418e:	654b      	str	r3, [r1, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004190:	0453      	lsls	r3, r2, #17
 8004192:	d50f      	bpl.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004194:	4915      	ldr	r1, [pc, #84]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004196:	692c      	ldr	r4, [r5, #16]
 8004198:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	089b      	lsrs	r3, r3, #2
 800419e:	4323      	orrs	r3, r4
 80041a0:	654b      	str	r3, [r1, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80041a2:	2380      	movs	r3, #128	@ 0x80
 80041a4:	05db      	lsls	r3, r3, #23
 80041a6:	429c      	cmp	r4, r3
 80041a8:	d104      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80041aa:	2380      	movs	r3, #128	@ 0x80
 80041ac:	68cc      	ldr	r4, [r1, #12]
 80041ae:	025b      	lsls	r3, r3, #9
 80041b0:	4323      	orrs	r3, r4
 80041b2:	60cb      	str	r3, [r1, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80041b4:	0512      	lsls	r2, r2, #20
 80041b6:	d50f      	bpl.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80041b8:	4a0c      	ldr	r2, [pc, #48]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80041ba:	4c12      	ldr	r4, [pc, #72]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80041bc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80041be:	68e9      	ldr	r1, [r5, #12]
 80041c0:	4023      	ands	r3, r4
 80041c2:	430b      	orrs	r3, r1
 80041c4:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80041c6:	2380      	movs	r3, #128	@ 0x80
 80041c8:	01db      	lsls	r3, r3, #7
 80041ca:	4299      	cmp	r1, r3
 80041cc:	d104      	bne.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80041ce:	2380      	movs	r3, #128	@ 0x80
 80041d0:	68d1      	ldr	r1, [r2, #12]
 80041d2:	025b      	lsls	r3, r3, #9
 80041d4:	430b      	orrs	r3, r1
 80041d6:	60d3      	str	r3, [r2, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 80041d8:	b005      	add	sp, #20
 80041da:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041dc:	f7fe fa10 	bl	8002600 <HAL_GetTick>
 80041e0:	4b09      	ldr	r3, [pc, #36]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80041e2:	1bc0      	subs	r0, r0, r7
 80041e4:	4298      	cmp	r0, r3
 80041e6:	d9a7      	bls.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x80>
 80041e8:	e7b7      	b.n	800415a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80041ea:	46c0      	nop			@ (mov r8, r8)
 80041ec:	40021000 	.word	0x40021000
 80041f0:	40007000 	.word	0x40007000
 80041f4:	fffffcff 	.word	0xfffffcff
 80041f8:	fffeffff 	.word	0xfffeffff
 80041fc:	efffffff 	.word	0xefffffff
 8004200:	ffffcfff 	.word	0xffffcfff
 8004204:	ffff3fff 	.word	0xffff3fff
 8004208:	00001388 	.word	0x00001388

0800420c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800420c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800420e:	4a0b      	ldr	r2, [pc, #44]	@ (800423c <HAL_RTC_WaitForSynchro+0x30>)
 8004210:	6803      	ldr	r3, [r0, #0]
{
 8004212:	0004      	movs	r4, r0
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004214:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004216:	f7fe f9f3 	bl	8002600 <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800421a:	27fa      	movs	r7, #250	@ 0xfa
  tickstart = HAL_GetTick();
 800421c:	0005      	movs	r5, r0
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800421e:	2620      	movs	r6, #32
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004220:	00bf      	lsls	r7, r7, #2
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004222:	6823      	ldr	r3, [r4, #0]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	4233      	tst	r3, r6
 8004228:	d001      	beq.n	800422e <HAL_RTC_WaitForSynchro+0x22>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 800422a:	2000      	movs	r0, #0
}
 800422c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800422e:	f7fe f9e7 	bl	8002600 <HAL_GetTick>
 8004232:	1b40      	subs	r0, r0, r5
 8004234:	42b8      	cmp	r0, r7
 8004236:	d9f4      	bls.n	8004222 <HAL_RTC_WaitForSynchro+0x16>
      return HAL_TIMEOUT;
 8004238:	2003      	movs	r0, #3
 800423a:	e7f7      	b.n	800422c <HAL_RTC_WaitForSynchro+0x20>
 800423c:	0001005f 	.word	0x0001005f

08004240 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004240:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004242:	2640      	movs	r6, #64	@ 0x40
 8004244:	6803      	ldr	r3, [r0, #0]
{
 8004246:	0005      	movs	r5, r0
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004248:	68da      	ldr	r2, [r3, #12]
  HAL_StatusTypeDef status = HAL_OK;  
 800424a:	2400      	movs	r4, #0
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800424c:	4232      	tst	r2, r6
 800424e:	d111      	bne.n	8004274 <RTC_EnterInitMode+0x34>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004250:	2280      	movs	r2, #128	@ 0x80
 8004252:	68d9      	ldr	r1, [r3, #12]

    tickstart = HAL_GetTick();
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004254:	27fa      	movs	r7, #250	@ 0xfa
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004256:	430a      	orrs	r2, r1
 8004258:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 800425a:	f7fe f9d1 	bl	8002600 <HAL_GetTick>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800425e:	00bf      	lsls	r7, r7, #2
    tickstart = HAL_GetTick();
 8004260:	9000      	str	r0, [sp, #0]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004262:	682b      	ldr	r3, [r5, #0]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	001a      	movs	r2, r3
 8004268:	4032      	ands	r2, r6
 800426a:	9201      	str	r2, [sp, #4]
 800426c:	4233      	tst	r3, r6
 800426e:	d101      	bne.n	8004274 <RTC_EnterInitMode+0x34>
 8004270:	2c03      	cmp	r4, #3
 8004272:	d101      	bne.n	8004278 <RTC_EnterInitMode+0x38>
      }
    }
  }

  return status;
}
 8004274:	0020      	movs	r0, r4
 8004276:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004278:	f7fe f9c2 	bl	8002600 <HAL_GetTick>
 800427c:	9b00      	ldr	r3, [sp, #0]
 800427e:	9c01      	ldr	r4, [sp, #4]
 8004280:	1ac0      	subs	r0, r0, r3
 8004282:	42b8      	cmp	r0, r7
 8004284:	d9ed      	bls.n	8004262 <RTC_EnterInitMode+0x22>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004286:	002b      	movs	r3, r5
 8004288:	2403      	movs	r4, #3
 800428a:	3329      	adds	r3, #41	@ 0x29
 800428c:	701c      	strb	r4, [r3, #0]
 800428e:	e7e8      	b.n	8004262 <RTC_EnterInitMode+0x22>

08004290 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004290:	2280      	movs	r2, #128	@ 0x80
{
 8004292:	b570      	push	{r4, r5, r6, lr}
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004294:	4c0f      	ldr	r4, [pc, #60]	@ (80042d4 <RTC_ExitInitMode+0x44>)
{
 8004296:	0005      	movs	r5, r0
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004298:	68e3      	ldr	r3, [r4, #12]
 800429a:	4393      	bics	r3, r2
 800429c:	60e3      	str	r3, [r4, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800429e:	69a3      	ldr	r3, [r4, #24]
 80042a0:	3a60      	subs	r2, #96	@ 0x60
 80042a2:	4213      	tst	r3, r2
 80042a4:	d107      	bne.n	80042b6 <RTC_ExitInitMode+0x26>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80042a6:	f7ff ffb1 	bl	800420c <HAL_RTC_WaitForSynchro>
 80042aa:	2800      	cmp	r0, #0
 80042ac:	d002      	beq.n	80042b4 <RTC_ExitInitMode+0x24>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80042ae:	2003      	movs	r0, #3
 80042b0:	3529      	adds	r5, #41	@ 0x29
 80042b2:	7028      	strb	r0, [r5, #0]
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
  }

  return status;
}
 80042b4:	bd70      	pop	{r4, r5, r6, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80042b6:	69a3      	ldr	r3, [r4, #24]
 80042b8:	4393      	bics	r3, r2
 80042ba:	61a3      	str	r3, [r4, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80042bc:	f7ff ffa6 	bl	800420c <HAL_RTC_WaitForSynchro>
 80042c0:	2800      	cmp	r0, #0
 80042c2:	d002      	beq.n	80042ca <RTC_ExitInitMode+0x3a>
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80042c4:	2003      	movs	r0, #3
 80042c6:	3529      	adds	r5, #41	@ 0x29
 80042c8:	7028      	strb	r0, [r5, #0]
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80042ca:	2320      	movs	r3, #32
 80042cc:	69a2      	ldr	r2, [r4, #24]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	61a3      	str	r3, [r4, #24]
  return status;
 80042d2:	e7ef      	b.n	80042b4 <RTC_ExitInitMode+0x24>
 80042d4:	40002800 	.word	0x40002800

080042d8 <HAL_RTC_Init>:
{
 80042d8:	b570      	push	{r4, r5, r6, lr}
 80042da:	0004      	movs	r4, r0
  HAL_StatusTypeDef status = HAL_ERROR;
 80042dc:	2001      	movs	r0, #1
  if(hrtc != NULL)
 80042de:	2c00      	cmp	r4, #0
 80042e0:	d017      	beq.n	8004312 <HAL_RTC_Init+0x3a>
    if(hrtc->State == HAL_RTC_STATE_RESET)
 80042e2:	0025      	movs	r5, r4
 80042e4:	3529      	adds	r5, #41	@ 0x29
 80042e6:	782b      	ldrb	r3, [r5, #0]
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d108      	bne.n	8004300 <HAL_RTC_Init+0x28>
      hrtc->Lock = HAL_UNLOCKED;
 80042ee:	0023      	movs	r3, r4
 80042f0:	3328      	adds	r3, #40	@ 0x28
 80042f2:	701a      	strb	r2, [r3, #0]
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80042f4:	2388      	movs	r3, #136	@ 0x88
 80042f6:	021b      	lsls	r3, r3, #8
      HAL_RTC_MspInit(hrtc);
 80042f8:	0020      	movs	r0, r4
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80042fa:	6063      	str	r3, [r4, #4]
      HAL_RTC_MspInit(hrtc);
 80042fc:	f7fd ffda 	bl	80022b4 <HAL_RTC_MspInit>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004300:	2302      	movs	r3, #2
 8004302:	702b      	strb	r3, [r5, #0]
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004304:	6823      	ldr	r3, [r4, #0]
 8004306:	68da      	ldr	r2, [r3, #12]
 8004308:	06d2      	lsls	r2, r2, #27
 800430a:	d503      	bpl.n	8004314 <HAL_RTC_Init+0x3c>
      hrtc->State = HAL_RTC_STATE_READY;
 800430c:	2301      	movs	r3, #1
 800430e:	2000      	movs	r0, #0
 8004310:	702b      	strb	r3, [r5, #0]
}
 8004312:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004314:	22ca      	movs	r2, #202	@ 0xca
 8004316:	625a      	str	r2, [r3, #36]	@ 0x24
 8004318:	3a77      	subs	r2, #119	@ 0x77
      status = RTC_EnterInitMode(hrtc);
 800431a:	0020      	movs	r0, r4
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800431c:	625a      	str	r2, [r3, #36]	@ 0x24
      status = RTC_EnterInitMode(hrtc);
 800431e:	f7ff ff8f 	bl	8004240 <RTC_EnterInitMode>
      if(status == HAL_OK)
 8004322:	2800      	cmp	r0, #0
 8004324:	d125      	bne.n	8004372 <HAL_RTC_Init+0x9a>
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004326:	6823      	ldr	r3, [r4, #0]
 8004328:	4915      	ldr	r1, [pc, #84]	@ (8004380 <HAL_RTC_Init+0xa8>)
 800432a:	699a      	ldr	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800432c:	6960      	ldr	r0, [r4, #20]
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800432e:	400a      	ands	r2, r1
 8004330:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004332:	68a2      	ldr	r2, [r4, #8]
 8004334:	6999      	ldr	r1, [r3, #24]
 8004336:	4302      	orrs	r2, r0
 8004338:	69e0      	ldr	r0, [r4, #28]
 800433a:	4302      	orrs	r2, r0
 800433c:	430a      	orrs	r2, r1
 800433e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004340:	6922      	ldr	r2, [r4, #16]
        status = RTC_ExitInitMode(hrtc);
 8004342:	0020      	movs	r0, r4
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004344:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004346:	68e2      	ldr	r2, [r4, #12]
 8004348:	6919      	ldr	r1, [r3, #16]
 800434a:	0412      	lsls	r2, r2, #16
 800434c:	430a      	orrs	r2, r1
 800434e:	611a      	str	r2, [r3, #16]
        status = RTC_ExitInitMode(hrtc);
 8004350:	f7ff ff9e 	bl	8004290 <RTC_ExitInitMode>
      if (status == HAL_OK)
 8004354:	2800      	cmp	r0, #0
 8004356:	d10c      	bne.n	8004372 <HAL_RTC_Init+0x9a>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004358:	6822      	ldr	r2, [r4, #0]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800435a:	6a26      	ldr	r6, [r4, #32]
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800435c:	6993      	ldr	r3, [r2, #24]
 800435e:	00db      	lsls	r3, r3, #3
 8004360:	08db      	lsrs	r3, r3, #3
 8004362:	6193      	str	r3, [r2, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004364:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004366:	6991      	ldr	r1, [r2, #24]
 8004368:	4333      	orrs	r3, r6
 800436a:	69a6      	ldr	r6, [r4, #24]
 800436c:	4333      	orrs	r3, r6
 800436e:	430b      	orrs	r3, r1
 8004370:	6193      	str	r3, [r2, #24]
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004372:	22ff      	movs	r2, #255	@ 0xff
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8004378:	2800      	cmp	r0, #0
 800437a:	d0c7      	beq.n	800430c <HAL_RTC_Init+0x34>
 800437c:	e7c9      	b.n	8004312 <HAL_RTC_Init+0x3a>
 800437e:	46c0      	nop			@ (mov r8, r8)
 8004380:	fb8fffbf 	.word	0xfb8fffbf

08004384 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004384:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004386:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8004388:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800438a:	6a02      	ldr	r2, [r0, #32]
 800438c:	43a2      	bics	r2, r4
 800438e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004390:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004392:	4a12      	ldr	r2, [pc, #72]	@ (80043dc <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 8004394:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004396:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004398:	680a      	ldr	r2, [r1, #0]
 800439a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800439c:	2202      	movs	r2, #2
 800439e:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043a0:	688a      	ldr	r2, [r1, #8]
 80043a2:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043a4:	4a0e      	ldr	r2, [pc, #56]	@ (80043e0 <TIM_OC1_SetConfig+0x5c>)
 80043a6:	4290      	cmp	r0, r2
 80043a8:	d005      	beq.n	80043b6 <TIM_OC1_SetConfig+0x32>
 80043aa:	4a0e      	ldr	r2, [pc, #56]	@ (80043e4 <TIM_OC1_SetConfig+0x60>)
 80043ac:	4290      	cmp	r0, r2
 80043ae:	d002      	beq.n	80043b6 <TIM_OC1_SetConfig+0x32>
 80043b0:	4a0d      	ldr	r2, [pc, #52]	@ (80043e8 <TIM_OC1_SetConfig+0x64>)
 80043b2:	4290      	cmp	r0, r2
 80043b4:	d10b      	bne.n	80043ce <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043b6:	2208      	movs	r2, #8
 80043b8:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043ba:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80043bc:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80043be:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 80043c0:	2204      	movs	r2, #4
 80043c2:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80043c4:	4a09      	ldr	r2, [pc, #36]	@ (80043ec <TIM_OC1_SetConfig+0x68>)
 80043c6:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 80043c8:	694c      	ldr	r4, [r1, #20]
 80043ca:	4334      	orrs	r4, r6
 80043cc:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80043ce:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80043d0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80043d2:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80043d4:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043d6:	6203      	str	r3, [r0, #32]
}
 80043d8:	bd70      	pop	{r4, r5, r6, pc}
 80043da:	46c0      	nop			@ (mov r8, r8)
 80043dc:	fffeff8c 	.word	0xfffeff8c
 80043e0:	40012c00 	.word	0x40012c00
 80043e4:	40014400 	.word	0x40014400
 80043e8:	40014800 	.word	0x40014800
 80043ec:	fffffcff 	.word	0xfffffcff

080043f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043f0:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043f2:	4a17      	ldr	r2, [pc, #92]	@ (8004450 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 80043f4:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043f6:	6a03      	ldr	r3, [r0, #32]
 80043f8:	4013      	ands	r3, r2
 80043fa:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043fc:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043fe:	4b15      	ldr	r3, [pc, #84]	@ (8004454 <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 8004400:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004402:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004404:	680b      	ldr	r3, [r1, #0]
 8004406:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004408:	4b13      	ldr	r3, [pc, #76]	@ (8004458 <TIM_OC3_SetConfig+0x68>)
 800440a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800440c:	688b      	ldr	r3, [r1, #8]
 800440e:	021b      	lsls	r3, r3, #8
 8004410:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004412:	4d12      	ldr	r5, [pc, #72]	@ (800445c <TIM_OC3_SetConfig+0x6c>)
 8004414:	42a8      	cmp	r0, r5
 8004416:	d10e      	bne.n	8004436 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004418:	4d11      	ldr	r5, [pc, #68]	@ (8004460 <TIM_OC3_SetConfig+0x70>)
 800441a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800441c:	68cb      	ldr	r3, [r1, #12]
 800441e:	021b      	lsls	r3, r3, #8
 8004420:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004422:	4d10      	ldr	r5, [pc, #64]	@ (8004464 <TIM_OC3_SetConfig+0x74>)
 8004424:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004426:	4d10      	ldr	r5, [pc, #64]	@ (8004468 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004428:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800442a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800442c:	694a      	ldr	r2, [r1, #20]
 800442e:	4332      	orrs	r2, r6
 8004430:	0112      	lsls	r2, r2, #4
 8004432:	432a      	orrs	r2, r5
 8004434:	e005      	b.n	8004442 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004436:	4d0d      	ldr	r5, [pc, #52]	@ (800446c <TIM_OC3_SetConfig+0x7c>)
 8004438:	42a8      	cmp	r0, r5
 800443a:	d0f4      	beq.n	8004426 <TIM_OC3_SetConfig+0x36>
 800443c:	4d0c      	ldr	r5, [pc, #48]	@ (8004470 <TIM_OC3_SetConfig+0x80>)
 800443e:	42a8      	cmp	r0, r5
 8004440:	d0f1      	beq.n	8004426 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004442:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004444:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004446:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004448:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800444a:	6203      	str	r3, [r0, #32]
}
 800444c:	bd70      	pop	{r4, r5, r6, pc}
 800444e:	46c0      	nop			@ (mov r8, r8)
 8004450:	fffffeff 	.word	0xfffffeff
 8004454:	fffeff8c 	.word	0xfffeff8c
 8004458:	fffffdff 	.word	0xfffffdff
 800445c:	40012c00 	.word	0x40012c00
 8004460:	fffff7ff 	.word	0xfffff7ff
 8004464:	fffffbff 	.word	0xfffffbff
 8004468:	ffffcfff 	.word	0xffffcfff
 800446c:	40014400 	.word	0x40014400
 8004470:	40014800 	.word	0x40014800

08004474 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004474:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004476:	4a12      	ldr	r2, [pc, #72]	@ (80044c0 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8004478:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800447a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800447c:	4d11      	ldr	r5, [pc, #68]	@ (80044c4 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800447e:	4013      	ands	r3, r2
 8004480:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004482:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8004484:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004486:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004488:	680d      	ldr	r5, [r1, #0]
 800448a:	022d      	lsls	r5, r5, #8
 800448c:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800448e:	4a0e      	ldr	r2, [pc, #56]	@ (80044c8 <TIM_OC4_SetConfig+0x54>)
 8004490:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004492:	688a      	ldr	r2, [r1, #8]
 8004494:	0312      	lsls	r2, r2, #12
 8004496:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004498:	4c0c      	ldr	r4, [pc, #48]	@ (80044cc <TIM_OC4_SetConfig+0x58>)
 800449a:	42a0      	cmp	r0, r4
 800449c:	d005      	beq.n	80044aa <TIM_OC4_SetConfig+0x36>
 800449e:	4c0c      	ldr	r4, [pc, #48]	@ (80044d0 <TIM_OC4_SetConfig+0x5c>)
 80044a0:	42a0      	cmp	r0, r4
 80044a2:	d002      	beq.n	80044aa <TIM_OC4_SetConfig+0x36>
 80044a4:	4c0b      	ldr	r4, [pc, #44]	@ (80044d4 <TIM_OC4_SetConfig+0x60>)
 80044a6:	42a0      	cmp	r0, r4
 80044a8:	d104      	bne.n	80044b4 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80044aa:	4c0b      	ldr	r4, [pc, #44]	@ (80044d8 <TIM_OC4_SetConfig+0x64>)
 80044ac:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044ae:	694b      	ldr	r3, [r1, #20]
 80044b0:	019b      	lsls	r3, r3, #6
 80044b2:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044b4:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80044b6:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80044b8:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80044ba:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044bc:	6202      	str	r2, [r0, #32]
}
 80044be:	bd30      	pop	{r4, r5, pc}
 80044c0:	ffffefff 	.word	0xffffefff
 80044c4:	feff8cff 	.word	0xfeff8cff
 80044c8:	ffffdfff 	.word	0xffffdfff
 80044cc:	40012c00 	.word	0x40012c00
 80044d0:	40014400 	.word	0x40014400
 80044d4:	40014800 	.word	0x40014800
 80044d8:	ffffbfff 	.word	0xffffbfff

080044dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80044dc:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044de:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80044e0:	4c10      	ldr	r4, [pc, #64]	@ (8004524 <TIM_OC5_SetConfig+0x48>)
 80044e2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80044e4:	4a10      	ldr	r2, [pc, #64]	@ (8004528 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80044e6:	4023      	ands	r3, r4
 80044e8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80044ea:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 80044ec:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80044ee:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044f0:	680a      	ldr	r2, [r1, #0]
 80044f2:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80044f4:	4a0d      	ldr	r2, [pc, #52]	@ (800452c <TIM_OC5_SetConfig+0x50>)
 80044f6:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80044f8:	688a      	ldr	r2, [r1, #8]
 80044fa:	0412      	lsls	r2, r2, #16
 80044fc:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044fe:	4e0c      	ldr	r6, [pc, #48]	@ (8004530 <TIM_OC5_SetConfig+0x54>)
 8004500:	42b0      	cmp	r0, r6
 8004502:	d005      	beq.n	8004510 <TIM_OC5_SetConfig+0x34>
 8004504:	4e0b      	ldr	r6, [pc, #44]	@ (8004534 <TIM_OC5_SetConfig+0x58>)
 8004506:	42b0      	cmp	r0, r6
 8004508:	d002      	beq.n	8004510 <TIM_OC5_SetConfig+0x34>
 800450a:	4e0b      	ldr	r6, [pc, #44]	@ (8004538 <TIM_OC5_SetConfig+0x5c>)
 800450c:	42b0      	cmp	r0, r6
 800450e:	d103      	bne.n	8004518 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004510:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004512:	694b      	ldr	r3, [r1, #20]
 8004514:	021b      	lsls	r3, r3, #8
 8004516:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004518:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800451a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 800451c:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800451e:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004520:	6202      	str	r2, [r0, #32]
}
 8004522:	bd70      	pop	{r4, r5, r6, pc}
 8004524:	fffeffff 	.word	0xfffeffff
 8004528:	fffeff8f 	.word	0xfffeff8f
 800452c:	fffdffff 	.word	0xfffdffff
 8004530:	40012c00 	.word	0x40012c00
 8004534:	40014400 	.word	0x40014400
 8004538:	40014800 	.word	0x40014800

0800453c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800453c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800453e:	4a12      	ldr	r2, [pc, #72]	@ (8004588 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8004540:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004542:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004544:	4d11      	ldr	r5, [pc, #68]	@ (800458c <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004546:	4013      	ands	r3, r2
 8004548:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800454a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800454c:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800454e:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004550:	680d      	ldr	r5, [r1, #0]
 8004552:	022d      	lsls	r5, r5, #8
 8004554:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004556:	4a0e      	ldr	r2, [pc, #56]	@ (8004590 <TIM_OC6_SetConfig+0x54>)
 8004558:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800455a:	688a      	ldr	r2, [r1, #8]
 800455c:	0512      	lsls	r2, r2, #20
 800455e:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004560:	4c0c      	ldr	r4, [pc, #48]	@ (8004594 <TIM_OC6_SetConfig+0x58>)
 8004562:	42a0      	cmp	r0, r4
 8004564:	d005      	beq.n	8004572 <TIM_OC6_SetConfig+0x36>
 8004566:	4c0c      	ldr	r4, [pc, #48]	@ (8004598 <TIM_OC6_SetConfig+0x5c>)
 8004568:	42a0      	cmp	r0, r4
 800456a:	d002      	beq.n	8004572 <TIM_OC6_SetConfig+0x36>
 800456c:	4c0b      	ldr	r4, [pc, #44]	@ (800459c <TIM_OC6_SetConfig+0x60>)
 800456e:	42a0      	cmp	r0, r4
 8004570:	d104      	bne.n	800457c <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004572:	4c0b      	ldr	r4, [pc, #44]	@ (80045a0 <TIM_OC6_SetConfig+0x64>)
 8004574:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004576:	694b      	ldr	r3, [r1, #20]
 8004578:	029b      	lsls	r3, r3, #10
 800457a:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800457c:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800457e:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 8004580:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8004582:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004584:	6202      	str	r2, [r0, #32]
}
 8004586:	bd30      	pop	{r4, r5, pc}
 8004588:	ffefffff 	.word	0xffefffff
 800458c:	feff8fff 	.word	0xfeff8fff
 8004590:	ffdfffff 	.word	0xffdfffff
 8004594:	40012c00 	.word	0x40012c00
 8004598:	40014400 	.word	0x40014400
 800459c:	40014800 	.word	0x40014800
 80045a0:	fffbffff 	.word	0xfffbffff

080045a4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80045a4:	0001      	movs	r1, r0
{
 80045a6:	0003      	movs	r3, r0
    return HAL_ERROR;
 80045a8:	2001      	movs	r0, #1
{
 80045aa:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 80045ac:	313d      	adds	r1, #61	@ 0x3d
 80045ae:	780c      	ldrb	r4, [r1, #0]
 80045b0:	b2e2      	uxtb	r2, r4
 80045b2:	4284      	cmp	r4, r0
 80045b4:	d118      	bne.n	80045e8 <HAL_TIM_Base_Start_IT+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 80045b6:	1800      	adds	r0, r0, r0
 80045b8:	7008      	strb	r0, [r1, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68d9      	ldr	r1, [r3, #12]
 80045be:	4311      	orrs	r1, r2
 80045c0:	60d9      	str	r1, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045c2:	490b      	ldr	r1, [pc, #44]	@ (80045f0 <HAL_TIM_Base_Start_IT+0x4c>)
 80045c4:	428b      	cmp	r3, r1
 80045c6:	d002      	beq.n	80045ce <HAL_TIM_Base_Start_IT+0x2a>
 80045c8:	490a      	ldr	r1, [pc, #40]	@ (80045f4 <HAL_TIM_Base_Start_IT+0x50>)
 80045ca:	428b      	cmp	r3, r1
 80045cc:	d10d      	bne.n	80045ea <HAL_TIM_Base_Start_IT+0x46>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	4909      	ldr	r1, [pc, #36]	@ (80045f8 <HAL_TIM_Base_Start_IT+0x54>)
 80045d2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045d4:	2a06      	cmp	r2, #6
 80045d6:	d006      	beq.n	80045e6 <HAL_TIM_Base_Start_IT+0x42>
 80045d8:	3907      	subs	r1, #7
 80045da:	428a      	cmp	r2, r1
 80045dc:	d003      	beq.n	80045e6 <HAL_TIM_Base_Start_IT+0x42>
      __HAL_TIM_ENABLE(htim);
 80045de:	2201      	movs	r2, #1
 80045e0:	6819      	ldr	r1, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80045e6:	2000      	movs	r0, #0
}
 80045e8:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 80045ea:	6819      	ldr	r1, [r3, #0]
 80045ec:	e7f9      	b.n	80045e2 <HAL_TIM_Base_Start_IT+0x3e>
 80045ee:	46c0      	nop			@ (mov r8, r8)
 80045f0:	40012c00 	.word	0x40012c00
 80045f4:	40000400 	.word	0x40000400
 80045f8:	00010007 	.word	0x00010007

080045fc <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80045fc:	4770      	bx	lr

080045fe <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80045fe:	4770      	bx	lr

08004600 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8004600:	4770      	bx	lr

08004602 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8004602:	4770      	bx	lr

08004604 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004604:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8004606:	6803      	ldr	r3, [r0, #0]
{
 8004608:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800460a:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800460c:	691e      	ldr	r6, [r3, #16]
{
 800460e:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004610:	4216      	tst	r6, r2
 8004612:	d00d      	beq.n	8004630 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004614:	4215      	tst	r5, r2
 8004616:	d00b      	beq.n	8004630 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004618:	3a05      	subs	r2, #5
 800461a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800461c:	3204      	adds	r2, #4
 800461e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	079b      	lsls	r3, r3, #30
 8004624:	d100      	bne.n	8004628 <HAL_TIM_IRQHandler+0x24>
 8004626:	e07c      	b.n	8004722 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8004628:	f7ff ffe9 	bl	80045fe <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800462c:	2300      	movs	r3, #0
 800462e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004630:	2304      	movs	r3, #4
 8004632:	421e      	tst	r6, r3
 8004634:	d012      	beq.n	800465c <HAL_TIM_IRQHandler+0x58>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004636:	421d      	tst	r5, r3
 8004638:	d010      	beq.n	800465c <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800463a:	2205      	movs	r2, #5
 800463c:	6823      	ldr	r3, [r4, #0]
 800463e:	4252      	negs	r2, r2
 8004640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004642:	3207      	adds	r2, #7
 8004644:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004646:	699a      	ldr	r2, [r3, #24]
 8004648:	23c0      	movs	r3, #192	@ 0xc0
 800464a:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800464c:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800464e:	421a      	tst	r2, r3
 8004650:	d100      	bne.n	8004654 <HAL_TIM_IRQHandler+0x50>
 8004652:	e06c      	b.n	800472e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004654:	f7ff ffd3 	bl	80045fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004658:	2300      	movs	r3, #0
 800465a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800465c:	2308      	movs	r3, #8
 800465e:	421e      	tst	r6, r3
 8004660:	d00f      	beq.n	8004682 <HAL_TIM_IRQHandler+0x7e>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004662:	421d      	tst	r5, r3
 8004664:	d00d      	beq.n	8004682 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004666:	2209      	movs	r2, #9
 8004668:	6823      	ldr	r3, [r4, #0]
 800466a:	4252      	negs	r2, r2
 800466c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800466e:	320d      	adds	r2, #13
 8004670:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004672:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8004674:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004676:	079b      	lsls	r3, r3, #30
 8004678:	d05f      	beq.n	800473a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800467a:	f7ff ffc0 	bl	80045fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800467e:	2300      	movs	r3, #0
 8004680:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004682:	2310      	movs	r3, #16
 8004684:	421e      	tst	r6, r3
 8004686:	d011      	beq.n	80046ac <HAL_TIM_IRQHandler+0xa8>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004688:	421d      	tst	r5, r3
 800468a:	d00f      	beq.n	80046ac <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800468c:	2211      	movs	r2, #17
 800468e:	6823      	ldr	r3, [r4, #0]
 8004690:	4252      	negs	r2, r2
 8004692:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004694:	3219      	adds	r2, #25
 8004696:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004698:	69da      	ldr	r2, [r3, #28]
 800469a:	23c0      	movs	r3, #192	@ 0xc0
 800469c:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800469e:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046a0:	421a      	tst	r2, r3
 80046a2:	d050      	beq.n	8004746 <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 80046a4:	f7ff ffab 	bl	80045fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046a8:	2300      	movs	r3, #0
 80046aa:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046ac:	2301      	movs	r3, #1
 80046ae:	421e      	tst	r6, r3
 80046b0:	d008      	beq.n	80046c4 <HAL_TIM_IRQHandler+0xc0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046b2:	421d      	tst	r5, r3
 80046b4:	d006      	beq.n	80046c4 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046b6:	2202      	movs	r2, #2
 80046b8:	6823      	ldr	r3, [r4, #0]
 80046ba:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 80046bc:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046be:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80046c0:	f7fd fd42 	bl	8002148 <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80046c4:	2382      	movs	r3, #130	@ 0x82
 80046c6:	019b      	lsls	r3, r3, #6
 80046c8:	421e      	tst	r6, r3
 80046ca:	d007      	beq.n	80046dc <HAL_TIM_IRQHandler+0xd8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046cc:	062b      	lsls	r3, r5, #24
 80046ce:	d505      	bpl.n	80046dc <HAL_TIM_IRQHandler+0xd8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80046d0:	6823      	ldr	r3, [r4, #0]
 80046d2:	4a20      	ldr	r2, [pc, #128]	@ (8004754 <HAL_TIM_IRQHandler+0x150>)
      HAL_TIMEx_BreakCallback(htim);
 80046d4:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80046d6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80046d8:	f000 fab3 	bl	8004c42 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80046dc:	05f3      	lsls	r3, r6, #23
 80046de:	d507      	bpl.n	80046f0 <HAL_TIM_IRQHandler+0xec>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046e0:	062b      	lsls	r3, r5, #24
 80046e2:	d505      	bpl.n	80046f0 <HAL_TIM_IRQHandler+0xec>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004758 <HAL_TIM_IRQHandler+0x154>)
      HAL_TIMEx_Break2Callback(htim);
 80046e8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80046ea:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80046ec:	f000 faaa 	bl	8004c44 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80046f0:	2340      	movs	r3, #64	@ 0x40
 80046f2:	421e      	tst	r6, r3
 80046f4:	d008      	beq.n	8004708 <HAL_TIM_IRQHandler+0x104>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80046f6:	421d      	tst	r5, r3
 80046f8:	d006      	beq.n	8004708 <HAL_TIM_IRQHandler+0x104>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046fa:	2241      	movs	r2, #65	@ 0x41
 80046fc:	6823      	ldr	r3, [r4, #0]
 80046fe:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8004700:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004702:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004704:	f7ff ff7d 	bl	8004602 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004708:	2320      	movs	r3, #32
 800470a:	421e      	tst	r6, r3
 800470c:	d008      	beq.n	8004720 <HAL_TIM_IRQHandler+0x11c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800470e:	421d      	tst	r5, r3
 8004710:	d006      	beq.n	8004720 <HAL_TIM_IRQHandler+0x11c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004712:	2221      	movs	r2, #33	@ 0x21
 8004714:	6823      	ldr	r3, [r4, #0]
 8004716:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8004718:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800471a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800471c:	f000 fa90 	bl	8004c40 <HAL_TIMEx_CommutCallback>
}
 8004720:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004722:	f7ff ff6b 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004726:	0020      	movs	r0, r4
 8004728:	f7ff ff6a 	bl	8004600 <HAL_TIM_PWM_PulseFinishedCallback>
 800472c:	e77e      	b.n	800462c <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800472e:	f7ff ff65 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004732:	0020      	movs	r0, r4
 8004734:	f7ff ff64 	bl	8004600 <HAL_TIM_PWM_PulseFinishedCallback>
 8004738:	e78e      	b.n	8004658 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800473a:	f7ff ff5f 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800473e:	0020      	movs	r0, r4
 8004740:	f7ff ff5e 	bl	8004600 <HAL_TIM_PWM_PulseFinishedCallback>
 8004744:	e79b      	b.n	800467e <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004746:	f7ff ff59 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800474a:	0020      	movs	r0, r4
 800474c:	f7ff ff58 	bl	8004600 <HAL_TIM_PWM_PulseFinishedCallback>
 8004750:	e7aa      	b.n	80046a8 <HAL_TIM_IRQHandler+0xa4>
 8004752:	46c0      	nop			@ (mov r8, r8)
 8004754:	ffffdf7f 	.word	0xffffdf7f
 8004758:	fffffeff 	.word	0xfffffeff

0800475c <TIM_Base_SetConfig>:
{
 800475c:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800475e:	4c1b      	ldr	r4, [pc, #108]	@ (80047cc <TIM_Base_SetConfig+0x70>)
  tmpcr1 = TIMx->CR1;
 8004760:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004762:	42a0      	cmp	r0, r4
 8004764:	d00a      	beq.n	800477c <TIM_Base_SetConfig+0x20>
 8004766:	4a1a      	ldr	r2, [pc, #104]	@ (80047d0 <TIM_Base_SetConfig+0x74>)
 8004768:	4290      	cmp	r0, r2
 800476a:	d007      	beq.n	800477c <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800476c:	4a19      	ldr	r2, [pc, #100]	@ (80047d4 <TIM_Base_SetConfig+0x78>)
 800476e:	4290      	cmp	r0, r2
 8004770:	d109      	bne.n	8004786 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004772:	4a19      	ldr	r2, [pc, #100]	@ (80047d8 <TIM_Base_SetConfig+0x7c>)
 8004774:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004776:	68cb      	ldr	r3, [r1, #12]
 8004778:	4313      	orrs	r3, r2
 800477a:	e00a      	b.n	8004792 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800477c:	2270      	movs	r2, #112	@ 0x70
 800477e:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8004780:	684a      	ldr	r2, [r1, #4]
 8004782:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004784:	e7f5      	b.n	8004772 <TIM_Base_SetConfig+0x16>
 8004786:	4a15      	ldr	r2, [pc, #84]	@ (80047dc <TIM_Base_SetConfig+0x80>)
 8004788:	4290      	cmp	r0, r2
 800478a:	d0f2      	beq.n	8004772 <TIM_Base_SetConfig+0x16>
 800478c:	4a14      	ldr	r2, [pc, #80]	@ (80047e0 <TIM_Base_SetConfig+0x84>)
 800478e:	4290      	cmp	r0, r2
 8004790:	d0ef      	beq.n	8004772 <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004792:	2280      	movs	r2, #128	@ 0x80
 8004794:	4393      	bics	r3, r2
 8004796:	694a      	ldr	r2, [r1, #20]
 8004798:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800479a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800479c:	688b      	ldr	r3, [r1, #8]
 800479e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80047a0:	680b      	ldr	r3, [r1, #0]
 80047a2:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047a4:	42a0      	cmp	r0, r4
 80047a6:	d005      	beq.n	80047b4 <TIM_Base_SetConfig+0x58>
 80047a8:	4b0c      	ldr	r3, [pc, #48]	@ (80047dc <TIM_Base_SetConfig+0x80>)
 80047aa:	4298      	cmp	r0, r3
 80047ac:	d002      	beq.n	80047b4 <TIM_Base_SetConfig+0x58>
 80047ae:	4b0c      	ldr	r3, [pc, #48]	@ (80047e0 <TIM_Base_SetConfig+0x84>)
 80047b0:	4298      	cmp	r0, r3
 80047b2:	d101      	bne.n	80047b8 <TIM_Base_SetConfig+0x5c>
    TIMx->RCR = Structure->RepetitionCounter;
 80047b4:	690b      	ldr	r3, [r1, #16]
 80047b6:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 80047b8:	2201      	movs	r2, #1
 80047ba:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047bc:	6903      	ldr	r3, [r0, #16]
 80047be:	4213      	tst	r3, r2
 80047c0:	d002      	beq.n	80047c8 <TIM_Base_SetConfig+0x6c>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047c2:	6903      	ldr	r3, [r0, #16]
 80047c4:	4393      	bics	r3, r2
 80047c6:	6103      	str	r3, [r0, #16]
}
 80047c8:	bd10      	pop	{r4, pc}
 80047ca:	46c0      	nop			@ (mov r8, r8)
 80047cc:	40012c00 	.word	0x40012c00
 80047d0:	40000400 	.word	0x40000400
 80047d4:	40002000 	.word	0x40002000
 80047d8:	fffffcff 	.word	0xfffffcff
 80047dc:	40014400 	.word	0x40014400
 80047e0:	40014800 	.word	0x40014800

080047e4 <HAL_TIM_Base_Init>:
{
 80047e4:	b570      	push	{r4, r5, r6, lr}
 80047e6:	0004      	movs	r4, r0
    return HAL_ERROR;
 80047e8:	2001      	movs	r0, #1
  if (htim == NULL)
 80047ea:	2c00      	cmp	r4, #0
 80047ec:	d023      	beq.n	8004836 <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 80047ee:	0025      	movs	r5, r4
 80047f0:	353d      	adds	r5, #61	@ 0x3d
 80047f2:	782b      	ldrb	r3, [r5, #0]
 80047f4:	b2da      	uxtb	r2, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d105      	bne.n	8004806 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80047fa:	0023      	movs	r3, r4
 80047fc:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80047fe:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004800:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8004802:	f7fd fd9b 	bl	800233c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004806:	2302      	movs	r3, #2
 8004808:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800480a:	6820      	ldr	r0, [r4, #0]
 800480c:	1d21      	adds	r1, r4, #4
 800480e:	f7ff ffa5 	bl	800475c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004812:	0022      	movs	r2, r4
 8004814:	2301      	movs	r3, #1
  return HAL_OK;
 8004816:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004818:	3248      	adds	r2, #72	@ 0x48
 800481a:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800481c:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800481e:	3a0a      	subs	r2, #10
 8004820:	7013      	strb	r3, [r2, #0]
 8004822:	7053      	strb	r3, [r2, #1]
 8004824:	7093      	strb	r3, [r2, #2]
 8004826:	70d3      	strb	r3, [r2, #3]
 8004828:	7113      	strb	r3, [r2, #4]
 800482a:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800482c:	7193      	strb	r3, [r2, #6]
 800482e:	71d3      	strb	r3, [r2, #7]
 8004830:	7213      	strb	r3, [r2, #8]
 8004832:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004834:	702b      	strb	r3, [r5, #0]
}
 8004836:	bd70      	pop	{r4, r5, r6, pc}

08004838 <HAL_TIM_PWM_Init>:
{
 8004838:	b570      	push	{r4, r5, r6, lr}
 800483a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800483c:	2001      	movs	r0, #1
  if (htim == NULL)
 800483e:	2c00      	cmp	r4, #0
 8004840:	d023      	beq.n	800488a <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004842:	0025      	movs	r5, r4
 8004844:	353d      	adds	r5, #61	@ 0x3d
 8004846:	782b      	ldrb	r3, [r5, #0]
 8004848:	b2da      	uxtb	r2, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d105      	bne.n	800485a <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800484e:	0023      	movs	r3, r4
 8004850:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004852:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004854:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8004856:	f7fd fd5b 	bl	8002310 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800485a:	2302      	movs	r3, #2
 800485c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800485e:	6820      	ldr	r0, [r4, #0]
 8004860:	1d21      	adds	r1, r4, #4
 8004862:	f7ff ff7b 	bl	800475c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004866:	0022      	movs	r2, r4
 8004868:	2301      	movs	r3, #1
  return HAL_OK;
 800486a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800486c:	3248      	adds	r2, #72	@ 0x48
 800486e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004870:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004872:	3a0a      	subs	r2, #10
 8004874:	7013      	strb	r3, [r2, #0]
 8004876:	7053      	strb	r3, [r2, #1]
 8004878:	7093      	strb	r3, [r2, #2]
 800487a:	70d3      	strb	r3, [r2, #3]
 800487c:	7113      	strb	r3, [r2, #4]
 800487e:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004880:	7193      	strb	r3, [r2, #6]
 8004882:	71d3      	strb	r3, [r2, #7]
 8004884:	7213      	strb	r3, [r2, #8]
 8004886:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004888:	702b      	strb	r3, [r5, #0]
}
 800488a:	bd70      	pop	{r4, r5, r6, pc}

0800488c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800488c:	2210      	movs	r2, #16
{
 800488e:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8004890:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004892:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004894:	4c16      	ldr	r4, [pc, #88]	@ (80048f0 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004896:	4393      	bics	r3, r2
 8004898:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800489a:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800489c:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800489e:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048a0:	680c      	ldr	r4, [r1, #0]
 80048a2:	0224      	lsls	r4, r4, #8
 80048a4:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 80048a6:	2320      	movs	r3, #32
 80048a8:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048aa:	688b      	ldr	r3, [r1, #8]
 80048ac:	011b      	lsls	r3, r3, #4
 80048ae:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048b0:	4d10      	ldr	r5, [pc, #64]	@ (80048f4 <TIM_OC2_SetConfig+0x68>)
 80048b2:	42a8      	cmp	r0, r5
 80048b4:	d10f      	bne.n	80048d6 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 80048b6:	2580      	movs	r5, #128	@ 0x80
 80048b8:	43ab      	bics	r3, r5
 80048ba:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048bc:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 80048be:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048c0:	011b      	lsls	r3, r3, #4
 80048c2:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80048c4:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048c6:	4d0c      	ldr	r5, [pc, #48]	@ (80048f8 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048c8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048ca:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048cc:	694a      	ldr	r2, [r1, #20]
 80048ce:	4332      	orrs	r2, r6
 80048d0:	0092      	lsls	r2, r2, #2
 80048d2:	432a      	orrs	r2, r5
 80048d4:	e005      	b.n	80048e2 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048d6:	4d09      	ldr	r5, [pc, #36]	@ (80048fc <TIM_OC2_SetConfig+0x70>)
 80048d8:	42a8      	cmp	r0, r5
 80048da:	d0f4      	beq.n	80048c6 <TIM_OC2_SetConfig+0x3a>
 80048dc:	4d08      	ldr	r5, [pc, #32]	@ (8004900 <TIM_OC2_SetConfig+0x74>)
 80048de:	42a8      	cmp	r0, r5
 80048e0:	d0f1      	beq.n	80048c6 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 80048e2:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 80048e4:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80048e6:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80048e8:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80048ea:	6203      	str	r3, [r0, #32]
}
 80048ec:	bd70      	pop	{r4, r5, r6, pc}
 80048ee:	46c0      	nop			@ (mov r8, r8)
 80048f0:	feff8cff 	.word	0xfeff8cff
 80048f4:	40012c00 	.word	0x40012c00
 80048f8:	fffff3ff 	.word	0xfffff3ff
 80048fc:	40014400 	.word	0x40014400
 8004900:	40014800 	.word	0x40014800

08004904 <HAL_TIM_PWM_ConfigChannel>:
{
 8004904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8004906:	0007      	movs	r7, r0
 8004908:	373c      	adds	r7, #60	@ 0x3c
{
 800490a:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 800490c:	783a      	ldrb	r2, [r7, #0]
{
 800490e:	0003      	movs	r3, r0
 8004910:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8004912:	2002      	movs	r0, #2
 8004914:	2a01      	cmp	r2, #1
 8004916:	d00c      	beq.n	8004932 <HAL_TIM_PWM_ConfigChannel+0x2e>
 8004918:	3801      	subs	r0, #1
 800491a:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 800491c:	2d0c      	cmp	r5, #12
 800491e:	d051      	beq.n	80049c4 <HAL_TIM_PWM_ConfigChannel+0xc0>
 8004920:	d808      	bhi.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x30>
 8004922:	2d04      	cmp	r5, #4
 8004924:	d02d      	beq.n	8004982 <HAL_TIM_PWM_ConfigChannel+0x7e>
 8004926:	2d08      	cmp	r5, #8
 8004928:	d03c      	beq.n	80049a4 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800492a:	2d00      	cmp	r5, #0
 800492c:	d017      	beq.n	800495e <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 800492e:	2300      	movs	r3, #0
 8004930:	703b      	strb	r3, [r7, #0]
}
 8004932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8004934:	2d10      	cmp	r5, #16
 8004936:	d058      	beq.n	80049ea <HAL_TIM_PWM_ConfigChannel+0xe6>
 8004938:	2d14      	cmp	r5, #20
 800493a:	d1f8      	bne.n	800492e <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800493c:	681d      	ldr	r5, [r3, #0]
 800493e:	0028      	movs	r0, r5
 8004940:	f7ff fdfc 	bl	800453c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004944:	2380      	movs	r3, #128	@ 0x80
 8004946:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8004948:	011b      	lsls	r3, r3, #4
 800494a:	4313      	orrs	r3, r2
 800494c:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800494e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8004950:	4a2e      	ldr	r2, [pc, #184]	@ (8004a0c <HAL_TIM_PWM_ConfigChannel+0x108>)
 8004952:	4013      	ands	r3, r2
 8004954:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004956:	6923      	ldr	r3, [r4, #16]
 8004958:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800495a:	021b      	lsls	r3, r3, #8
 800495c:	e053      	b.n	8004a06 <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800495e:	681d      	ldr	r5, [r3, #0]
 8004960:	0028      	movs	r0, r5
 8004962:	f7ff fd0f 	bl	8004384 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004966:	2308      	movs	r3, #8
 8004968:	69aa      	ldr	r2, [r5, #24]
 800496a:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800496c:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800496e:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004970:	69ab      	ldr	r3, [r5, #24]
 8004972:	4393      	bics	r3, r2
 8004974:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004976:	69ab      	ldr	r3, [r5, #24]
 8004978:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800497a:	4313      	orrs	r3, r2
 800497c:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800497e:	2000      	movs	r0, #0
 8004980:	e7d5      	b.n	800492e <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004982:	681d      	ldr	r5, [r3, #0]
 8004984:	0028      	movs	r0, r5
 8004986:	f7ff ff81 	bl	800488c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800498a:	2380      	movs	r3, #128	@ 0x80
 800498c:	69aa      	ldr	r2, [r5, #24]
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	4313      	orrs	r3, r2
 8004992:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004994:	69ab      	ldr	r3, [r5, #24]
 8004996:	4a1d      	ldr	r2, [pc, #116]	@ (8004a0c <HAL_TIM_PWM_ConfigChannel+0x108>)
 8004998:	4013      	ands	r3, r2
 800499a:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800499c:	6923      	ldr	r3, [r4, #16]
 800499e:	69aa      	ldr	r2, [r5, #24]
 80049a0:	021b      	lsls	r3, r3, #8
 80049a2:	e7ea      	b.n	800497a <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049a4:	681e      	ldr	r6, [r3, #0]
 80049a6:	0030      	movs	r0, r6
 80049a8:	f7ff fd22 	bl	80043f0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049ac:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049ae:	69f3      	ldr	r3, [r6, #28]
 80049b0:	431d      	orrs	r5, r3
 80049b2:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049b4:	69f3      	ldr	r3, [r6, #28]
 80049b6:	4393      	bics	r3, r2
 80049b8:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049ba:	69f3      	ldr	r3, [r6, #28]
 80049bc:	6922      	ldr	r2, [r4, #16]
 80049be:	4313      	orrs	r3, r2
 80049c0:	61f3      	str	r3, [r6, #28]
      break;
 80049c2:	e7dc      	b.n	800497e <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049c4:	681d      	ldr	r5, [r3, #0]
 80049c6:	0028      	movs	r0, r5
 80049c8:	f7ff fd54 	bl	8004474 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049cc:	2380      	movs	r3, #128	@ 0x80
 80049ce:	69ea      	ldr	r2, [r5, #28]
 80049d0:	011b      	lsls	r3, r3, #4
 80049d2:	4313      	orrs	r3, r2
 80049d4:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049d6:	69eb      	ldr	r3, [r5, #28]
 80049d8:	4a0c      	ldr	r2, [pc, #48]	@ (8004a0c <HAL_TIM_PWM_ConfigChannel+0x108>)
 80049da:	4013      	ands	r3, r2
 80049dc:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049de:	6923      	ldr	r3, [r4, #16]
 80049e0:	69ea      	ldr	r2, [r5, #28]
 80049e2:	021b      	lsls	r3, r3, #8
 80049e4:	4313      	orrs	r3, r2
 80049e6:	61eb      	str	r3, [r5, #28]
      break;
 80049e8:	e7c9      	b.n	800497e <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80049ea:	681d      	ldr	r5, [r3, #0]
 80049ec:	0028      	movs	r0, r5
 80049ee:	f7ff fd75 	bl	80044dc <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80049f2:	2308      	movs	r3, #8
 80049f4:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80049f6:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80049f8:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80049fa:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80049fc:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80049fe:	4393      	bics	r3, r2
 8004a00:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004a02:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8004a04:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004a06:	4313      	orrs	r3, r2
 8004a08:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 8004a0a:	e7b8      	b.n	800497e <HAL_TIM_PWM_ConfigChannel+0x7a>
 8004a0c:	fffffbff 	.word	0xfffffbff

08004a10 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a10:	231f      	movs	r3, #31
{
 8004a12:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a14:	2401      	movs	r4, #1
 8004a16:	4019      	ands	r1, r3
 8004a18:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a1a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8004a1c:	6a03      	ldr	r3, [r0, #32]
 8004a1e:	43a3      	bics	r3, r4
 8004a20:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a22:	6a03      	ldr	r3, [r0, #32]
 8004a24:	431a      	orrs	r2, r3
 8004a26:	6202      	str	r2, [r0, #32]
}
 8004a28:	bd10      	pop	{r4, pc}
	...

08004a2c <HAL_TIM_OC_Start>:
{
 8004a2c:	0002      	movs	r2, r0
 8004a2e:	b510      	push	{r4, lr}
 8004a30:	2908      	cmp	r1, #8
 8004a32:	d01c      	beq.n	8004a6e <HAL_TIM_OC_Start+0x42>
 8004a34:	d806      	bhi.n	8004a44 <HAL_TIM_OC_Start+0x18>
 8004a36:	2900      	cmp	r1, #0
 8004a38:	d00b      	beq.n	8004a52 <HAL_TIM_OC_Start+0x26>
 8004a3a:	2904      	cmp	r1, #4
 8004a3c:	d014      	beq.n	8004a68 <HAL_TIM_OC_Start+0x3c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a3e:	0013      	movs	r3, r2
 8004a40:	3343      	adds	r3, #67	@ 0x43
 8004a42:	e008      	b.n	8004a56 <HAL_TIM_OC_Start+0x2a>
 8004a44:	290c      	cmp	r1, #12
 8004a46:	d015      	beq.n	8004a74 <HAL_TIM_OC_Start+0x48>
 8004a48:	2910      	cmp	r1, #16
 8004a4a:	d1f8      	bne.n	8004a3e <HAL_TIM_OC_Start+0x12>
 8004a4c:	0003      	movs	r3, r0
 8004a4e:	3342      	adds	r3, #66	@ 0x42
 8004a50:	e001      	b.n	8004a56 <HAL_TIM_OC_Start+0x2a>
 8004a52:	0003      	movs	r3, r0
 8004a54:	333e      	adds	r3, #62	@ 0x3e
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	1e58      	subs	r0, r3, #1
 8004a5c:	4183      	sbcs	r3, r0
 8004a5e:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 8004a60:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d009      	beq.n	8004a7a <HAL_TIM_OC_Start+0x4e>
}
 8004a66:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a68:	0003      	movs	r3, r0
 8004a6a:	333f      	adds	r3, #63	@ 0x3f
 8004a6c:	e7f3      	b.n	8004a56 <HAL_TIM_OC_Start+0x2a>
 8004a6e:	0003      	movs	r3, r0
 8004a70:	3340      	adds	r3, #64	@ 0x40
 8004a72:	e7f0      	b.n	8004a56 <HAL_TIM_OC_Start+0x2a>
 8004a74:	0003      	movs	r3, r0
 8004a76:	3341      	adds	r3, #65	@ 0x41
 8004a78:	e7ed      	b.n	8004a56 <HAL_TIM_OC_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a7a:	2302      	movs	r3, #2
 8004a7c:	2908      	cmp	r1, #8
 8004a7e:	d030      	beq.n	8004ae2 <HAL_TIM_OC_Start+0xb6>
 8004a80:	d806      	bhi.n	8004a90 <HAL_TIM_OC_Start+0x64>
 8004a82:	2900      	cmp	r1, #0
 8004a84:	d00b      	beq.n	8004a9e <HAL_TIM_OC_Start+0x72>
 8004a86:	2904      	cmp	r1, #4
 8004a88:	d028      	beq.n	8004adc <HAL_TIM_OC_Start+0xb0>
 8004a8a:	0010      	movs	r0, r2
 8004a8c:	3043      	adds	r0, #67	@ 0x43
 8004a8e:	e008      	b.n	8004aa2 <HAL_TIM_OC_Start+0x76>
 8004a90:	290c      	cmp	r1, #12
 8004a92:	d029      	beq.n	8004ae8 <HAL_TIM_OC_Start+0xbc>
 8004a94:	2910      	cmp	r1, #16
 8004a96:	d1f8      	bne.n	8004a8a <HAL_TIM_OC_Start+0x5e>
 8004a98:	0010      	movs	r0, r2
 8004a9a:	3042      	adds	r0, #66	@ 0x42
 8004a9c:	e001      	b.n	8004aa2 <HAL_TIM_OC_Start+0x76>
 8004a9e:	0010      	movs	r0, r2
 8004aa0:	303e      	adds	r0, #62	@ 0x3e
 8004aa2:	7003      	strb	r3, [r0, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aa4:	6814      	ldr	r4, [r2, #0]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	0020      	movs	r0, r4
 8004aaa:	f7ff ffb1 	bl	8004a10 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004aae:	4a16      	ldr	r2, [pc, #88]	@ (8004b08 <HAL_TIM_OC_Start+0xdc>)
 8004ab0:	4294      	cmp	r4, r2
 8004ab2:	d005      	beq.n	8004ac0 <HAL_TIM_OC_Start+0x94>
 8004ab4:	4b15      	ldr	r3, [pc, #84]	@ (8004b0c <HAL_TIM_OC_Start+0xe0>)
 8004ab6:	429c      	cmp	r4, r3
 8004ab8:	d002      	beq.n	8004ac0 <HAL_TIM_OC_Start+0x94>
 8004aba:	4b15      	ldr	r3, [pc, #84]	@ (8004b10 <HAL_TIM_OC_Start+0xe4>)
 8004abc:	429c      	cmp	r4, r3
 8004abe:	d116      	bne.n	8004aee <HAL_TIM_OC_Start+0xc2>
    __HAL_TIM_MOE_ENABLE(htim);
 8004ac0:	2380      	movs	r3, #128	@ 0x80
 8004ac2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004ac4:	021b      	lsls	r3, r3, #8
 8004ac6:	430b      	orrs	r3, r1
 8004ac8:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aca:	4294      	cmp	r4, r2
 8004acc:	d112      	bne.n	8004af4 <HAL_TIM_OC_Start+0xc8>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ace:	68a3      	ldr	r3, [r4, #8]
 8004ad0:	4a10      	ldr	r2, [pc, #64]	@ (8004b14 <HAL_TIM_OC_Start+0xe8>)
 8004ad2:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad4:	2b06      	cmp	r3, #6
 8004ad6:	d112      	bne.n	8004afe <HAL_TIM_OC_Start+0xd2>
  return HAL_OK;
 8004ad8:	2000      	movs	r0, #0
 8004ada:	e7c4      	b.n	8004a66 <HAL_TIM_OC_Start+0x3a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004adc:	0010      	movs	r0, r2
 8004ade:	303f      	adds	r0, #63	@ 0x3f
 8004ae0:	e7df      	b.n	8004aa2 <HAL_TIM_OC_Start+0x76>
 8004ae2:	0010      	movs	r0, r2
 8004ae4:	3040      	adds	r0, #64	@ 0x40
 8004ae6:	e7dc      	b.n	8004aa2 <HAL_TIM_OC_Start+0x76>
 8004ae8:	0010      	movs	r0, r2
 8004aea:	3041      	adds	r0, #65	@ 0x41
 8004aec:	e7d9      	b.n	8004aa2 <HAL_TIM_OC_Start+0x76>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aee:	4b0a      	ldr	r3, [pc, #40]	@ (8004b18 <HAL_TIM_OC_Start+0xec>)
 8004af0:	429c      	cmp	r4, r3
 8004af2:	d0ec      	beq.n	8004ace <HAL_TIM_OC_Start+0xa2>
      __HAL_TIM_ENABLE(htim);
 8004af4:	2301      	movs	r3, #1
 8004af6:	6822      	ldr	r2, [r4, #0]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	6023      	str	r3, [r4, #0]
 8004afc:	e7ec      	b.n	8004ad8 <HAL_TIM_OC_Start+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afe:	2280      	movs	r2, #128	@ 0x80
 8004b00:	0252      	lsls	r2, r2, #9
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d1f6      	bne.n	8004af4 <HAL_TIM_OC_Start+0xc8>
 8004b06:	e7e7      	b.n	8004ad8 <HAL_TIM_OC_Start+0xac>
 8004b08:	40012c00 	.word	0x40012c00
 8004b0c:	40014400 	.word	0x40014400
 8004b10:	40014800 	.word	0x40014800
 8004b14:	00010007 	.word	0x00010007
 8004b18:	40000400 	.word	0x40000400

08004b1c <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8004b1c:	b510      	push	{r4, lr}
 8004b1e:	f7ff ff85 	bl	8004a2c <HAL_TIM_OC_Start>
 8004b22:	bd10      	pop	{r4, pc}

08004b24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b24:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b26:	0004      	movs	r4, r0
 8004b28:	2202      	movs	r2, #2
 8004b2a:	343c      	adds	r4, #60	@ 0x3c
 8004b2c:	7825      	ldrb	r5, [r4, #0]
{
 8004b2e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004b30:	0010      	movs	r0, r2
 8004b32:	2d01      	cmp	r5, #1
 8004b34:	d01f      	beq.n	8004b76 <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b36:	001d      	movs	r5, r3
 8004b38:	353d      	adds	r5, #61	@ 0x3d
 8004b3a:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b3c:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b3e:	4e0e      	ldr	r6, [pc, #56]	@ (8004b78 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8004b40:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004b42:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b44:	42b2      	cmp	r2, r6
 8004b46:	d103      	bne.n	8004b50 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b48:	4f0c      	ldr	r7, [pc, #48]	@ (8004b7c <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8004b4a:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b4c:	684f      	ldr	r7, [r1, #4]
 8004b4e:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b50:	2770      	movs	r7, #112	@ 0x70
 8004b52:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b54:	680f      	ldr	r7, [r1, #0]
 8004b56:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b58:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b5a:	42b2      	cmp	r2, r6
 8004b5c:	d002      	beq.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8004b5e:	4b08      	ldr	r3, [pc, #32]	@ (8004b80 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d104      	bne.n	8004b6e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b64:	2380      	movs	r3, #128	@ 0x80
 8004b66:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b68:	688b      	ldr	r3, [r1, #8]
 8004b6a:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b6c:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b6e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8004b70:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004b72:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8004b74:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8004b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b78:	40012c00 	.word	0x40012c00
 8004b7c:	ff0fffff 	.word	0xff0fffff
 8004b80:	40000400 	.word	0x40000400

08004b84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004b84:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b86:	0004      	movs	r4, r0
 8004b88:	343c      	adds	r4, #60	@ 0x3c
 8004b8a:	7823      	ldrb	r3, [r4, #0]
{
 8004b8c:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8004b8e:	2002      	movs	r0, #2
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d039      	beq.n	8004c08 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004b94:	481d      	ldr	r0, [pc, #116]	@ (8004c0c <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8004b96:	68cb      	ldr	r3, [r1, #12]
 8004b98:	4003      	ands	r3, r0
 8004b9a:	6888      	ldr	r0, [r1, #8]
 8004b9c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004b9e:	481c      	ldr	r0, [pc, #112]	@ (8004c10 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8004ba0:	4003      	ands	r3, r0
 8004ba2:	6848      	ldr	r0, [r1, #4]
 8004ba4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ba6:	481b      	ldr	r0, [pc, #108]	@ (8004c14 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8004ba8:	4003      	ands	r3, r0
 8004baa:	6808      	ldr	r0, [r1, #0]
 8004bac:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004bae:	481a      	ldr	r0, [pc, #104]	@ (8004c18 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8004bb0:	4003      	ands	r3, r0
 8004bb2:	6908      	ldr	r0, [r1, #16]
 8004bb4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004bb6:	4819      	ldr	r0, [pc, #100]	@ (8004c1c <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8004bb8:	4003      	ands	r3, r0
 8004bba:	6948      	ldr	r0, [r1, #20]
 8004bbc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004bbe:	4818      	ldr	r0, [pc, #96]	@ (8004c20 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8004bc0:	4003      	ands	r3, r0
 8004bc2:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 8004bc4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004bc6:	4817      	ldr	r0, [pc, #92]	@ (8004c24 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8004bc8:	4003      	ands	r3, r0
 8004bca:	6988      	ldr	r0, [r1, #24]
 8004bcc:	0400      	lsls	r0, r0, #16
 8004bce:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004bd0:	4815      	ldr	r0, [pc, #84]	@ (8004c28 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8004bd2:	4003      	ands	r3, r0
 8004bd4:	69c8      	ldr	r0, [r1, #28]
 8004bd6:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004bd8:	6810      	ldr	r0, [r2, #0]
 8004bda:	4a14      	ldr	r2, [pc, #80]	@ (8004c2c <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8004bdc:	4290      	cmp	r0, r2
 8004bde:	d110      	bne.n	8004c02 <HAL_TIMEx_ConfigBreakDeadTime+0x7e>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004be0:	4a13      	ldr	r2, [pc, #76]	@ (8004c30 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8004be2:	4013      	ands	r3, r2
 8004be4:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8004be6:	0512      	lsls	r2, r2, #20
 8004be8:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004bea:	4b12      	ldr	r3, [pc, #72]	@ (8004c34 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8004bec:	401a      	ands	r2, r3
 8004bee:	6a0b      	ldr	r3, [r1, #32]
 8004bf0:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004bf2:	4b11      	ldr	r3, [pc, #68]	@ (8004c38 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8004bf4:	401a      	ands	r2, r3
 8004bf6:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8004bf8:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004bfa:	4b10      	ldr	r3, [pc, #64]	@ (8004c3c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8004bfc:	401a      	ands	r2, r3
 8004bfe:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8004c00:	4313      	orrs	r3, r2
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004c02:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004c04:	2000      	movs	r0, #0
 8004c06:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8004c08:	bd10      	pop	{r4, pc}
 8004c0a:	46c0      	nop			@ (mov r8, r8)
 8004c0c:	fffffcff 	.word	0xfffffcff
 8004c10:	fffffbff 	.word	0xfffffbff
 8004c14:	fffff7ff 	.word	0xfffff7ff
 8004c18:	ffffefff 	.word	0xffffefff
 8004c1c:	ffffdfff 	.word	0xffffdfff
 8004c20:	ffffbfff 	.word	0xffffbfff
 8004c24:	fff0ffff 	.word	0xfff0ffff
 8004c28:	efffffff 	.word	0xefffffff
 8004c2c:	40012c00 	.word	0x40012c00
 8004c30:	ff0fffff 	.word	0xff0fffff
 8004c34:	feffffff 	.word	0xfeffffff
 8004c38:	fdffffff 	.word	0xfdffffff
 8004c3c:	dfffffff 	.word	0xdfffffff

08004c40 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8004c40:	4770      	bx	lr

08004c42 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8004c42:	4770      	bx	lr

08004c44 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8004c44:	4770      	bx	lr
	...

08004c48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c48:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c4a:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c54:	6801      	ldr	r1, [r0, #0]
 8004c56:	4d13      	ldr	r5, [pc, #76]	@ (8004ca4 <UART_EndRxTransfer+0x5c>)
 8004c58:	680b      	ldr	r3, [r1, #0]
 8004c5a:	402b      	ands	r3, r5
 8004c5c:	600b      	str	r3, [r1, #0]
 8004c5e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c62:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c66:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c6a:	6802      	ldr	r2, [r0, #0]
 8004c6c:	4c0e      	ldr	r4, [pc, #56]	@ (8004ca8 <UART_EndRxTransfer+0x60>)
 8004c6e:	6893      	ldr	r3, [r2, #8]
 8004c70:	4023      	ands	r3, r4
 8004c72:	6093      	str	r3, [r2, #8]
 8004c74:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c78:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d10a      	bne.n	8004c94 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c7e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c82:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c86:	2410      	movs	r4, #16
 8004c88:	6802      	ldr	r2, [r0, #0]
 8004c8a:	6813      	ldr	r3, [r2, #0]
 8004c8c:	43a3      	bics	r3, r4
 8004c8e:	6013      	str	r3, [r2, #0]
 8004c90:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c94:	0003      	movs	r3, r0
 8004c96:	2220      	movs	r2, #32
 8004c98:	338c      	adds	r3, #140	@ 0x8c
 8004c9a:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ca0:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8004ca2:	bd30      	pop	{r4, r5, pc}
 8004ca4:	fffffedf 	.word	0xfffffedf
 8004ca8:	effffffe 	.word	0xeffffffe

08004cac <UART_SetConfig>:
{
 8004cac:	b570      	push	{r4, r5, r6, lr}
 8004cae:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cb0:	6925      	ldr	r5, [r4, #16]
 8004cb2:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cb4:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cb6:	4329      	orrs	r1, r5
 8004cb8:	6965      	ldr	r5, [r4, #20]
 8004cba:	69c2      	ldr	r2, [r0, #28]
 8004cbc:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cbe:	6818      	ldr	r0, [r3, #0]
 8004cc0:	4d49      	ldr	r5, [pc, #292]	@ (8004de8 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cc2:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cc4:	4028      	ands	r0, r5
 8004cc6:	4301      	orrs	r1, r0
 8004cc8:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cca:	6859      	ldr	r1, [r3, #4]
 8004ccc:	4847      	ldr	r0, [pc, #284]	@ (8004dec <UART_SetConfig+0x140>)
    tmpreg |= huart->Init.OneBitSampling;
 8004cce:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cd0:	4001      	ands	r1, r0
 8004cd2:	68e0      	ldr	r0, [r4, #12]
 8004cd4:	4301      	orrs	r1, r0
 8004cd6:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cd8:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004cda:	6898      	ldr	r0, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8004cdc:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004cde:	4d44      	ldr	r5, [pc, #272]	@ (8004df0 <UART_SetConfig+0x144>)
 8004ce0:	4028      	ands	r0, r5
 8004ce2:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ce4:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ce6:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ce8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004cea:	4381      	bics	r1, r0
 8004cec:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004cee:	4301      	orrs	r1, r0
 8004cf0:	62d9      	str	r1, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cf2:	4940      	ldr	r1, [pc, #256]	@ (8004df4 <UART_SetConfig+0x148>)
 8004cf4:	428b      	cmp	r3, r1
 8004cf6:	d115      	bne.n	8004d24 <UART_SetConfig+0x78>
 8004cf8:	2103      	movs	r1, #3
 8004cfa:	4b3f      	ldr	r3, [pc, #252]	@ (8004df8 <UART_SetConfig+0x14c>)
 8004cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cfe:	400b      	ands	r3, r1
 8004d00:	3b01      	subs	r3, #1
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d860      	bhi.n	8004dc8 <UART_SetConfig+0x11c>
 8004d06:	493d      	ldr	r1, [pc, #244]	@ (8004dfc <UART_SetConfig+0x150>)
 8004d08:	5cc8      	ldrb	r0, [r1, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d0a:	2380      	movs	r3, #128	@ 0x80
 8004d0c:	021b      	lsls	r3, r3, #8
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d12f      	bne.n	8004d72 <UART_SetConfig+0xc6>
    switch (clocksource)
 8004d12:	2808      	cmp	r0, #8
 8004d14:	d856      	bhi.n	8004dc4 <UART_SetConfig+0x118>
 8004d16:	f7fb f9ff 	bl	8000118 <__gnu_thumb1_case_uqi>
 8004d1a:	555b      	.short	0x555b
 8004d1c:	550b550e 	.word	0x550b550e
 8004d20:	5555      	.short	0x5555
 8004d22:	0f          	.byte	0x0f
 8004d23:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d24:	4936      	ldr	r1, [pc, #216]	@ (8004e00 <UART_SetConfig+0x154>)
 8004d26:	185b      	adds	r3, r3, r1
 8004d28:	1e59      	subs	r1, r3, #1
 8004d2a:	418b      	sbcs	r3, r1
 8004d2c:	0118      	lsls	r0, r3, #4
 8004d2e:	e7ec      	b.n	8004d0a <UART_SetConfig+0x5e>
        pclk = HAL_RCC_GetSysClockFreq();
 8004d30:	f7ff f8a6 	bl	8003e80 <HAL_RCC_GetSysClockFreq>
 8004d34:	e04e      	b.n	8004dd4 <UART_SetConfig+0x128>
    switch (clocksource)
 8004d36:	4a33      	ldr	r2, [pc, #204]	@ (8004e04 <UART_SetConfig+0x158>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d38:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004d3a:	4b33      	ldr	r3, [pc, #204]	@ (8004e08 <UART_SetConfig+0x15c>)
 8004d3c:	0049      	lsls	r1, r1, #1
 8004d3e:	0010      	movs	r0, r2
 8004d40:	5ac9      	ldrh	r1, [r1, r3]
 8004d42:	f7fb f9f3 	bl	800012c <__udivsi3>
 8004d46:	6865      	ldr	r5, [r4, #4]
 8004d48:	0040      	lsls	r0, r0, #1
 8004d4a:	086b      	lsrs	r3, r5, #1
 8004d4c:	18c0      	adds	r0, r0, r3
 8004d4e:	0029      	movs	r1, r5
 8004d50:	f7fb f9ec 	bl	800012c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d54:	0002      	movs	r2, r0
 8004d56:	4b2d      	ldr	r3, [pc, #180]	@ (8004e0c <UART_SetConfig+0x160>)
 8004d58:	3a10      	subs	r2, #16
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d832      	bhi.n	8004dc4 <UART_SetConfig+0x118>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d5e:	230f      	movs	r3, #15
 8004d60:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d62:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d64:	439a      	bics	r2, r3
 8004d66:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d68:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8004d6a:	6822      	ldr	r2, [r4, #0]
 8004d6c:	4303      	orrs	r3, r0
 8004d6e:	60d3      	str	r3, [r2, #12]
 8004d70:	e032      	b.n	8004dd8 <UART_SetConfig+0x12c>
    switch (clocksource)
 8004d72:	2808      	cmp	r0, #8
 8004d74:	d826      	bhi.n	8004dc4 <UART_SetConfig+0x118>
 8004d76:	f7fb f9cf 	bl	8000118 <__gnu_thumb1_case_uqi>
 8004d7a:	251a      	.short	0x251a
 8004d7c:	251f2505 	.word	0x251f2505
 8004d80:	2525      	.short	0x2525
 8004d82:	22          	.byte	0x22
 8004d83:	00          	.byte	0x00
        pclk = (uint32_t) HSI_VALUE;
 8004d84:	481f      	ldr	r0, [pc, #124]	@ (8004e04 <UART_SetConfig+0x158>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d86:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004d88:	4b1f      	ldr	r3, [pc, #124]	@ (8004e08 <UART_SetConfig+0x15c>)
 8004d8a:	0052      	lsls	r2, r2, #1
 8004d8c:	5ad1      	ldrh	r1, [r2, r3]
 8004d8e:	f7fb f9cd 	bl	800012c <__udivsi3>
 8004d92:	6865      	ldr	r5, [r4, #4]
 8004d94:	086b      	lsrs	r3, r5, #1
 8004d96:	18c0      	adds	r0, r0, r3
 8004d98:	0029      	movs	r1, r5
 8004d9a:	f7fb f9c7 	bl	800012c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d9e:	0002      	movs	r2, r0
 8004da0:	4b1a      	ldr	r3, [pc, #104]	@ (8004e0c <UART_SetConfig+0x160>)
 8004da2:	3a10      	subs	r2, #16
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d80d      	bhi.n	8004dc4 <UART_SetConfig+0x118>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	60d8      	str	r0, [r3, #12]
 8004dac:	e014      	b.n	8004dd8 <UART_SetConfig+0x12c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dae:	f7ff f955 	bl	800405c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004db2:	2800      	cmp	r0, #0
 8004db4:	d010      	beq.n	8004dd8 <UART_SetConfig+0x12c>
 8004db6:	e7e6      	b.n	8004d86 <UART_SetConfig+0xda>
        pclk = HAL_RCC_GetSysClockFreq();
 8004db8:	f7ff f862 	bl	8003e80 <HAL_RCC_GetSysClockFreq>
        break;
 8004dbc:	e7f9      	b.n	8004db2 <UART_SetConfig+0x106>
    switch (clocksource)
 8004dbe:	2080      	movs	r0, #128	@ 0x80
 8004dc0:	0200      	lsls	r0, r0, #8
 8004dc2:	e7e0      	b.n	8004d86 <UART_SetConfig+0xda>
        ret = HAL_ERROR;
 8004dc4:	2001      	movs	r0, #1
 8004dc6:	e008      	b.n	8004dda <UART_SetConfig+0x12e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dc8:	2380      	movs	r3, #128	@ 0x80
 8004dca:	021b      	lsls	r3, r3, #8
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d1ee      	bne.n	8004dae <UART_SetConfig+0x102>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dd0:	f7ff f944 	bl	800405c <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8004dd4:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 8004dd6:	d1af      	bne.n	8004d38 <UART_SetConfig+0x8c>
        ret = HAL_ERROR;
 8004dd8:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8004dda:	4b0d      	ldr	r3, [pc, #52]	@ (8004e10 <UART_SetConfig+0x164>)
 8004ddc:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8004de2:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8004de4:	bd70      	pop	{r4, r5, r6, pc}
 8004de6:	46c0      	nop			@ (mov r8, r8)
 8004de8:	cfff69f3 	.word	0xcfff69f3
 8004dec:	ffffcfff 	.word	0xffffcfff
 8004df0:	11fff4ff 	.word	0x11fff4ff
 8004df4:	40013800 	.word	0x40013800
 8004df8:	40021000 	.word	0x40021000
 8004dfc:	080080e4 	.word	0x080080e4
 8004e00:	bfffbc00 	.word	0xbfffbc00
 8004e04:	00f42400 	.word	0x00f42400
 8004e08:	080080e8 	.word	0x080080e8
 8004e0c:	0000ffef 	.word	0x0000ffef
 8004e10:	00010001 	.word	0x00010001

08004e14 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e14:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8004e16:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e18:	071a      	lsls	r2, r3, #28
 8004e1a:	d506      	bpl.n	8004e2a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e1c:	6801      	ldr	r1, [r0, #0]
 8004e1e:	4c28      	ldr	r4, [pc, #160]	@ (8004ec0 <UART_AdvFeatureConfig+0xac>)
 8004e20:	684a      	ldr	r2, [r1, #4]
 8004e22:	4022      	ands	r2, r4
 8004e24:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004e26:	4322      	orrs	r2, r4
 8004e28:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e2a:	07da      	lsls	r2, r3, #31
 8004e2c:	d506      	bpl.n	8004e3c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e2e:	6801      	ldr	r1, [r0, #0]
 8004e30:	4c24      	ldr	r4, [pc, #144]	@ (8004ec4 <UART_AdvFeatureConfig+0xb0>)
 8004e32:	684a      	ldr	r2, [r1, #4]
 8004e34:	4022      	ands	r2, r4
 8004e36:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8004e38:	4322      	orrs	r2, r4
 8004e3a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e3c:	079a      	lsls	r2, r3, #30
 8004e3e:	d506      	bpl.n	8004e4e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e40:	6801      	ldr	r1, [r0, #0]
 8004e42:	4c21      	ldr	r4, [pc, #132]	@ (8004ec8 <UART_AdvFeatureConfig+0xb4>)
 8004e44:	684a      	ldr	r2, [r1, #4]
 8004e46:	4022      	ands	r2, r4
 8004e48:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8004e4a:	4322      	orrs	r2, r4
 8004e4c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e4e:	075a      	lsls	r2, r3, #29
 8004e50:	d506      	bpl.n	8004e60 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e52:	6801      	ldr	r1, [r0, #0]
 8004e54:	4c1d      	ldr	r4, [pc, #116]	@ (8004ecc <UART_AdvFeatureConfig+0xb8>)
 8004e56:	684a      	ldr	r2, [r1, #4]
 8004e58:	4022      	ands	r2, r4
 8004e5a:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004e5c:	4322      	orrs	r2, r4
 8004e5e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e60:	06da      	lsls	r2, r3, #27
 8004e62:	d506      	bpl.n	8004e72 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e64:	6801      	ldr	r1, [r0, #0]
 8004e66:	4c1a      	ldr	r4, [pc, #104]	@ (8004ed0 <UART_AdvFeatureConfig+0xbc>)
 8004e68:	688a      	ldr	r2, [r1, #8]
 8004e6a:	4022      	ands	r2, r4
 8004e6c:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8004e6e:	4322      	orrs	r2, r4
 8004e70:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e72:	069a      	lsls	r2, r3, #26
 8004e74:	d506      	bpl.n	8004e84 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e76:	6801      	ldr	r1, [r0, #0]
 8004e78:	4c16      	ldr	r4, [pc, #88]	@ (8004ed4 <UART_AdvFeatureConfig+0xc0>)
 8004e7a:	688a      	ldr	r2, [r1, #8]
 8004e7c:	4022      	ands	r2, r4
 8004e7e:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8004e80:	4322      	orrs	r2, r4
 8004e82:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e84:	065a      	lsls	r2, r3, #25
 8004e86:	d510      	bpl.n	8004eaa <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e88:	6801      	ldr	r1, [r0, #0]
 8004e8a:	4d13      	ldr	r5, [pc, #76]	@ (8004ed8 <UART_AdvFeatureConfig+0xc4>)
 8004e8c:	684a      	ldr	r2, [r1, #4]
 8004e8e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004e90:	402a      	ands	r2, r5
 8004e92:	4322      	orrs	r2, r4
 8004e94:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e96:	2280      	movs	r2, #128	@ 0x80
 8004e98:	0352      	lsls	r2, r2, #13
 8004e9a:	4294      	cmp	r4, r2
 8004e9c:	d105      	bne.n	8004eaa <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e9e:	684a      	ldr	r2, [r1, #4]
 8004ea0:	4c0e      	ldr	r4, [pc, #56]	@ (8004edc <UART_AdvFeatureConfig+0xc8>)
 8004ea2:	4022      	ands	r2, r4
 8004ea4:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8004ea6:	4322      	orrs	r2, r4
 8004ea8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004eaa:	061b      	lsls	r3, r3, #24
 8004eac:	d506      	bpl.n	8004ebc <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004eae:	6802      	ldr	r2, [r0, #0]
 8004eb0:	490b      	ldr	r1, [pc, #44]	@ (8004ee0 <UART_AdvFeatureConfig+0xcc>)
 8004eb2:	6853      	ldr	r3, [r2, #4]
 8004eb4:	400b      	ands	r3, r1
 8004eb6:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8004eb8:	430b      	orrs	r3, r1
 8004eba:	6053      	str	r3, [r2, #4]
}
 8004ebc:	bd30      	pop	{r4, r5, pc}
 8004ebe:	46c0      	nop			@ (mov r8, r8)
 8004ec0:	ffff7fff 	.word	0xffff7fff
 8004ec4:	fffdffff 	.word	0xfffdffff
 8004ec8:	fffeffff 	.word	0xfffeffff
 8004ecc:	fffbffff 	.word	0xfffbffff
 8004ed0:	ffffefff 	.word	0xffffefff
 8004ed4:	ffffdfff 	.word	0xffffdfff
 8004ed8:	ffefffff 	.word	0xffefffff
 8004edc:	ff9fffff 	.word	0xff9fffff
 8004ee0:	fff7ffff 	.word	0xfff7ffff

08004ee4 <UART_WaitOnFlagUntilTimeout>:
{
 8004ee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ee6:	0004      	movs	r4, r0
 8004ee8:	000d      	movs	r5, r1
 8004eea:	0017      	movs	r7, r2
 8004eec:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004eee:	6822      	ldr	r2, [r4, #0]
 8004ef0:	69d3      	ldr	r3, [r2, #28]
 8004ef2:	402b      	ands	r3, r5
 8004ef4:	1b5b      	subs	r3, r3, r5
 8004ef6:	4259      	negs	r1, r3
 8004ef8:	414b      	adcs	r3, r1
 8004efa:	42bb      	cmp	r3, r7
 8004efc:	d001      	beq.n	8004f02 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8004efe:	2000      	movs	r0, #0
 8004f00:	e026      	b.n	8004f50 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8004f02:	9b08      	ldr	r3, [sp, #32]
 8004f04:	3301      	adds	r3, #1
 8004f06:	d0f3      	beq.n	8004ef0 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f08:	f7fd fb7a 	bl	8002600 <HAL_GetTick>
 8004f0c:	9b00      	ldr	r3, [sp, #0]
 8004f0e:	1ac0      	subs	r0, r0, r3
 8004f10:	9b08      	ldr	r3, [sp, #32]
 8004f12:	4298      	cmp	r0, r3
 8004f14:	d82d      	bhi.n	8004f72 <UART_WaitOnFlagUntilTimeout+0x8e>
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d02b      	beq.n	8004f72 <UART_WaitOnFlagUntilTimeout+0x8e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f1a:	6823      	ldr	r3, [r4, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	0752      	lsls	r2, r2, #29
 8004f20:	d5e5      	bpl.n	8004eee <UART_WaitOnFlagUntilTimeout+0xa>
 8004f22:	002a      	movs	r2, r5
 8004f24:	2140      	movs	r1, #64	@ 0x40
 8004f26:	3a40      	subs	r2, #64	@ 0x40
 8004f28:	438a      	bics	r2, r1
 8004f2a:	d0e0      	beq.n	8004eee <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f2c:	69da      	ldr	r2, [r3, #28]
 8004f2e:	2608      	movs	r6, #8
 8004f30:	0011      	movs	r1, r2
 8004f32:	4031      	ands	r1, r6
 8004f34:	9101      	str	r1, [sp, #4]
 8004f36:	4232      	tst	r2, r6
 8004f38:	d00b      	beq.n	8004f52 <UART_WaitOnFlagUntilTimeout+0x6e>
          UART_EndRxTransfer(huart);
 8004f3a:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f3c:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 8004f3e:	f7ff fe83 	bl	8004c48 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f42:	0023      	movs	r3, r4
 8004f44:	3390      	adds	r3, #144	@ 0x90
 8004f46:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 8004f48:	2300      	movs	r3, #0
          return HAL_ERROR;
 8004f4a:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 8004f4c:	3484      	adds	r4, #132	@ 0x84
 8004f4e:	7023      	strb	r3, [r4, #0]
}
 8004f50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f52:	2280      	movs	r2, #128	@ 0x80
 8004f54:	69d9      	ldr	r1, [r3, #28]
 8004f56:	0112      	lsls	r2, r2, #4
 8004f58:	4211      	tst	r1, r2
 8004f5a:	d0c8      	beq.n	8004eee <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f5c:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8004f5e:	0020      	movs	r0, r4
 8004f60:	f7ff fe72 	bl	8004c48 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f64:	0023      	movs	r3, r4
 8004f66:	2220      	movs	r2, #32
 8004f68:	3390      	adds	r3, #144	@ 0x90
 8004f6a:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 8004f6c:	9b01      	ldr	r3, [sp, #4]
 8004f6e:	3484      	adds	r4, #132	@ 0x84
 8004f70:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8004f72:	2003      	movs	r0, #3
 8004f74:	e7ec      	b.n	8004f50 <UART_WaitOnFlagUntilTimeout+0x6c>

08004f76 <HAL_UART_Transmit>:
{
 8004f76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f78:	0017      	movs	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8004f7a:	0002      	movs	r2, r0
{
 8004f7c:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_READY)
 8004f7e:	3288      	adds	r2, #136	@ 0x88
{
 8004f80:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8004f82:	6813      	ldr	r3, [r2, #0]
{
 8004f84:	0004      	movs	r4, r0
 8004f86:	000d      	movs	r5, r1
    return HAL_BUSY;
 8004f88:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8004f8a:	2b20      	cmp	r3, #32
 8004f8c:	d139      	bne.n	8005002 <HAL_UART_Transmit+0x8c>
      return  HAL_ERROR;
 8004f8e:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8004f90:	2900      	cmp	r1, #0
 8004f92:	d036      	beq.n	8005002 <HAL_UART_Transmit+0x8c>
 8004f94:	2f00      	cmp	r7, #0
 8004f96:	d034      	beq.n	8005002 <HAL_UART_Transmit+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f98:	2380      	movs	r3, #128	@ 0x80
 8004f9a:	68a1      	ldr	r1, [r4, #8]
 8004f9c:	015b      	lsls	r3, r3, #5
 8004f9e:	4299      	cmp	r1, r3
 8004fa0:	d104      	bne.n	8004fac <HAL_UART_Transmit+0x36>
 8004fa2:	6923      	ldr	r3, [r4, #16]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d101      	bne.n	8004fac <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 8004fa8:	4205      	tst	r5, r0
 8004faa:	d12a      	bne.n	8005002 <HAL_UART_Transmit+0x8c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fac:	0023      	movs	r3, r4
 8004fae:	2600      	movs	r6, #0
 8004fb0:	3390      	adds	r3, #144	@ 0x90
 8004fb2:	601e      	str	r6, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fb4:	2321      	movs	r3, #33	@ 0x21
 8004fb6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004fb8:	f7fd fb22 	bl	8002600 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8004fbc:	0023      	movs	r3, r4
 8004fbe:	3354      	adds	r3, #84	@ 0x54
 8004fc0:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 8004fc2:	3302      	adds	r3, #2
 8004fc4:	9303      	str	r3, [sp, #12]
 8004fc6:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fc8:	2380      	movs	r3, #128	@ 0x80
 8004fca:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8004fcc:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fce:	015b      	lsls	r3, r3, #5
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d104      	bne.n	8004fde <HAL_UART_Transmit+0x68>
 8004fd4:	6923      	ldr	r3, [r4, #16]
 8004fd6:	42b3      	cmp	r3, r6
 8004fd8:	d101      	bne.n	8004fde <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8004fda:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8004fdc:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8004fde:	0023      	movs	r3, r4
 8004fe0:	3356      	adds	r3, #86	@ 0x56
 8004fe2:	881b      	ldrh	r3, [r3, #0]
 8004fe4:	b29a      	uxth	r2, r3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d10d      	bne.n	8005006 <HAL_UART_Transmit+0x90>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fea:	9b05      	ldr	r3, [sp, #20]
 8004fec:	0020      	movs	r0, r4
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	2140      	movs	r1, #64	@ 0x40
 8004ff2:	9b04      	ldr	r3, [sp, #16]
 8004ff4:	f7ff ff76 	bl	8004ee4 <UART_WaitOnFlagUntilTimeout>
 8004ff8:	2320      	movs	r3, #32
 8004ffa:	3488      	adds	r4, #136	@ 0x88
      huart->gState = HAL_UART_STATE_READY;
 8004ffc:	6023      	str	r3, [r4, #0]
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ffe:	2800      	cmp	r0, #0
 8005000:	d10e      	bne.n	8005020 <HAL_UART_Transmit+0xaa>
}
 8005002:	b007      	add	sp, #28
 8005004:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005006:	9b05      	ldr	r3, [sp, #20]
 8005008:	2200      	movs	r2, #0
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	2180      	movs	r1, #128	@ 0x80
 800500e:	0020      	movs	r0, r4
 8005010:	9b04      	ldr	r3, [sp, #16]
 8005012:	f7ff ff67 	bl	8004ee4 <UART_WaitOnFlagUntilTimeout>
 8005016:	2800      	cmp	r0, #0
 8005018:	d004      	beq.n	8005024 <HAL_UART_Transmit+0xae>
        huart->gState = HAL_UART_STATE_READY;
 800501a:	2320      	movs	r3, #32
 800501c:	3488      	adds	r4, #136	@ 0x88
 800501e:	6023      	str	r3, [r4, #0]
        return HAL_TIMEOUT;
 8005020:	2003      	movs	r0, #3
 8005022:	e7ee      	b.n	8005002 <HAL_UART_Transmit+0x8c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005024:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8005026:	2d00      	cmp	r5, #0
 8005028:	d10b      	bne.n	8005042 <HAL_UART_Transmit+0xcc>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800502a:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 800502c:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800502e:	05db      	lsls	r3, r3, #23
 8005030:	0ddb      	lsrs	r3, r3, #23
 8005032:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8005034:	9b03      	ldr	r3, [sp, #12]
 8005036:	9a03      	ldr	r2, [sp, #12]
 8005038:	881b      	ldrh	r3, [r3, #0]
 800503a:	3b01      	subs	r3, #1
 800503c:	b29b      	uxth	r3, r3
 800503e:	8013      	strh	r3, [r2, #0]
 8005040:	e7cd      	b.n	8004fde <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005042:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8005044:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005046:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 8005048:	e7f4      	b.n	8005034 <HAL_UART_Transmit+0xbe>
	...

0800504c <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800504c:	0003      	movs	r3, r0
{
 800504e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005050:	2600      	movs	r6, #0
{
 8005052:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005054:	3390      	adds	r3, #144	@ 0x90
 8005056:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 8005058:	f7fd fad2 	bl	8002600 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800505c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800505e:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	071b      	lsls	r3, r3, #28
 8005064:	d51f      	bpl.n	80050a6 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005066:	2180      	movs	r1, #128	@ 0x80
 8005068:	4b28      	ldr	r3, [pc, #160]	@ (800510c <UART_CheckIdleState+0xc0>)
 800506a:	0032      	movs	r2, r6
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	0389      	lsls	r1, r1, #14
 8005070:	0003      	movs	r3, r0
 8005072:	0020      	movs	r0, r4
 8005074:	f7ff ff36 	bl	8004ee4 <UART_WaitOnFlagUntilTimeout>
 8005078:	42b0      	cmp	r0, r6
 800507a:	d014      	beq.n	80050a6 <UART_CheckIdleState+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800507c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005080:	2301      	movs	r3, #1
 8005082:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005086:	2080      	movs	r0, #128	@ 0x80
 8005088:	6822      	ldr	r2, [r4, #0]
 800508a:	6813      	ldr	r3, [r2, #0]
 800508c:	4383      	bics	r3, r0
 800508e:	6013      	str	r3, [r2, #0]
 8005090:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8005094:	0023      	movs	r3, r4
 8005096:	2220      	movs	r2, #32
 8005098:	3388      	adds	r3, #136	@ 0x88
 800509a:	601a      	str	r2, [r3, #0]
      return HAL_TIMEOUT;
 800509c:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800509e:	2300      	movs	r3, #0
 80050a0:	3484      	adds	r4, #132	@ 0x84
 80050a2:	7023      	strb	r3, [r4, #0]
}
 80050a4:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050a6:	0026      	movs	r6, r4
 80050a8:	6823      	ldr	r3, [r4, #0]
 80050aa:	368c      	adds	r6, #140	@ 0x8c
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	075b      	lsls	r3, r3, #29
 80050b0:	d523      	bpl.n	80050fa <UART_CheckIdleState+0xae>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050b2:	2180      	movs	r1, #128	@ 0x80
 80050b4:	4b15      	ldr	r3, [pc, #84]	@ (800510c <UART_CheckIdleState+0xc0>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	9300      	str	r3, [sp, #0]
 80050ba:	0020      	movs	r0, r4
 80050bc:	002b      	movs	r3, r5
 80050be:	03c9      	lsls	r1, r1, #15
 80050c0:	f7ff ff10 	bl	8004ee4 <UART_WaitOnFlagUntilTimeout>
 80050c4:	2800      	cmp	r0, #0
 80050c6:	d018      	beq.n	80050fa <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050c8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050cc:	2201      	movs	r2, #1
 80050ce:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050d2:	6821      	ldr	r1, [r4, #0]
 80050d4:	4d0e      	ldr	r5, [pc, #56]	@ (8005110 <UART_CheckIdleState+0xc4>)
 80050d6:	680b      	ldr	r3, [r1, #0]
 80050d8:	402b      	ands	r3, r5
 80050da:	600b      	str	r3, [r1, #0]
 80050dc:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050e0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050e4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e8:	6821      	ldr	r1, [r4, #0]
 80050ea:	688b      	ldr	r3, [r1, #8]
 80050ec:	4393      	bics	r3, r2
 80050ee:	608b      	str	r3, [r1, #8]
 80050f0:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 80050f4:	2320      	movs	r3, #32
 80050f6:	6033      	str	r3, [r6, #0]
      return HAL_TIMEOUT;
 80050f8:	e7d0      	b.n	800509c <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 80050fa:	0023      	movs	r3, r4
 80050fc:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050fe:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005100:	3388      	adds	r3, #136	@ 0x88
 8005102:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8005104:	6032      	str	r2, [r6, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005106:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005108:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 800510a:	e7c8      	b.n	800509e <UART_CheckIdleState+0x52>
 800510c:	01ffffff 	.word	0x01ffffff
 8005110:	fffffedf 	.word	0xfffffedf

08005114 <HAL_UART_Init>:
{
 8005114:	b570      	push	{r4, r5, r6, lr}
 8005116:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8005118:	d101      	bne.n	800511e <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800511a:	2001      	movs	r0, #1
}
 800511c:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 800511e:	0005      	movs	r5, r0
 8005120:	3588      	adds	r5, #136	@ 0x88
 8005122:	682b      	ldr	r3, [r5, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d104      	bne.n	8005132 <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 8005128:	0002      	movs	r2, r0
 800512a:	3284      	adds	r2, #132	@ 0x84
 800512c:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800512e:	f7fd f96d 	bl	800240c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8005132:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8005134:	2101      	movs	r1, #1
 8005136:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005138:	602b      	str	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800513a:	6813      	ldr	r3, [r2, #0]
 800513c:	438b      	bics	r3, r1
 800513e:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005140:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005142:	2b00      	cmp	r3, #0
 8005144:	d002      	beq.n	800514c <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8005146:	0020      	movs	r0, r4
 8005148:	f7ff fe64 	bl	8004e14 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800514c:	0020      	movs	r0, r4
 800514e:	f7ff fdad 	bl	8004cac <UART_SetConfig>
 8005152:	2801      	cmp	r0, #1
 8005154:	d0e1      	beq.n	800511a <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005156:	6823      	ldr	r3, [r4, #0]
 8005158:	4907      	ldr	r1, [pc, #28]	@ (8005178 <HAL_UART_Init+0x64>)
 800515a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800515c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800515e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005160:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005162:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005164:	689a      	ldr	r2, [r3, #8]
 8005166:	438a      	bics	r2, r1
 8005168:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800516a:	2201      	movs	r2, #1
 800516c:	6819      	ldr	r1, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8005172:	f7ff ff6b 	bl	800504c <UART_CheckIdleState>
 8005176:	e7d1      	b.n	800511c <HAL_UART_Init+0x8>
 8005178:	ffffb7ff 	.word	0xffffb7ff

0800517c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800517c:	b510      	push	{r4, lr}
  vTaskStartScheduler();
 800517e:	f000 fee1 	bl	8005f44 <vTaskStartScheduler>
  
  return osOK;
}
 8005182:	2000      	movs	r0, #0
 8005184:	bd10      	pop	{r4, pc}

08005186 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005186:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005188:	0004      	movs	r4, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800518a:	6946      	ldr	r6, [r0, #20]
{
 800518c:	000b      	movs	r3, r1
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800518e:	6840      	ldr	r0, [r0, #4]
 8005190:	6821      	ldr	r1, [r4, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005192:	6922      	ldr	r2, [r4, #16]
 8005194:	2708      	movs	r7, #8
 8005196:	5fe5      	ldrsh	r5, [r4, r7]
{
 8005198:	b087      	sub	sp, #28
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800519a:	2e00      	cmp	r6, #0
 800519c:	d00e      	beq.n	80051bc <osThreadCreate+0x36>
 800519e:	69a7      	ldr	r7, [r4, #24]
 80051a0:	2f00      	cmp	r7, #0
 80051a2:	d00b      	beq.n	80051bc <osThreadCreate+0x36>
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80051a4:	2400      	movs	r4, #0
  if (priority != osPriorityError) {
 80051a6:	2d84      	cmp	r5, #132	@ 0x84
 80051a8:	d000      	beq.n	80051ac <osThreadCreate+0x26>
    fpriority += (priority - osPriorityIdle);
 80051aa:	1cec      	adds	r4, r5, #3
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80051ac:	9702      	str	r7, [sp, #8]
 80051ae:	9601      	str	r6, [sp, #4]
 80051b0:	9400      	str	r4, [sp, #0]
 80051b2:	f000 fe73 	bl	8005e9c <xTaskCreateStatic>
 80051b6:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80051b8:	9b05      	ldr	r3, [sp, #20]
 80051ba:	e00c      	b.n	80051d6 <osThreadCreate+0x50>
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80051bc:	2400      	movs	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80051be:	b292      	uxth	r2, r2
  if (priority != osPriorityError) {
 80051c0:	2d84      	cmp	r5, #132	@ 0x84
 80051c2:	d000      	beq.n	80051c6 <osThreadCreate+0x40>
    fpriority += (priority - osPriorityIdle);
 80051c4:	1cec      	adds	r4, r5, #3
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80051c6:	ad05      	add	r5, sp, #20
 80051c8:	9501      	str	r5, [sp, #4]
 80051ca:	9400      	str	r4, [sp, #0]
 80051cc:	f000 fe8c 	bl	8005ee8 <xTaskCreate>
      return NULL;
 80051d0:	2300      	movs	r3, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80051d2:	2801      	cmp	r0, #1
 80051d4:	d0f0      	beq.n	80051b8 <osThreadCreate+0x32>
}
 80051d6:	0018      	movs	r0, r3
 80051d8:	b007      	add	sp, #28
 80051da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080051dc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80051dc:	b510      	push	{r4, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80051de:	2800      	cmp	r0, #0
 80051e0:	d100      	bne.n	80051e4 <osDelay+0x8>
 80051e2:	3001      	adds	r0, #1
 80051e4:	f000 ffea 	bl	80061bc <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80051e8:	2000      	movs	r0, #0
 80051ea:	bd10      	pop	{r4, pc}

080051ec <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 80051ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(timer_def->controlblock != NULL) {
    return xTimerCreateStatic((const char *)"",
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 80051ee:	c830      	ldmia	r0!, {r4, r5}
    return xTimerCreateStatic((const char *)"",
 80051f0:	3901      	subs	r1, #1
{
 80051f2:	0013      	movs	r3, r2
 80051f4:	4807      	ldr	r0, [pc, #28]	@ (8005214 <osTimerCreate+0x28>)
    return xTimerCreateStatic((const char *)"",
 80051f6:	424a      	negs	r2, r1
 80051f8:	414a      	adcs	r2, r1
  if(timer_def->controlblock != NULL) {
 80051fa:	2d00      	cmp	r5, #0
 80051fc:	d005      	beq.n	800520a <osTimerCreate+0x1e>
    return xTimerCreateStatic((const char *)"",
 80051fe:	2101      	movs	r1, #1
 8005200:	9501      	str	r5, [sp, #4]
 8005202:	9400      	str	r4, [sp, #0]
 8005204:	f001 fadd 	bl	80067c2 <xTimerCreateStatic>
#endif

#else 
	return NULL;
#endif
}
 8005208:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    return xTimerCreate((const char *)"",
 800520a:	2101      	movs	r1, #1
 800520c:	9400      	str	r4, [sp, #0]
 800520e:	f001 fab3 	bl	8006778 <xTimerCreate>
 8005212:	e7f9      	b.n	8005208 <osTimerCreate+0x1c>
 8005214:	08008020 	.word	0x08008020

08005218 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8005218:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  osStatus result = osOK;
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 800521a:	2300      	movs	r3, #0
 800521c:	000a      	movs	r2, r1
 800521e:	9303      	str	r3, [sp, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;

  if (ticks == 0)
 8005220:	4299      	cmp	r1, r3
 8005222:	d100      	bne.n	8005226 <osTimerStart+0xe>
 8005224:	2201      	movs	r2, #1
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005226:	f3ef 8305 	mrs	r3, IPSR
    ticks = 1;
    
  if (inHandlerMode()) 
 800522a:	2b00      	cmp	r3, #0
 800522c:	d013      	beq.n	8005256 <osTimerStart+0x3e>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 800522e:	2300      	movs	r3, #0
 8005230:	2109      	movs	r1, #9
 8005232:	9300      	str	r3, [sp, #0]
 8005234:	ab03      	add	r3, sp, #12
 8005236:	f001 faf3 	bl	8006820 <xTimerGenericCommand>
 800523a:	2801      	cmp	r0, #1
 800523c:	d002      	beq.n	8005244 <osTimerStart+0x2c>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
      result = osErrorOS;
 800523e:	20ff      	movs	r0, #255	@ 0xff

#else 
  result = osErrorOS;
#endif
  return result;
}
 8005240:	b005      	add	sp, #20
 8005242:	bd00      	pop	{pc}
      portEND_SWITCHING_ISR(taskWoken);     
 8005244:	9b03      	ldr	r3, [sp, #12]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <osTimerStart+0x3a>
 800524a:	2280      	movs	r2, #128	@ 0x80
 800524c:	4b05      	ldr	r3, [pc, #20]	@ (8005264 <osTimerStart+0x4c>)
 800524e:	0552      	lsls	r2, r2, #21
 8005250:	601a      	str	r2, [r3, #0]
  osStatus result = osOK;
 8005252:	2000      	movs	r0, #0
  return result;
 8005254:	e7f4      	b.n	8005240 <osTimerStart+0x28>
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 8005256:	2104      	movs	r1, #4
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	f001 fae1 	bl	8006820 <xTimerGenericCommand>
 800525e:	2801      	cmp	r0, #1
 8005260:	d1ed      	bne.n	800523e <osTimerStart+0x26>
 8005262:	e7f6      	b.n	8005252 <osTimerStart+0x3a>
 8005264:	e000ed04 	.word	0xe000ed04

08005268 <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005268:	6841      	ldr	r1, [r0, #4]
{
 800526a:	b510      	push	{r4, lr}
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800526c:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 800526e:	2900      	cmp	r1, #0
 8005270:	d002      	beq.n	8005278 <osMutexCreate+0x10>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8005272:	f000 fa6a 	bl	800574a <xQueueCreateMutexStatic>
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005276:	bd10      	pop	{r4, pc}
    return xSemaphoreCreateMutex(); 
 8005278:	f000 fa7b 	bl	8005772 <xQueueCreateMutex>
 800527c:	e7fb      	b.n	8005276 <osMutexCreate+0xe>
	...

08005280 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8005280:	b513      	push	{r0, r1, r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005282:	2400      	movs	r4, #0
  
  
  if (mutex_id == NULL) {
    return osErrorParameter;
 8005284:	2380      	movs	r3, #128	@ 0x80
  portBASE_TYPE taskWoken = pdFALSE;  
 8005286:	9401      	str	r4, [sp, #4]
  if (mutex_id == NULL) {
 8005288:	42a0      	cmp	r0, r4
 800528a:	d00a      	beq.n	80052a2 <osMutexWait+0x22>
 800528c:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8005290:	42a3      	cmp	r3, r4
 8005292:	d011      	beq.n	80052b8 <osMutexWait+0x38>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005294:	0021      	movs	r1, r4
 8005296:	aa01      	add	r2, sp, #4
 8005298:	f000 fc31 	bl	8005afe <xQueueReceiveFromISR>
 800529c:	2801      	cmp	r0, #1
 800529e:	d002      	beq.n	80052a6 <osMutexWait+0x26>
      return osErrorOS;
 80052a0:	23ff      	movs	r3, #255	@ 0xff
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
}
 80052a2:	0018      	movs	r0, r3
 80052a4:	bd16      	pop	{r1, r2, r4, pc}
	portEND_SWITCHING_ISR(taskWoken);
 80052a6:	9b01      	ldr	r3, [sp, #4]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d003      	beq.n	80052b4 <osMutexWait+0x34>
 80052ac:	2280      	movs	r2, #128	@ 0x80
 80052ae:	4b05      	ldr	r3, [pc, #20]	@ (80052c4 <osMutexWait+0x44>)
 80052b0:	0552      	lsls	r2, r2, #21
 80052b2:	601a      	str	r2, [r3, #0]
  return osOK;
 80052b4:	2300      	movs	r3, #0
 80052b6:	e7f4      	b.n	80052a2 <osMutexWait+0x22>
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80052b8:	f000 fb7f 	bl	80059ba <xQueueSemaphoreTake>
 80052bc:	2801      	cmp	r0, #1
 80052be:	d0f9      	beq.n	80052b4 <osMutexWait+0x34>
 80052c0:	e7ee      	b.n	80052a0 <osMutexWait+0x20>
 80052c2:	46c0      	nop			@ (mov r8, r8)
 80052c4:	e000ed04 	.word	0xe000ed04

080052c8 <osMutexRelease>:
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 80052c8:	2300      	movs	r3, #0
{
 80052ca:	b507      	push	{r0, r1, r2, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 80052cc:	9301      	str	r3, [sp, #4]
 80052ce:	f3ef 8105 	mrs	r1, IPSR
  
  if (inHandlerMode()) {
 80052d2:	4299      	cmp	r1, r3
 80052d4:	d00f      	beq.n	80052f6 <osMutexRelease+0x2e>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80052d6:	a901      	add	r1, sp, #4
 80052d8:	f000 faaf 	bl	800583a <xQueueGiveFromISR>
 80052dc:	2801      	cmp	r0, #1
 80052de:	d001      	beq.n	80052e4 <osMutexRelease+0x1c>
      return osErrorOS;
 80052e0:	20ff      	movs	r0, #255	@ 0xff
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
  {
    result = osErrorOS;
  }
  return result;
}
 80052e2:	bd0e      	pop	{r1, r2, r3, pc}
    portEND_SWITCHING_ISR(taskWoken);
 80052e4:	9b01      	ldr	r3, [sp, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <osMutexRelease+0x2a>
 80052ea:	2280      	movs	r2, #128	@ 0x80
 80052ec:	4b05      	ldr	r3, [pc, #20]	@ (8005304 <osMutexRelease+0x3c>)
 80052ee:	0552      	lsls	r2, r2, #21
 80052f0:	601a      	str	r2, [r3, #0]
  osStatus result = osOK;
 80052f2:	2000      	movs	r0, #0
 80052f4:	e7f5      	b.n	80052e2 <osMutexRelease+0x1a>
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80052f6:	000b      	movs	r3, r1
 80052f8:	000a      	movs	r2, r1
 80052fa:	f000 f997 	bl	800562c <xQueueGenericSend>
 80052fe:	2801      	cmp	r0, #1
 8005300:	d1ee      	bne.n	80052e0 <osMutexRelease+0x18>
 8005302:	e7f6      	b.n	80052f2 <osMutexRelease+0x2a>
 8005304:	e000ed04 	.word	0xe000ed04

08005308 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8005308:	0003      	movs	r3, r0
 800530a:	b513      	push	{r0, r1, r4, lr}
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800530c:	685c      	ldr	r4, [r3, #4]
{ 
 800530e:	0008      	movs	r0, r1
  if (semaphore_def->controlblock != NULL){
 8005310:	2c00      	cmp	r4, #0
 8005312:	d00b      	beq.n	800532c <osSemaphoreCreate+0x24>
    if (count == 1) {
 8005314:	2901      	cmp	r1, #1
 8005316:	d117      	bne.n	8005348 <osSemaphoreCreate+0x40>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8005318:	2303      	movs	r3, #3
 800531a:	2200      	movs	r2, #0
 800531c:	9300      	str	r3, [sp, #0]
 800531e:	0011      	movs	r1, r2
 8005320:	0023      	movs	r3, r4
 8005322:	f000 f938 	bl	8005596 <xQueueGenericCreateStatic>
 8005326:	0004      	movs	r4, r0
#else
    return NULL;
#endif
  }
#endif
}
 8005328:	0020      	movs	r0, r4
 800532a:	bd16      	pop	{r1, r2, r4, pc}
    if (count == 1) {
 800532c:	2901      	cmp	r1, #1
 800532e:	d1fb      	bne.n	8005328 <osSemaphoreCreate+0x20>
      vSemaphoreCreateBinary(sema);
 8005330:	0021      	movs	r1, r4
 8005332:	2203      	movs	r2, #3
 8005334:	f000 f95b 	bl	80055ee <xQueueGenericCreate>
 8005338:	1e04      	subs	r4, r0, #0
 800533a:	d0f5      	beq.n	8005328 <osSemaphoreCreate+0x20>
 800533c:	2300      	movs	r3, #0
 800533e:	001a      	movs	r2, r3
 8005340:	0019      	movs	r1, r3
 8005342:	f000 f973 	bl	800562c <xQueueGenericSend>
 8005346:	e7ef      	b.n	8005328 <osSemaphoreCreate+0x20>
      return NULL;
 8005348:	2400      	movs	r4, #0
 800534a:	e7ed      	b.n	8005328 <osSemaphoreCreate+0x20>

0800534c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800534c:	b513      	push	{r0, r1, r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800534e:	2400      	movs	r4, #0
  
  
  if (semaphore_id == NULL) {
    return osErrorParameter;
 8005350:	2380      	movs	r3, #128	@ 0x80
  portBASE_TYPE taskWoken = pdFALSE;  
 8005352:	9401      	str	r4, [sp, #4]
  if (semaphore_id == NULL) {
 8005354:	42a0      	cmp	r0, r4
 8005356:	d00a      	beq.n	800536e <osSemaphoreWait+0x22>
 8005358:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 800535c:	42a3      	cmp	r3, r4
 800535e:	d011      	beq.n	8005384 <osSemaphoreWait+0x38>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005360:	0021      	movs	r1, r4
 8005362:	aa01      	add	r2, sp, #4
 8005364:	f000 fbcb 	bl	8005afe <xQueueReceiveFromISR>
 8005368:	2801      	cmp	r0, #1
 800536a:	d002      	beq.n	8005372 <osSemaphoreWait+0x26>
      return osErrorOS;
 800536c:	23ff      	movs	r3, #255	@ 0xff
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
}
 800536e:	0018      	movs	r0, r3
 8005370:	bd16      	pop	{r1, r2, r4, pc}
	portEND_SWITCHING_ISR(taskWoken);
 8005372:	9b01      	ldr	r3, [sp, #4]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d003      	beq.n	8005380 <osSemaphoreWait+0x34>
 8005378:	2280      	movs	r2, #128	@ 0x80
 800537a:	4b05      	ldr	r3, [pc, #20]	@ (8005390 <osSemaphoreWait+0x44>)
 800537c:	0552      	lsls	r2, r2, #21
 800537e:	601a      	str	r2, [r3, #0]
  return osOK;
 8005380:	2300      	movs	r3, #0
 8005382:	e7f4      	b.n	800536e <osSemaphoreWait+0x22>
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8005384:	f000 fb19 	bl	80059ba <xQueueSemaphoreTake>
 8005388:	2801      	cmp	r0, #1
 800538a:	d0f9      	beq.n	8005380 <osSemaphoreWait+0x34>
 800538c:	e7ee      	b.n	800536c <osSemaphoreWait+0x20>
 800538e:	46c0      	nop			@ (mov r8, r8)
 8005390:	e000ed04 	.word	0xe000ed04

08005394 <osSemaphoreRelease>:
* @brief Release a Semaphore token
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
 8005394:	b510      	push	{r4, lr}
 8005396:	f7ff ff97 	bl	80052c8 <osMutexRelease>
 800539a:	bd10      	pop	{r4, pc}

0800539c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800539c:	0003      	movs	r3, r0
 800539e:	3308      	adds	r3, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80053a0:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053a2:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053a4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053a6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80053a8:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80053aa:	4252      	negs	r2, r2
 80053ac:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80053ae:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80053b0:	4770      	bx	lr

080053b2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80053b2:	2300      	movs	r3, #0
 80053b4:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80053b6:	4770      	bx	lr

080053b8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80053b8:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80053ba:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80053bc:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80053be:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80053c0:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80053c2:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80053c4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 80053c6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80053c8:	3301      	adds	r3, #1
 80053ca:	6003      	str	r3, [r0, #0]
}
 80053cc:	4770      	bx	lr

080053ce <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80053ce:	0002      	movs	r2, r0
{
 80053d0:	b530      	push	{r4, r5, lr}
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80053d2:	680c      	ldr	r4, [r1, #0]
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80053d4:	3208      	adds	r2, #8
	if( xValueOfInsertion == portMAX_DELAY )
 80053d6:	1c63      	adds	r3, r4, #1
 80053d8:	d10a      	bne.n	80053f0 <vListInsert+0x22>
		pxIterator = pxList->xListEnd.pxPrevious;
 80053da:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053dc:	685a      	ldr	r2, [r3, #4]
 80053de:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053e0:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053e2:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80053e4:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80053e6:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 80053e8:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80053ea:	3301      	adds	r3, #1
 80053ec:	6003      	str	r3, [r0, #0]
}
 80053ee:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80053f0:	0013      	movs	r3, r2
 80053f2:	6852      	ldr	r2, [r2, #4]
 80053f4:	6815      	ldr	r5, [r2, #0]
 80053f6:	42a5      	cmp	r5, r4
 80053f8:	d9fa      	bls.n	80053f0 <vListInsert+0x22>
 80053fa:	e7ef      	b.n	80053dc <vListInsert+0xe>

080053fc <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80053fc:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053fe:	6841      	ldr	r1, [r0, #4]
 8005400:	6882      	ldr	r2, [r0, #8]
 8005402:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005404:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005406:	6859      	ldr	r1, [r3, #4]
 8005408:	4281      	cmp	r1, r0
 800540a:	d100      	bne.n	800540e <uxListRemove+0x12>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800540c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800540e:	2200      	movs	r2, #0
 8005410:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	3a01      	subs	r2, #1
 8005416:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005418:	6818      	ldr	r0, [r3, #0]
}
 800541a:	4770      	bx	lr

0800541c <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800541c:	b510      	push	{r4, lr}
 800541e:	0004      	movs	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005420:	f001 fb6e 	bl	8006b00 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005424:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005426:	f001 fb77 	bl	8006b18 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800542a:	4260      	negs	r0, r4
 800542c:	4160      	adcs	r0, r4

	return xReturn;
}
 800542e:	bd10      	pop	{r4, pc}

08005430 <prvCopyDataToQueue>:
{
 8005430:	b570      	push	{r4, r5, r6, lr}
 8005432:	0016      	movs	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005434:	6c02      	ldr	r2, [r0, #64]	@ 0x40
{
 8005436:	0004      	movs	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005438:	6b85      	ldr	r5, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800543a:	2a00      	cmp	r2, #0
 800543c:	d109      	bne.n	8005452 <prvCopyDataToQueue+0x22>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800543e:	6806      	ldr	r6, [r0, #0]
 8005440:	2e00      	cmp	r6, #0
 8005442:	d112      	bne.n	800546a <prvCopyDataToQueue+0x3a>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005444:	6880      	ldr	r0, [r0, #8]
 8005446:	f001 f803 	bl	8006450 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800544a:	60a6      	str	r6, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800544c:	3501      	adds	r5, #1
 800544e:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8005450:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8005452:	2e00      	cmp	r6, #0
 8005454:	d10e      	bne.n	8005474 <prvCopyDataToQueue+0x44>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005456:	6840      	ldr	r0, [r0, #4]
 8005458:	f002 f8ce 	bl	80075f8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800545c:	6863      	ldr	r3, [r4, #4]
 800545e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005460:	189b      	adds	r3, r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005462:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005464:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005466:	4293      	cmp	r3, r2
 8005468:	d201      	bcs.n	800546e <prvCopyDataToQueue+0x3e>
BaseType_t xReturn = pdFALSE;
 800546a:	2000      	movs	r0, #0
 800546c:	e7ee      	b.n	800544c <prvCopyDataToQueue+0x1c>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800546e:	6823      	ldr	r3, [r4, #0]
 8005470:	6063      	str	r3, [r4, #4]
 8005472:	e7fa      	b.n	800546a <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005474:	68c0      	ldr	r0, [r0, #12]
 8005476:	f002 f8bf 	bl	80075f8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800547a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800547c:	68e3      	ldr	r3, [r4, #12]
 800547e:	4251      	negs	r1, r2
 8005480:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005482:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005484:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005486:	4293      	cmp	r3, r2
 8005488:	d202      	bcs.n	8005490 <prvCopyDataToQueue+0x60>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800548a:	68a3      	ldr	r3, [r4, #8]
 800548c:	185b      	adds	r3, r3, r1
 800548e:	60e3      	str	r3, [r4, #12]
BaseType_t xReturn = pdFALSE;
 8005490:	2000      	movs	r0, #0
		if( xPosition == queueOVERWRITE )
 8005492:	2e02      	cmp	r6, #2
 8005494:	d1da      	bne.n	800544c <prvCopyDataToQueue+0x1c>
				--uxMessagesWaiting;
 8005496:	002b      	movs	r3, r5
 8005498:	1e5a      	subs	r2, r3, #1
 800549a:	4193      	sbcs	r3, r2
 800549c:	1aed      	subs	r5, r5, r3
 800549e:	e7d5      	b.n	800544c <prvCopyDataToQueue+0x1c>

080054a0 <prvCopyDataFromQueue>:
{
 80054a0:	0003      	movs	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80054a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 80054a4:	0008      	movs	r0, r1
 80054a6:	b510      	push	{r4, lr}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80054a8:	2a00      	cmp	r2, #0
 80054aa:	d00a      	beq.n	80054c2 <prvCopyDataFromQueue+0x22>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80054ac:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80054ae:	6899      	ldr	r1, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80054b0:	18a4      	adds	r4, r4, r2
 80054b2:	60dc      	str	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80054b4:	428c      	cmp	r4, r1
 80054b6:	d301      	bcc.n	80054bc <prvCopyDataFromQueue+0x1c>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80054b8:	6819      	ldr	r1, [r3, #0]
 80054ba:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80054bc:	68d9      	ldr	r1, [r3, #12]
 80054be:	f002 f89b 	bl	80075f8 <memcpy>
}
 80054c2:	bd10      	pop	{r4, pc}

080054c4 <prvUnlockQueue>:
{
 80054c4:	b570      	push	{r4, r5, r6, lr}
 80054c6:	0004      	movs	r4, r0
		int8_t cTxLock = pxQueue->cTxLock;
 80054c8:	0026      	movs	r6, r4
 80054ca:	3645      	adds	r6, #69	@ 0x45
	taskENTER_CRITICAL();
 80054cc:	f001 fb18 	bl	8006b00 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80054d0:	7835      	ldrb	r5, [r6, #0]
			--cTxLock;
 80054d2:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80054d4:	2d00      	cmp	r5, #0
 80054d6:	dd02      	ble.n	80054de <prvUnlockQueue+0x1a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054d8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d113      	bne.n	8005506 <prvUnlockQueue+0x42>
		pxQueue->cTxLock = queueUNLOCKED;
 80054de:	23ff      	movs	r3, #255	@ 0xff
 80054e0:	7033      	strb	r3, [r6, #0]
		int8_t cRxLock = pxQueue->cRxLock;
 80054e2:	0026      	movs	r6, r4
 80054e4:	3644      	adds	r6, #68	@ 0x44
	taskEXIT_CRITICAL();
 80054e6:	f001 fb17 	bl	8006b18 <vPortExitCritical>
	taskENTER_CRITICAL();
 80054ea:	f001 fb09 	bl	8006b00 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80054ee:	7835      	ldrb	r5, [r6, #0]
				--cRxLock;
 80054f0:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054f2:	2d00      	cmp	r5, #0
 80054f4:	dd02      	ble.n	80054fc <prvUnlockQueue+0x38>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054f6:	6923      	ldr	r3, [r4, #16]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10e      	bne.n	800551a <prvUnlockQueue+0x56>
		pxQueue->cRxLock = queueUNLOCKED;
 80054fc:	23ff      	movs	r3, #255	@ 0xff
 80054fe:	7033      	strb	r3, [r6, #0]
	taskEXIT_CRITICAL();
 8005500:	f001 fb0a 	bl	8006b18 <vPortExitCritical>
}
 8005504:	bd70      	pop	{r4, r5, r6, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005506:	0020      	movs	r0, r4
 8005508:	3024      	adds	r0, #36	@ 0x24
 800550a:	f000 fed7 	bl	80062bc <xTaskRemoveFromEventList>
 800550e:	2800      	cmp	r0, #0
 8005510:	d001      	beq.n	8005516 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8005512:	f000 ff49 	bl	80063a8 <vTaskMissedYield>
			--cTxLock;
 8005516:	3d01      	subs	r5, #1
 8005518:	e7db      	b.n	80054d2 <prvUnlockQueue+0xe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800551a:	0020      	movs	r0, r4
 800551c:	3010      	adds	r0, #16
 800551e:	f000 fecd 	bl	80062bc <xTaskRemoveFromEventList>
 8005522:	2800      	cmp	r0, #0
 8005524:	d001      	beq.n	800552a <prvUnlockQueue+0x66>
					vTaskMissedYield();
 8005526:	f000 ff3f 	bl	80063a8 <vTaskMissedYield>
				--cRxLock;
 800552a:	3d01      	subs	r5, #1
 800552c:	e7e0      	b.n	80054f0 <prvUnlockQueue+0x2c>

0800552e <xQueueGenericReset>:
{
 800552e:	b570      	push	{r4, r5, r6, lr}
 8005530:	0004      	movs	r4, r0
 8005532:	000d      	movs	r5, r1
	configASSERT( pxQueue );
 8005534:	2800      	cmp	r0, #0
 8005536:	d101      	bne.n	800553c <xQueueGenericReset+0xe>
 8005538:	b672      	cpsid	i
 800553a:	e7fe      	b.n	800553a <xQueueGenericReset+0xc>
	taskENTER_CRITICAL();
 800553c:	f001 fae0 	bl	8006b00 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005540:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8005542:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005544:	6822      	ldr	r2, [r4, #0]
 8005546:	434b      	muls	r3, r1
 8005548:	18d0      	adds	r0, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800554a:	1a5b      	subs	r3, r3, r1
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800554c:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800554e:	18d2      	adds	r2, r2, r3
		pxQueue->cRxLock = queueUNLOCKED;
 8005550:	0023      	movs	r3, r4
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005552:	60a0      	str	r0, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005554:	60e2      	str	r2, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005556:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8005558:	22ff      	movs	r2, #255	@ 0xff
 800555a:	3344      	adds	r3, #68	@ 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800555c:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 800555e:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 8005560:	705a      	strb	r2, [r3, #1]
		if( xNewQueue == pdFALSE )
 8005562:	4285      	cmp	r5, r0
 8005564:	d10e      	bne.n	8005584 <xQueueGenericReset+0x56>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005566:	6923      	ldr	r3, [r4, #16]
 8005568:	4283      	cmp	r3, r0
 800556a:	d007      	beq.n	800557c <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800556c:	0020      	movs	r0, r4
 800556e:	3010      	adds	r0, #16
 8005570:	f000 fea4 	bl	80062bc <xTaskRemoveFromEventList>
 8005574:	2800      	cmp	r0, #0
 8005576:	d001      	beq.n	800557c <xQueueGenericReset+0x4e>
					queueYIELD_IF_USING_PREEMPTION();
 8005578:	f001 fab6 	bl	8006ae8 <vPortYield>
	taskEXIT_CRITICAL();
 800557c:	f001 facc 	bl	8006b18 <vPortExitCritical>
}
 8005580:	2001      	movs	r0, #1
 8005582:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005584:	0020      	movs	r0, r4
 8005586:	3010      	adds	r0, #16
 8005588:	f7ff ff08 	bl	800539c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800558c:	0020      	movs	r0, r4
 800558e:	3024      	adds	r0, #36	@ 0x24
 8005590:	f7ff ff04 	bl	800539c <vListInitialise>
 8005594:	e7f2      	b.n	800557c <xQueueGenericReset+0x4e>

08005596 <xQueueGenericCreateStatic>:
	{
 8005596:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005598:	001c      	movs	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800559a:	2800      	cmp	r0, #0
 800559c:	d101      	bne.n	80055a2 <xQueueGenericCreateStatic+0xc>
 800559e:	b672      	cpsid	i
 80055a0:	e7fe      	b.n	80055a0 <xQueueGenericCreateStatic+0xa>
		configASSERT( pxStaticQueue != NULL );
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <xQueueGenericCreateStatic+0x14>
 80055a6:	b672      	cpsid	i
 80055a8:	e7fe      	b.n	80055a8 <xQueueGenericCreateStatic+0x12>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80055aa:	2a00      	cmp	r2, #0
 80055ac:	d003      	beq.n	80055b6 <xQueueGenericCreateStatic+0x20>
 80055ae:	2900      	cmp	r1, #0
 80055b0:	d105      	bne.n	80055be <xQueueGenericCreateStatic+0x28>
 80055b2:	b672      	cpsid	i
 80055b4:	e7fe      	b.n	80055b4 <xQueueGenericCreateStatic+0x1e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80055b6:	2900      	cmp	r1, #0
 80055b8:	d001      	beq.n	80055be <xQueueGenericCreateStatic+0x28>
 80055ba:	b672      	cpsid	i
 80055bc:	e7fe      	b.n	80055bc <xQueueGenericCreateStatic+0x26>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80055be:	2348      	movs	r3, #72	@ 0x48
 80055c0:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80055c2:	9b01      	ldr	r3, [sp, #4]
 80055c4:	2b48      	cmp	r3, #72	@ 0x48
 80055c6:	d001      	beq.n	80055cc <xQueueGenericCreateStatic+0x36>
 80055c8:	b672      	cpsid	i
 80055ca:	e7fe      	b.n	80055ca <xQueueGenericCreateStatic+0x34>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80055cc:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80055ce:	0023      	movs	r3, r4
 80055d0:	2501      	movs	r5, #1
 80055d2:	3346      	adds	r3, #70	@ 0x46
 80055d4:	701d      	strb	r5, [r3, #0]
	if( uxItemSize == ( UBaseType_t ) 0 )
 80055d6:	2900      	cmp	r1, #0
 80055d8:	d100      	bne.n	80055dc <xQueueGenericCreateStatic+0x46>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80055da:	0022      	movs	r2, r4
	pxNewQueue->uxLength = uxQueueLength;
 80055dc:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80055de:	6421      	str	r1, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80055e0:	0020      	movs	r0, r4
 80055e2:	2101      	movs	r1, #1
 80055e4:	6022      	str	r2, [r4, #0]
 80055e6:	f7ff ffa2 	bl	800552e <xQueueGenericReset>
	}
 80055ea:	0020      	movs	r0, r4
 80055ec:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

080055ee <xQueueGenericCreate>:
	{
 80055ee:	b570      	push	{r4, r5, r6, lr}
 80055f0:	0006      	movs	r6, r0
 80055f2:	000d      	movs	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80055f4:	2800      	cmp	r0, #0
 80055f6:	d101      	bne.n	80055fc <xQueueGenericCreate+0xe>
 80055f8:	b672      	cpsid	i
 80055fa:	e7fe      	b.n	80055fa <xQueueGenericCreate+0xc>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055fc:	0008      	movs	r0, r1
 80055fe:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005600:	3048      	adds	r0, #72	@ 0x48
 8005602:	f001 fb11 	bl	8006c28 <pvPortMalloc>
 8005606:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 8005608:	d00e      	beq.n	8005628 <xQueueGenericCreate+0x3a>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800560a:	0003      	movs	r3, r0
 800560c:	2200      	movs	r2, #0
 800560e:	3346      	adds	r3, #70	@ 0x46
 8005610:	701a      	strb	r2, [r3, #0]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005612:	0003      	movs	r3, r0
	if( uxItemSize == ( UBaseType_t ) 0 )
 8005614:	4295      	cmp	r5, r2
 8005616:	d000      	beq.n	800561a <xQueueGenericCreate+0x2c>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005618:	3348      	adds	r3, #72	@ 0x48
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800561a:	2101      	movs	r1, #1
 800561c:	0020      	movs	r0, r4
 800561e:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8005620:	63e6      	str	r6, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005622:	6425      	str	r5, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005624:	f7ff ff83 	bl	800552e <xQueueGenericReset>
	}
 8005628:	0020      	movs	r0, r4
 800562a:	bd70      	pop	{r4, r5, r6, pc}

0800562c <xQueueGenericSend>:
{
 800562c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800562e:	b085      	sub	sp, #20
 8005630:	0004      	movs	r4, r0
 8005632:	000f      	movs	r7, r1
 8005634:	001e      	movs	r6, r3
 8005636:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8005638:	2800      	cmp	r0, #0
 800563a:	d101      	bne.n	8005640 <xQueueGenericSend+0x14>
 800563c:	b672      	cpsid	i
 800563e:	e7fe      	b.n	800563e <xQueueGenericSend+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005640:	2900      	cmp	r1, #0
 8005642:	d104      	bne.n	800564e <xQueueGenericSend+0x22>
 8005644:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005646:	2b00      	cmp	r3, #0
 8005648:	d001      	beq.n	800564e <xQueueGenericSend+0x22>
 800564a:	b672      	cpsid	i
 800564c:	e7fe      	b.n	800564c <xQueueGenericSend+0x20>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800564e:	2e02      	cmp	r6, #2
 8005650:	d104      	bne.n	800565c <xQueueGenericSend+0x30>
 8005652:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005654:	2b01      	cmp	r3, #1
 8005656:	d001      	beq.n	800565c <xQueueGenericSend+0x30>
 8005658:	b672      	cpsid	i
 800565a:	e7fe      	b.n	800565a <xQueueGenericSend+0x2e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800565c:	f000 feaa 	bl	80063b4 <xTaskGetSchedulerState>
 8005660:	1e05      	subs	r5, r0, #0
 8005662:	d01b      	beq.n	800569c <xQueueGenericSend+0x70>
 8005664:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
 8005666:	f001 fa4b 	bl	8006b00 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800566a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800566c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800566e:	429a      	cmp	r2, r3
 8005670:	d219      	bcs.n	80056a6 <xQueueGenericSend+0x7a>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005672:	0032      	movs	r2, r6
 8005674:	0039      	movs	r1, r7
 8005676:	0020      	movs	r0, r4
 8005678:	f7ff feda 	bl	8005430 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800567c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <xQueueGenericSend+0x5e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005682:	0020      	movs	r0, r4
 8005684:	3024      	adds	r0, #36	@ 0x24
 8005686:	f000 fe19 	bl	80062bc <xTaskRemoveFromEventList>
 800568a:	2800      	cmp	r0, #0
 800568c:	d001      	beq.n	8005692 <xQueueGenericSend+0x66>
							queueYIELD_IF_USING_PREEMPTION();
 800568e:	f001 fa2b 	bl	8006ae8 <vPortYield>
				taskEXIT_CRITICAL();
 8005692:	f001 fa41 	bl	8006b18 <vPortExitCritical>
				return pdPASS;
 8005696:	2001      	movs	r0, #1
}
 8005698:	b005      	add	sp, #20
 800569a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800569c:	9b01      	ldr	r3, [sp, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d0e1      	beq.n	8005666 <xQueueGenericSend+0x3a>
 80056a2:	b672      	cpsid	i
 80056a4:	e7fe      	b.n	80056a4 <xQueueGenericSend+0x78>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056a6:	2e02      	cmp	r6, #2
 80056a8:	d0e3      	beq.n	8005672 <xQueueGenericSend+0x46>
				if( xTicksToWait == ( TickType_t ) 0 )
 80056aa:	9b01      	ldr	r3, [sp, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d103      	bne.n	80056b8 <xQueueGenericSend+0x8c>
					taskEXIT_CRITICAL();
 80056b0:	f001 fa32 	bl	8006b18 <vPortExitCritical>
					return errQUEUE_FULL;
 80056b4:	2000      	movs	r0, #0
 80056b6:	e7ef      	b.n	8005698 <xQueueGenericSend+0x6c>
				else if( xEntryTimeSet == pdFALSE )
 80056b8:	2d00      	cmp	r5, #0
 80056ba:	d102      	bne.n	80056c2 <xQueueGenericSend+0x96>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056bc:	a802      	add	r0, sp, #8
 80056be:	f000 fe37 	bl	8006330 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80056c2:	f001 fa29 	bl	8006b18 <vPortExitCritical>
		vTaskSuspendAll();
 80056c6:	f000 fc7d 	bl	8005fc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056ca:	f001 fa19 	bl	8006b00 <vPortEnterCritical>
 80056ce:	0022      	movs	r2, r4
 80056d0:	3244      	adds	r2, #68	@ 0x44
 80056d2:	7813      	ldrb	r3, [r2, #0]
 80056d4:	b25b      	sxtb	r3, r3
 80056d6:	3301      	adds	r3, #1
 80056d8:	d101      	bne.n	80056de <xQueueGenericSend+0xb2>
 80056da:	2300      	movs	r3, #0
 80056dc:	7013      	strb	r3, [r2, #0]
 80056de:	0022      	movs	r2, r4
 80056e0:	3245      	adds	r2, #69	@ 0x45
 80056e2:	7813      	ldrb	r3, [r2, #0]
 80056e4:	b25b      	sxtb	r3, r3
 80056e6:	3301      	adds	r3, #1
 80056e8:	d101      	bne.n	80056ee <xQueueGenericSend+0xc2>
 80056ea:	2300      	movs	r3, #0
 80056ec:	7013      	strb	r3, [r2, #0]
 80056ee:	f001 fa13 	bl	8006b18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056f2:	a901      	add	r1, sp, #4
 80056f4:	a802      	add	r0, sp, #8
 80056f6:	f000 fe27 	bl	8006348 <xTaskCheckForTimeOut>
 80056fa:	2800      	cmp	r0, #0
 80056fc:	d11f      	bne.n	800573e <xQueueGenericSend+0x112>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80056fe:	f001 f9ff 	bl	8006b00 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005702:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005704:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005706:	429a      	cmp	r2, r3
 8005708:	d110      	bne.n	800572c <xQueueGenericSend+0x100>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800570a:	f001 fa05 	bl	8006b18 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800570e:	0020      	movs	r0, r4
 8005710:	9901      	ldr	r1, [sp, #4]
 8005712:	3010      	adds	r0, #16
 8005714:	f000 fda8 	bl	8006268 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005718:	0020      	movs	r0, r4
 800571a:	f7ff fed3 	bl	80054c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800571e:	f000 fce5 	bl	80060ec <xTaskResumeAll>
 8005722:	2800      	cmp	r0, #0
 8005724:	d109      	bne.n	800573a <xQueueGenericSend+0x10e>
					portYIELD_WITHIN_API();
 8005726:	f001 f9df 	bl	8006ae8 <vPortYield>
 800572a:	e006      	b.n	800573a <xQueueGenericSend+0x10e>
	taskEXIT_CRITICAL();
 800572c:	f001 f9f4 	bl	8006b18 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8005730:	0020      	movs	r0, r4
 8005732:	f7ff fec7 	bl	80054c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005736:	f000 fcd9 	bl	80060ec <xTaskResumeAll>
 800573a:	2501      	movs	r5, #1
 800573c:	e793      	b.n	8005666 <xQueueGenericSend+0x3a>
			prvUnlockQueue( pxQueue );
 800573e:	0020      	movs	r0, r4
 8005740:	f7ff fec0 	bl	80054c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005744:	f000 fcd2 	bl	80060ec <xTaskResumeAll>
			return errQUEUE_FULL;
 8005748:	e7b4      	b.n	80056b4 <xQueueGenericSend+0x88>

0800574a <xQueueCreateMutexStatic>:
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800574a:	2200      	movs	r2, #0
	{
 800574c:	b513      	push	{r0, r1, r4, lr}
 800574e:	000b      	movs	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005750:	9000      	str	r0, [sp, #0]
 8005752:	0011      	movs	r1, r2
 8005754:	2001      	movs	r0, #1
 8005756:	f7ff ff1e 	bl	8005596 <xQueueGenericCreateStatic>
 800575a:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 800575c:	d007      	beq.n	800576e <xQueueCreateMutexStatic+0x24>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800575e:	2100      	movs	r1, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005760:	000b      	movs	r3, r1
 8005762:	000a      	movs	r2, r1
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005764:	6081      	str	r1, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005766:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005768:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800576a:	f7ff ff5f 	bl	800562c <xQueueGenericSend>
	}
 800576e:	0020      	movs	r0, r4
 8005770:	bd16      	pop	{r1, r2, r4, pc}

08005772 <xQueueCreateMutex>:
	{
 8005772:	b570      	push	{r4, r5, r6, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005774:	2048      	movs	r0, #72	@ 0x48
 8005776:	f001 fa57 	bl	8006c28 <pvPortMalloc>
 800577a:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 800577c:	d012      	beq.n	80057a4 <xQueueCreateMutex+0x32>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800577e:	0003      	movs	r3, r0
 8005780:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 8005782:	2101      	movs	r1, #1
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005784:	3346      	adds	r3, #70	@ 0x46
 8005786:	701d      	strb	r5, [r3, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8005788:	63c1      	str	r1, [r0, #60]	@ 0x3c
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800578a:	6000      	str	r0, [r0, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 800578c:	6405      	str	r5, [r0, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800578e:	f7ff fece 	bl	800552e <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005792:	002b      	movs	r3, r5
 8005794:	002a      	movs	r2, r5
 8005796:	0029      	movs	r1, r5
 8005798:	0020      	movs	r0, r4
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800579a:	60a5      	str	r5, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800579c:	6025      	str	r5, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800579e:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80057a0:	f7ff ff44 	bl	800562c <xQueueGenericSend>
	}
 80057a4:	0020      	movs	r0, r4
 80057a6:	bd70      	pop	{r4, r5, r6, pc}

080057a8 <xQueueGenericSendFromISR>:
{
 80057a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057aa:	b085      	sub	sp, #20
 80057ac:	0004      	movs	r4, r0
 80057ae:	0017      	movs	r7, r2
 80057b0:	001e      	movs	r6, r3
 80057b2:	9101      	str	r1, [sp, #4]
	configASSERT( pxQueue );
 80057b4:	2800      	cmp	r0, #0
 80057b6:	d101      	bne.n	80057bc <xQueueGenericSendFromISR+0x14>
 80057b8:	b672      	cpsid	i
 80057ba:	e7fe      	b.n	80057ba <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057bc:	9b01      	ldr	r3, [sp, #4]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d104      	bne.n	80057cc <xQueueGenericSendFromISR+0x24>
 80057c2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d001      	beq.n	80057cc <xQueueGenericSendFromISR+0x24>
 80057c8:	b672      	cpsid	i
 80057ca:	e7fe      	b.n	80057ca <xQueueGenericSendFromISR+0x22>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057cc:	2e02      	cmp	r6, #2
 80057ce:	d104      	bne.n	80057da <xQueueGenericSendFromISR+0x32>
 80057d0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d001      	beq.n	80057da <xQueueGenericSendFromISR+0x32>
 80057d6:	b672      	cpsid	i
 80057d8:	e7fe      	b.n	80057d8 <xQueueGenericSendFromISR+0x30>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057da:	f001 f9ab 	bl	8006b34 <ulSetInterruptMaskFromISR>
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057de:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80057e0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057e2:	9003      	str	r0, [sp, #12]
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d302      	bcc.n	80057ee <xQueueGenericSendFromISR+0x46>
			xReturn = errQUEUE_FULL;
 80057e8:	2500      	movs	r5, #0
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057ea:	2e02      	cmp	r6, #2
 80057ec:	d11a      	bne.n	8005824 <xQueueGenericSendFromISR+0x7c>
			const int8_t cTxLock = pxQueue->cTxLock;
 80057ee:	0023      	movs	r3, r4
 80057f0:	3345      	adds	r3, #69	@ 0x45
 80057f2:	9302      	str	r3, [sp, #8]
 80057f4:	781d      	ldrb	r5, [r3, #0]
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80057f6:	0032      	movs	r2, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 80057f8:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80057fa:	0020      	movs	r0, r4
 80057fc:	9901      	ldr	r1, [sp, #4]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057fe:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005800:	f7ff fe16 	bl	8005430 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8005804:	1c6b      	adds	r3, r5, #1
 8005806:	d113      	bne.n	8005830 <xQueueGenericSendFromISR+0x88>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005808:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800580a:	2b00      	cmp	r3, #0
 800580c:	d009      	beq.n	8005822 <xQueueGenericSendFromISR+0x7a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800580e:	0020      	movs	r0, r4
 8005810:	3024      	adds	r0, #36	@ 0x24
 8005812:	f000 fd53 	bl	80062bc <xTaskRemoveFromEventList>
 8005816:	2800      	cmp	r0, #0
 8005818:	d003      	beq.n	8005822 <xQueueGenericSendFromISR+0x7a>
							if( pxHigherPriorityTaskWoken != NULL )
 800581a:	2f00      	cmp	r7, #0
 800581c:	d001      	beq.n	8005822 <xQueueGenericSendFromISR+0x7a>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800581e:	2301      	movs	r3, #1
 8005820:	603b      	str	r3, [r7, #0]
			xReturn = pdPASS;
 8005822:	2501      	movs	r5, #1
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005824:	9803      	ldr	r0, [sp, #12]
 8005826:	f001 f989 	bl	8006b3c <vClearInterruptMaskFromISR>
}
 800582a:	0028      	movs	r0, r5
 800582c:	b005      	add	sp, #20
 800582e:	bdf0      	pop	{r4, r5, r6, r7, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005830:	9b02      	ldr	r3, [sp, #8]
 8005832:	3501      	adds	r5, #1
 8005834:	b26d      	sxtb	r5, r5
 8005836:	701d      	strb	r5, [r3, #0]
 8005838:	e7f3      	b.n	8005822 <xQueueGenericSendFromISR+0x7a>

0800583a <xQueueGiveFromISR>:
{
 800583a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800583c:	0004      	movs	r4, r0
 800583e:	000d      	movs	r5, r1
	configASSERT( pxQueue );
 8005840:	2800      	cmp	r0, #0
 8005842:	d101      	bne.n	8005848 <xQueueGiveFromISR+0xe>
 8005844:	b672      	cpsid	i
 8005846:	e7fe      	b.n	8005846 <xQueueGiveFromISR+0xc>
	configASSERT( pxQueue->uxItemSize == 0 );
 8005848:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800584a:	2b00      	cmp	r3, #0
 800584c:	d001      	beq.n	8005852 <xQueueGiveFromISR+0x18>
 800584e:	b672      	cpsid	i
 8005850:	e7fe      	b.n	8005850 <xQueueGiveFromISR+0x16>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005852:	6803      	ldr	r3, [r0, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d104      	bne.n	8005862 <xQueueGiveFromISR+0x28>
 8005858:	6883      	ldr	r3, [r0, #8]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d001      	beq.n	8005862 <xQueueGiveFromISR+0x28>
 800585e:	b672      	cpsid	i
 8005860:	e7fe      	b.n	8005860 <xQueueGiveFromISR+0x26>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005862:	f001 f967 	bl	8006b34 <ulSetInterruptMaskFromISR>
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005866:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005868:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800586a:	0006      	movs	r6, r0
			xReturn = errQUEUE_FULL;
 800586c:	2700      	movs	r7, #0
		if( uxMessagesWaiting < pxQueue->uxLength )
 800586e:	4293      	cmp	r3, r2
 8005870:	d915      	bls.n	800589e <xQueueGiveFromISR+0x64>
			const int8_t cTxLock = pxQueue->cTxLock;
 8005872:	0021      	movs	r1, r4
 8005874:	3145      	adds	r1, #69	@ 0x45
 8005876:	780b      	ldrb	r3, [r1, #0]
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005878:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 800587a:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800587c:	63a2      	str	r2, [r4, #56]	@ 0x38
			if( cTxLock == queueUNLOCKED )
 800587e:	1c5a      	adds	r2, r3, #1
 8005880:	d112      	bne.n	80058a8 <xQueueGiveFromISR+0x6e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005882:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005884:	42bb      	cmp	r3, r7
 8005886:	d009      	beq.n	800589c <xQueueGiveFromISR+0x62>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005888:	0020      	movs	r0, r4
 800588a:	3024      	adds	r0, #36	@ 0x24
 800588c:	f000 fd16 	bl	80062bc <xTaskRemoveFromEventList>
 8005890:	42b8      	cmp	r0, r7
 8005892:	d003      	beq.n	800589c <xQueueGiveFromISR+0x62>
							if( pxHigherPriorityTaskWoken != NULL )
 8005894:	42bd      	cmp	r5, r7
 8005896:	d001      	beq.n	800589c <xQueueGiveFromISR+0x62>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005898:	2301      	movs	r3, #1
 800589a:	602b      	str	r3, [r5, #0]
			xReturn = pdPASS;
 800589c:	2701      	movs	r7, #1
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800589e:	0030      	movs	r0, r6
 80058a0:	f001 f94c 	bl	8006b3c <vClearInterruptMaskFromISR>
}
 80058a4:	0038      	movs	r0, r7
 80058a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80058a8:	3301      	adds	r3, #1
 80058aa:	b25b      	sxtb	r3, r3
 80058ac:	700b      	strb	r3, [r1, #0]
 80058ae:	e7f5      	b.n	800589c <xQueueGiveFromISR+0x62>

080058b0 <xQueueReceive>:
{
 80058b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058b2:	b085      	sub	sp, #20
 80058b4:	0004      	movs	r4, r0
 80058b6:	000e      	movs	r6, r1
 80058b8:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80058ba:	2800      	cmp	r0, #0
 80058bc:	d101      	bne.n	80058c2 <xQueueReceive+0x12>
 80058be:	b672      	cpsid	i
 80058c0:	e7fe      	b.n	80058c0 <xQueueReceive+0x10>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058c2:	2900      	cmp	r1, #0
 80058c4:	d104      	bne.n	80058d0 <xQueueReceive+0x20>
 80058c6:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d001      	beq.n	80058d0 <xQueueReceive+0x20>
 80058cc:	b672      	cpsid	i
 80058ce:	e7fe      	b.n	80058ce <xQueueReceive+0x1e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80058d0:	f000 fd70 	bl	80063b4 <xTaskGetSchedulerState>
 80058d4:	1e05      	subs	r5, r0, #0
 80058d6:	d01b      	beq.n	8005910 <xQueueReceive+0x60>
 80058d8:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
 80058da:	f001 f911 	bl	8006b00 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058de:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058e0:	2f00      	cmp	r7, #0
 80058e2:	d01a      	beq.n	800591a <xQueueReceive+0x6a>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80058e4:	0031      	movs	r1, r6
 80058e6:	0020      	movs	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80058e8:	3f01      	subs	r7, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80058ea:	f7ff fdd9 	bl	80054a0 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80058ee:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058f0:	6923      	ldr	r3, [r4, #16]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d007      	beq.n	8005906 <xQueueReceive+0x56>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058f6:	0020      	movs	r0, r4
 80058f8:	3010      	adds	r0, #16
 80058fa:	f000 fcdf 	bl	80062bc <xTaskRemoveFromEventList>
 80058fe:	2800      	cmp	r0, #0
 8005900:	d001      	beq.n	8005906 <xQueueReceive+0x56>
						queueYIELD_IF_USING_PREEMPTION();
 8005902:	f001 f8f1 	bl	8006ae8 <vPortYield>
				taskEXIT_CRITICAL();
 8005906:	f001 f907 	bl	8006b18 <vPortExitCritical>
				return pdPASS;
 800590a:	2001      	movs	r0, #1
}
 800590c:	b005      	add	sp, #20
 800590e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005910:	9b01      	ldr	r3, [sp, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0e1      	beq.n	80058da <xQueueReceive+0x2a>
 8005916:	b672      	cpsid	i
 8005918:	e7fe      	b.n	8005918 <xQueueReceive+0x68>
				if( xTicksToWait == ( TickType_t ) 0 )
 800591a:	9b01      	ldr	r3, [sp, #4]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d103      	bne.n	8005928 <xQueueReceive+0x78>
					taskEXIT_CRITICAL();
 8005920:	f001 f8fa 	bl	8006b18 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8005924:	2000      	movs	r0, #0
 8005926:	e7f1      	b.n	800590c <xQueueReceive+0x5c>
				else if( xEntryTimeSet == pdFALSE )
 8005928:	2d00      	cmp	r5, #0
 800592a:	d102      	bne.n	8005932 <xQueueReceive+0x82>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800592c:	a802      	add	r0, sp, #8
 800592e:	f000 fcff 	bl	8006330 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8005932:	f001 f8f1 	bl	8006b18 <vPortExitCritical>
		vTaskSuspendAll();
 8005936:	f000 fb45 	bl	8005fc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800593a:	f001 f8e1 	bl	8006b00 <vPortEnterCritical>
 800593e:	0022      	movs	r2, r4
 8005940:	3244      	adds	r2, #68	@ 0x44
 8005942:	7813      	ldrb	r3, [r2, #0]
 8005944:	b25b      	sxtb	r3, r3
 8005946:	3301      	adds	r3, #1
 8005948:	d101      	bne.n	800594e <xQueueReceive+0x9e>
 800594a:	2300      	movs	r3, #0
 800594c:	7013      	strb	r3, [r2, #0]
 800594e:	0022      	movs	r2, r4
 8005950:	3245      	adds	r2, #69	@ 0x45
 8005952:	7813      	ldrb	r3, [r2, #0]
 8005954:	b25b      	sxtb	r3, r3
 8005956:	3301      	adds	r3, #1
 8005958:	d101      	bne.n	800595e <xQueueReceive+0xae>
 800595a:	2300      	movs	r3, #0
 800595c:	7013      	strb	r3, [r2, #0]
 800595e:	f001 f8db 	bl	8006b18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005962:	a901      	add	r1, sp, #4
 8005964:	a802      	add	r0, sp, #8
 8005966:	f000 fcef 	bl	8006348 <xTaskCheckForTimeOut>
 800596a:	2800      	cmp	r0, #0
 800596c:	d11a      	bne.n	80059a4 <xQueueReceive+0xf4>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800596e:	0020      	movs	r0, r4
 8005970:	f7ff fd54 	bl	800541c <prvIsQueueEmpty>
 8005974:	2800      	cmp	r0, #0
 8005976:	d00f      	beq.n	8005998 <xQueueReceive+0xe8>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005978:	0020      	movs	r0, r4
 800597a:	9901      	ldr	r1, [sp, #4]
 800597c:	3024      	adds	r0, #36	@ 0x24
 800597e:	f000 fc73 	bl	8006268 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005982:	0020      	movs	r0, r4
 8005984:	f7ff fd9e 	bl	80054c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005988:	f000 fbb0 	bl	80060ec <xTaskResumeAll>
 800598c:	2800      	cmp	r0, #0
 800598e:	d101      	bne.n	8005994 <xQueueReceive+0xe4>
					portYIELD_WITHIN_API();
 8005990:	f001 f8aa 	bl	8006ae8 <vPortYield>
 8005994:	2501      	movs	r5, #1
 8005996:	e7a0      	b.n	80058da <xQueueReceive+0x2a>
				prvUnlockQueue( pxQueue );
 8005998:	0020      	movs	r0, r4
 800599a:	f7ff fd93 	bl	80054c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800599e:	f000 fba5 	bl	80060ec <xTaskResumeAll>
 80059a2:	e7f7      	b.n	8005994 <xQueueReceive+0xe4>
			prvUnlockQueue( pxQueue );
 80059a4:	0020      	movs	r0, r4
 80059a6:	f7ff fd8d 	bl	80054c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80059aa:	f000 fb9f 	bl	80060ec <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059ae:	0020      	movs	r0, r4
 80059b0:	f7ff fd34 	bl	800541c <prvIsQueueEmpty>
 80059b4:	2800      	cmp	r0, #0
 80059b6:	d0ed      	beq.n	8005994 <xQueueReceive+0xe4>
 80059b8:	e7b4      	b.n	8005924 <xQueueReceive+0x74>

080059ba <xQueueSemaphoreTake>:
{
 80059ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059bc:	b085      	sub	sp, #20
 80059be:	1e04      	subs	r4, r0, #0
 80059c0:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 80059c2:	d101      	bne.n	80059c8 <xQueueSemaphoreTake+0xe>
 80059c4:	b672      	cpsid	i
 80059c6:	e7fe      	b.n	80059c6 <xQueueSemaphoreTake+0xc>
	configASSERT( pxQueue->uxItemSize == 0 );
 80059c8:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 80059ca:	2d00      	cmp	r5, #0
 80059cc:	d001      	beq.n	80059d2 <xQueueSemaphoreTake+0x18>
 80059ce:	b672      	cpsid	i
 80059d0:	e7fe      	b.n	80059d0 <xQueueSemaphoreTake+0x16>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80059d2:	f000 fcef 	bl	80063b4 <xTaskGetSchedulerState>
 80059d6:	1e06      	subs	r6, r0, #0
 80059d8:	d020      	beq.n	8005a1c <xQueueSemaphoreTake+0x62>
 80059da:	002e      	movs	r6, r5
 80059dc:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 80059de:	f001 f88f 	bl	8006b00 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80059e2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d01e      	beq.n	8005a26 <xQueueSemaphoreTake+0x6c>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80059e8:	3b01      	subs	r3, #1
 80059ea:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80059ec:	6823      	ldr	r3, [r4, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d102      	bne.n	80059f8 <xQueueSemaphoreTake+0x3e>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80059f2:	f000 fd9f 	bl	8006534 <pvTaskIncrementMutexHeldCount>
 80059f6:	60a0      	str	r0, [r4, #8]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059f8:	6923      	ldr	r3, [r4, #16]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d007      	beq.n	8005a0e <xQueueSemaphoreTake+0x54>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059fe:	0020      	movs	r0, r4
 8005a00:	3010      	adds	r0, #16
 8005a02:	f000 fc5b 	bl	80062bc <xTaskRemoveFromEventList>
 8005a06:	2800      	cmp	r0, #0
 8005a08:	d001      	beq.n	8005a0e <xQueueSemaphoreTake+0x54>
						queueYIELD_IF_USING_PREEMPTION();
 8005a0a:	f001 f86d 	bl	8006ae8 <vPortYield>
				taskEXIT_CRITICAL();
 8005a0e:	f001 f883 	bl	8006b18 <vPortExitCritical>
				return pdPASS;
 8005a12:	2001      	movs	r0, #1
}
 8005a14:	b005      	add	sp, #20
 8005a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a18:	0035      	movs	r5, r6
 8005a1a:	e7df      	b.n	80059dc <xQueueSemaphoreTake+0x22>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a1c:	9b01      	ldr	r3, [sp, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d0fa      	beq.n	8005a18 <xQueueSemaphoreTake+0x5e>
 8005a22:	b672      	cpsid	i
 8005a24:	e7fe      	b.n	8005a24 <xQueueSemaphoreTake+0x6a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a26:	9b01      	ldr	r3, [sp, #4]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d103      	bne.n	8005a34 <xQueueSemaphoreTake+0x7a>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005a2c:	2d00      	cmp	r5, #0
 8005a2e:	d062      	beq.n	8005af6 <xQueueSemaphoreTake+0x13c>
 8005a30:	b672      	cpsid	i
 8005a32:	e7fe      	b.n	8005a32 <xQueueSemaphoreTake+0x78>
				else if( xEntryTimeSet == pdFALSE )
 8005a34:	2e00      	cmp	r6, #0
 8005a36:	d102      	bne.n	8005a3e <xQueueSemaphoreTake+0x84>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a38:	a802      	add	r0, sp, #8
 8005a3a:	f000 fc79 	bl	8006330 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8005a3e:	f001 f86b 	bl	8006b18 <vPortExitCritical>
		vTaskSuspendAll();
 8005a42:	f000 fabf 	bl	8005fc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a46:	f001 f85b 	bl	8006b00 <vPortEnterCritical>
 8005a4a:	0022      	movs	r2, r4
 8005a4c:	3244      	adds	r2, #68	@ 0x44
 8005a4e:	7813      	ldrb	r3, [r2, #0]
 8005a50:	b25b      	sxtb	r3, r3
 8005a52:	3301      	adds	r3, #1
 8005a54:	d101      	bne.n	8005a5a <xQueueSemaphoreTake+0xa0>
 8005a56:	2300      	movs	r3, #0
 8005a58:	7013      	strb	r3, [r2, #0]
 8005a5a:	0022      	movs	r2, r4
 8005a5c:	3245      	adds	r2, #69	@ 0x45
 8005a5e:	7813      	ldrb	r3, [r2, #0]
 8005a60:	b25b      	sxtb	r3, r3
 8005a62:	3301      	adds	r3, #1
 8005a64:	d101      	bne.n	8005a6a <xQueueSemaphoreTake+0xb0>
 8005a66:	2300      	movs	r3, #0
 8005a68:	7013      	strb	r3, [r2, #0]
 8005a6a:	f001 f855 	bl	8006b18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a6e:	a901      	add	r1, sp, #4
 8005a70:	a802      	add	r0, sp, #8
 8005a72:	f000 fc69 	bl	8006348 <xTaskCheckForTimeOut>
 8005a76:	2800      	cmp	r0, #0
 8005a78:	d125      	bne.n	8005ac6 <xQueueSemaphoreTake+0x10c>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a7a:	0020      	movs	r0, r4
 8005a7c:	f7ff fcce 	bl	800541c <prvIsQueueEmpty>
 8005a80:	2800      	cmp	r0, #0
 8005a82:	d01a      	beq.n	8005aba <xQueueSemaphoreTake+0x100>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a84:	6823      	ldr	r3, [r4, #0]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d107      	bne.n	8005a9a <xQueueSemaphoreTake+0xe0>
						taskENTER_CRITICAL();
 8005a8a:	f001 f839 	bl	8006b00 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005a8e:	68a0      	ldr	r0, [r4, #8]
 8005a90:	f000 fca0 	bl	80063d4 <xTaskPriorityInherit>
 8005a94:	0005      	movs	r5, r0
						taskEXIT_CRITICAL();
 8005a96:	f001 f83f 	bl	8006b18 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a9a:	0020      	movs	r0, r4
 8005a9c:	9901      	ldr	r1, [sp, #4]
 8005a9e:	3024      	adds	r0, #36	@ 0x24
 8005aa0:	f000 fbe2 	bl	8006268 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005aa4:	0020      	movs	r0, r4
 8005aa6:	f7ff fd0d 	bl	80054c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005aaa:	f000 fb1f 	bl	80060ec <xTaskResumeAll>
 8005aae:	2800      	cmp	r0, #0
 8005ab0:	d101      	bne.n	8005ab6 <xQueueSemaphoreTake+0xfc>
					portYIELD_WITHIN_API();
 8005ab2:	f001 f819 	bl	8006ae8 <vPortYield>
 8005ab6:	003e      	movs	r6, r7
 8005ab8:	e791      	b.n	80059de <xQueueSemaphoreTake+0x24>
				prvUnlockQueue( pxQueue );
 8005aba:	0020      	movs	r0, r4
 8005abc:	f7ff fd02 	bl	80054c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ac0:	f000 fb14 	bl	80060ec <xTaskResumeAll>
 8005ac4:	e7f7      	b.n	8005ab6 <xQueueSemaphoreTake+0xfc>
			prvUnlockQueue( pxQueue );
 8005ac6:	0020      	movs	r0, r4
 8005ac8:	f7ff fcfc 	bl	80054c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005acc:	f000 fb0e 	bl	80060ec <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ad0:	0020      	movs	r0, r4
 8005ad2:	f7ff fca3 	bl	800541c <prvIsQueueEmpty>
 8005ad6:	2800      	cmp	r0, #0
 8005ad8:	d0ed      	beq.n	8005ab6 <xQueueSemaphoreTake+0xfc>
					if( xInheritanceOccurred != pdFALSE )
 8005ada:	2d00      	cmp	r5, #0
 8005adc:	d00d      	beq.n	8005afa <xQueueSemaphoreTake+0x140>
						taskENTER_CRITICAL();
 8005ade:	f001 f80f 	bl	8006b00 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005ae2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005ae4:	2900      	cmp	r1, #0
 8005ae6:	d003      	beq.n	8005af0 <xQueueSemaphoreTake+0x136>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005ae8:	2107      	movs	r1, #7
 8005aea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	1ac9      	subs	r1, r1, r3
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005af0:	68a0      	ldr	r0, [r4, #8]
 8005af2:	f000 fce3 	bl	80064bc <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8005af6:	f001 f80f 	bl	8006b18 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8005afa:	2000      	movs	r0, #0
 8005afc:	e78a      	b.n	8005a14 <xQueueSemaphoreTake+0x5a>

08005afe <xQueueReceiveFromISR>:
{
 8005afe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b00:	b085      	sub	sp, #20
 8005b02:	0004      	movs	r4, r0
 8005b04:	0016      	movs	r6, r2
 8005b06:	9101      	str	r1, [sp, #4]
	configASSERT( pxQueue );
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	d101      	bne.n	8005b10 <xQueueReceiveFromISR+0x12>
 8005b0c:	b672      	cpsid	i
 8005b0e:	e7fe      	b.n	8005b0e <xQueueReceiveFromISR+0x10>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b10:	9b01      	ldr	r3, [sp, #4]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d104      	bne.n	8005b20 <xQueueReceiveFromISR+0x22>
 8005b16:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <xQueueReceiveFromISR+0x22>
 8005b1c:	b672      	cpsid	i
 8005b1e:	e7fe      	b.n	8005b1e <xQueueReceiveFromISR+0x20>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005b20:	f001 f808 	bl	8006b34 <ulSetInterruptMaskFromISR>
			xReturn = pdFAIL;
 8005b24:	2500      	movs	r5, #0
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b26:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005b28:	9003      	str	r0, [sp, #12]
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b2a:	42af      	cmp	r7, r5
 8005b2c:	d01a      	beq.n	8005b64 <xQueueReceiveFromISR+0x66>
			const int8_t cRxLock = pxQueue->cRxLock;
 8005b2e:	0023      	movs	r3, r4
 8005b30:	3344      	adds	r3, #68	@ 0x44
 8005b32:	9302      	str	r3, [sp, #8]
 8005b34:	781d      	ldrb	r5, [r3, #0]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005b36:	0020      	movs	r0, r4
 8005b38:	9901      	ldr	r1, [sp, #4]
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005b3a:	3f01      	subs	r7, #1
			const int8_t cRxLock = pxQueue->cRxLock;
 8005b3c:	b26d      	sxtb	r5, r5
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005b3e:	f7ff fcaf 	bl	80054a0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005b42:	63a7      	str	r7, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8005b44:	1c6b      	adds	r3, r5, #1
 8005b46:	d113      	bne.n	8005b70 <xQueueReceiveFromISR+0x72>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b48:	6923      	ldr	r3, [r4, #16]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d009      	beq.n	8005b62 <xQueueReceiveFromISR+0x64>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b4e:	0020      	movs	r0, r4
 8005b50:	3010      	adds	r0, #16
 8005b52:	f000 fbb3 	bl	80062bc <xTaskRemoveFromEventList>
 8005b56:	2800      	cmp	r0, #0
 8005b58:	d003      	beq.n	8005b62 <xQueueReceiveFromISR+0x64>
						if( pxHigherPriorityTaskWoken != NULL )
 8005b5a:	2e00      	cmp	r6, #0
 8005b5c:	d001      	beq.n	8005b62 <xQueueReceiveFromISR+0x64>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	6033      	str	r3, [r6, #0]
			xReturn = pdPASS;
 8005b62:	2501      	movs	r5, #1
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005b64:	9803      	ldr	r0, [sp, #12]
 8005b66:	f000 ffe9 	bl	8006b3c <vClearInterruptMaskFromISR>
}
 8005b6a:	0028      	movs	r0, r5
 8005b6c:	b005      	add	sp, #20
 8005b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005b70:	9b02      	ldr	r3, [sp, #8]
 8005b72:	3501      	adds	r5, #1
 8005b74:	b26d      	sxtb	r5, r5
 8005b76:	701d      	strb	r5, [r3, #0]
 8005b78:	e7f3      	b.n	8005b62 <xQueueReceiveFromISR+0x64>
	...

08005b7c <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005b7c:	2300      	movs	r3, #0
	{
 8005b7e:	b570      	push	{r4, r5, r6, lr}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005b80:	4a06      	ldr	r2, [pc, #24]	@ (8005b9c <vQueueAddToRegistry+0x20>)
 8005b82:	00dd      	lsls	r5, r3, #3
 8005b84:	18ac      	adds	r4, r5, r2
 8005b86:	6826      	ldr	r6, [r4, #0]
 8005b88:	2e00      	cmp	r6, #0
 8005b8a:	d102      	bne.n	8005b92 <vQueueAddToRegistry+0x16>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005b8c:	50a9      	str	r1, [r5, r2]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005b8e:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005b90:	bd70      	pop	{r4, r5, r6, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005b92:	3301      	adds	r3, #1
 8005b94:	2b0a      	cmp	r3, #10
 8005b96:	d1f4      	bne.n	8005b82 <vQueueAddToRegistry+0x6>
 8005b98:	e7fa      	b.n	8005b90 <vQueueAddToRegistry+0x14>
 8005b9a:	46c0      	nop			@ (mov r8, r8)
 8005b9c:	20000818 	.word	0x20000818

08005ba0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ba0:	b570      	push	{r4, r5, r6, lr}
 8005ba2:	0004      	movs	r4, r0
 8005ba4:	0016      	movs	r6, r2
 8005ba6:	000d      	movs	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005ba8:	f000 ffaa 	bl	8006b00 <vPortEnterCritical>
 8005bac:	0022      	movs	r2, r4
 8005bae:	3244      	adds	r2, #68	@ 0x44
 8005bb0:	7813      	ldrb	r3, [r2, #0]
 8005bb2:	b25b      	sxtb	r3, r3
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	d101      	bne.n	8005bbc <vQueueWaitForMessageRestricted+0x1c>
 8005bb8:	2300      	movs	r3, #0
 8005bba:	7013      	strb	r3, [r2, #0]
 8005bbc:	0022      	movs	r2, r4
 8005bbe:	3245      	adds	r2, #69	@ 0x45
 8005bc0:	7813      	ldrb	r3, [r2, #0]
 8005bc2:	b25b      	sxtb	r3, r3
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	d101      	bne.n	8005bcc <vQueueWaitForMessageRestricted+0x2c>
 8005bc8:	2300      	movs	r3, #0
 8005bca:	7013      	strb	r3, [r2, #0]
 8005bcc:	f000 ffa4 	bl	8006b18 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005bd0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d105      	bne.n	8005be2 <vQueueWaitForMessageRestricted+0x42>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005bd6:	0020      	movs	r0, r4
 8005bd8:	0032      	movs	r2, r6
 8005bda:	0029      	movs	r1, r5
 8005bdc:	3024      	adds	r0, #36	@ 0x24
 8005bde:	f000 fb55 	bl	800628c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005be2:	0020      	movs	r0, r4
 8005be4:	f7ff fc6e 	bl	80054c4 <prvUnlockQueue>
	}
 8005be8:	bd70      	pop	{r4, r5, r6, pc}
	...

08005bec <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005bec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bee:	0004      	movs	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005bf0:	f000 ff86 	bl	8006b00 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005bf4:	4b2a      	ldr	r3, [pc, #168]	@ (8005ca0 <prvAddNewTaskToReadyList+0xb4>)
		if( pxCurrentTCB == NULL )
 8005bf6:	4d2b      	ldr	r5, [pc, #172]	@ (8005ca4 <prvAddNewTaskToReadyList+0xb8>)
		uxCurrentNumberOfTasks++;
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	4e2b      	ldr	r6, [pc, #172]	@ (8005ca8 <prvAddNewTaskToReadyList+0xbc>)
 8005bfc:	3201      	adds	r2, #1
 8005bfe:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8005c00:	682f      	ldr	r7, [r5, #0]
 8005c02:	2f00      	cmp	r7, #0
 8005c04:	d140      	bne.n	8005c88 <prvAddNewTaskToReadyList+0x9c>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005c06:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d11e      	bne.n	8005c4c <prvAddNewTaskToReadyList+0x60>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005c0e:	2014      	movs	r0, #20
 8005c10:	4378      	muls	r0, r7
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c12:	3701      	adds	r7, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005c14:	1830      	adds	r0, r6, r0
 8005c16:	f7ff fbc1 	bl	800539c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c1a:	2f07      	cmp	r7, #7
 8005c1c:	d1f7      	bne.n	8005c0e <prvAddNewTaskToReadyList+0x22>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005c1e:	4f23      	ldr	r7, [pc, #140]	@ (8005cac <prvAddNewTaskToReadyList+0xc0>)
 8005c20:	0038      	movs	r0, r7
 8005c22:	f7ff fbbb 	bl	800539c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005c26:	4b22      	ldr	r3, [pc, #136]	@ (8005cb0 <prvAddNewTaskToReadyList+0xc4>)
 8005c28:	0018      	movs	r0, r3
 8005c2a:	9301      	str	r3, [sp, #4]
 8005c2c:	f7ff fbb6 	bl	800539c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005c30:	4820      	ldr	r0, [pc, #128]	@ (8005cb4 <prvAddNewTaskToReadyList+0xc8>)
 8005c32:	f7ff fbb3 	bl	800539c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005c36:	4820      	ldr	r0, [pc, #128]	@ (8005cb8 <prvAddNewTaskToReadyList+0xcc>)
 8005c38:	f7ff fbb0 	bl	800539c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005c3c:	481f      	ldr	r0, [pc, #124]	@ (8005cbc <prvAddNewTaskToReadyList+0xd0>)
 8005c3e:	f7ff fbad 	bl	800539c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005c42:	4b1f      	ldr	r3, [pc, #124]	@ (8005cc0 <prvAddNewTaskToReadyList+0xd4>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005c44:	9a01      	ldr	r2, [sp, #4]
	pxDelayedTaskList = &xDelayedTaskList1;
 8005c46:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005c48:	4b1e      	ldr	r3, [pc, #120]	@ (8005cc4 <prvAddNewTaskToReadyList+0xd8>)
 8005c4a:	601a      	str	r2, [r3, #0]
		uxTaskNumber++;
 8005c4c:	4a1e      	ldr	r2, [pc, #120]	@ (8005cc8 <prvAddNewTaskToReadyList+0xdc>)
 8005c4e:	6813      	ldr	r3, [r2, #0]
 8005c50:	3301      	adds	r3, #1
 8005c52:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8005c54:	4b1d      	ldr	r3, [pc, #116]	@ (8005ccc <prvAddNewTaskToReadyList+0xe0>)
 8005c56:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005c58:	6819      	ldr	r1, [r3, #0]
 8005c5a:	428a      	cmp	r2, r1
 8005c5c:	d900      	bls.n	8005c60 <prvAddNewTaskToReadyList+0x74>
 8005c5e:	601a      	str	r2, [r3, #0]
 8005c60:	2314      	movs	r3, #20
 8005c62:	4353      	muls	r3, r2
 8005c64:	1d21      	adds	r1, r4, #4
 8005c66:	18f0      	adds	r0, r6, r3
 8005c68:	f7ff fba6 	bl	80053b8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8005c6c:	f000 ff54 	bl	8006b18 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8005c70:	4b17      	ldr	r3, [pc, #92]	@ (8005cd0 <prvAddNewTaskToReadyList+0xe4>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d006      	beq.n	8005c86 <prvAddNewTaskToReadyList+0x9a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c78:	682b      	ldr	r3, [r5, #0]
 8005c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c7c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d201      	bcs.n	8005c86 <prvAddNewTaskToReadyList+0x9a>
			taskYIELD_IF_USING_PREEMPTION();
 8005c82:	f000 ff31 	bl	8006ae8 <vPortYield>
}
 8005c86:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			if( xSchedulerRunning == pdFALSE )
 8005c88:	4b11      	ldr	r3, [pc, #68]	@ (8005cd0 <prvAddNewTaskToReadyList+0xe4>)
 8005c8a:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c8c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8005c8e:	2a00      	cmp	r2, #0
 8005c90:	d1dc      	bne.n	8005c4c <prvAddNewTaskToReadyList+0x60>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c92:	682a      	ldr	r2, [r5, #0]
 8005c94:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d8d8      	bhi.n	8005c4c <prvAddNewTaskToReadyList+0x60>
					pxCurrentTCB = pxNewTCB;
 8005c9a:	602c      	str	r4, [r5, #0]
 8005c9c:	e7d6      	b.n	8005c4c <prvAddNewTaskToReadyList+0x60>
 8005c9e:	46c0      	nop			@ (mov r8, r8)
 8005ca0:	2000088c 	.word	0x2000088c
 8005ca4:	2000098c 	.word	0x2000098c
 8005ca8:	20000900 	.word	0x20000900
 8005cac:	200008ec 	.word	0x200008ec
 8005cb0:	200008d8 	.word	0x200008d8
 8005cb4:	200008bc 	.word	0x200008bc
 8005cb8:	200008a8 	.word	0x200008a8
 8005cbc:	20000890 	.word	0x20000890
 8005cc0:	200008d4 	.word	0x200008d4
 8005cc4:	200008d0 	.word	0x200008d0
 8005cc8:	20000870 	.word	0x20000870
 8005ccc:	20000884 	.word	0x20000884
 8005cd0:	20000880 	.word	0x20000880

08005cd4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd6:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005cd8:	4b14      	ldr	r3, [pc, #80]	@ (8005d2c <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cda:	4d15      	ldr	r5, [pc, #84]	@ (8005d30 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8005cdc:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cde:	6828      	ldr	r0, [r5, #0]
{
 8005ce0:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ce2:	3004      	adds	r0, #4
 8005ce4:	f7ff fb8a 	bl	80053fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ce8:	1c63      	adds	r3, r4, #1
 8005cea:	d107      	bne.n	8005cfc <prvAddCurrentTaskToDelayedList+0x28>
 8005cec:	2f00      	cmp	r7, #0
 8005cee:	d005      	beq.n	8005cfc <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cf0:	6829      	ldr	r1, [r5, #0]
 8005cf2:	4810      	ldr	r0, [pc, #64]	@ (8005d34 <prvAddCurrentTaskToDelayedList+0x60>)
 8005cf4:	3104      	adds	r1, #4
 8005cf6:	f7ff fb5f 	bl	80053b8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005cfc:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005cfe:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005d00:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005d02:	42a6      	cmp	r6, r4
 8005d04:	d906      	bls.n	8005d14 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d06:	4b0c      	ldr	r3, [pc, #48]	@ (8005d38 <prvAddCurrentTaskToDelayedList+0x64>)
 8005d08:	6818      	ldr	r0, [r3, #0]
 8005d0a:	6829      	ldr	r1, [r5, #0]
 8005d0c:	3104      	adds	r1, #4
 8005d0e:	f7ff fb5e 	bl	80053ce <vListInsert>
 8005d12:	e7f2      	b.n	8005cfa <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d14:	4b09      	ldr	r3, [pc, #36]	@ (8005d3c <prvAddCurrentTaskToDelayedList+0x68>)
 8005d16:	6818      	ldr	r0, [r3, #0]
 8005d18:	6829      	ldr	r1, [r5, #0]
 8005d1a:	3104      	adds	r1, #4
 8005d1c:	f7ff fb57 	bl	80053ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005d20:	4b07      	ldr	r3, [pc, #28]	@ (8005d40 <prvAddCurrentTaskToDelayedList+0x6c>)
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	42a2      	cmp	r2, r4
 8005d26:	d9e8      	bls.n	8005cfa <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8005d28:	601c      	str	r4, [r3, #0]
}
 8005d2a:	e7e6      	b.n	8005cfa <prvAddCurrentTaskToDelayedList+0x26>
 8005d2c:	20000888 	.word	0x20000888
 8005d30:	2000098c 	.word	0x2000098c
 8005d34:	20000890 	.word	0x20000890
 8005d38:	200008d0 	.word	0x200008d0
 8005d3c:	200008d4 	.word	0x200008d4
 8005d40:	2000086c 	.word	0x2000086c

08005d44 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d44:	4a07      	ldr	r2, [pc, #28]	@ (8005d64 <prvResetNextTaskUnblockTime+0x20>)
 8005d46:	6813      	ldr	r3, [r2, #0]
 8005d48:	6819      	ldr	r1, [r3, #0]
 8005d4a:	4b07      	ldr	r3, [pc, #28]	@ (8005d68 <prvResetNextTaskUnblockTime+0x24>)
 8005d4c:	2900      	cmp	r1, #0
 8005d4e:	d103      	bne.n	8005d58 <prvResetNextTaskUnblockTime+0x14>
		xNextTaskUnblockTime = portMAX_DELAY;
 8005d50:	2201      	movs	r2, #1
 8005d52:	4252      	negs	r2, r2
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005d54:	601a      	str	r2, [r3, #0]
}
 8005d56:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d58:	6812      	ldr	r2, [r2, #0]
 8005d5a:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005d5c:	68d2      	ldr	r2, [r2, #12]
 8005d5e:	6852      	ldr	r2, [r2, #4]
 8005d60:	e7f8      	b.n	8005d54 <prvResetNextTaskUnblockTime+0x10>
 8005d62:	46c0      	nop			@ (mov r8, r8)
 8005d64:	200008d4 	.word	0x200008d4
 8005d68:	2000086c 	.word	0x2000086c

08005d6c <prvDeleteTCB>:
	{
 8005d6c:	b510      	push	{r4, lr}
 8005d6e:	0004      	movs	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005d70:	304c      	adds	r0, #76	@ 0x4c
 8005d72:	f001 fb91 	bl	8007498 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005d76:	0023      	movs	r3, r4
 8005d78:	339d      	adds	r3, #157	@ 0x9d
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d106      	bne.n	8005d8e <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 8005d80:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005d82:	f000 ff5d 	bl	8006c40 <vPortFree>
				vPortFree( pxTCB );
 8005d86:	0020      	movs	r0, r4
 8005d88:	f000 ff5a 	bl	8006c40 <vPortFree>
	}
 8005d8c:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d0f9      	beq.n	8005d86 <prvDeleteTCB+0x1a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d0fa      	beq.n	8005d8c <prvDeleteTCB+0x20>
 8005d96:	b672      	cpsid	i
 8005d98:	e7fe      	b.n	8005d98 <prvDeleteTCB+0x2c>
	...

08005d9c <prvIdleTask>:
{
 8005d9c:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d9e:	4c10      	ldr	r4, [pc, #64]	@ (8005de0 <prvIdleTask+0x44>)
 8005da0:	6823      	ldr	r3, [r4, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d106      	bne.n	8005db4 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005da6:	4b0f      	ldr	r3, [pc, #60]	@ (8005de4 <prvIdleTask+0x48>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d9f7      	bls.n	8005d9e <prvIdleTask+0x2>
				taskYIELD();
 8005dae:	f000 fe9b 	bl	8006ae8 <vPortYield>
 8005db2:	e7f4      	b.n	8005d9e <prvIdleTask+0x2>
			taskENTER_CRITICAL();
 8005db4:	f000 fea4 	bl	8006b00 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005db8:	4b0b      	ldr	r3, [pc, #44]	@ (8005de8 <prvIdleTask+0x4c>)
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005dbe:	1d28      	adds	r0, r5, #4
 8005dc0:	f7ff fb1c 	bl	80053fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005dc4:	4a09      	ldr	r2, [pc, #36]	@ (8005dec <prvIdleTask+0x50>)
 8005dc6:	6813      	ldr	r3, [r2, #0]
 8005dc8:	3b01      	subs	r3, #1
 8005dca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005dcc:	6823      	ldr	r3, [r4, #0]
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8005dd2:	f000 fea1 	bl	8006b18 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8005dd6:	0028      	movs	r0, r5
 8005dd8:	f7ff ffc8 	bl	8005d6c <prvDeleteTCB>
 8005ddc:	e7df      	b.n	8005d9e <prvIdleTask+0x2>
 8005dde:	46c0      	nop			@ (mov r8, r8)
 8005de0:	200008a4 	.word	0x200008a4
 8005de4:	20000900 	.word	0x20000900
 8005de8:	200008a8 	.word	0x200008a8
 8005dec:	2000088c 	.word	0x2000088c

08005df0 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005df0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005df2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005df4:	9301      	str	r3, [sp, #4]
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005df6:	4b25      	ldr	r3, [pc, #148]	@ (8005e8c <prvInitialiseNewTask.constprop.0+0x9c>)
 8005df8:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8005dfa:	18d2      	adds	r2, r2, r3
 8005dfc:	0092      	lsls	r2, r2, #2
 8005dfe:	18bf      	adds	r7, r7, r2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005e00:	2207      	movs	r2, #7
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005e02:	9000      	str	r0, [sp, #0]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005e04:	4397      	bics	r7, r2
	if( pcName != NULL )
 8005e06:	2900      	cmp	r1, #0
 8005e08:	d03c      	beq.n	8005e84 <prvInitialiseNewTask.constprop.0+0x94>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e0a:	0020      	movs	r0, r4
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005e0c:	2300      	movs	r3, #0
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e0e:	3034      	adds	r0, #52	@ 0x34
 8005e10:	5cca      	ldrb	r2, [r1, r3]
 8005e12:	54c2      	strb	r2, [r0, r3]
			if( pcName[ x ] == ( char ) 0x00 )
 8005e14:	2a00      	cmp	r2, #0
 8005e16:	d002      	beq.n	8005e1e <prvInitialiseNewTask.constprop.0+0x2e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005e18:	3301      	adds	r3, #1
 8005e1a:	2b10      	cmp	r3, #16
 8005e1c:	d1f8      	bne.n	8005e10 <prvInitialiseNewTask.constprop.0+0x20>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005e1e:	0023      	movs	r3, r4
 8005e20:	2200      	movs	r2, #0
 8005e22:	3343      	adds	r3, #67	@ 0x43
 8005e24:	701a      	strb	r2, [r3, #0]
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005e26:	9d08      	ldr	r5, [sp, #32]
 8005e28:	2d06      	cmp	r5, #6
 8005e2a:	d900      	bls.n	8005e2e <prvInitialiseNewTask.constprop.0+0x3e>
 8005e2c:	2506      	movs	r5, #6
		pxNewTCB->uxMutexesHeld = 0;
 8005e2e:	2600      	movs	r6, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005e30:	1d20      	adds	r0, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8005e32:	62e5      	str	r5, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005e34:	6465      	str	r5, [r4, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005e36:	64a6      	str	r6, [r4, #72]	@ 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005e38:	f7ff fabb 	bl	80053b2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005e3c:	0020      	movs	r0, r4
 8005e3e:	3018      	adds	r0, #24
 8005e40:	f7ff fab7 	bl	80053b2 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e44:	2307      	movs	r3, #7
 8005e46:	1b5b      	subs	r3, r3, r5
 8005e48:	61a3      	str	r3, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 8005e4a:	0023      	movs	r3, r4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005e4c:	0020      	movs	r0, r4
		pxNewTCB->ulNotifiedValue = 0;
 8005e4e:	3398      	adds	r3, #152	@ 0x98
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005e50:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005e52:	6264      	str	r4, [r4, #36]	@ 0x24
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005e54:	224c      	movs	r2, #76	@ 0x4c
		pxNewTCB->ulNotifiedValue = 0;
 8005e56:	601e      	str	r6, [r3, #0]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005e58:	0031      	movs	r1, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005e5a:	711e      	strb	r6, [r3, #4]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005e5c:	304c      	adds	r0, #76	@ 0x4c
 8005e5e:	f001 fb05 	bl	800746c <memset>
 8005e62:	4b0b      	ldr	r3, [pc, #44]	@ (8005e90 <prvInitialiseNewTask.constprop.0+0xa0>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e64:	0038      	movs	r0, r7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005e66:	6523      	str	r3, [r4, #80]	@ 0x50
 8005e68:	4b0a      	ldr	r3, [pc, #40]	@ (8005e94 <prvInitialiseNewTask.constprop.0+0xa4>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e6a:	9a01      	ldr	r2, [sp, #4]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005e6c:	6563      	str	r3, [r4, #84]	@ 0x54
 8005e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8005e98 <prvInitialiseNewTask.constprop.0+0xa8>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e70:	9900      	ldr	r1, [sp, #0]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005e72:	65a3      	str	r3, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e74:	f000 fe26 	bl	8006ac4 <pxPortInitialiseStack>
	if( pxCreatedTask != NULL )
 8005e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e7a:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8005e7c:	42b3      	cmp	r3, r6
 8005e7e:	d000      	beq.n	8005e82 <prvInitialiseNewTask.constprop.0+0x92>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005e80:	601c      	str	r4, [r3, #0]
}
 8005e82:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005e84:	0023      	movs	r3, r4
 8005e86:	3334      	adds	r3, #52	@ 0x34
 8005e88:	7019      	strb	r1, [r3, #0]
 8005e8a:	e7cc      	b.n	8005e26 <prvInitialiseNewTask.constprop.0+0x36>
 8005e8c:	3fffffff 	.word	0x3fffffff
 8005e90:	20000e9c 	.word	0x20000e9c
 8005e94:	20000f04 	.word	0x20000f04
 8005e98:	20000f6c 	.word	0x20000f6c

08005e9c <xTaskCreateStatic>:
	{
 8005e9c:	b570      	push	{r4, r5, r6, lr}
 8005e9e:	b086      	sub	sp, #24
 8005ea0:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005ea2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
		configASSERT( puxStackBuffer != NULL );
 8005ea4:	2d00      	cmp	r5, #0
 8005ea6:	d101      	bne.n	8005eac <xTaskCreateStatic+0x10>
 8005ea8:	b672      	cpsid	i
 8005eaa:	e7fe      	b.n	8005eaa <xTaskCreateStatic+0xe>
		configASSERT( pxTaskBuffer != NULL );
 8005eac:	2c00      	cmp	r4, #0
 8005eae:	d101      	bne.n	8005eb4 <xTaskCreateStatic+0x18>
 8005eb0:	b672      	cpsid	i
 8005eb2:	e7fe      	b.n	8005eb2 <xTaskCreateStatic+0x16>
			volatile size_t xSize = sizeof( StaticTask_t );
 8005eb4:	26a0      	movs	r6, #160	@ 0xa0
 8005eb6:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005eb8:	9e05      	ldr	r6, [sp, #20]
 8005eba:	2ea0      	cmp	r6, #160	@ 0xa0
 8005ebc:	d001      	beq.n	8005ec2 <xTaskCreateStatic+0x26>
 8005ebe:	b672      	cpsid	i
 8005ec0:	e7fe      	b.n	8005ec0 <xTaskCreateStatic+0x24>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005ec2:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ec4:	0025      	movs	r5, r4
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ec6:	9e05      	ldr	r6, [sp, #20]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ec8:	2602      	movs	r6, #2
 8005eca:	359d      	adds	r5, #157	@ 0x9d
 8005ecc:	702e      	strb	r6, [r5, #0]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ece:	ad04      	add	r5, sp, #16
 8005ed0:	9501      	str	r5, [sp, #4]
 8005ed2:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8005ed4:	9402      	str	r4, [sp, #8]
 8005ed6:	9500      	str	r5, [sp, #0]
 8005ed8:	f7ff ff8a 	bl	8005df0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005edc:	0020      	movs	r0, r4
 8005ede:	f7ff fe85 	bl	8005bec <prvAddNewTaskToReadyList>
		return xReturn;
 8005ee2:	9804      	ldr	r0, [sp, #16]
	}
 8005ee4:	b006      	add	sp, #24
 8005ee6:	bd70      	pop	{r4, r5, r6, pc}

08005ee8 <xTaskCreate>:
	{
 8005ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005eea:	0007      	movs	r7, r0
 8005eec:	b087      	sub	sp, #28
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005eee:	0090      	lsls	r0, r2, #2
	{
 8005ef0:	0016      	movs	r6, r2
 8005ef2:	9104      	str	r1, [sp, #16]
 8005ef4:	9305      	str	r3, [sp, #20]
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005ef6:	f000 fe97 	bl	8006c28 <pvPortMalloc>
 8005efa:	1e05      	subs	r5, r0, #0
			if( pxStack != NULL )
 8005efc:	d103      	bne.n	8005f06 <xTaskCreate+0x1e>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005efe:	2001      	movs	r0, #1
 8005f00:	4240      	negs	r0, r0
	}
 8005f02:	b007      	add	sp, #28
 8005f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005f06:	20a0      	movs	r0, #160	@ 0xa0
 8005f08:	f000 fe8e 	bl	8006c28 <pvPortMalloc>
 8005f0c:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8005f0e:	d014      	beq.n	8005f3a <xTaskCreate+0x52>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005f10:	0003      	movs	r3, r0
 8005f12:	2200      	movs	r2, #0
 8005f14:	339d      	adds	r3, #157	@ 0x9d
					pxNewTCB->pxStack = pxStack;
 8005f16:	6305      	str	r5, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005f18:	701a      	strb	r2, [r3, #0]
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005f1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f1c:	0032      	movs	r2, r6
 8005f1e:	9301      	str	r3, [sp, #4]
 8005f20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005f22:	9904      	ldr	r1, [sp, #16]
 8005f24:	9002      	str	r0, [sp, #8]
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	0038      	movs	r0, r7
 8005f2a:	9b05      	ldr	r3, [sp, #20]
 8005f2c:	f7ff ff60 	bl	8005df0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f30:	0020      	movs	r0, r4
 8005f32:	f7ff fe5b 	bl	8005bec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f36:	2001      	movs	r0, #1
 8005f38:	e7e3      	b.n	8005f02 <xTaskCreate+0x1a>
					vPortFree( pxStack );
 8005f3a:	0028      	movs	r0, r5
 8005f3c:	f000 fe80 	bl	8006c40 <vPortFree>
		if( pxNewTCB != NULL )
 8005f40:	e7dd      	b.n	8005efe <xTaskCreate+0x16>
	...

08005f44 <vTaskStartScheduler>:
{
 8005f44:	b510      	push	{r4, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f46:	2400      	movs	r4, #0
{
 8005f48:	b088      	sub	sp, #32
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f4a:	aa07      	add	r2, sp, #28
 8005f4c:	a906      	add	r1, sp, #24
 8005f4e:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f50:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005f52:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f54:	f7fb fa30 	bl	80013b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005f58:	9b05      	ldr	r3, [sp, #20]
 8005f5a:	4913      	ldr	r1, [pc, #76]	@ (8005fa8 <vTaskStartScheduler+0x64>)
 8005f5c:	9302      	str	r3, [sp, #8]
 8005f5e:	9b06      	ldr	r3, [sp, #24]
 8005f60:	4812      	ldr	r0, [pc, #72]	@ (8005fac <vTaskStartScheduler+0x68>)
 8005f62:	9301      	str	r3, [sp, #4]
 8005f64:	9a07      	ldr	r2, [sp, #28]
 8005f66:	0023      	movs	r3, r4
 8005f68:	9400      	str	r4, [sp, #0]
 8005f6a:	f7ff ff97 	bl	8005e9c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8005f6e:	42a0      	cmp	r0, r4
 8005f70:	d013      	beq.n	8005f9a <vTaskStartScheduler+0x56>
			xReturn = xTimerCreateTimerTask();
 8005f72:	f000 fbd3 	bl	800671c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8005f76:	2801      	cmp	r0, #1
 8005f78:	d111      	bne.n	8005f9e <vTaskStartScheduler+0x5a>
		portDISABLE_INTERRUPTS();
 8005f7a:	b672      	cpsid	i
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8005fb0 <vTaskStartScheduler+0x6c>)
 8005f7e:	4a0d      	ldr	r2, [pc, #52]	@ (8005fb4 <vTaskStartScheduler+0x70>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	334c      	adds	r3, #76	@ 0x4c
 8005f84:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8005f86:	2201      	movs	r2, #1
 8005f88:	4b0b      	ldr	r3, [pc, #44]	@ (8005fb8 <vTaskStartScheduler+0x74>)
 8005f8a:	4252      	negs	r2, r2
 8005f8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005fbc <vTaskStartScheduler+0x78>)
 8005f90:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005f92:	4b0b      	ldr	r3, [pc, #44]	@ (8005fc0 <vTaskStartScheduler+0x7c>)
 8005f94:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8005f96:	f000 fe29 	bl	8006bec <xPortStartScheduler>
}
 8005f9a:	b008      	add	sp, #32
 8005f9c:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005f9e:	3001      	adds	r0, #1
 8005fa0:	d1fb      	bne.n	8005f9a <vTaskStartScheduler+0x56>
 8005fa2:	b672      	cpsid	i
 8005fa4:	e7fe      	b.n	8005fa4 <vTaskStartScheduler+0x60>
 8005fa6:	46c0      	nop			@ (mov r8, r8)
 8005fa8:	0800804b 	.word	0x0800804b
 8005fac:	08005d9d 	.word	0x08005d9d
 8005fb0:	2000098c 	.word	0x2000098c
 8005fb4:	2000001c 	.word	0x2000001c
 8005fb8:	2000086c 	.word	0x2000086c
 8005fbc:	20000880 	.word	0x20000880
 8005fc0:	20000888 	.word	0x20000888

08005fc4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8005fc4:	4a02      	ldr	r2, [pc, #8]	@ (8005fd0 <vTaskSuspendAll+0xc>)
 8005fc6:	6813      	ldr	r3, [r2, #0]
 8005fc8:	3301      	adds	r3, #1
 8005fca:	6013      	str	r3, [r2, #0]
}
 8005fcc:	4770      	bx	lr
 8005fce:	46c0      	nop			@ (mov r8, r8)
 8005fd0:	20000868 	.word	0x20000868

08005fd4 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8005fd4:	4b01      	ldr	r3, [pc, #4]	@ (8005fdc <xTaskGetTickCount+0x8>)
 8005fd6:	6818      	ldr	r0, [r3, #0]
}
 8005fd8:	4770      	bx	lr
 8005fda:	46c0      	nop			@ (mov r8, r8)
 8005fdc:	20000888 	.word	0x20000888

08005fe0 <xTaskIncrementTick>:
{
 8005fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005fe2:	4b37      	ldr	r3, [pc, #220]	@ (80060c0 <xTaskIncrementTick+0xe0>)
{
 8005fe4:	b085      	sub	sp, #20
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d160      	bne.n	80060ae <xTaskIncrementTick+0xce>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005fec:	4b35      	ldr	r3, [pc, #212]	@ (80060c4 <xTaskIncrementTick+0xe4>)
 8005fee:	681d      	ldr	r5, [r3, #0]
 8005ff0:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8005ff2:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005ff4:	2d00      	cmp	r5, #0
 8005ff6:	d111      	bne.n	800601c <xTaskIncrementTick+0x3c>
			taskSWITCH_DELAYED_LISTS();
 8005ff8:	4b33      	ldr	r3, [pc, #204]	@ (80060c8 <xTaskIncrementTick+0xe8>)
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	6812      	ldr	r2, [r2, #0]
 8005ffe:	2a00      	cmp	r2, #0
 8006000:	d001      	beq.n	8006006 <xTaskIncrementTick+0x26>
 8006002:	b672      	cpsid	i
 8006004:	e7fe      	b.n	8006004 <xTaskIncrementTick+0x24>
 8006006:	4a31      	ldr	r2, [pc, #196]	@ (80060cc <xTaskIncrementTick+0xec>)
 8006008:	6819      	ldr	r1, [r3, #0]
 800600a:	6810      	ldr	r0, [r2, #0]
 800600c:	6018      	str	r0, [r3, #0]
 800600e:	6011      	str	r1, [r2, #0]
 8006010:	4a2f      	ldr	r2, [pc, #188]	@ (80060d0 <xTaskIncrementTick+0xf0>)
 8006012:	6813      	ldr	r3, [r2, #0]
 8006014:	3301      	adds	r3, #1
 8006016:	6013      	str	r3, [r2, #0]
 8006018:	f7ff fe94 	bl	8005d44 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800601c:	4a2d      	ldr	r2, [pc, #180]	@ (80060d4 <xTaskIncrementTick+0xf4>)
 800601e:	4f2e      	ldr	r7, [pc, #184]	@ (80060d8 <xTaskIncrementTick+0xf8>)
 8006020:	9201      	str	r2, [sp, #4]
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	4a2d      	ldr	r2, [pc, #180]	@ (80060dc <xTaskIncrementTick+0xfc>)
BaseType_t xSwitchRequired = pdFALSE;
 8006026:	2400      	movs	r4, #0
 8006028:	9202      	str	r2, [sp, #8]
		if( xConstTickCount >= xNextTaskUnblockTime )
 800602a:	429d      	cmp	r5, r3
 800602c:	d236      	bcs.n	800609c <xTaskIncrementTick+0xbc>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800602e:	9b02      	ldr	r3, [sp, #8]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006034:	2314      	movs	r3, #20
 8006036:	4353      	muls	r3, r2
 8006038:	9a01      	ldr	r2, [sp, #4]
 800603a:	58d3      	ldr	r3, [r2, r3]
 800603c:	2b01      	cmp	r3, #1
 800603e:	d900      	bls.n	8006042 <xTaskIncrementTick+0x62>
				xSwitchRequired = pdTRUE;
 8006040:	2401      	movs	r4, #1
			if( xYieldPending != pdFALSE )
 8006042:	4b27      	ldr	r3, [pc, #156]	@ (80060e0 <xTaskIncrementTick+0x100>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d137      	bne.n	80060ba <xTaskIncrementTick+0xda>
}
 800604a:	0020      	movs	r0, r4
 800604c:	b005      	add	sp, #20
 800604e:	bdf0      	pop	{r4, r5, r6, r7, pc}
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006056:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 8006058:	429d      	cmp	r5, r3
 800605a:	d326      	bcc.n	80060aa <xTaskIncrementTick+0xca>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800605c:	1d33      	adds	r3, r6, #4
 800605e:	0018      	movs	r0, r3
 8006060:	9303      	str	r3, [sp, #12]
 8006062:	f7ff f9cb 	bl	80053fc <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006066:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8006068:	2b00      	cmp	r3, #0
 800606a:	d003      	beq.n	8006074 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800606c:	0030      	movs	r0, r6
 800606e:	3018      	adds	r0, #24
 8006070:	f7ff f9c4 	bl	80053fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006074:	4b1b      	ldr	r3, [pc, #108]	@ (80060e4 <xTaskIncrementTick+0x104>)
 8006076:	6af0      	ldr	r0, [r6, #44]	@ 0x2c
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	4290      	cmp	r0, r2
 800607c:	d900      	bls.n	8006080 <xTaskIncrementTick+0xa0>
 800607e:	6018      	str	r0, [r3, #0]
 8006080:	2314      	movs	r3, #20
 8006082:	4358      	muls	r0, r3
 8006084:	9b01      	ldr	r3, [sp, #4]
 8006086:	1d31      	adds	r1, r6, #4
 8006088:	1818      	adds	r0, r3, r0
 800608a:	f7ff f995 	bl	80053b8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800608e:	9b02      	ldr	r3, [sp, #8]
 8006090:	6af2      	ldr	r2, [r6, #44]	@ 0x2c
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006096:	429a      	cmp	r2, r3
 8006098:	d300      	bcc.n	800609c <xTaskIncrementTick+0xbc>
							xSwitchRequired = pdTRUE;
 800609a:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800609c:	4b0a      	ldr	r3, [pc, #40]	@ (80060c8 <xTaskIncrementTick+0xe8>)
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	6812      	ldr	r2, [r2, #0]
 80060a2:	2a00      	cmp	r2, #0
 80060a4:	d1d4      	bne.n	8006050 <xTaskIncrementTick+0x70>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060a6:	2301      	movs	r3, #1
 80060a8:	425b      	negs	r3, r3
						xNextTaskUnblockTime = xItemValue;
 80060aa:	603b      	str	r3, [r7, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80060ac:	e7bf      	b.n	800602e <xTaskIncrementTick+0x4e>
		++xPendedTicks;
 80060ae:	4a0e      	ldr	r2, [pc, #56]	@ (80060e8 <xTaskIncrementTick+0x108>)
BaseType_t xSwitchRequired = pdFALSE;
 80060b0:	2400      	movs	r4, #0
		++xPendedTicks;
 80060b2:	6813      	ldr	r3, [r2, #0]
 80060b4:	3301      	adds	r3, #1
 80060b6:	6013      	str	r3, [r2, #0]
 80060b8:	e7c7      	b.n	800604a <xTaskIncrementTick+0x6a>
				xSwitchRequired = pdTRUE;
 80060ba:	2401      	movs	r4, #1
	return xSwitchRequired;
 80060bc:	e7c5      	b.n	800604a <xTaskIncrementTick+0x6a>
 80060be:	46c0      	nop			@ (mov r8, r8)
 80060c0:	20000868 	.word	0x20000868
 80060c4:	20000888 	.word	0x20000888
 80060c8:	200008d4 	.word	0x200008d4
 80060cc:	200008d0 	.word	0x200008d0
 80060d0:	20000874 	.word	0x20000874
 80060d4:	20000900 	.word	0x20000900
 80060d8:	2000086c 	.word	0x2000086c
 80060dc:	2000098c 	.word	0x2000098c
 80060e0:	20000878 	.word	0x20000878
 80060e4:	20000884 	.word	0x20000884
 80060e8:	2000087c 	.word	0x2000087c

080060ec <xTaskResumeAll>:
{
 80060ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 80060ee:	4c2b      	ldr	r4, [pc, #172]	@ (800619c <xTaskResumeAll+0xb0>)
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d101      	bne.n	80060fa <xTaskResumeAll+0xe>
 80060f6:	b672      	cpsid	i
 80060f8:	e7fe      	b.n	80060f8 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 80060fa:	f000 fd01 	bl	8006b00 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80060fe:	6823      	ldr	r3, [r4, #0]
 8006100:	3b01      	subs	r3, #1
 8006102:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006104:	6824      	ldr	r4, [r4, #0]
 8006106:	2c00      	cmp	r4, #0
 8006108:	d004      	beq.n	8006114 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 800610a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800610c:	f000 fd04 	bl	8006b18 <vPortExitCritical>
}
 8006110:	0020      	movs	r0, r4
 8006112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006114:	4b22      	ldr	r3, [pc, #136]	@ (80061a0 <xTaskResumeAll+0xb4>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d0f6      	beq.n	800610a <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 800611c:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 800611e:	2701      	movs	r7, #1
 8006120:	e01d      	b.n	800615e <xTaskResumeAll+0x72>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006126:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006128:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800612a:	3018      	adds	r0, #24
 800612c:	f7ff f966 	bl	80053fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006130:	0028      	movs	r0, r5
 8006132:	f7ff f963 	bl	80053fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006136:	4b1b      	ldr	r3, [pc, #108]	@ (80061a4 <xTaskResumeAll+0xb8>)
 8006138:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	4290      	cmp	r0, r2
 800613e:	d900      	bls.n	8006142 <xTaskResumeAll+0x56>
 8006140:	6018      	str	r0, [r3, #0]
 8006142:	4370      	muls	r0, r6
 8006144:	4b18      	ldr	r3, [pc, #96]	@ (80061a8 <xTaskResumeAll+0xbc>)
 8006146:	0029      	movs	r1, r5
 8006148:	18c0      	adds	r0, r0, r3
 800614a:	f7ff f935 	bl	80053b8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800614e:	4b17      	ldr	r3, [pc, #92]	@ (80061ac <xTaskResumeAll+0xc0>)
 8006150:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006156:	429a      	cmp	r2, r3
 8006158:	d301      	bcc.n	800615e <xTaskResumeAll+0x72>
						xYieldPending = pdTRUE;
 800615a:	4b15      	ldr	r3, [pc, #84]	@ (80061b0 <xTaskResumeAll+0xc4>)
 800615c:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800615e:	4b15      	ldr	r3, [pc, #84]	@ (80061b4 <xTaskResumeAll+0xc8>)
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	2a00      	cmp	r2, #0
 8006164:	d1dd      	bne.n	8006122 <xTaskResumeAll+0x36>
				if( pxTCB != NULL )
 8006166:	2c00      	cmp	r4, #0
 8006168:	d001      	beq.n	800616e <xTaskResumeAll+0x82>
					prvResetNextTaskUnblockTime();
 800616a:	f7ff fdeb 	bl	8005d44 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800616e:	4d12      	ldr	r5, [pc, #72]	@ (80061b8 <xTaskResumeAll+0xcc>)
 8006170:	682c      	ldr	r4, [r5, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8006172:	2c00      	cmp	r4, #0
 8006174:	d00a      	beq.n	800618c <xTaskResumeAll+0xa0>
								xYieldPending = pdTRUE;
 8006176:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 8006178:	f7ff ff32 	bl	8005fe0 <xTaskIncrementTick>
 800617c:	2800      	cmp	r0, #0
 800617e:	d001      	beq.n	8006184 <xTaskResumeAll+0x98>
								xYieldPending = pdTRUE;
 8006180:	4b0b      	ldr	r3, [pc, #44]	@ (80061b0 <xTaskResumeAll+0xc4>)
 8006182:	601e      	str	r6, [r3, #0]
							--xPendedCounts;
 8006184:	3c01      	subs	r4, #1
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006186:	2c00      	cmp	r4, #0
 8006188:	d1f6      	bne.n	8006178 <xTaskResumeAll+0x8c>
						xPendedTicks = 0;
 800618a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 800618c:	4b08      	ldr	r3, [pc, #32]	@ (80061b0 <xTaskResumeAll+0xc4>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d0ba      	beq.n	800610a <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8006194:	f000 fca8 	bl	8006ae8 <vPortYield>
						xAlreadyYielded = pdTRUE;
 8006198:	2401      	movs	r4, #1
 800619a:	e7b7      	b.n	800610c <xTaskResumeAll+0x20>
 800619c:	20000868 	.word	0x20000868
 80061a0:	2000088c 	.word	0x2000088c
 80061a4:	20000884 	.word	0x20000884
 80061a8:	20000900 	.word	0x20000900
 80061ac:	2000098c 	.word	0x2000098c
 80061b0:	20000878 	.word	0x20000878
 80061b4:	200008bc 	.word	0x200008bc
 80061b8:	2000087c 	.word	0x2000087c

080061bc <vTaskDelay>:
	{
 80061bc:	b570      	push	{r4, r5, r6, lr}
 80061be:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 80061c0:	d102      	bne.n	80061c8 <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 80061c2:	f000 fc91 	bl	8006ae8 <vPortYield>
	}
 80061c6:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80061c8:	4b08      	ldr	r3, [pc, #32]	@ (80061ec <vTaskDelay+0x30>)
 80061ca:	681d      	ldr	r5, [r3, #0]
 80061cc:	2d00      	cmp	r5, #0
 80061ce:	d001      	beq.n	80061d4 <vTaskDelay+0x18>
 80061d0:	b672      	cpsid	i
 80061d2:	e7fe      	b.n	80061d2 <vTaskDelay+0x16>
			vTaskSuspendAll();
 80061d4:	f7ff fef6 	bl	8005fc4 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80061d8:	0029      	movs	r1, r5
 80061da:	0020      	movs	r0, r4
 80061dc:	f7ff fd7a 	bl	8005cd4 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80061e0:	f7ff ff84 	bl	80060ec <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80061e4:	2800      	cmp	r0, #0
 80061e6:	d0ec      	beq.n	80061c2 <vTaskDelay+0x6>
 80061e8:	e7ed      	b.n	80061c6 <vTaskDelay+0xa>
 80061ea:	46c0      	nop			@ (mov r8, r8)
 80061ec:	20000868 	.word	0x20000868

080061f0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061f0:	4b17      	ldr	r3, [pc, #92]	@ (8006250 <vTaskSwitchContext+0x60>)
{
 80061f2:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	4b17      	ldr	r3, [pc, #92]	@ (8006254 <vTaskSwitchContext+0x64>)
 80061f8:	2a00      	cmp	r2, #0
 80061fa:	d002      	beq.n	8006202 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 80061fc:	2201      	movs	r2, #1
 80061fe:	601a      	str	r2, [r3, #0]
}
 8006200:	bd30      	pop	{r4, r5, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006202:	2514      	movs	r5, #20
 8006204:	4814      	ldr	r0, [pc, #80]	@ (8006258 <vTaskSwitchContext+0x68>)
		xYieldPending = pdFALSE;
 8006206:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006208:	6802      	ldr	r2, [r0, #0]
 800620a:	4914      	ldr	r1, [pc, #80]	@ (800625c <vTaskSwitchContext+0x6c>)
 800620c:	002b      	movs	r3, r5
 800620e:	4353      	muls	r3, r2
 8006210:	585c      	ldr	r4, [r3, r1]
 8006212:	2c00      	cmp	r4, #0
 8006214:	d016      	beq.n	8006244 <vTaskSwitchContext+0x54>
 8006216:	18cc      	adds	r4, r1, r3
 8006218:	6865      	ldr	r5, [r4, #4]
 800621a:	3308      	adds	r3, #8
 800621c:	686d      	ldr	r5, [r5, #4]
 800621e:	185b      	adds	r3, r3, r1
 8006220:	6065      	str	r5, [r4, #4]
 8006222:	429d      	cmp	r5, r3
 8006224:	d101      	bne.n	800622a <vTaskSwitchContext+0x3a>
 8006226:	686b      	ldr	r3, [r5, #4]
 8006228:	6063      	str	r3, [r4, #4]
 800622a:	2314      	movs	r3, #20
 800622c:	4353      	muls	r3, r2
 800622e:	18c9      	adds	r1, r1, r3
 8006230:	684b      	ldr	r3, [r1, #4]
 8006232:	68d9      	ldr	r1, [r3, #12]
 8006234:	4b0a      	ldr	r3, [pc, #40]	@ (8006260 <vTaskSwitchContext+0x70>)
 8006236:	6019      	str	r1, [r3, #0]
 8006238:	6002      	str	r2, [r0, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a09      	ldr	r2, [pc, #36]	@ (8006264 <vTaskSwitchContext+0x74>)
 800623e:	334c      	adds	r3, #76	@ 0x4c
 8006240:	6013      	str	r3, [r2, #0]
}
 8006242:	e7dd      	b.n	8006200 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006244:	2a00      	cmp	r2, #0
 8006246:	d101      	bne.n	800624c <vTaskSwitchContext+0x5c>
 8006248:	b672      	cpsid	i
 800624a:	e7fe      	b.n	800624a <vTaskSwitchContext+0x5a>
 800624c:	3a01      	subs	r2, #1
 800624e:	e7dd      	b.n	800620c <vTaskSwitchContext+0x1c>
 8006250:	20000868 	.word	0x20000868
 8006254:	20000878 	.word	0x20000878
 8006258:	20000884 	.word	0x20000884
 800625c:	20000900 	.word	0x20000900
 8006260:	2000098c 	.word	0x2000098c
 8006264:	2000001c 	.word	0x2000001c

08006268 <vTaskPlaceOnEventList>:
{
 8006268:	b510      	push	{r4, lr}
 800626a:	000c      	movs	r4, r1
	configASSERT( pxEventList );
 800626c:	2800      	cmp	r0, #0
 800626e:	d101      	bne.n	8006274 <vTaskPlaceOnEventList+0xc>
 8006270:	b672      	cpsid	i
 8006272:	e7fe      	b.n	8006272 <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006274:	4b04      	ldr	r3, [pc, #16]	@ (8006288 <vTaskPlaceOnEventList+0x20>)
 8006276:	6819      	ldr	r1, [r3, #0]
 8006278:	3118      	adds	r1, #24
 800627a:	f7ff f8a8 	bl	80053ce <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800627e:	2101      	movs	r1, #1
 8006280:	0020      	movs	r0, r4
 8006282:	f7ff fd27 	bl	8005cd4 <prvAddCurrentTaskToDelayedList>
}
 8006286:	bd10      	pop	{r4, pc}
 8006288:	2000098c 	.word	0x2000098c

0800628c <vTaskPlaceOnEventListRestricted>:
	{
 800628c:	b570      	push	{r4, r5, r6, lr}
 800628e:	000c      	movs	r4, r1
 8006290:	0015      	movs	r5, r2
		configASSERT( pxEventList );
 8006292:	2800      	cmp	r0, #0
 8006294:	d101      	bne.n	800629a <vTaskPlaceOnEventListRestricted+0xe>
 8006296:	b672      	cpsid	i
 8006298:	e7fe      	b.n	8006298 <vTaskPlaceOnEventListRestricted+0xc>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800629a:	4b07      	ldr	r3, [pc, #28]	@ (80062b8 <vTaskPlaceOnEventListRestricted+0x2c>)
 800629c:	6819      	ldr	r1, [r3, #0]
 800629e:	3118      	adds	r1, #24
 80062a0:	f7ff f88a 	bl	80053b8 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 80062a4:	2d00      	cmp	r5, #0
 80062a6:	d001      	beq.n	80062ac <vTaskPlaceOnEventListRestricted+0x20>
			xTicksToWait = portMAX_DELAY;
 80062a8:	2401      	movs	r4, #1
 80062aa:	4264      	negs	r4, r4
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062ac:	0029      	movs	r1, r5
 80062ae:	0020      	movs	r0, r4
 80062b0:	f7ff fd10 	bl	8005cd4 <prvAddCurrentTaskToDelayedList>
	}
 80062b4:	bd70      	pop	{r4, r5, r6, pc}
 80062b6:	46c0      	nop			@ (mov r8, r8)
 80062b8:	2000098c 	.word	0x2000098c

080062bc <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062bc:	68c3      	ldr	r3, [r0, #12]
{
 80062be:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062c0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80062c2:	2c00      	cmp	r4, #0
 80062c4:	d101      	bne.n	80062ca <xTaskRemoveFromEventList+0xe>
 80062c6:	b672      	cpsid	i
 80062c8:	e7fe      	b.n	80062c8 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80062ca:	0025      	movs	r5, r4
 80062cc:	3518      	adds	r5, #24
 80062ce:	0028      	movs	r0, r5
 80062d0:	f7ff f894 	bl	80053fc <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062d4:	4b10      	ldr	r3, [pc, #64]	@ (8006318 <xTaskRemoveFromEventList+0x5c>)
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80062d6:	4811      	ldr	r0, [pc, #68]	@ (800631c <xTaskRemoveFromEventList+0x60>)
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d10d      	bne.n	80062fa <xTaskRemoveFromEventList+0x3e>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80062de:	1d25      	adds	r5, r4, #4
 80062e0:	0028      	movs	r0, r5
 80062e2:	f7ff f88b 	bl	80053fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80062e6:	4a0e      	ldr	r2, [pc, #56]	@ (8006320 <xTaskRemoveFromEventList+0x64>)
 80062e8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80062ea:	6811      	ldr	r1, [r2, #0]
 80062ec:	428b      	cmp	r3, r1
 80062ee:	d900      	bls.n	80062f2 <xTaskRemoveFromEventList+0x36>
 80062f0:	6013      	str	r3, [r2, #0]
 80062f2:	2014      	movs	r0, #20
 80062f4:	4358      	muls	r0, r3
 80062f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006324 <xTaskRemoveFromEventList+0x68>)
 80062f8:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80062fa:	0029      	movs	r1, r5
 80062fc:	f7ff f85c 	bl	80053b8 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006300:	4b09      	ldr	r3, [pc, #36]	@ (8006328 <xTaskRemoveFromEventList+0x6c>)
 8006302:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006304:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 8006306:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800630a:	429a      	cmp	r2, r3
 800630c:	d902      	bls.n	8006314 <xTaskRemoveFromEventList+0x58>
		xYieldPending = pdTRUE;
 800630e:	4b07      	ldr	r3, [pc, #28]	@ (800632c <xTaskRemoveFromEventList+0x70>)
 8006310:	3001      	adds	r0, #1
 8006312:	6018      	str	r0, [r3, #0]
}
 8006314:	bd70      	pop	{r4, r5, r6, pc}
 8006316:	46c0      	nop			@ (mov r8, r8)
 8006318:	20000868 	.word	0x20000868
 800631c:	200008bc 	.word	0x200008bc
 8006320:	20000884 	.word	0x20000884
 8006324:	20000900 	.word	0x20000900
 8006328:	2000098c 	.word	0x2000098c
 800632c:	20000878 	.word	0x20000878

08006330 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006330:	4b03      	ldr	r3, [pc, #12]	@ (8006340 <vTaskInternalSetTimeOutState+0x10>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006336:	4b03      	ldr	r3, [pc, #12]	@ (8006344 <vTaskInternalSetTimeOutState+0x14>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	6043      	str	r3, [r0, #4]
}
 800633c:	4770      	bx	lr
 800633e:	46c0      	nop			@ (mov r8, r8)
 8006340:	20000874 	.word	0x20000874
 8006344:	20000888 	.word	0x20000888

08006348 <xTaskCheckForTimeOut>:
{
 8006348:	b570      	push	{r4, r5, r6, lr}
 800634a:	0005      	movs	r5, r0
 800634c:	000c      	movs	r4, r1
	configASSERT( pxTimeOut );
 800634e:	2800      	cmp	r0, #0
 8006350:	d101      	bne.n	8006356 <xTaskCheckForTimeOut+0xe>
 8006352:	b672      	cpsid	i
 8006354:	e7fe      	b.n	8006354 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 8006356:	2900      	cmp	r1, #0
 8006358:	d101      	bne.n	800635e <xTaskCheckForTimeOut+0x16>
 800635a:	b672      	cpsid	i
 800635c:	e7fe      	b.n	800635c <xTaskCheckForTimeOut+0x14>
	taskENTER_CRITICAL();
 800635e:	f000 fbcf 	bl	8006b00 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8006362:	4b0f      	ldr	r3, [pc, #60]	@ (80063a0 <xTaskCheckForTimeOut+0x58>)
 8006364:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8006366:	6823      	ldr	r3, [r4, #0]
 8006368:	1c5a      	adds	r2, r3, #1
 800636a:	d010      	beq.n	800638e <xTaskCheckForTimeOut+0x46>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800636c:	480d      	ldr	r0, [pc, #52]	@ (80063a4 <xTaskCheckForTimeOut+0x5c>)
 800636e:	682e      	ldr	r6, [r5, #0]
 8006370:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006372:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006374:	4286      	cmp	r6, r0
 8006376:	d001      	beq.n	800637c <xTaskCheckForTimeOut+0x34>
 8006378:	428a      	cmp	r2, r1
 800637a:	d90f      	bls.n	800639c <xTaskCheckForTimeOut+0x54>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800637c:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800637e:	4283      	cmp	r3, r0
 8006380:	d90a      	bls.n	8006398 <xTaskCheckForTimeOut+0x50>
			*pxTicksToWait -= xElapsedTime;
 8006382:	1a5b      	subs	r3, r3, r1
 8006384:	189b      	adds	r3, r3, r2
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006386:	0028      	movs	r0, r5
			*pxTicksToWait -= xElapsedTime;
 8006388:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800638a:	f7ff ffd1 	bl	8006330 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 800638e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006390:	f000 fbc2 	bl	8006b18 <vPortExitCritical>
}
 8006394:	0020      	movs	r0, r4
 8006396:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8006398:	2300      	movs	r3, #0
 800639a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800639c:	2401      	movs	r4, #1
 800639e:	e7f7      	b.n	8006390 <xTaskCheckForTimeOut+0x48>
 80063a0:	20000888 	.word	0x20000888
 80063a4:	20000874 	.word	0x20000874

080063a8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80063a8:	2201      	movs	r2, #1
 80063aa:	4b01      	ldr	r3, [pc, #4]	@ (80063b0 <vTaskMissedYield+0x8>)
 80063ac:	601a      	str	r2, [r3, #0]
}
 80063ae:	4770      	bx	lr
 80063b0:	20000878 	.word	0x20000878

080063b4 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80063b4:	4b05      	ldr	r3, [pc, #20]	@ (80063cc <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 80063b6:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d004      	beq.n	80063c8 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063be:	4b04      	ldr	r3, [pc, #16]	@ (80063d0 <xTaskGetSchedulerState+0x1c>)
 80063c0:	6818      	ldr	r0, [r3, #0]
 80063c2:	4243      	negs	r3, r0
 80063c4:	4158      	adcs	r0, r3
 80063c6:	0040      	lsls	r0, r0, #1
	}
 80063c8:	4770      	bx	lr
 80063ca:	46c0      	nop			@ (mov r8, r8)
 80063cc:	20000880 	.word	0x20000880
 80063d0:	20000868 	.word	0x20000868

080063d4 <xTaskPriorityInherit>:
	{
 80063d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063d6:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 80063d8:	d027      	beq.n	800642a <xTaskPriorityInherit+0x56>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80063da:	4d1a      	ldr	r5, [pc, #104]	@ (8006444 <xTaskPriorityInherit+0x70>)
 80063dc:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 80063de:	682b      	ldr	r3, [r5, #0]
 80063e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d226      	bcs.n	8006434 <xTaskPriorityInherit+0x60>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80063e6:	6983      	ldr	r3, [r0, #24]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	db04      	blt.n	80063f6 <xTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063ec:	682b      	ldr	r3, [r5, #0]
 80063ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80063f0:	2307      	movs	r3, #7
 80063f2:	1a5b      	subs	r3, r3, r1
 80063f4:	6183      	str	r3, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80063f6:	2314      	movs	r3, #20
 80063f8:	4353      	muls	r3, r2
 80063fa:	4e13      	ldr	r6, [pc, #76]	@ (8006448 <xTaskPriorityInherit+0x74>)
 80063fc:	6962      	ldr	r2, [r4, #20]
 80063fe:	199b      	adds	r3, r3, r6
 8006400:	429a      	cmp	r2, r3
 8006402:	d113      	bne.n	800642c <xTaskPriorityInherit+0x58>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006404:	1d27      	adds	r7, r4, #4
 8006406:	0038      	movs	r0, r7
 8006408:	f7fe fff8 	bl	80053fc <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800640c:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800640e:	4a0f      	ldr	r2, [pc, #60]	@ (800644c <xTaskPriorityInherit+0x78>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006412:	6811      	ldr	r1, [r2, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006414:	62e3      	str	r3, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006416:	428b      	cmp	r3, r1
 8006418:	d900      	bls.n	800641c <xTaskPriorityInherit+0x48>
 800641a:	6013      	str	r3, [r2, #0]
 800641c:	2214      	movs	r2, #20
 800641e:	4353      	muls	r3, r2
 8006420:	0039      	movs	r1, r7
 8006422:	18f0      	adds	r0, r6, r3
 8006424:	f7fe ffc8 	bl	80053b8 <vListInsertEnd>
				xReturn = pdTRUE;
 8006428:	2001      	movs	r0, #1
	}
 800642a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800642c:	682b      	ldr	r3, [r5, #0]
 800642e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006430:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006432:	e7f9      	b.n	8006428 <xTaskPriorityInherit+0x54>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006434:	682b      	ldr	r3, [r5, #0]
 8006436:	6c40      	ldr	r0, [r0, #68]	@ 0x44
 8006438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800643a:	4298      	cmp	r0, r3
 800643c:	4180      	sbcs	r0, r0
 800643e:	4240      	negs	r0, r0
 8006440:	e7f3      	b.n	800642a <xTaskPriorityInherit+0x56>
 8006442:	46c0      	nop			@ (mov r8, r8)
 8006444:	2000098c 	.word	0x2000098c
 8006448:	20000900 	.word	0x20000900
 800644c:	20000884 	.word	0x20000884

08006450 <xTaskPriorityDisinherit>:
	{
 8006450:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 8006452:	2800      	cmp	r0, #0
 8006454:	d101      	bne.n	800645a <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8006456:	2000      	movs	r0, #0
	}
 8006458:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 800645a:	4b15      	ldr	r3, [pc, #84]	@ (80064b0 <xTaskPriorityDisinherit+0x60>)
 800645c:	681c      	ldr	r4, [r3, #0]
 800645e:	4284      	cmp	r4, r0
 8006460:	d001      	beq.n	8006466 <xTaskPriorityDisinherit+0x16>
 8006462:	b672      	cpsid	i
 8006464:	e7fe      	b.n	8006464 <xTaskPriorityDisinherit+0x14>
			configASSERT( pxTCB->uxMutexesHeld );
 8006466:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006468:	2b00      	cmp	r3, #0
 800646a:	d101      	bne.n	8006470 <xTaskPriorityDisinherit+0x20>
 800646c:	b672      	cpsid	i
 800646e:	e7fe      	b.n	800646e <xTaskPriorityDisinherit+0x1e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006470:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006472:	6c62      	ldr	r2, [r4, #68]	@ 0x44
			( pxTCB->uxMutexesHeld )--;
 8006474:	3b01      	subs	r3, #1
 8006476:	64a3      	str	r3, [r4, #72]	@ 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006478:	4291      	cmp	r1, r2
 800647a:	d0ec      	beq.n	8006456 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1ea      	bne.n	8006456 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006480:	1d25      	adds	r5, r4, #4
 8006482:	0028      	movs	r0, r5
 8006484:	f7fe ffba 	bl	80053fc <uxListRemove>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006488:	2207      	movs	r2, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800648a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800648c:	1ad2      	subs	r2, r2, r3
 800648e:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8006490:	4a08      	ldr	r2, [pc, #32]	@ (80064b4 <xTaskPriorityDisinherit+0x64>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006492:	62e3      	str	r3, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxTCB );
 8006494:	6811      	ldr	r1, [r2, #0]
 8006496:	428b      	cmp	r3, r1
 8006498:	d900      	bls.n	800649c <xTaskPriorityDisinherit+0x4c>
 800649a:	6013      	str	r3, [r2, #0]
 800649c:	2014      	movs	r0, #20
 800649e:	4358      	muls	r0, r3
 80064a0:	4b05      	ldr	r3, [pc, #20]	@ (80064b8 <xTaskPriorityDisinherit+0x68>)
 80064a2:	0029      	movs	r1, r5
 80064a4:	18c0      	adds	r0, r0, r3
 80064a6:	f7fe ff87 	bl	80053b8 <vListInsertEnd>
					xReturn = pdTRUE;
 80064aa:	2001      	movs	r0, #1
		return xReturn;
 80064ac:	e7d4      	b.n	8006458 <xTaskPriorityDisinherit+0x8>
 80064ae:	46c0      	nop			@ (mov r8, r8)
 80064b0:	2000098c 	.word	0x2000098c
 80064b4:	20000884 	.word	0x20000884
 80064b8:	20000900 	.word	0x20000900

080064bc <vTaskPriorityDisinheritAfterTimeout>:
	{
 80064bc:	b570      	push	{r4, r5, r6, lr}
 80064be:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 80064c0:	d031      	beq.n	8006526 <vTaskPriorityDisinheritAfterTimeout+0x6a>
			configASSERT( pxTCB->uxMutexesHeld );
 80064c2:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 80064c4:	2a00      	cmp	r2, #0
 80064c6:	d101      	bne.n	80064cc <vTaskPriorityDisinheritAfterTimeout+0x10>
 80064c8:	b672      	cpsid	i
 80064ca:	e7fe      	b.n	80064ca <vTaskPriorityDisinheritAfterTimeout+0xe>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80064cc:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80064ce:	428b      	cmp	r3, r1
 80064d0:	d200      	bcs.n	80064d4 <vTaskPriorityDisinheritAfterTimeout+0x18>
 80064d2:	000b      	movs	r3, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
 80064d4:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80064d6:	4299      	cmp	r1, r3
 80064d8:	d025      	beq.n	8006526 <vTaskPriorityDisinheritAfterTimeout+0x6a>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80064da:	2a01      	cmp	r2, #1
 80064dc:	d123      	bne.n	8006526 <vTaskPriorityDisinheritAfterTimeout+0x6a>
					configASSERT( pxTCB != pxCurrentTCB );
 80064de:	4a12      	ldr	r2, [pc, #72]	@ (8006528 <vTaskPriorityDisinheritAfterTimeout+0x6c>)
 80064e0:	6812      	ldr	r2, [r2, #0]
 80064e2:	42a2      	cmp	r2, r4
 80064e4:	d101      	bne.n	80064ea <vTaskPriorityDisinheritAfterTimeout+0x2e>
 80064e6:	b672      	cpsid	i
 80064e8:	e7fe      	b.n	80064e8 <vTaskPriorityDisinheritAfterTimeout+0x2c>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80064ea:	69a2      	ldr	r2, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 80064ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80064ee:	2a00      	cmp	r2, #0
 80064f0:	db02      	blt.n	80064f8 <vTaskPriorityDisinheritAfterTimeout+0x3c>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064f2:	2207      	movs	r2, #7
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	61a3      	str	r3, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80064f8:	2314      	movs	r3, #20
 80064fa:	434b      	muls	r3, r1
 80064fc:	4d0b      	ldr	r5, [pc, #44]	@ (800652c <vTaskPriorityDisinheritAfterTimeout+0x70>)
 80064fe:	6962      	ldr	r2, [r4, #20]
 8006500:	195b      	adds	r3, r3, r5
 8006502:	429a      	cmp	r2, r3
 8006504:	d10f      	bne.n	8006526 <vTaskPriorityDisinheritAfterTimeout+0x6a>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006506:	1d26      	adds	r6, r4, #4
 8006508:	0030      	movs	r0, r6
 800650a:	f7fe ff77 	bl	80053fc <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 800650e:	4b08      	ldr	r3, [pc, #32]	@ (8006530 <vTaskPriorityDisinheritAfterTimeout+0x74>)
 8006510:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006512:	6819      	ldr	r1, [r3, #0]
 8006514:	428a      	cmp	r2, r1
 8006516:	d900      	bls.n	800651a <vTaskPriorityDisinheritAfterTimeout+0x5e>
 8006518:	601a      	str	r2, [r3, #0]
 800651a:	2314      	movs	r3, #20
 800651c:	4353      	muls	r3, r2
 800651e:	0031      	movs	r1, r6
 8006520:	18e8      	adds	r0, r5, r3
 8006522:	f7fe ff49 	bl	80053b8 <vListInsertEnd>
	}
 8006526:	bd70      	pop	{r4, r5, r6, pc}
 8006528:	2000098c 	.word	0x2000098c
 800652c:	20000900 	.word	0x20000900
 8006530:	20000884 	.word	0x20000884

08006534 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8006534:	4b04      	ldr	r3, [pc, #16]	@ (8006548 <pvTaskIncrementMutexHeldCount+0x14>)
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	2a00      	cmp	r2, #0
 800653a:	d003      	beq.n	8006544 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 800653c:	6819      	ldr	r1, [r3, #0]
 800653e:	6c8a      	ldr	r2, [r1, #72]	@ 0x48
 8006540:	3201      	adds	r2, #1
 8006542:	648a      	str	r2, [r1, #72]	@ 0x48
		return pxCurrentTCB;
 8006544:	6818      	ldr	r0, [r3, #0]
	}
 8006546:	4770      	bx	lr
 8006548:	2000098c 	.word	0x2000098c

0800654c <ulTaskNotifyTake>:
	{
 800654c:	b570      	push	{r4, r5, r6, lr}
 800654e:	0006      	movs	r6, r0
 8006550:	000d      	movs	r5, r1
		taskENTER_CRITICAL();
 8006552:	f000 fad5 	bl	8006b00 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8006556:	4c15      	ldr	r4, [pc, #84]	@ (80065ac <ulTaskNotifyTake+0x60>)
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	3398      	adds	r3, #152	@ 0x98
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10a      	bne.n	8006578 <ulTaskNotifyTake+0x2c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006562:	2101      	movs	r1, #1
 8006564:	6823      	ldr	r3, [r4, #0]
 8006566:	339c      	adds	r3, #156	@ 0x9c
 8006568:	7019      	strb	r1, [r3, #0]
				if( xTicksToWait > ( TickType_t ) 0 )
 800656a:	2d00      	cmp	r5, #0
 800656c:	d004      	beq.n	8006578 <ulTaskNotifyTake+0x2c>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800656e:	0028      	movs	r0, r5
 8006570:	f7ff fbb0 	bl	8005cd4 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8006574:	f000 fab8 	bl	8006ae8 <vPortYield>
		taskEXIT_CRITICAL();
 8006578:	f000 face 	bl	8006b18 <vPortExitCritical>
		taskENTER_CRITICAL();
 800657c:	f000 fac0 	bl	8006b00 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8006580:	6823      	ldr	r3, [r4, #0]
 8006582:	3398      	adds	r3, #152	@ 0x98
 8006584:	681d      	ldr	r5, [r3, #0]
			if( ulReturn != 0UL )
 8006586:	2d00      	cmp	r5, #0
 8006588:	d005      	beq.n	8006596 <ulTaskNotifyTake+0x4a>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800658a:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 800658c:	2e00      	cmp	r6, #0
 800658e:	d00a      	beq.n	80065a6 <ulTaskNotifyTake+0x5a>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8006590:	2200      	movs	r2, #0
 8006592:	3398      	adds	r3, #152	@ 0x98
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8006594:	601a      	str	r2, [r3, #0]
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006596:	2200      	movs	r2, #0
 8006598:	6823      	ldr	r3, [r4, #0]
 800659a:	339c      	adds	r3, #156	@ 0x9c
 800659c:	701a      	strb	r2, [r3, #0]
		taskEXIT_CRITICAL();
 800659e:	f000 fabb 	bl	8006b18 <vPortExitCritical>
	}
 80065a2:	0028      	movs	r0, r5
 80065a4:	bd70      	pop	{r4, r5, r6, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80065a6:	1e6a      	subs	r2, r5, #1
 80065a8:	3398      	adds	r3, #152	@ 0x98
 80065aa:	e7f3      	b.n	8006594 <ulTaskNotifyTake+0x48>
 80065ac:	2000098c 	.word	0x2000098c

080065b0 <xTaskGenericNotify>:
	{
 80065b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b2:	0004      	movs	r4, r0
 80065b4:	000d      	movs	r5, r1
 80065b6:	0016      	movs	r6, r2
 80065b8:	001f      	movs	r7, r3
		configASSERT( xTaskToNotify );
 80065ba:	2800      	cmp	r0, #0
 80065bc:	d101      	bne.n	80065c2 <xTaskGenericNotify+0x12>
 80065be:	b672      	cpsid	i
 80065c0:	e7fe      	b.n	80065c0 <xTaskGenericNotify+0x10>
		taskENTER_CRITICAL();
 80065c2:	f000 fa9d 	bl	8006b00 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 80065c6:	2f00      	cmp	r7, #0
 80065c8:	d003      	beq.n	80065d2 <xTaskGenericNotify+0x22>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80065ca:	0023      	movs	r3, r4
 80065cc:	3398      	adds	r3, #152	@ 0x98
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80065d2:	0022      	movs	r2, r4
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80065d4:	2102      	movs	r1, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80065d6:	329c      	adds	r2, #156	@ 0x9c
 80065d8:	7813      	ldrb	r3, [r2, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80065da:	7011      	strb	r1, [r2, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80065dc:	b2db      	uxtb	r3, r3
			switch( eAction )
 80065de:	2e04      	cmp	r6, #4
 80065e0:	d82d      	bhi.n	800663e <xTaskGenericNotify+0x8e>
 80065e2:	0030      	movs	r0, r6
 80065e4:	f7f9 fd98 	bl	8000118 <__gnu_thumb1_case_uqi>
 80065e8:	27200308 	.word	0x27200308
 80065ec:	25          	.byte	0x25
 80065ed:	00          	.byte	0x00
					pxTCB->ulNotifiedValue |= ulValue;
 80065ee:	0021      	movs	r1, r4
 80065f0:	3198      	adds	r1, #152	@ 0x98
 80065f2:	680a      	ldr	r2, [r1, #0]
 80065f4:	432a      	orrs	r2, r5
					( pxTCB->ulNotifiedValue )++;
 80065f6:	600a      	str	r2, [r1, #0]
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d12f      	bne.n	800665c <xTaskGenericNotify+0xac>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065fc:	1d25      	adds	r5, r4, #4
 80065fe:	0028      	movs	r0, r5
 8006600:	f7fe fefc 	bl	80053fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006604:	4a19      	ldr	r2, [pc, #100]	@ (800666c <xTaskGenericNotify+0xbc>)
 8006606:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006608:	6811      	ldr	r1, [r2, #0]
 800660a:	428b      	cmp	r3, r1
 800660c:	d900      	bls.n	8006610 <xTaskGenericNotify+0x60>
 800660e:	6013      	str	r3, [r2, #0]
 8006610:	2014      	movs	r0, #20
 8006612:	4358      	muls	r0, r3
 8006614:	4b16      	ldr	r3, [pc, #88]	@ (8006670 <xTaskGenericNotify+0xc0>)
 8006616:	0029      	movs	r1, r5
 8006618:	18c0      	adds	r0, r0, r3
 800661a:	f7fe fecd 	bl	80053b8 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800661e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006620:	2b00      	cmp	r3, #0
 8006622:	d013      	beq.n	800664c <xTaskGenericNotify+0x9c>
 8006624:	b672      	cpsid	i
 8006626:	e7fe      	b.n	8006626 <xTaskGenericNotify+0x76>
					( pxTCB->ulNotifiedValue )++;
 8006628:	0021      	movs	r1, r4
 800662a:	3198      	adds	r1, #152	@ 0x98
 800662c:	680a      	ldr	r2, [r1, #0]
 800662e:	3201      	adds	r2, #1
 8006630:	e7e1      	b.n	80065f6 <xTaskGenericNotify+0x46>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006632:	2b02      	cmp	r3, #2
 8006634:	d017      	beq.n	8006666 <xTaskGenericNotify+0xb6>
						pxTCB->ulNotifiedValue = ulValue;
 8006636:	0022      	movs	r2, r4
 8006638:	3298      	adds	r2, #152	@ 0x98
 800663a:	6015      	str	r5, [r2, #0]
 800663c:	e7dc      	b.n	80065f8 <xTaskGenericNotify+0x48>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800663e:	0022      	movs	r2, r4
 8006640:	3298      	adds	r2, #152	@ 0x98
 8006642:	6812      	ldr	r2, [r2, #0]
 8006644:	3201      	adds	r2, #1
 8006646:	d0d7      	beq.n	80065f8 <xTaskGenericNotify+0x48>
 8006648:	b672      	cpsid	i
 800664a:	e7fe      	b.n	800664a <xTaskGenericNotify+0x9a>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800664c:	4b09      	ldr	r3, [pc, #36]	@ (8006674 <xTaskGenericNotify+0xc4>)
 800664e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006654:	429a      	cmp	r2, r3
 8006656:	d901      	bls.n	800665c <xTaskGenericNotify+0xac>
					taskYIELD_IF_USING_PREEMPTION();
 8006658:	f000 fa46 	bl	8006ae8 <vPortYield>
	{
 800665c:	2401      	movs	r4, #1
		taskEXIT_CRITICAL();
 800665e:	f000 fa5b 	bl	8006b18 <vPortExitCritical>
	}
 8006662:	0020      	movs	r0, r4
 8006664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						xReturn = pdFAIL;
 8006666:	2400      	movs	r4, #0
 8006668:	e7f9      	b.n	800665e <xTaskGenericNotify+0xae>
 800666a:	46c0      	nop			@ (mov r8, r8)
 800666c:	20000884 	.word	0x20000884
 8006670:	20000900 	.word	0x20000900
 8006674:	2000098c 	.word	0x2000098c

08006678 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006678:	b510      	push	{r4, lr}
 800667a:	0004      	movs	r4, r0
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800667c:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800667e:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006680:	4291      	cmp	r1, r2
 8006682:	d80b      	bhi.n	800669c <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006684:	1ad2      	subs	r2, r2, r3
 8006686:	6983      	ldr	r3, [r0, #24]
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006688:	2001      	movs	r0, #1
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800668a:	429a      	cmp	r2, r3
 800668c:	d205      	bcs.n	800669a <prvInsertTimerInActiveList+0x22>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800668e:	4b07      	ldr	r3, [pc, #28]	@ (80066ac <prvInsertTimerInActiveList+0x34>)
 8006690:	1d21      	adds	r1, r4, #4
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006692:	6818      	ldr	r0, [r3, #0]
 8006694:	f7fe fe9b 	bl	80053ce <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8006698:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 800669a:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800669c:	429a      	cmp	r2, r3
 800669e:	d202      	bcs.n	80066a6 <prvInsertTimerInActiveList+0x2e>
			xProcessTimerNow = pdTRUE;
 80066a0:	2001      	movs	r0, #1
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80066a2:	4299      	cmp	r1, r3
 80066a4:	d2f9      	bcs.n	800669a <prvInsertTimerInActiveList+0x22>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80066a6:	4b02      	ldr	r3, [pc, #8]	@ (80066b0 <prvInsertTimerInActiveList+0x38>)
 80066a8:	1d21      	adds	r1, r4, #4
 80066aa:	e7f2      	b.n	8006692 <prvInsertTimerInActiveList+0x1a>
 80066ac:	20000a5c 	.word	0x20000a5c
 80066b0:	20000a60 	.word	0x20000a60

080066b4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80066b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80066b6:	f000 fa23 	bl	8006b00 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80066ba:	4c10      	ldr	r4, [pc, #64]	@ (80066fc <prvCheckForValidListAndQueue+0x48>)
 80066bc:	6825      	ldr	r5, [r4, #0]
 80066be:	2d00      	cmp	r5, #0
 80066c0:	d118      	bne.n	80066f4 <prvCheckForValidListAndQueue+0x40>
		{
			vListInitialise( &xActiveTimerList1 );
 80066c2:	4f0f      	ldr	r7, [pc, #60]	@ (8006700 <prvCheckForValidListAndQueue+0x4c>)
 80066c4:	0038      	movs	r0, r7
 80066c6:	f7fe fe69 	bl	800539c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80066ca:	4e0e      	ldr	r6, [pc, #56]	@ (8006704 <prvCheckForValidListAndQueue+0x50>)
 80066cc:	0030      	movs	r0, r6
 80066ce:	f7fe fe65 	bl	800539c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80066d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006708 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80066d4:	210c      	movs	r1, #12
			pxCurrentTimerList = &xActiveTimerList1;
 80066d6:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80066d8:	4b0c      	ldr	r3, [pc, #48]	@ (800670c <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80066da:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 80066dc:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80066de:	4a0c      	ldr	r2, [pc, #48]	@ (8006710 <prvCheckForValidListAndQueue+0x5c>)
 80066e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006714 <prvCheckForValidListAndQueue+0x60>)
 80066e2:	9500      	str	r5, [sp, #0]
 80066e4:	f7fe ff57 	bl	8005596 <xQueueGenericCreateStatic>
 80066e8:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80066ea:	2800      	cmp	r0, #0
 80066ec:	d002      	beq.n	80066f4 <prvCheckForValidListAndQueue+0x40>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80066ee:	490a      	ldr	r1, [pc, #40]	@ (8006718 <prvCheckForValidListAndQueue+0x64>)
 80066f0:	f7ff fa44 	bl	8005b7c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80066f4:	f000 fa10 	bl	8006b18 <vPortExitCritical>
}
 80066f8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80066fa:	46c0      	nop			@ (mov r8, r8)
 80066fc:	20000a58 	.word	0x20000a58
 8006700:	20000a78 	.word	0x20000a78
 8006704:	20000a64 	.word	0x20000a64
 8006708:	20000a60 	.word	0x20000a60
 800670c:	20000a5c 	.word	0x20000a5c
 8006710:	200009d8 	.word	0x200009d8
 8006714:	20000990 	.word	0x20000990
 8006718:	08008050 	.word	0x08008050

0800671c <xTimerCreateTimerTask>:
{
 800671c:	b510      	push	{r4, lr}
 800671e:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8006720:	f7ff ffc8 	bl	80066b4 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8006724:	4b10      	ldr	r3, [pc, #64]	@ (8006768 <xTimerCreateTimerTask+0x4c>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d017      	beq.n	800675c <xTimerCreateTimerTask+0x40>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800672c:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800672e:	aa07      	add	r2, sp, #28
 8006730:	a906      	add	r1, sp, #24
 8006732:	a805      	add	r0, sp, #20
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006734:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006736:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006738:	f7fa fe4a 	bl	80013d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800673c:	9b05      	ldr	r3, [sp, #20]
 800673e:	490b      	ldr	r1, [pc, #44]	@ (800676c <xTimerCreateTimerTask+0x50>)
 8006740:	9302      	str	r3, [sp, #8]
 8006742:	9b06      	ldr	r3, [sp, #24]
 8006744:	480a      	ldr	r0, [pc, #40]	@ (8006770 <xTimerCreateTimerTask+0x54>)
 8006746:	9301      	str	r3, [sp, #4]
 8006748:	2304      	movs	r3, #4
 800674a:	9a07      	ldr	r2, [sp, #28]
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	0023      	movs	r3, r4
 8006750:	f7ff fba4 	bl	8005e9c <xTaskCreateStatic>
 8006754:	4b07      	ldr	r3, [pc, #28]	@ (8006774 <xTimerCreateTimerTask+0x58>)
 8006756:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8006758:	42a0      	cmp	r0, r4
 800675a:	d101      	bne.n	8006760 <xTimerCreateTimerTask+0x44>
	configASSERT( xReturn );
 800675c:	b672      	cpsid	i
 800675e:	e7fe      	b.n	800675e <xTimerCreateTimerTask+0x42>
}
 8006760:	2001      	movs	r0, #1
 8006762:	b008      	add	sp, #32
 8006764:	bd10      	pop	{r4, pc}
 8006766:	46c0      	nop			@ (mov r8, r8)
 8006768:	20000a58 	.word	0x20000a58
 800676c:	08008055 	.word	0x08008055
 8006770:	08006901 	.word	0x08006901
 8006774:	20000a54 	.word	0x20000a54

08006778 <xTimerCreate>:
	{
 8006778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800677a:	0007      	movs	r7, r0
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800677c:	2028      	movs	r0, #40	@ 0x28
	{
 800677e:	000d      	movs	r5, r1
 8006780:	9200      	str	r2, [sp, #0]
 8006782:	9301      	str	r3, [sp, #4]
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8006784:	f000 fa50 	bl	8006c28 <pvPortMalloc>
 8006788:	1e04      	subs	r4, r0, #0
		if( pxNewTimer != NULL )
 800678a:	d018      	beq.n	80067be <xTimerCreate+0x46>
			pxNewTimer->ucStatus = 0x00;
 800678c:	2300      	movs	r3, #0
 800678e:	1d46      	adds	r6, r0, #5
 8006790:	77f3      	strb	r3, [r6, #31]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006792:	429d      	cmp	r5, r3
 8006794:	d101      	bne.n	800679a <xTimerCreate+0x22>
 8006796:	b672      	cpsid	i
 8006798:	e7fe      	b.n	8006798 <xTimerCreate+0x20>
		prvCheckForValidListAndQueue();
 800679a:	f7ff ff8b 	bl	80066b4 <prvCheckForValidListAndQueue>
		pxNewTimer->pvTimerID = pvTimerID;
 800679e:	9b01      	ldr	r3, [sp, #4]
		pxNewTimer->pcTimerName = pcTimerName;
 80067a0:	6027      	str	r7, [r4, #0]
		pxNewTimer->pvTimerID = pvTimerID;
 80067a2:	61e3      	str	r3, [r4, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80067a4:	9b08      	ldr	r3, [sp, #32]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80067a6:	61a5      	str	r5, [r4, #24]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80067a8:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80067aa:	1d20      	adds	r0, r4, #4
 80067ac:	f7fe fe01 	bl	80053b2 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80067b0:	9b00      	ldr	r3, [sp, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d003      	beq.n	80067be <xTimerCreate+0x46>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80067b6:	2304      	movs	r3, #4
 80067b8:	7ff2      	ldrb	r2, [r6, #31]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	77f3      	strb	r3, [r6, #31]
	}
 80067be:	0020      	movs	r0, r4
 80067c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080067c2 <xTimerCreateStatic>:
	{
 80067c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067c4:	b085      	sub	sp, #20
 80067c6:	9301      	str	r3, [sp, #4]
			volatile size_t xSize = sizeof( StaticTimer_t );
 80067c8:	2328      	movs	r3, #40	@ 0x28
 80067ca:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
 80067cc:	9b03      	ldr	r3, [sp, #12]
	{
 80067ce:	0007      	movs	r7, r0
 80067d0:	000d      	movs	r5, r1
 80067d2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80067d4:	9200      	str	r2, [sp, #0]
			configASSERT( xSize == sizeof( Timer_t ) );
 80067d6:	2b28      	cmp	r3, #40	@ 0x28
 80067d8:	d001      	beq.n	80067de <xTimerCreateStatic+0x1c>
 80067da:	b672      	cpsid	i
 80067dc:	e7fe      	b.n	80067dc <xTimerCreateStatic+0x1a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80067de:	9b03      	ldr	r3, [sp, #12]
		configASSERT( pxTimerBuffer );
 80067e0:	2c00      	cmp	r4, #0
 80067e2:	d101      	bne.n	80067e8 <xTimerCreateStatic+0x26>
 80067e4:	b672      	cpsid	i
 80067e6:	e7fe      	b.n	80067e6 <xTimerCreateStatic+0x24>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 80067e8:	2302      	movs	r3, #2
 80067ea:	1d66      	adds	r6, r4, #5
 80067ec:	77f3      	strb	r3, [r6, #31]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80067ee:	2900      	cmp	r1, #0
 80067f0:	d101      	bne.n	80067f6 <xTimerCreateStatic+0x34>
 80067f2:	b672      	cpsid	i
 80067f4:	e7fe      	b.n	80067f4 <xTimerCreateStatic+0x32>
		prvCheckForValidListAndQueue();
 80067f6:	f7ff ff5d 	bl	80066b4 <prvCheckForValidListAndQueue>
		pxNewTimer->pvTimerID = pvTimerID;
 80067fa:	9b01      	ldr	r3, [sp, #4]
		pxNewTimer->pcTimerName = pcTimerName;
 80067fc:	6027      	str	r7, [r4, #0]
		pxNewTimer->pvTimerID = pvTimerID;
 80067fe:	61e3      	str	r3, [r4, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006800:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006802:	61a5      	str	r5, [r4, #24]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006804:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006806:	1d20      	adds	r0, r4, #4
 8006808:	f7fe fdd3 	bl	80053b2 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800680c:	9b00      	ldr	r3, [sp, #0]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d003      	beq.n	800681a <xTimerCreateStatic+0x58>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006812:	2304      	movs	r3, #4
 8006814:	7ff2      	ldrb	r2, [r6, #31]
 8006816:	4313      	orrs	r3, r2
 8006818:	77f3      	strb	r3, [r6, #31]
	}
 800681a:	0020      	movs	r0, r4
 800681c:	b005      	add	sp, #20
 800681e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006820 <xTimerGenericCommand>:
{
 8006820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006822:	0017      	movs	r7, r2
 8006824:	0004      	movs	r4, r0
 8006826:	001a      	movs	r2, r3
 8006828:	b085      	sub	sp, #20
	configASSERT( xTimer );
 800682a:	2800      	cmp	r0, #0
 800682c:	d101      	bne.n	8006832 <xTimerGenericCommand+0x12>
 800682e:	b672      	cpsid	i
 8006830:	e7fe      	b.n	8006830 <xTimerGenericCommand+0x10>
	if( xTimerQueue != NULL )
 8006832:	4d0d      	ldr	r5, [pc, #52]	@ (8006868 <xTimerGenericCommand+0x48>)
 8006834:	682e      	ldr	r6, [r5, #0]
BaseType_t xReturn = pdFAIL;
 8006836:	1e30      	subs	r0, r6, #0
	if( xTimerQueue != NULL )
 8006838:	d00f      	beq.n	800685a <xTimerGenericCommand+0x3a>
		xMessage.xMessageID = xCommandID;
 800683a:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800683c:	9702      	str	r7, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800683e:	9403      	str	r4, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006840:	2905      	cmp	r1, #5
 8006842:	dc0c      	bgt.n	800685e <xTimerGenericCommand+0x3e>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006844:	f7ff fdb6 	bl	80063b4 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006848:	2300      	movs	r3, #0
 800684a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800684c:	2802      	cmp	r0, #2
 800684e:	d000      	beq.n	8006852 <xTimerGenericCommand+0x32>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006850:	001a      	movs	r2, r3
 8006852:	6828      	ldr	r0, [r5, #0]
 8006854:	a901      	add	r1, sp, #4
 8006856:	f7fe fee9 	bl	800562c <xQueueGenericSend>
}
 800685a:	b005      	add	sp, #20
 800685c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800685e:	2300      	movs	r3, #0
 8006860:	a901      	add	r1, sp, #4
 8006862:	f7fe ffa1 	bl	80057a8 <xQueueGenericSendFromISR>
 8006866:	e7f8      	b.n	800685a <xTimerGenericCommand+0x3a>
 8006868:	20000a58 	.word	0x20000a58

0800686c <prvSampleTimeNow>:
{
 800686c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800686e:	b087      	sub	sp, #28
 8006870:	9005      	str	r0, [sp, #20]
	xTimeNow = xTaskGetTickCount();
 8006872:	f7ff fbaf 	bl	8005fd4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8006876:	4f1f      	ldr	r7, [pc, #124]	@ (80068f4 <prvSampleTimeNow+0x88>)
	xTimeNow = xTaskGetTickCount();
 8006878:	0005      	movs	r5, r0
	if( xTimeNow < xLastTime )
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	4283      	cmp	r3, r0
 800687e:	d822      	bhi.n	80068c6 <prvSampleTimeNow+0x5a>
 8006880:	2300      	movs	r3, #0
}
 8006882:	0028      	movs	r0, r5
		*pxTimerListsWereSwitched = pdTRUE;
 8006884:	9a05      	ldr	r2, [sp, #20]
	xLastTime = xTimeNow;
 8006886:	603d      	str	r5, [r7, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 8006888:	6013      	str	r3, [r2, #0]
}
 800688a:	b007      	add	sp, #28
 800688c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800688e:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006890:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006892:	681a      	ldr	r2, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006894:	1d23      	adds	r3, r4, #4
 8006896:	0018      	movs	r0, r3
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006898:	9203      	str	r2, [sp, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800689a:	9304      	str	r3, [sp, #16]
 800689c:	f7fe fdae 	bl	80053fc <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80068a0:	6a23      	ldr	r3, [r4, #32]
 80068a2:	0020      	movs	r0, r4
 80068a4:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80068a6:	2204      	movs	r2, #4
 80068a8:	1d63      	adds	r3, r4, #5
 80068aa:	7fdb      	ldrb	r3, [r3, #31]
 80068ac:	4213      	tst	r3, r2
 80068ae:	d00a      	beq.n	80068c6 <prvSampleTimeNow+0x5a>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80068b0:	69a3      	ldr	r3, [r4, #24]
 80068b2:	9a03      	ldr	r2, [sp, #12]
 80068b4:	18d3      	adds	r3, r2, r3
			if( xReloadTime > xNextExpireTime )
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d210      	bcs.n	80068dc <prvSampleTimeNow+0x70>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80068ba:	9904      	ldr	r1, [sp, #16]
 80068bc:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80068be:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80068c0:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80068c2:	f7fe fd84 	bl	80053ce <vListInsert>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80068c6:	4e0c      	ldr	r6, [pc, #48]	@ (80068f8 <prvSampleTimeNow+0x8c>)
 80068c8:	6833      	ldr	r3, [r6, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	2a00      	cmp	r2, #0
 80068ce:	d1de      	bne.n	800688e <prvSampleTimeNow+0x22>
	pxCurrentTimerList = pxOverflowTimerList;
 80068d0:	4a0a      	ldr	r2, [pc, #40]	@ (80068fc <prvSampleTimeNow+0x90>)
 80068d2:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80068d4:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 80068d6:	6031      	str	r1, [r6, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 80068d8:	2301      	movs	r3, #1
 80068da:	e7d2      	b.n	8006882 <prvSampleTimeNow+0x16>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80068dc:	2100      	movs	r1, #0
 80068de:	0020      	movs	r0, r4
 80068e0:	000b      	movs	r3, r1
 80068e2:	9a03      	ldr	r2, [sp, #12]
 80068e4:	9100      	str	r1, [sp, #0]
 80068e6:	f7ff ff9b 	bl	8006820 <xTimerGenericCommand>
				configASSERT( xResult );
 80068ea:	2800      	cmp	r0, #0
 80068ec:	d1eb      	bne.n	80068c6 <prvSampleTimeNow+0x5a>
 80068ee:	b672      	cpsid	i
 80068f0:	e7fe      	b.n	80068f0 <prvSampleTimeNow+0x84>
 80068f2:	46c0      	nop			@ (mov r8, r8)
 80068f4:	20000a50 	.word	0x20000a50
 80068f8:	20000a60 	.word	0x20000a60
 80068fc:	20000a5c 	.word	0x20000a5c

08006900 <prvTimerTask>:
{
 8006900:	b5f0      	push	{r4, r5, r6, r7, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006902:	2701      	movs	r7, #1
{
 8006904:	b089      	sub	sp, #36	@ 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006906:	4e54      	ldr	r6, [pc, #336]	@ (8006a58 <prvTimerTask+0x158>)
 8006908:	003d      	movs	r5, r7
 800690a:	6833      	ldr	r3, [r6, #0]
 800690c:	681c      	ldr	r4, [r3, #0]
 800690e:	2c00      	cmp	r4, #0
 8006910:	d002      	beq.n	8006918 <prvTimerTask+0x18>
 8006912:	2500      	movs	r5, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006914:	68db      	ldr	r3, [r3, #12]
 8006916:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
 8006918:	f7ff fb54 	bl	8005fc4 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800691c:	a805      	add	r0, sp, #20
 800691e:	f7ff ffa5 	bl	800686c <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8006922:	9b05      	ldr	r3, [sp, #20]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006924:	9003      	str	r0, [sp, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006926:	2b00      	cmp	r3, #0
 8006928:	d15e      	bne.n	80069e8 <prvTimerTask+0xe8>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800692a:	2d00      	cmp	r5, #0
 800692c:	d149      	bne.n	80069c2 <prvTimerTask+0xc2>
 800692e:	42a0      	cmp	r0, r4
 8006930:	d34c      	bcc.n	80069cc <prvTimerTask+0xcc>
				( void ) xTaskResumeAll();
 8006932:	f7ff fbdb 	bl	80060ec <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006936:	6833      	ldr	r3, [r6, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	68de      	ldr	r6, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800693c:	1d30      	adds	r0, r6, #4
 800693e:	f7fe fd5d 	bl	80053fc <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006942:	2104      	movs	r1, #4
 8006944:	1d72      	adds	r2, r6, #5
 8006946:	7fd3      	ldrb	r3, [r2, #31]
 8006948:	420b      	tst	r3, r1
 800694a:	d013      	beq.n	8006974 <prvTimerTask+0x74>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800694c:	69b1      	ldr	r1, [r6, #24]
 800694e:	0023      	movs	r3, r4
 8006950:	0030      	movs	r0, r6
 8006952:	9a03      	ldr	r2, [sp, #12]
 8006954:	1861      	adds	r1, r4, r1
 8006956:	f7ff fe8f 	bl	8006678 <prvInsertTimerInActiveList>
 800695a:	2800      	cmp	r0, #0
 800695c:	d00c      	beq.n	8006978 <prvTimerTask+0x78>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800695e:	002b      	movs	r3, r5
 8006960:	0022      	movs	r2, r4
 8006962:	0029      	movs	r1, r5
 8006964:	0030      	movs	r0, r6
 8006966:	9500      	str	r5, [sp, #0]
 8006968:	f7ff ff5a 	bl	8006820 <xTimerGenericCommand>
			configASSERT( xResult );
 800696c:	2800      	cmp	r0, #0
 800696e:	d103      	bne.n	8006978 <prvTimerTask+0x78>
 8006970:	b672      	cpsid	i
 8006972:	e7fe      	b.n	8006972 <prvTimerTask+0x72>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006974:	43bb      	bics	r3, r7
 8006976:	77d3      	strb	r3, [r2, #31]
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006978:	0030      	movs	r0, r6
 800697a:	6a33      	ldr	r3, [r6, #32]
 800697c:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800697e:	4b37      	ldr	r3, [pc, #220]	@ (8006a5c <prvTimerTask+0x15c>)
 8006980:	2200      	movs	r2, #0
 8006982:	6818      	ldr	r0, [r3, #0]
 8006984:	a905      	add	r1, sp, #20
 8006986:	f7fe ff93 	bl	80058b0 <xQueueReceive>
 800698a:	2800      	cmp	r0, #0
 800698c:	d0bb      	beq.n	8006906 <prvTimerTask+0x6>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800698e:	9b05      	ldr	r3, [sp, #20]
 8006990:	2b00      	cmp	r3, #0
 8006992:	dbf4      	blt.n	800697e <prvTimerTask+0x7e>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006994:	9c07      	ldr	r4, [sp, #28]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006996:	6963      	ldr	r3, [r4, #20]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d002      	beq.n	80069a2 <prvTimerTask+0xa2>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800699c:	1d20      	adds	r0, r4, #4
 800699e:	f7fe fd2d 	bl	80053fc <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80069a2:	a804      	add	r0, sp, #16
 80069a4:	f7ff ff62 	bl	800686c <prvSampleTimeNow>
 80069a8:	0002      	movs	r2, r0
			switch( xMessage.xMessageID )
 80069aa:	9805      	ldr	r0, [sp, #20]
 80069ac:	2809      	cmp	r0, #9
 80069ae:	d8e6      	bhi.n	800697e <prvTimerTask+0x7e>
 80069b0:	1d65      	adds	r5, r4, #5
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80069b2:	7feb      	ldrb	r3, [r5, #31]
			switch( xMessage.xMessageID )
 80069b4:	f7f9 fbb0 	bl	8000118 <__gnu_thumb1_case_uqi>
 80069b8:	4d1b1b1b 	.word	0x4d1b1b1b
 80069bc:	1b1b4739 	.word	0x1b1b4739
 80069c0:	394d      	.short	0x394d
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80069c2:	4b27      	ldr	r3, [pc, #156]	@ (8006a60 <prvTimerTask+0x160>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	681d      	ldr	r5, [r3, #0]
 80069c8:	426b      	negs	r3, r5
 80069ca:	415d      	adcs	r5, r3
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80069cc:	9b03      	ldr	r3, [sp, #12]
 80069ce:	002a      	movs	r2, r5
 80069d0:	1ae1      	subs	r1, r4, r3
 80069d2:	4b22      	ldr	r3, [pc, #136]	@ (8006a5c <prvTimerTask+0x15c>)
 80069d4:	6818      	ldr	r0, [r3, #0]
 80069d6:	f7ff f8e3 	bl	8005ba0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80069da:	f7ff fb87 	bl	80060ec <xTaskResumeAll>
 80069de:	2800      	cmp	r0, #0
 80069e0:	d1cd      	bne.n	800697e <prvTimerTask+0x7e>
					portYIELD_WITHIN_API();
 80069e2:	f000 f881 	bl	8006ae8 <vPortYield>
 80069e6:	e7ca      	b.n	800697e <prvTimerTask+0x7e>
			( void ) xTaskResumeAll();
 80069e8:	f7ff fb80 	bl	80060ec <xTaskResumeAll>
}
 80069ec:	e7c7      	b.n	800697e <prvTimerTask+0x7e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80069ee:	433b      	orrs	r3, r7
 80069f0:	77eb      	strb	r3, [r5, #31]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80069f2:	9b06      	ldr	r3, [sp, #24]
 80069f4:	69a1      	ldr	r1, [r4, #24]
 80069f6:	0020      	movs	r0, r4
 80069f8:	1859      	adds	r1, r3, r1
 80069fa:	f7ff fe3d 	bl	8006678 <prvInsertTimerInActiveList>
 80069fe:	2800      	cmp	r0, #0
 8006a00:	d0bd      	beq.n	800697e <prvTimerTask+0x7e>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a02:	6a23      	ldr	r3, [r4, #32]
 8006a04:	0020      	movs	r0, r4
 8006a06:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a08:	2204      	movs	r2, #4
 8006a0a:	7feb      	ldrb	r3, [r5, #31]
 8006a0c:	4213      	tst	r3, r2
 8006a0e:	d0b6      	beq.n	800697e <prvTimerTask+0x7e>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006a10:	2100      	movs	r1, #0
 8006a12:	69a3      	ldr	r3, [r4, #24]
 8006a14:	9a06      	ldr	r2, [sp, #24]
 8006a16:	0020      	movs	r0, r4
 8006a18:	18d2      	adds	r2, r2, r3
 8006a1a:	9100      	str	r1, [sp, #0]
 8006a1c:	000b      	movs	r3, r1
 8006a1e:	f7ff feff 	bl	8006820 <xTimerGenericCommand>
							configASSERT( xResult );
 8006a22:	2800      	cmp	r0, #0
 8006a24:	d1ab      	bne.n	800697e <prvTimerTask+0x7e>
 8006a26:	b672      	cpsid	i
 8006a28:	e7fe      	b.n	8006a28 <prvTimerTask+0x128>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a2a:	433b      	orrs	r3, r7
 8006a2c:	77eb      	strb	r3, [r5, #31]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006a2e:	9906      	ldr	r1, [sp, #24]
 8006a30:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006a32:	2900      	cmp	r1, #0
 8006a34:	d101      	bne.n	8006a3a <prvTimerTask+0x13a>
 8006a36:	b672      	cpsid	i
 8006a38:	e7fe      	b.n	8006a38 <prvTimerTask+0x138>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006a3a:	0013      	movs	r3, r2
 8006a3c:	0020      	movs	r0, r4
 8006a3e:	1851      	adds	r1, r2, r1
 8006a40:	f7ff fe1a 	bl	8006678 <prvInsertTimerInActiveList>
					break;
 8006a44:	e79b      	b.n	800697e <prvTimerTask+0x7e>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006a46:	079a      	lsls	r2, r3, #30
 8006a48:	d403      	bmi.n	8006a52 <prvTimerTask+0x152>
							vPortFree( pxTimer );
 8006a4a:	0020      	movs	r0, r4
 8006a4c:	f000 f8f8 	bl	8006c40 <vPortFree>
 8006a50:	e795      	b.n	800697e <prvTimerTask+0x7e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a52:	43bb      	bics	r3, r7
 8006a54:	77eb      	strb	r3, [r5, #31]
 8006a56:	e792      	b.n	800697e <prvTimerTask+0x7e>
 8006a58:	20000a60 	.word	0x20000a60
 8006a5c:	20000a58 	.word	0x20000a58
 8006a60:	20000a5c 	.word	0x20000a5c

08006a64 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0UL;
 8006a64:	2300      	movs	r3, #0
{
 8006a66:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8006a68:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006a6a:	4b06      	ldr	r3, [pc, #24]	@ (8006a84 <prvTaskExitError+0x20>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	3301      	adds	r3, #1
 8006a70:	d001      	beq.n	8006a76 <prvTaskExitError+0x12>
 8006a72:	b672      	cpsid	i
 8006a74:	e7fe      	b.n	8006a74 <prvTaskExitError+0x10>
	portDISABLE_INTERRUPTS();
 8006a76:	b672      	cpsid	i
	while( ulDummy == 0 )
 8006a78:	9b01      	ldr	r3, [sp, #4]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d0fc      	beq.n	8006a78 <prvTaskExitError+0x14>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006a7e:	b002      	add	sp, #8
 8006a80:	4770      	bx	lr
 8006a82:	46c0      	nop			@ (mov r8, r8)
 8006a84:	20000010 	.word	0x20000010
	...

08006a90 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8006a90:	4a0b      	ldr	r2, [pc, #44]	@ (8006ac0 <pxCurrentTCBConst2>)
 8006a92:	6813      	ldr	r3, [r2, #0]
 8006a94:	6818      	ldr	r0, [r3, #0]
 8006a96:	3020      	adds	r0, #32
 8006a98:	f380 8809 	msr	PSP, r0
 8006a9c:	2002      	movs	r0, #2
 8006a9e:	f380 8814 	msr	CONTROL, r0
 8006aa2:	f3bf 8f6f 	isb	sy
 8006aa6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8006aa8:	46ae      	mov	lr, r5
 8006aaa:	bc08      	pop	{r3}
 8006aac:	bc04      	pop	{r2}
 8006aae:	b662      	cpsie	i
 8006ab0:	4718      	bx	r3
 8006ab2:	46c0      	nop			@ (mov r8, r8)
 8006ab4:	46c0      	nop			@ (mov r8, r8)
 8006ab6:	46c0      	nop			@ (mov r8, r8)
 8006ab8:	46c0      	nop			@ (mov r8, r8)
 8006aba:	46c0      	nop			@ (mov r8, r8)
 8006abc:	46c0      	nop			@ (mov r8, r8)
 8006abe:	46c0      	nop			@ (mov r8, r8)

08006ac0 <pxCurrentTCBConst2>:
 8006ac0:	2000098c 	.word	0x2000098c

08006ac4 <pxPortInitialiseStack>:
{
 8006ac4:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006ac6:	2480      	movs	r4, #128	@ 0x80
 8006ac8:	1f03      	subs	r3, r0, #4
 8006aca:	0464      	lsls	r4, r4, #17
 8006acc:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8006ace:	3b04      	subs	r3, #4
 8006ad0:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006ad2:	4903      	ldr	r1, [pc, #12]	@ (8006ae0 <pxPortInitialiseStack+0x1c>)
 8006ad4:	3b04      	subs	r3, #4
 8006ad6:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006ad8:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 8006ada:	3840      	subs	r0, #64	@ 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006adc:	601a      	str	r2, [r3, #0]
}
 8006ade:	bd10      	pop	{r4, pc}
 8006ae0:	08006a65 	.word	0x08006a65

08006ae4 <SVC_Handler>:
}
 8006ae4:	4770      	bx	lr
	...

08006ae8 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006ae8:	2280      	movs	r2, #128	@ 0x80
 8006aea:	4b04      	ldr	r3, [pc, #16]	@ (8006afc <vPortYield+0x14>)
 8006aec:	0552      	lsls	r2, r2, #21
 8006aee:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8006af0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006af4:	f3bf 8f6f 	isb	sy
}
 8006af8:	4770      	bx	lr
 8006afa:	46c0      	nop			@ (mov r8, r8)
 8006afc:	e000ed04 	.word	0xe000ed04

08006b00 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
 8006b00:	b672      	cpsid	i
	uxCriticalNesting++;
 8006b02:	4a04      	ldr	r2, [pc, #16]	@ (8006b14 <vPortEnterCritical+0x14>)
 8006b04:	6813      	ldr	r3, [r2, #0]
 8006b06:	3301      	adds	r3, #1
 8006b08:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" ::: "memory" );
 8006b0a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006b0e:	f3bf 8f6f 	isb	sy
}
 8006b12:	4770      	bx	lr
 8006b14:	20000010 	.word	0x20000010

08006b18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8006b18:	4a05      	ldr	r2, [pc, #20]	@ (8006b30 <vPortExitCritical+0x18>)
 8006b1a:	6813      	ldr	r3, [r2, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d101      	bne.n	8006b24 <vPortExitCritical+0xc>
 8006b20:	b672      	cpsid	i
 8006b22:	e7fe      	b.n	8006b22 <vPortExitCritical+0xa>
	uxCriticalNesting--;
 8006b24:	3b01      	subs	r3, #1
 8006b26:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d100      	bne.n	8006b2e <vPortExitCritical+0x16>
	{
		portENABLE_INTERRUPTS();
 8006b2c:	b662      	cpsie	i
	}
}
 8006b2e:	4770      	bx	lr
 8006b30:	20000010 	.word	0x20000010

08006b34 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8006b34:	f3ef 8010 	mrs	r0, PRIMASK
 8006b38:	b672      	cpsid	i
 8006b3a:	4770      	bx	lr

08006b3c <vClearInterruptMaskFromISR>:
}
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8006b3c:	f380 8810 	msr	PRIMASK, r0
 8006b40:	4770      	bx	lr
	...

08006b50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b50:	f3ef 8009 	mrs	r0, PSP
 8006b54:	4b0e      	ldr	r3, [pc, #56]	@ (8006b90 <pxCurrentTCBConst>)
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	3820      	subs	r0, #32
 8006b5a:	6010      	str	r0, [r2, #0]
 8006b5c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006b5e:	4644      	mov	r4, r8
 8006b60:	464d      	mov	r5, r9
 8006b62:	4656      	mov	r6, sl
 8006b64:	465f      	mov	r7, fp
 8006b66:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006b68:	b508      	push	{r3, lr}
 8006b6a:	b672      	cpsid	i
 8006b6c:	f7ff fb40 	bl	80061f0 <vTaskSwitchContext>
 8006b70:	b662      	cpsie	i
 8006b72:	bc0c      	pop	{r2, r3}
 8006b74:	6811      	ldr	r1, [r2, #0]
 8006b76:	6808      	ldr	r0, [r1, #0]
 8006b78:	3010      	adds	r0, #16
 8006b7a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006b7c:	46a0      	mov	r8, r4
 8006b7e:	46a9      	mov	r9, r5
 8006b80:	46b2      	mov	sl, r6
 8006b82:	46bb      	mov	fp, r7
 8006b84:	f380 8809 	msr	PSP, r0
 8006b88:	3820      	subs	r0, #32
 8006b8a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006b8c:	4718      	bx	r3
 8006b8e:	46c0      	nop			@ (mov r8, r8)

08006b90 <pxCurrentTCBConst>:
 8006b90:	2000098c 	.word	0x2000098c

08006b94 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006b94:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8006b96:	f7ff ffcd 	bl	8006b34 <ulSetInterruptMaskFromISR>
 8006b9a:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006b9c:	f7ff fa20 	bl	8005fe0 <xTaskIncrementTick>
 8006ba0:	2800      	cmp	r0, #0
 8006ba2:	d003      	beq.n	8006bac <SysTick_Handler+0x18>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006ba4:	2280      	movs	r2, #128	@ 0x80
 8006ba6:	4b03      	ldr	r3, [pc, #12]	@ (8006bb4 <SysTick_Handler+0x20>)
 8006ba8:	0552      	lsls	r2, r2, #21
 8006baa:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8006bac:	0020      	movs	r0, r4
 8006bae:	f7ff ffc5 	bl	8006b3c <vClearInterruptMaskFromISR>
}
 8006bb2:	bd10      	pop	{r4, pc}
 8006bb4:	e000ed04 	.word	0xe000ed04

08006bb8 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006bb8:	2300      	movs	r3, #0
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006bba:	21fa      	movs	r1, #250	@ 0xfa
{
 8006bbc:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006bbe:	4a07      	ldr	r2, [pc, #28]	@ (8006bdc <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006bc0:	4c07      	ldr	r4, [pc, #28]	@ (8006be0 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006bc2:	0089      	lsls	r1, r1, #2
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006bc4:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006bc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006bc8:	4b06      	ldr	r3, [pc, #24]	@ (8006be4 <vPortSetupTimerInterrupt+0x2c>)
 8006bca:	6818      	ldr	r0, [r3, #0]
 8006bcc:	f7f9 faae 	bl	800012c <__udivsi3>
 8006bd0:	4b05      	ldr	r3, [pc, #20]	@ (8006be8 <vPortSetupTimerInterrupt+0x30>)
 8006bd2:	3801      	subs	r0, #1
 8006bd4:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8006bd6:	2307      	movs	r3, #7
 8006bd8:	6023      	str	r3, [r4, #0]
}
 8006bda:	bd10      	pop	{r4, pc}
 8006bdc:	e000e018 	.word	0xe000e018
 8006be0:	e000e010 	.word	0xe000e010
 8006be4:	20000004 	.word	0x20000004
 8006be8:	e000e014 	.word	0xe000e014

08006bec <xPortStartScheduler>:
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006bec:	22ff      	movs	r2, #255	@ 0xff
 8006bee:	4b0c      	ldr	r3, [pc, #48]	@ (8006c20 <xPortStartScheduler+0x34>)
 8006bf0:	0412      	lsls	r2, r2, #16
 8006bf2:	6819      	ldr	r1, [r3, #0]
{
 8006bf4:	b510      	push	{r4, lr}
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006bfa:	22ff      	movs	r2, #255	@ 0xff
	uxCriticalNesting = 0;
 8006bfc:	2400      	movs	r4, #0
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006bfe:	6819      	ldr	r1, [r3, #0]
 8006c00:	0612      	lsls	r2, r2, #24
 8006c02:	430a      	orrs	r2, r1
 8006c04:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8006c06:	f7ff ffd7 	bl	8006bb8 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8006c0a:	4b06      	ldr	r3, [pc, #24]	@ (8006c24 <xPortStartScheduler+0x38>)
 8006c0c:	601c      	str	r4, [r3, #0]
	vPortStartFirstTask();
 8006c0e:	f7ff ff3f 	bl	8006a90 <vPortStartFirstTask>
	vTaskSwitchContext();
 8006c12:	f7ff faed 	bl	80061f0 <vTaskSwitchContext>
	prvTaskExitError();
 8006c16:	f7ff ff25 	bl	8006a64 <prvTaskExitError>
}
 8006c1a:	0020      	movs	r0, r4
 8006c1c:	bd10      	pop	{r4, pc}
 8006c1e:	46c0      	nop			@ (mov r8, r8)
 8006c20:	e000ed20 	.word	0xe000ed20
 8006c24:	20000010 	.word	0x20000010

08006c28 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006c28:	b510      	push	{r4, lr}
 8006c2a:	0004      	movs	r4, r0
void *pvReturn;

	vTaskSuspendAll();
 8006c2c:	f7ff f9ca 	bl	8005fc4 <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
 8006c30:	0020      	movs	r0, r4
 8006c32:	f000 fb21 	bl	8007278 <malloc>
 8006c36:	0004      	movs	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006c38:	f7ff fa58 	bl	80060ec <xTaskResumeAll>
		}
	}
	#endif

	return pvReturn;
}
 8006c3c:	0020      	movs	r0, r4
 8006c3e:	bd10      	pop	{r4, pc}

08006c40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c40:	b510      	push	{r4, lr}
 8006c42:	1e04      	subs	r4, r0, #0
	if( pv )
 8006c44:	d006      	beq.n	8006c54 <vPortFree+0x14>
	{
		vTaskSuspendAll();
 8006c46:	f7ff f9bd 	bl	8005fc4 <vTaskSuspendAll>
		{
			free( pv );
 8006c4a:	0020      	movs	r0, r4
 8006c4c:	f000 fb1e 	bl	800728c <free>
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
 8006c50:	f7ff fa4c 	bl	80060ec <xTaskResumeAll>
	}
}
 8006c54:	bd10      	pop	{r4, pc}

08006c56 <lis2dw12_read_reg>:
  *
  */
int32_t __weak lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8006c56:	b510      	push	{r4, lr}
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8006c58:	6844      	ldr	r4, [r0, #4]
 8006c5a:	68c0      	ldr	r0, [r0, #12]
 8006c5c:	47a0      	blx	r4

  return ret;
}
 8006c5e:	bd10      	pop	{r4, pc}

08006c60 <lis2dw12_write_reg>:
  *
  */
int32_t __weak lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 8006c60:	b510      	push	{r4, lr}
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006c62:	6804      	ldr	r4, [r0, #0]
 8006c64:	68c0      	ldr	r0, [r0, #12]
 8006c66:	47a0      	blx	r4

  return ret;
}
 8006c68:	bd10      	pop	{r4, pc}
	...

08006c6c <lis2dw12_from_fs2_to_mg>:
  * @{
  *
  */

float_t lis2dw12_from_fs2_to_mg(int16_t lsb)
{
 8006c6c:	b510      	push	{r4, lr}
  return ((float_t)lsb) * 0.061f;
 8006c6e:	f7fa faef 	bl	8001250 <__aeabi_i2f>
 8006c72:	4902      	ldr	r1, [pc, #8]	@ (8006c7c <lis2dw12_from_fs2_to_mg+0x10>)
 8006c74:	f7f9 fef8 	bl	8000a68 <__aeabi_fmul>
}
 8006c78:	bd10      	pop	{r4, pc}
 8006c7a:	46c0      	nop			@ (mov r8, r8)
 8006c7c:	3d79db23 	.word	0x3d79db23

08006c80 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 8006c80:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006c82:	2301      	movs	r3, #1
{
 8006c84:	000c      	movs	r4, r1
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006c86:	466a      	mov	r2, sp
 8006c88:	2120      	movs	r1, #32
{
 8006c8a:	0005      	movs	r5, r0
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006c8c:	f7ff ffe3 	bl	8006c56 <lis2dw12_read_reg>

  if (ret == 0)
 8006c90:	2800      	cmp	r0, #0
 8006c92:	d12b      	bne.n	8006cec <lis2dw12_power_mode_set+0x6c>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8006c94:	2203      	movs	r2, #3
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 8006c96:	08a3      	lsrs	r3, r4, #2
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8006c98:	4013      	ands	r3, r2
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	4022      	ands	r2, r4
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	466a      	mov	r2, sp
 8006ca2:	210f      	movs	r1, #15
 8006ca4:	7812      	ldrb	r2, [r2, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006ca6:	0028      	movs	r0, r5
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8006ca8:	438a      	bics	r2, r1
 8006caa:	4313      	orrs	r3, r2
 8006cac:	466a      	mov	r2, sp
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006cae:	3111      	adds	r1, #17
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8006cb0:	7013      	strb	r3, [r2, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	f7ff ffd4 	bl	8006c60 <lis2dw12_write_reg>
  }

  if (ret == 0)
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	d117      	bne.n	8006cec <lis2dw12_power_mode_set+0x6c>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	2125      	movs	r1, #37	@ 0x25
 8006cc0:	0028      	movs	r0, r5
 8006cc2:	aa01      	add	r2, sp, #4
 8006cc4:	f7ff ffc7 	bl	8006c56 <lis2dw12_read_reg>
  }

  if (ret == 0)
 8006cc8:	2800      	cmp	r0, #0
 8006cca:	d10f      	bne.n	8006cec <lis2dw12_power_mode_set+0x6c>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8006ccc:	466a      	mov	r2, sp
 8006cce:	2104      	movs	r1, #4
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	7912      	ldrb	r2, [r2, #4]
 8006cd4:	0924      	lsrs	r4, r4, #4
 8006cd6:	438a      	bics	r2, r1
 8006cd8:	4669      	mov	r1, sp
 8006cda:	401c      	ands	r4, r3
 8006cdc:	00a4      	lsls	r4, r4, #2
 8006cde:	4322      	orrs	r2, r4
 8006ce0:	710a      	strb	r2, [r1, #4]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8006ce2:	0028      	movs	r0, r5
 8006ce4:	2125      	movs	r1, #37	@ 0x25
 8006ce6:	aa01      	add	r2, sp, #4
 8006ce8:	f7ff ffba 	bl	8006c60 <lis2dw12_write_reg>
  }

  return ret;
}
 8006cec:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08006cee <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 8006cee:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006cf0:	2301      	movs	r3, #1
{
 8006cf2:	000c      	movs	r4, r1
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006cf4:	466a      	mov	r2, sp
 8006cf6:	2120      	movs	r1, #32
{
 8006cf8:	0005      	movs	r5, r0
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006cfa:	f7ff ffac 	bl	8006c56 <lis2dw12_read_reg>

  if (ret == 0)
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	d125      	bne.n	8006d4e <lis2dw12_data_rate_set+0x60>
  {
    ctrl1.odr = (uint8_t) val;
 8006d02:	466b      	mov	r3, sp
 8006d04:	210f      	movs	r1, #15
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	0122      	lsls	r2, r4, #4
 8006d0a:	400b      	ands	r3, r1
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	466a      	mov	r2, sp
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006d10:	0028      	movs	r0, r5
    ctrl1.odr = (uint8_t) val;
 8006d12:	7013      	strb	r3, [r2, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8006d14:	3111      	adds	r1, #17
 8006d16:	2301      	movs	r3, #1
 8006d18:	f7ff ffa2 	bl	8006c60 <lis2dw12_write_reg>
  }

  if (ret == 0)
 8006d1c:	2800      	cmp	r0, #0
 8006d1e:	d116      	bne.n	8006d4e <lis2dw12_data_rate_set+0x60>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8006d20:	2301      	movs	r3, #1
 8006d22:	2122      	movs	r1, #34	@ 0x22
 8006d24:	0028      	movs	r0, r5
 8006d26:	aa01      	add	r2, sp, #4
 8006d28:	f7ff ff95 	bl	8006c56 <lis2dw12_read_reg>
  }

  if (ret == 0)
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	d10e      	bne.n	8006d4e <lis2dw12_data_rate_set+0x60>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8006d30:	466b      	mov	r3, sp
 8006d32:	2203      	movs	r2, #3
 8006d34:	791b      	ldrb	r3, [r3, #4]
 8006d36:	0924      	lsrs	r4, r4, #4
 8006d38:	4014      	ands	r4, r2
 8006d3a:	4393      	bics	r3, r2
 8006d3c:	466a      	mov	r2, sp
 8006d3e:	4323      	orrs	r3, r4
 8006d40:	7113      	strb	r3, [r2, #4]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8006d42:	2122      	movs	r1, #34	@ 0x22
 8006d44:	2301      	movs	r3, #1
 8006d46:	0028      	movs	r0, r5
 8006d48:	aa01      	add	r2, sp, #4
 8006d4a:	f7ff ff89 	bl	8006c60 <lis2dw12_write_reg>
  }

  return ret;
}
 8006d4e:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08006d50 <lis2dw12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006d50:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006d52:	2301      	movs	r3, #1
{
 8006d54:	000c      	movs	r4, r1
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006d56:	aa01      	add	r2, sp, #4
 8006d58:	2121      	movs	r1, #33	@ 0x21
{
 8006d5a:	0005      	movs	r5, r0
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006d5c:	f7ff ff7b 	bl	8006c56 <lis2dw12_read_reg>

  if (ret == 0)
 8006d60:	2800      	cmp	r0, #0
 8006d62:	d10e      	bne.n	8006d82 <lis2dw12_block_data_update_set+0x32>
  {
    reg.bdu = val;
 8006d64:	2301      	movs	r3, #1
 8006d66:	4669      	mov	r1, sp
 8006d68:	401c      	ands	r4, r3
 8006d6a:	00e2      	lsls	r2, r4, #3
 8006d6c:	790c      	ldrb	r4, [r1, #4]
 8006d6e:	2108      	movs	r1, #8
 8006d70:	438c      	bics	r4, r1
 8006d72:	4314      	orrs	r4, r2
 8006d74:	466a      	mov	r2, sp
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006d76:	0028      	movs	r0, r5
    reg.bdu = val;
 8006d78:	7114      	strb	r4, [r2, #4]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006d7a:	3119      	adds	r1, #25
 8006d7c:	aa01      	add	r2, sp, #4
 8006d7e:	f7ff ff6f 	bl	8006c60 <lis2dw12_write_reg>
  }

  return ret;
}
 8006d82:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08006d84 <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 8006d84:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8006d86:	2301      	movs	r3, #1
{
 8006d88:	000c      	movs	r4, r1
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8006d8a:	aa01      	add	r2, sp, #4
 8006d8c:	2125      	movs	r1, #37	@ 0x25
{
 8006d8e:	0005      	movs	r5, r0
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8006d90:	f7ff ff61 	bl	8006c56 <lis2dw12_read_reg>

  if (ret == 0)
 8006d94:	2800      	cmp	r0, #0
 8006d96:	d10f      	bne.n	8006db8 <lis2dw12_full_scale_set+0x34>
  {
    reg.fs = (uint8_t) val;
 8006d98:	466a      	mov	r2, sp
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	4023      	ands	r3, r4
 8006d9e:	7914      	ldrb	r4, [r2, #4]
 8006da0:	2230      	movs	r2, #48	@ 0x30
 8006da2:	011b      	lsls	r3, r3, #4
 8006da4:	4394      	bics	r4, r2
 8006da6:	431c      	orrs	r4, r3
 8006da8:	466b      	mov	r3, sp
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8006daa:	2125      	movs	r1, #37	@ 0x25
    reg.fs = (uint8_t) val;
 8006dac:	711c      	strb	r4, [r3, #4]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8006dae:	0028      	movs	r0, r5
 8006db0:	2301      	movs	r3, #1
 8006db2:	aa01      	add	r2, sp, #4
 8006db4:	f7ff ff54 	bl	8006c60 <lis2dw12_write_reg>
  }

  return ret;
}
 8006db8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08006dba <lis2dw12_flag_data_ready_get>:
  * @param  val      change the values of drdy in reg STATUS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_flag_data_ready_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8006dba:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006dbc:	000c      	movs	r4, r1
  lis2dw12_status_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_STATUS, (uint8_t *) &reg, 1);
 8006dbe:	ad01      	add	r5, sp, #4
 8006dc0:	002a      	movs	r2, r5
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	2127      	movs	r1, #39	@ 0x27
 8006dc6:	f7ff ff46 	bl	8006c56 <lis2dw12_read_reg>
  *val = reg.drdy;
 8006dca:	782b      	ldrb	r3, [r5, #0]
 8006dcc:	07db      	lsls	r3, r3, #31
 8006dce:	0fdb      	lsrs	r3, r3, #31
 8006dd0:	7023      	strb	r3, [r4, #0]

  return ret;
}
 8006dd2:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08006dd4 <lis2dw12_acceleration_raw_get>:
  * @param  val      buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006dd4:	b513      	push	{r0, r1, r4, lr}
  uint8_t buff[6];
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 8006dd6:	2306      	movs	r3, #6
{
 8006dd8:	000c      	movs	r4, r1
  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 8006dda:	466a      	mov	r2, sp
 8006ddc:	2128      	movs	r1, #40	@ 0x28
 8006dde:	f7ff ff3a 	bl	8006c56 <lis2dw12_read_reg>
  val[0] = (int16_t)buff[1];
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006de2:	466b      	mov	r3, sp
 8006de4:	785a      	ldrb	r2, [r3, #1]
 8006de6:	781b      	ldrb	r3, [r3, #0]
 8006de8:	0212      	lsls	r2, r2, #8
 8006dea:	189b      	adds	r3, r3, r2
 8006dec:	8023      	strh	r3, [r4, #0]
  val[1] = (int16_t)buff[3];
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006dee:	466b      	mov	r3, sp
 8006df0:	78da      	ldrb	r2, [r3, #3]
 8006df2:	789b      	ldrb	r3, [r3, #2]
 8006df4:	0212      	lsls	r2, r2, #8
 8006df6:	189b      	adds	r3, r3, r2
 8006df8:	8063      	strh	r3, [r4, #2]
  val[2] = (int16_t)buff[5];
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8006dfa:	466b      	mov	r3, sp
 8006dfc:	795a      	ldrb	r2, [r3, #5]
 8006dfe:	791b      	ldrb	r3, [r3, #4]
 8006e00:	0212      	lsls	r2, r2, #8
 8006e02:	189b      	adds	r3, r3, r2
 8006e04:	80a3      	strh	r3, [r4, #4]

  return ret;
}
 8006e06:	bd16      	pop	{r1, r2, r4, pc}

08006e08 <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8006e08:	b510      	push	{r4, lr}
 8006e0a:	000a      	movs	r2, r1
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	210f      	movs	r1, #15
 8006e10:	f7ff ff21 	bl	8006c56 <lis2dw12_read_reg>

  return ret;
}
 8006e14:	bd10      	pop	{r4, pc}

08006e16 <lis2dw12_reset_set>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006e16:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006e18:	2301      	movs	r3, #1
{
 8006e1a:	000c      	movs	r4, r1
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006e1c:	aa01      	add	r2, sp, #4
 8006e1e:	2121      	movs	r1, #33	@ 0x21
{
 8006e20:	0005      	movs	r5, r0
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006e22:	f7ff ff18 	bl	8006c56 <lis2dw12_read_reg>

  if (ret == 0)
 8006e26:	2800      	cmp	r0, #0
 8006e28:	d10e      	bne.n	8006e48 <lis2dw12_reset_set+0x32>
  {
    reg.soft_reset = val;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	4669      	mov	r1, sp
 8006e2e:	401c      	ands	r4, r3
 8006e30:	01a2      	lsls	r2, r4, #6
 8006e32:	790c      	ldrb	r4, [r1, #4]
 8006e34:	2140      	movs	r1, #64	@ 0x40
 8006e36:	438c      	bics	r4, r1
 8006e38:	4314      	orrs	r4, r2
 8006e3a:	466a      	mov	r2, sp
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006e3c:	0028      	movs	r0, r5
    reg.soft_reset = val;
 8006e3e:	7114      	strb	r4, [r2, #4]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006e40:	391f      	subs	r1, #31
 8006e42:	aa01      	add	r2, sp, #4
 8006e44:	f7ff ff0c 	bl	8006c60 <lis2dw12_write_reg>
  }

  return ret;
}
 8006e48:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08006e4a <lis2dw12_reset_get>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8006e4a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e4c:	000c      	movs	r4, r1
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8006e4e:	ad01      	add	r5, sp, #4
 8006e50:	002a      	movs	r2, r5
 8006e52:	2301      	movs	r3, #1
 8006e54:	2121      	movs	r1, #33	@ 0x21
 8006e56:	f7ff fefe 	bl	8006c56 <lis2dw12_read_reg>
  *val = reg.soft_reset;
 8006e5a:	782b      	ldrb	r3, [r5, #0]
 8006e5c:	065b      	lsls	r3, r3, #25
 8006e5e:	0fdb      	lsrs	r3, r3, #31
 8006e60:	7023      	strb	r3, [r4, #0]

  return ret;
}
 8006e62:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08006e64 <lis2dw12_filter_path_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_path_set(stmdev_ctx_t *ctx,
                                 lis2dw12_fds_t val)
{
 8006e64:	b573      	push	{r0, r1, r4, r5, r6, lr}
  lis2dw12_ctrl6_t ctrl6;
  lis2dw12_ctrl_reg7_t ctrl_reg7;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8006e66:	2301      	movs	r3, #1
{
 8006e68:	000c      	movs	r4, r1
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8006e6a:	466a      	mov	r2, sp
 8006e6c:	2125      	movs	r1, #37	@ 0x25
{
 8006e6e:	0005      	movs	r5, r0
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8006e70:	f7ff fef1 	bl	8006c56 <lis2dw12_read_reg>

  if (ret == 0)
 8006e74:	2800      	cmp	r0, #0
 8006e76:	d128      	bne.n	8006eca <lis2dw12_filter_path_set+0x66>
  {
    ctrl6.fds = ((uint8_t) val & 0x10U) >> 4;
 8006e78:	466b      	mov	r3, sp
 8006e7a:	2601      	movs	r6, #1
 8006e7c:	2108      	movs	r1, #8
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	0922      	lsrs	r2, r4, #4
 8006e82:	4032      	ands	r2, r6
 8006e84:	00d2      	lsls	r2, r2, #3
 8006e86:	438b      	bics	r3, r1
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	466a      	mov	r2, sp
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8006e8c:	0028      	movs	r0, r5
    ctrl6.fds = ((uint8_t) val & 0x10U) >> 4;
 8006e8e:	7013      	strb	r3, [r2, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8006e90:	311d      	adds	r1, #29
 8006e92:	0033      	movs	r3, r6
 8006e94:	f7ff fee4 	bl	8006c60 <lis2dw12_write_reg>
  }

  if (ret == 0)
 8006e98:	2800      	cmp	r0, #0
 8006e9a:	d116      	bne.n	8006eca <lis2dw12_filter_path_set+0x66>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7,
 8006e9c:	0033      	movs	r3, r6
 8006e9e:	213f      	movs	r1, #63	@ 0x3f
 8006ea0:	0028      	movs	r0, r5
 8006ea2:	aa01      	add	r2, sp, #4
 8006ea4:	f7ff fed7 	bl	8006c56 <lis2dw12_read_reg>
                            (uint8_t *) &ctrl_reg7, 1);
  }

  if (ret == 0)
 8006ea8:	2800      	cmp	r0, #0
 8006eaa:	d10e      	bne.n	8006eca <lis2dw12_filter_path_set+0x66>
  {
    ctrl_reg7.usr_off_on_out = (uint8_t) val & 0x01U;
 8006eac:	466b      	mov	r3, sp
 8006eae:	2210      	movs	r2, #16
 8006eb0:	791b      	ldrb	r3, [r3, #4]
 8006eb2:	4034      	ands	r4, r6
 8006eb4:	4393      	bics	r3, r2
 8006eb6:	466a      	mov	r2, sp
 8006eb8:	0124      	lsls	r4, r4, #4
 8006eba:	4323      	orrs	r3, r4
 8006ebc:	7113      	strb	r3, [r2, #4]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7,
 8006ebe:	213f      	movs	r1, #63	@ 0x3f
 8006ec0:	0033      	movs	r3, r6
 8006ec2:	0028      	movs	r0, r5
 8006ec4:	aa01      	add	r2, sp, #4
 8006ec6:	f7ff fecb 	bl	8006c60 <lis2dw12_write_reg>
                             (uint8_t *) &ctrl_reg7, 1);
  }

  return ret;
}
 8006eca:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08006ecc <lis2dw12_filter_bandwidth_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_bandwidth_set(stmdev_ctx_t *ctx,
                                      lis2dw12_bw_filt_t val)
{
 8006ecc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8006ece:	2301      	movs	r3, #1
{
 8006ed0:	000d      	movs	r5, r1
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8006ed2:	aa01      	add	r2, sp, #4
 8006ed4:	2125      	movs	r1, #37	@ 0x25
{
 8006ed6:	0004      	movs	r4, r0
  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8006ed8:	f7ff febd 	bl	8006c56 <lis2dw12_read_reg>

  if (ret == 0)
 8006edc:	2800      	cmp	r0, #0
 8006ede:	d10d      	bne.n	8006efc <lis2dw12_filter_bandwidth_set+0x30>
  {
    reg.bw_filt = (uint8_t) val;
 8006ee0:	466b      	mov	r3, sp
 8006ee2:	7919      	ldrb	r1, [r3, #4]
 8006ee4:	233f      	movs	r3, #63	@ 0x3f
 8006ee6:	4019      	ands	r1, r3
 8006ee8:	466b      	mov	r3, sp
 8006eea:	01ad      	lsls	r5, r5, #6
 8006eec:	4329      	orrs	r1, r5
 8006eee:	7119      	strb	r1, [r3, #4]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8006ef0:	0020      	movs	r0, r4
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	2125      	movs	r1, #37	@ 0x25
 8006ef6:	aa01      	add	r2, sp, #4
 8006ef8:	f7ff feb2 	bl	8006c60 <lis2dw12_write_reg>
  }

  return ret;
}
 8006efc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
	...

08006f00 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8006f00:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8006f02:	2217      	movs	r2, #23
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8006f04:	2301      	movs	r3, #1
void ssd1306_WriteCommand(uint8_t byte) {
 8006f06:	446a      	add	r2, sp
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8006f08:	425b      	negs	r3, r3
void ssd1306_WriteCommand(uint8_t byte) {
 8006f0a:	7010      	strb	r0, [r2, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8006f0c:	9302      	str	r3, [sp, #8]
 8006f0e:	3302      	adds	r3, #2
 8006f10:	9200      	str	r2, [sp, #0]
 8006f12:	2178      	movs	r1, #120	@ 0x78
 8006f14:	2200      	movs	r2, #0
 8006f16:	9301      	str	r3, [sp, #4]
 8006f18:	4802      	ldr	r0, [pc, #8]	@ (8006f24 <ssd1306_WriteCommand+0x24>)
 8006f1a:	f7fc fb67 	bl	80035ec <HAL_I2C_Mem_Write>
}
 8006f1e:	b007      	add	sp, #28
 8006f20:	bd00      	pop	{pc}
 8006f22:	46c0      	nop			@ (mov r8, r8)
 8006f24:	20000660 	.word	0x20000660

08006f28 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8006f28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	4c06      	ldr	r4, [pc, #24]	@ (8006f48 <ssd1306_WriteData+0x20>)
 8006f2e:	425b      	negs	r3, r3
 8006f30:	b289      	uxth	r1, r1
 8006f32:	9302      	str	r3, [sp, #8]
 8006f34:	9101      	str	r1, [sp, #4]
 8006f36:	9000      	str	r0, [sp, #0]
 8006f38:	2240      	movs	r2, #64	@ 0x40
 8006f3a:	2178      	movs	r1, #120	@ 0x78
 8006f3c:	0020      	movs	r0, r4
 8006f3e:	3302      	adds	r3, #2
 8006f40:	f7fc fb54 	bl	80035ec <HAL_I2C_Mem_Write>
}
 8006f44:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8006f46:	46c0      	nop			@ (mov r8, r8)
 8006f48:	20000660 	.word	0x20000660

08006f4c <ssd1306_Fill>:
/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8006f4c:	1e42      	subs	r2, r0, #1
 8006f4e:	4190      	sbcs	r0, r2
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8006f50:	2280      	movs	r2, #128	@ 0x80
 8006f52:	2300      	movs	r3, #0
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8006f54:	4903      	ldr	r1, [pc, #12]	@ (8006f64 <ssd1306_Fill+0x18>)
 8006f56:	4240      	negs	r0, r0
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8006f58:	00d2      	lsls	r2, r2, #3
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8006f5a:	54c8      	strb	r0, [r1, r3]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d1fb      	bne.n	8006f5a <ssd1306_Fill+0xe>
    }
}
 8006f62:	4770      	bx	lr
 8006f64:	20000a92 	.word	0x20000a92

08006f68 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8006f68:	b570      	push	{r4, r5, r6, lr}
 8006f6a:	24b0      	movs	r4, #176	@ 0xb0
 8006f6c:	4d09      	ldr	r5, [pc, #36]	@ (8006f94 <ssd1306_UpdateScreen+0x2c>)
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8006f6e:	0020      	movs	r0, r4
 8006f70:	f7ff ffc6 	bl	8006f00 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8006f74:	2000      	movs	r0, #0
 8006f76:	f7ff ffc3 	bl	8006f00 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8006f7a:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8006f7c:	2010      	movs	r0, #16
 8006f7e:	f7ff ffbf 	bl	8006f00 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8006f82:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8006f84:	0028      	movs	r0, r5
 8006f86:	2180      	movs	r1, #128	@ 0x80
 8006f88:	f7ff ffce 	bl	8006f28 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8006f8c:	3580      	adds	r5, #128	@ 0x80
 8006f8e:	2cb8      	cmp	r4, #184	@ 0xb8
 8006f90:	d1ed      	bne.n	8006f6e <ssd1306_UpdateScreen+0x6>
    }
}
 8006f92:	bd70      	pop	{r4, r5, r6, pc}
 8006f94:	20000a92 	.word	0x20000a92

08006f98 <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8006f98:	b243      	sxtb	r3, r0
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8006f9a:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	db0e      	blt.n	8006fbe <ssd1306_DrawPixel+0x26>
 8006fa0:	293f      	cmp	r1, #63	@ 0x3f
 8006fa2:	d80c      	bhi.n	8006fbe <ssd1306_DrawPixel+0x26>
        return;
    }
   
    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8006fa4:	2407      	movs	r4, #7
 8006fa6:	08cb      	lsrs	r3, r1, #3
 8006fa8:	01db      	lsls	r3, r3, #7
 8006faa:	4d06      	ldr	r5, [pc, #24]	@ (8006fc4 <ssd1306_DrawPixel+0x2c>)
 8006fac:	4021      	ands	r1, r4
 8006fae:	1818      	adds	r0, r3, r0
 8006fb0:	3c06      	subs	r4, #6
 8006fb2:	408c      	lsls	r4, r1
 8006fb4:	5c2b      	ldrb	r3, [r5, r0]
    if(color == White) {
 8006fb6:	2a01      	cmp	r2, #1
 8006fb8:	d102      	bne.n	8006fc0 <ssd1306_DrawPixel+0x28>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8006fba:	4323      	orrs	r3, r4
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8006fbc:	542b      	strb	r3, [r5, r0]
    }
}
 8006fbe:	bd30      	pop	{r4, r5, pc}
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8006fc0:	43a3      	bics	r3, r4
 8006fc2:	e7fb      	b.n	8006fbc <ssd1306_DrawPixel+0x24>
 8006fc4:	20000a92 	.word	0x20000a92

08006fc8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8006fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8006fca:	0004      	movs	r4, r0
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8006fcc:	b089      	sub	sp, #36	@ 0x24
    if (ch < 32 || ch > 126)
 8006fce:	3c20      	subs	r4, #32
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8006fd0:	9304      	str	r3, [sp, #16]
    if (ch < 32 || ch > 126)
 8006fd2:	b2e3      	uxtb	r3, r4
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8006fd4:	0005      	movs	r5, r0
 8006fd6:	9106      	str	r1, [sp, #24]
 8006fd8:	9207      	str	r2, [sp, #28]
    if (ch < 32 || ch > 126)
 8006fda:	2b5e      	cmp	r3, #94	@ 0x5e
 8006fdc:	d840      	bhi.n	8007060 <ssd1306_WriteChar+0x98>
 8006fde:	ab06      	add	r3, sp, #24
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	9301      	str	r3, [sp, #4]
        return 0;
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8006fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8007064 <ssd1306_WriteChar+0x9c>)
 8006fe6:	9901      	ldr	r1, [sp, #4]
 8006fe8:	881a      	ldrh	r2, [r3, #0]
 8006fea:	9200      	str	r2, [sp, #0]
 8006fec:	1852      	adds	r2, r2, r1
 8006fee:	2a80      	cmp	r2, #128	@ 0x80
 8006ff0:	dc36      	bgt.n	8007060 <ssd1306_WriteChar+0x98>
 8006ff2:	aa06      	add	r2, sp, #24
 8006ff4:	7852      	ldrb	r2, [r2, #1]
 8006ff6:	9202      	str	r2, [sp, #8]
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8006ff8:	885b      	ldrh	r3, [r3, #2]
 8006ffa:	9303      	str	r3, [sp, #12]
 8006ffc:	189b      	adds	r3, r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8006ffe:	2b40      	cmp	r3, #64	@ 0x40
 8007000:	dc2e      	bgt.n	8007060 <ssd1306_WriteChar+0x98>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8007002:	2700      	movs	r7, #0
 8007004:	4354      	muls	r4, r2
 8007006:	0064      	lsls	r4, r4, #1
 8007008:	9b02      	ldr	r3, [sp, #8]
 800700a:	42bb      	cmp	r3, r7
 800700c:	d808      	bhi.n	8007020 <ssd1306_WriteChar+0x58>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800700e:	9900      	ldr	r1, [sp, #0]
 8007010:	9b01      	ldr	r3, [sp, #4]
 8007012:	468c      	mov	ip, r1
 8007014:	4a13      	ldr	r2, [pc, #76]	@ (8007064 <ssd1306_WriteChar+0x9c>)
 8007016:	4463      	add	r3, ip
 8007018:	8013      	strh	r3, [r2, #0]
    
    // Return written char for validation
    return ch;
}
 800701a:	0028      	movs	r0, r5
 800701c:	b009      	add	sp, #36	@ 0x24
 800701e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for(j = 0; j < Font.FontWidth; j++) {
 8007020:	2600      	movs	r6, #0
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8007022:	9b07      	ldr	r3, [sp, #28]
 8007024:	5b1b      	ldrh	r3, [r3, r4]
 8007026:	9305      	str	r3, [sp, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8007028:	9b01      	ldr	r3, [sp, #4]
 800702a:	42b3      	cmp	r3, r6
 800702c:	d802      	bhi.n	8007034 <ssd1306_WriteChar+0x6c>
    for(i = 0; i < Font.FontHeight; i++) {
 800702e:	3701      	adds	r7, #1
 8007030:	3402      	adds	r4, #2
 8007032:	e7e9      	b.n	8007008 <ssd1306_WriteChar+0x40>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8007034:	9b00      	ldr	r3, [sp, #0]
            if((b << j) & 0x8000)  {
 8007036:	2280      	movs	r2, #128	@ 0x80
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8007038:	1998      	adds	r0, r3, r6
 800703a:	9b03      	ldr	r3, [sp, #12]
            if((b << j) & 0x8000)  {
 800703c:	0212      	lsls	r2, r2, #8
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800703e:	18f9      	adds	r1, r7, r3
            if((b << j) & 0x8000)  {
 8007040:	9b05      	ldr	r3, [sp, #20]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8007042:	b2c0      	uxtb	r0, r0
            if((b << j) & 0x8000)  {
 8007044:	40b3      	lsls	r3, r6
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8007046:	b2c9      	uxtb	r1, r1
            if((b << j) & 0x8000)  {
 8007048:	4213      	tst	r3, r2
 800704a:	d004      	beq.n	8007056 <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800704c:	9a04      	ldr	r2, [sp, #16]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800704e:	f7ff ffa3 	bl	8006f98 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8007052:	3601      	adds	r6, #1
 8007054:	e7e8      	b.n	8007028 <ssd1306_WriteChar+0x60>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8007056:	9b04      	ldr	r3, [sp, #16]
 8007058:	425a      	negs	r2, r3
 800705a:	415a      	adcs	r2, r3
 800705c:	b2d2      	uxtb	r2, r2
 800705e:	e7f6      	b.n	800704e <ssd1306_WriteChar+0x86>
        return 0;
 8007060:	2500      	movs	r5, #0
 8007062:	e7da      	b.n	800701a <ssd1306_WriteChar+0x52>
 8007064:	20000a8c 	.word	0x20000a8c

08007068 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8007068:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800706a:	0004      	movs	r4, r0
 800706c:	001d      	movs	r5, r3
 800706e:	9100      	str	r1, [sp, #0]
 8007070:	9201      	str	r2, [sp, #4]
    while (*str) {
 8007072:	7820      	ldrb	r0, [r4, #0]
 8007074:	2800      	cmp	r0, #0
 8007076:	d100      	bne.n	800707a <ssd1306_WriteString+0x12>
        str++;
    }
    
    // Everything ok
    return *str;
}
 8007078:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800707a:	002b      	movs	r3, r5
 800707c:	9900      	ldr	r1, [sp, #0]
 800707e:	9a01      	ldr	r2, [sp, #4]
 8007080:	f7ff ffa2 	bl	8006fc8 <ssd1306_WriteChar>
 8007084:	0003      	movs	r3, r0
 8007086:	7820      	ldrb	r0, [r4, #0]
 8007088:	4283      	cmp	r3, r0
 800708a:	d1f5      	bne.n	8007078 <ssd1306_WriteString+0x10>
        str++;
 800708c:	3401      	adds	r4, #1
 800708e:	e7f0      	b.n	8007072 <ssd1306_WriteString+0xa>

08007090 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8007090:	4b01      	ldr	r3, [pc, #4]	@ (8007098 <ssd1306_SetCursor+0x8>)
 8007092:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8007094:	8059      	strh	r1, [r3, #2]
}
 8007096:	4770      	bx	lr
 8007098:	20000a8c 	.word	0x20000a8c

0800709c <ssd1306_DrawBitmap>:
    }
    return;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 800709c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800709e:	b087      	sub	sp, #28
 80070a0:	9204      	str	r2, [sp, #16]
 80070a2:	aa0d      	add	r2, sp, #52	@ 0x34
 80070a4:	7812      	ldrb	r2, [r2, #0]
 80070a6:	9000      	str	r0, [sp, #0]
 80070a8:	9205      	str	r2, [sp, #20]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
    uint8_t byte = 0;

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80070aa:	466a      	mov	r2, sp
 80070ac:	7812      	ldrb	r2, [r2, #0]
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 80070ae:	9301      	str	r3, [sp, #4]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80070b0:	b252      	sxtb	r2, r2
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 80070b2:	ab0c      	add	r3, sp, #48	@ 0x30
 80070b4:	000c      	movs	r4, r1
 80070b6:	781b      	ldrb	r3, [r3, #0]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80070b8:	2a00      	cmp	r2, #0
 80070ba:	db2c      	blt.n	8007116 <ssd1306_DrawBitmap+0x7a>
 80070bc:	293f      	cmp	r1, #63	@ 0x3f
 80070be:	d82a      	bhi.n	8007116 <ssd1306_DrawBitmap+0x7a>
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80070c0:	2700      	movs	r7, #0
    uint8_t byte = 0;
 80070c2:	003d      	movs	r5, r7
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80070c4:	9a01      	ldr	r2, [sp, #4]
 80070c6:	18cb      	adds	r3, r1, r3
 80070c8:	3207      	adds	r2, #7
 80070ca:	10d2      	asrs	r2, r2, #3
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	9202      	str	r2, [sp, #8]
 80070d0:	9303      	str	r3, [sp, #12]
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80070d2:	9b03      	ldr	r3, [sp, #12]
 80070d4:	429c      	cmp	r4, r3
 80070d6:	d01e      	beq.n	8007116 <ssd1306_DrawBitmap+0x7a>
 80070d8:	2600      	movs	r6, #0
 80070da:	e013      	b.n	8007104 <ssd1306_DrawBitmap+0x68>
        for (uint8_t i = 0; i < w; i++) {
            if (i & 7) {
 80070dc:	2307      	movs	r3, #7
                byte <<= 1;
 80070de:	006d      	lsls	r5, r5, #1
 80070e0:	b2ed      	uxtb	r5, r5
            if (i & 7) {
 80070e2:	4218      	tst	r0, r3
 80070e4:	d103      	bne.n	80070ee <ssd1306_DrawBitmap+0x52>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80070e6:	9a04      	ldr	r2, [sp, #16]
 80070e8:	08c3      	lsrs	r3, r0, #3
 80070ea:	19d2      	adds	r2, r2, r7
 80070ec:	5cd5      	ldrb	r5, [r2, r3]
            }

            if (byte & 0x80) {
 80070ee:	b26b      	sxtb	r3, r5
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	da06      	bge.n	8007102 <ssd1306_DrawBitmap+0x66>
                ssd1306_DrawPixel(x + i, y, color);
 80070f4:	9b00      	ldr	r3, [sp, #0]
 80070f6:	0021      	movs	r1, r4
 80070f8:	1818      	adds	r0, r3, r0
 80070fa:	9a05      	ldr	r2, [sp, #20]
 80070fc:	b2c0      	uxtb	r0, r0
 80070fe:	f7ff ff4b 	bl	8006f98 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8007102:	3601      	adds	r6, #1
 8007104:	9b01      	ldr	r3, [sp, #4]
 8007106:	b2f0      	uxtb	r0, r6
 8007108:	429e      	cmp	r6, r3
 800710a:	d1e7      	bne.n	80070dc <ssd1306_DrawBitmap+0x40>
    for (uint8_t j = 0; j < h; j++, y++) {
 800710c:	9b02      	ldr	r3, [sp, #8]
 800710e:	3401      	adds	r4, #1
 8007110:	b2e4      	uxtb	r4, r4
 8007112:	18ff      	adds	r7, r7, r3
 8007114:	e7dd      	b.n	80070d2 <ssd1306_DrawBitmap+0x36>
            }
        }
    }
    return;
}
 8007116:	b007      	add	sp, #28
 8007118:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800711a <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 800711a:	b510      	push	{r4, lr}
 800711c:	0004      	movs	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800711e:	2081      	movs	r0, #129	@ 0x81
 8007120:	f7ff feee 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8007124:	0020      	movs	r0, r4
 8007126:	f7ff feeb 	bl	8006f00 <ssd1306_WriteCommand>
}
 800712a:	bd10      	pop	{r4, pc}

0800712c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800712c:	0003      	movs	r3, r0
 800712e:	b510      	push	{r4, lr}
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
    } else {
        value = 0xAE;   // Display off
 8007130:	20ae      	movs	r0, #174	@ 0xae
    if (on) {
 8007132:	2b00      	cmp	r3, #0
 8007134:	d001      	beq.n	800713a <ssd1306_SetDisplayOn+0xe>
        SSD1306.DisplayOn = 1;
 8007136:	2301      	movs	r3, #1
        value = 0xAF;   // Display on
 8007138:	18c0      	adds	r0, r0, r3
 800713a:	4a02      	ldr	r2, [pc, #8]	@ (8007144 <ssd1306_SetDisplayOn+0x18>)
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
}
 800713c:	7153      	strb	r3, [r2, #5]
    ssd1306_WriteCommand(value);
 800713e:	f7ff fedf 	bl	8006f00 <ssd1306_WriteCommand>
}
 8007142:	bd10      	pop	{r4, pc}
 8007144:	20000a8c 	.word	0x20000a8c

08007148 <ssd1306_Init>:
void ssd1306_Init(void) {
 8007148:	b510      	push	{r4, lr}
    HAL_Delay(100);
 800714a:	2064      	movs	r0, #100	@ 0x64
 800714c:	f7fb fa5e 	bl	800260c <HAL_Delay>
    ssd1306_SetDisplayOn(0); //display off
 8007150:	2000      	movs	r0, #0
 8007152:	f7ff ffeb 	bl	800712c <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8007156:	2020      	movs	r0, #32
 8007158:	f7ff fed2 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800715c:	2000      	movs	r0, #0
 800715e:	f7ff fecf 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8007162:	20b0      	movs	r0, #176	@ 0xb0
 8007164:	f7ff fecc 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8007168:	20c8      	movs	r0, #200	@ 0xc8
 800716a:	f7ff fec9 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 800716e:	2000      	movs	r0, #0
 8007170:	f7ff fec6 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8007174:	2010      	movs	r0, #16
 8007176:	f7ff fec3 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800717a:	2040      	movs	r0, #64	@ 0x40
 800717c:	f7ff fec0 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 8007180:	20ff      	movs	r0, #255	@ 0xff
 8007182:	f7ff ffca 	bl	800711a <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8007186:	20a1      	movs	r0, #161	@ 0xa1
 8007188:	f7ff feba 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 800718c:	20a6      	movs	r0, #166	@ 0xa6
 800718e:	f7ff feb7 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8007192:	20a8      	movs	r0, #168	@ 0xa8
 8007194:	f7ff feb4 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 8007198:	203f      	movs	r0, #63	@ 0x3f
 800719a:	f7ff feb1 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800719e:	20a4      	movs	r0, #164	@ 0xa4
 80071a0:	f7ff feae 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80071a4:	20d3      	movs	r0, #211	@ 0xd3
 80071a6:	f7ff feab 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80071aa:	2000      	movs	r0, #0
 80071ac:	f7ff fea8 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80071b0:	20d5      	movs	r0, #213	@ 0xd5
 80071b2:	f7ff fea5 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80071b6:	20f0      	movs	r0, #240	@ 0xf0
 80071b8:	f7ff fea2 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80071bc:	20d9      	movs	r0, #217	@ 0xd9
 80071be:	f7ff fe9f 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80071c2:	2022      	movs	r0, #34	@ 0x22
 80071c4:	f7ff fe9c 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80071c8:	20da      	movs	r0, #218	@ 0xda
 80071ca:	f7ff fe99 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 80071ce:	2012      	movs	r0, #18
 80071d0:	f7ff fe96 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 80071d4:	20db      	movs	r0, #219	@ 0xdb
 80071d6:	f7ff fe93 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80071da:	2020      	movs	r0, #32
 80071dc:	f7ff fe90 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80071e0:	208d      	movs	r0, #141	@ 0x8d
 80071e2:	f7ff fe8d 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80071e6:	2014      	movs	r0, #20
 80071e8:	f7ff fe8a 	bl	8006f00 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80071ec:	2001      	movs	r0, #1
 80071ee:	f7ff ff9d 	bl	800712c <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 80071f2:	2000      	movs	r0, #0
 80071f4:	f7ff feaa 	bl	8006f4c <ssd1306_Fill>
    ssd1306_UpdateScreen();
 80071f8:	f7ff feb6 	bl	8006f68 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 80071fc:	2200      	movs	r2, #0
 80071fe:	4b03      	ldr	r3, [pc, #12]	@ (800720c <ssd1306_Init+0xc4>)
 8007200:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8007202:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8007204:	3201      	adds	r2, #1
 8007206:	711a      	strb	r2, [r3, #4]
}
 8007208:	bd10      	pop	{r4, pc}
 800720a:	46c0      	nop			@ (mov r8, r8)
 800720c:	20000a8c 	.word	0x20000a8c

08007210 <ssd1306_TestDrawBitmap>:
  ssd1306_UpdateScreen();
  return;
}

void ssd1306_TestDrawBitmap()
{
 8007210:	b507      	push	{r0, r1, r2, lr}
    ssd1306_Fill(Black);
 8007212:	2000      	movs	r0, #0
 8007214:	f7ff fe9a 	bl	8006f4c <ssd1306_Fill>
    ssd1306_DrawBitmap(0,0,garfield_128x64,128,64,White);
 8007218:	2301      	movs	r3, #1
 800721a:	2100      	movs	r1, #0
 800721c:	9301      	str	r3, [sp, #4]
 800721e:	333f      	adds	r3, #63	@ 0x3f
 8007220:	0008      	movs	r0, r1
 8007222:	4a05      	ldr	r2, [pc, #20]	@ (8007238 <ssd1306_TestDrawBitmap+0x28>)
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	3340      	adds	r3, #64	@ 0x40
 8007228:	f7ff ff38 	bl	800709c <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 800722c:	f7ff fe9c 	bl	8006f68 <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 8007230:	4802      	ldr	r0, [pc, #8]	@ (800723c <ssd1306_TestDrawBitmap+0x2c>)
 8007232:	f7fb f9eb 	bl	800260c <HAL_Delay>
}
 8007236:	bd07      	pop	{r0, r1, r2, pc}
 8007238:	08008e5c 	.word	0x08008e5c
 800723c:	00000bb8 	.word	0x00000bb8

08007240 <__itoa>:
 8007240:	1e93      	subs	r3, r2, #2
 8007242:	b510      	push	{r4, lr}
 8007244:	000c      	movs	r4, r1
 8007246:	2b22      	cmp	r3, #34	@ 0x22
 8007248:	d904      	bls.n	8007254 <__itoa+0x14>
 800724a:	2300      	movs	r3, #0
 800724c:	001c      	movs	r4, r3
 800724e:	700b      	strb	r3, [r1, #0]
 8007250:	0020      	movs	r0, r4
 8007252:	bd10      	pop	{r4, pc}
 8007254:	2a0a      	cmp	r2, #10
 8007256:	d109      	bne.n	800726c <__itoa+0x2c>
 8007258:	2800      	cmp	r0, #0
 800725a:	da07      	bge.n	800726c <__itoa+0x2c>
 800725c:	232d      	movs	r3, #45	@ 0x2d
 800725e:	700b      	strb	r3, [r1, #0]
 8007260:	2101      	movs	r1, #1
 8007262:	4240      	negs	r0, r0
 8007264:	1861      	adds	r1, r4, r1
 8007266:	f000 f8cd 	bl	8007404 <__utoa>
 800726a:	e7f1      	b.n	8007250 <__itoa+0x10>
 800726c:	2100      	movs	r1, #0
 800726e:	e7f9      	b.n	8007264 <__itoa+0x24>

08007270 <itoa>:
 8007270:	b510      	push	{r4, lr}
 8007272:	f7ff ffe5 	bl	8007240 <__itoa>
 8007276:	bd10      	pop	{r4, pc}

08007278 <malloc>:
 8007278:	b510      	push	{r4, lr}
 800727a:	4b03      	ldr	r3, [pc, #12]	@ (8007288 <malloc+0x10>)
 800727c:	0001      	movs	r1, r0
 800727e:	6818      	ldr	r0, [r3, #0]
 8007280:	f000 f830 	bl	80072e4 <_malloc_r>
 8007284:	bd10      	pop	{r4, pc}
 8007286:	46c0      	nop			@ (mov r8, r8)
 8007288:	2000001c 	.word	0x2000001c

0800728c <free>:
 800728c:	b510      	push	{r4, lr}
 800728e:	4b03      	ldr	r3, [pc, #12]	@ (800729c <free+0x10>)
 8007290:	0001      	movs	r1, r0
 8007292:	6818      	ldr	r0, [r3, #0]
 8007294:	f000 f9ba 	bl	800760c <_free_r>
 8007298:	bd10      	pop	{r4, pc}
 800729a:	46c0      	nop			@ (mov r8, r8)
 800729c:	2000001c 	.word	0x2000001c

080072a0 <sbrk_aligned>:
 80072a0:	b570      	push	{r4, r5, r6, lr}
 80072a2:	4e0f      	ldr	r6, [pc, #60]	@ (80072e0 <sbrk_aligned+0x40>)
 80072a4:	000d      	movs	r5, r1
 80072a6:	6831      	ldr	r1, [r6, #0]
 80072a8:	0004      	movs	r4, r0
 80072aa:	2900      	cmp	r1, #0
 80072ac:	d102      	bne.n	80072b4 <sbrk_aligned+0x14>
 80072ae:	f000 f95d 	bl	800756c <_sbrk_r>
 80072b2:	6030      	str	r0, [r6, #0]
 80072b4:	0029      	movs	r1, r5
 80072b6:	0020      	movs	r0, r4
 80072b8:	f000 f958 	bl	800756c <_sbrk_r>
 80072bc:	1c43      	adds	r3, r0, #1
 80072be:	d103      	bne.n	80072c8 <sbrk_aligned+0x28>
 80072c0:	2501      	movs	r5, #1
 80072c2:	426d      	negs	r5, r5
 80072c4:	0028      	movs	r0, r5
 80072c6:	bd70      	pop	{r4, r5, r6, pc}
 80072c8:	2303      	movs	r3, #3
 80072ca:	1cc5      	adds	r5, r0, #3
 80072cc:	439d      	bics	r5, r3
 80072ce:	42a8      	cmp	r0, r5
 80072d0:	d0f8      	beq.n	80072c4 <sbrk_aligned+0x24>
 80072d2:	1a29      	subs	r1, r5, r0
 80072d4:	0020      	movs	r0, r4
 80072d6:	f000 f949 	bl	800756c <_sbrk_r>
 80072da:	3001      	adds	r0, #1
 80072dc:	d1f2      	bne.n	80072c4 <sbrk_aligned+0x24>
 80072de:	e7ef      	b.n	80072c0 <sbrk_aligned+0x20>
 80072e0:	20000e94 	.word	0x20000e94

080072e4 <_malloc_r>:
 80072e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072e6:	2203      	movs	r2, #3
 80072e8:	1ccb      	adds	r3, r1, #3
 80072ea:	4393      	bics	r3, r2
 80072ec:	3308      	adds	r3, #8
 80072ee:	0005      	movs	r5, r0
 80072f0:	001f      	movs	r7, r3
 80072f2:	2b0c      	cmp	r3, #12
 80072f4:	d234      	bcs.n	8007360 <_malloc_r+0x7c>
 80072f6:	270c      	movs	r7, #12
 80072f8:	42b9      	cmp	r1, r7
 80072fa:	d833      	bhi.n	8007364 <_malloc_r+0x80>
 80072fc:	0028      	movs	r0, r5
 80072fe:	f000 f871 	bl	80073e4 <__malloc_lock>
 8007302:	4e37      	ldr	r6, [pc, #220]	@ (80073e0 <_malloc_r+0xfc>)
 8007304:	6833      	ldr	r3, [r6, #0]
 8007306:	001c      	movs	r4, r3
 8007308:	2c00      	cmp	r4, #0
 800730a:	d12f      	bne.n	800736c <_malloc_r+0x88>
 800730c:	0039      	movs	r1, r7
 800730e:	0028      	movs	r0, r5
 8007310:	f7ff ffc6 	bl	80072a0 <sbrk_aligned>
 8007314:	0004      	movs	r4, r0
 8007316:	1c43      	adds	r3, r0, #1
 8007318:	d15f      	bne.n	80073da <_malloc_r+0xf6>
 800731a:	6834      	ldr	r4, [r6, #0]
 800731c:	9400      	str	r4, [sp, #0]
 800731e:	9b00      	ldr	r3, [sp, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d14a      	bne.n	80073ba <_malloc_r+0xd6>
 8007324:	2c00      	cmp	r4, #0
 8007326:	d052      	beq.n	80073ce <_malloc_r+0xea>
 8007328:	6823      	ldr	r3, [r4, #0]
 800732a:	0028      	movs	r0, r5
 800732c:	18e3      	adds	r3, r4, r3
 800732e:	9900      	ldr	r1, [sp, #0]
 8007330:	9301      	str	r3, [sp, #4]
 8007332:	f000 f91b 	bl	800756c <_sbrk_r>
 8007336:	9b01      	ldr	r3, [sp, #4]
 8007338:	4283      	cmp	r3, r0
 800733a:	d148      	bne.n	80073ce <_malloc_r+0xea>
 800733c:	6823      	ldr	r3, [r4, #0]
 800733e:	0028      	movs	r0, r5
 8007340:	1aff      	subs	r7, r7, r3
 8007342:	0039      	movs	r1, r7
 8007344:	f7ff ffac 	bl	80072a0 <sbrk_aligned>
 8007348:	3001      	adds	r0, #1
 800734a:	d040      	beq.n	80073ce <_malloc_r+0xea>
 800734c:	6823      	ldr	r3, [r4, #0]
 800734e:	19db      	adds	r3, r3, r7
 8007350:	6023      	str	r3, [r4, #0]
 8007352:	6833      	ldr	r3, [r6, #0]
 8007354:	685a      	ldr	r2, [r3, #4]
 8007356:	2a00      	cmp	r2, #0
 8007358:	d133      	bne.n	80073c2 <_malloc_r+0xde>
 800735a:	9b00      	ldr	r3, [sp, #0]
 800735c:	6033      	str	r3, [r6, #0]
 800735e:	e019      	b.n	8007394 <_malloc_r+0xb0>
 8007360:	2b00      	cmp	r3, #0
 8007362:	dac9      	bge.n	80072f8 <_malloc_r+0x14>
 8007364:	230c      	movs	r3, #12
 8007366:	602b      	str	r3, [r5, #0]
 8007368:	2000      	movs	r0, #0
 800736a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800736c:	6821      	ldr	r1, [r4, #0]
 800736e:	1bc9      	subs	r1, r1, r7
 8007370:	d420      	bmi.n	80073b4 <_malloc_r+0xd0>
 8007372:	290b      	cmp	r1, #11
 8007374:	d90a      	bls.n	800738c <_malloc_r+0xa8>
 8007376:	19e2      	adds	r2, r4, r7
 8007378:	6027      	str	r7, [r4, #0]
 800737a:	42a3      	cmp	r3, r4
 800737c:	d104      	bne.n	8007388 <_malloc_r+0xa4>
 800737e:	6032      	str	r2, [r6, #0]
 8007380:	6863      	ldr	r3, [r4, #4]
 8007382:	6011      	str	r1, [r2, #0]
 8007384:	6053      	str	r3, [r2, #4]
 8007386:	e005      	b.n	8007394 <_malloc_r+0xb0>
 8007388:	605a      	str	r2, [r3, #4]
 800738a:	e7f9      	b.n	8007380 <_malloc_r+0x9c>
 800738c:	6862      	ldr	r2, [r4, #4]
 800738e:	42a3      	cmp	r3, r4
 8007390:	d10e      	bne.n	80073b0 <_malloc_r+0xcc>
 8007392:	6032      	str	r2, [r6, #0]
 8007394:	0028      	movs	r0, r5
 8007396:	f000 f82d 	bl	80073f4 <__malloc_unlock>
 800739a:	0020      	movs	r0, r4
 800739c:	2207      	movs	r2, #7
 800739e:	300b      	adds	r0, #11
 80073a0:	1d23      	adds	r3, r4, #4
 80073a2:	4390      	bics	r0, r2
 80073a4:	1ac2      	subs	r2, r0, r3
 80073a6:	4298      	cmp	r0, r3
 80073a8:	d0df      	beq.n	800736a <_malloc_r+0x86>
 80073aa:	1a1b      	subs	r3, r3, r0
 80073ac:	50a3      	str	r3, [r4, r2]
 80073ae:	e7dc      	b.n	800736a <_malloc_r+0x86>
 80073b0:	605a      	str	r2, [r3, #4]
 80073b2:	e7ef      	b.n	8007394 <_malloc_r+0xb0>
 80073b4:	0023      	movs	r3, r4
 80073b6:	6864      	ldr	r4, [r4, #4]
 80073b8:	e7a6      	b.n	8007308 <_malloc_r+0x24>
 80073ba:	9c00      	ldr	r4, [sp, #0]
 80073bc:	6863      	ldr	r3, [r4, #4]
 80073be:	9300      	str	r3, [sp, #0]
 80073c0:	e7ad      	b.n	800731e <_malloc_r+0x3a>
 80073c2:	001a      	movs	r2, r3
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	42a3      	cmp	r3, r4
 80073c8:	d1fb      	bne.n	80073c2 <_malloc_r+0xde>
 80073ca:	2300      	movs	r3, #0
 80073cc:	e7da      	b.n	8007384 <_malloc_r+0xa0>
 80073ce:	230c      	movs	r3, #12
 80073d0:	0028      	movs	r0, r5
 80073d2:	602b      	str	r3, [r5, #0]
 80073d4:	f000 f80e 	bl	80073f4 <__malloc_unlock>
 80073d8:	e7c6      	b.n	8007368 <_malloc_r+0x84>
 80073da:	6007      	str	r7, [r0, #0]
 80073dc:	e7da      	b.n	8007394 <_malloc_r+0xb0>
 80073de:	46c0      	nop			@ (mov r8, r8)
 80073e0:	20000e98 	.word	0x20000e98

080073e4 <__malloc_lock>:
 80073e4:	b510      	push	{r4, lr}
 80073e6:	4802      	ldr	r0, [pc, #8]	@ (80073f0 <__malloc_lock+0xc>)
 80073e8:	f000 f8fc 	bl	80075e4 <__retarget_lock_acquire_recursive>
 80073ec:	bd10      	pop	{r4, pc}
 80073ee:	46c0      	nop			@ (mov r8, r8)
 80073f0:	20000fd8 	.word	0x20000fd8

080073f4 <__malloc_unlock>:
 80073f4:	b510      	push	{r4, lr}
 80073f6:	4802      	ldr	r0, [pc, #8]	@ (8007400 <__malloc_unlock+0xc>)
 80073f8:	f000 f8f5 	bl	80075e6 <__retarget_lock_release_recursive>
 80073fc:	bd10      	pop	{r4, pc}
 80073fe:	46c0      	nop			@ (mov r8, r8)
 8007400:	20000fd8 	.word	0x20000fd8

08007404 <__utoa>:
 8007404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007406:	000c      	movs	r4, r1
 8007408:	0016      	movs	r6, r2
 800740a:	b08d      	sub	sp, #52	@ 0x34
 800740c:	2225      	movs	r2, #37	@ 0x25
 800740e:	0007      	movs	r7, r0
 8007410:	4915      	ldr	r1, [pc, #84]	@ (8007468 <__utoa+0x64>)
 8007412:	a802      	add	r0, sp, #8
 8007414:	f000 f8f0 	bl	80075f8 <memcpy>
 8007418:	1e62      	subs	r2, r4, #1
 800741a:	1eb3      	subs	r3, r6, #2
 800741c:	2500      	movs	r5, #0
 800741e:	9201      	str	r2, [sp, #4]
 8007420:	2b22      	cmp	r3, #34	@ 0x22
 8007422:	d904      	bls.n	800742e <__utoa+0x2a>
 8007424:	7025      	strb	r5, [r4, #0]
 8007426:	002c      	movs	r4, r5
 8007428:	0020      	movs	r0, r4
 800742a:	b00d      	add	sp, #52	@ 0x34
 800742c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800742e:	0038      	movs	r0, r7
 8007430:	0031      	movs	r1, r6
 8007432:	f7f8 ff01 	bl	8000238 <__aeabi_uidivmod>
 8007436:	000b      	movs	r3, r1
 8007438:	aa02      	add	r2, sp, #8
 800743a:	5cd3      	ldrb	r3, [r2, r3]
 800743c:	9a01      	ldr	r2, [sp, #4]
 800743e:	0029      	movs	r1, r5
 8007440:	3501      	adds	r5, #1
 8007442:	5553      	strb	r3, [r2, r5]
 8007444:	003b      	movs	r3, r7
 8007446:	0007      	movs	r7, r0
 8007448:	429e      	cmp	r6, r3
 800744a:	d9f0      	bls.n	800742e <__utoa+0x2a>
 800744c:	2300      	movs	r3, #0
 800744e:	0022      	movs	r2, r4
 8007450:	5563      	strb	r3, [r4, r5]
 8007452:	000b      	movs	r3, r1
 8007454:	1ac8      	subs	r0, r1, r3
 8007456:	4283      	cmp	r3, r0
 8007458:	dde6      	ble.n	8007428 <__utoa+0x24>
 800745a:	7810      	ldrb	r0, [r2, #0]
 800745c:	5ce5      	ldrb	r5, [r4, r3]
 800745e:	7015      	strb	r5, [r2, #0]
 8007460:	54e0      	strb	r0, [r4, r3]
 8007462:	3201      	adds	r2, #1
 8007464:	3b01      	subs	r3, #1
 8007466:	e7f5      	b.n	8007454 <__utoa+0x50>
 8007468:	0800805d 	.word	0x0800805d

0800746c <memset>:
 800746c:	0003      	movs	r3, r0
 800746e:	1882      	adds	r2, r0, r2
 8007470:	4293      	cmp	r3, r2
 8007472:	d100      	bne.n	8007476 <memset+0xa>
 8007474:	4770      	bx	lr
 8007476:	7019      	strb	r1, [r3, #0]
 8007478:	3301      	adds	r3, #1
 800747a:	e7f9      	b.n	8007470 <memset+0x4>

0800747c <strcat>:
 800747c:	0002      	movs	r2, r0
 800747e:	b510      	push	{r4, lr}
 8007480:	7813      	ldrb	r3, [r2, #0]
 8007482:	0014      	movs	r4, r2
 8007484:	3201      	adds	r2, #1
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1fa      	bne.n	8007480 <strcat+0x4>
 800748a:	5cca      	ldrb	r2, [r1, r3]
 800748c:	54e2      	strb	r2, [r4, r3]
 800748e:	3301      	adds	r3, #1
 8007490:	2a00      	cmp	r2, #0
 8007492:	d1fa      	bne.n	800748a <strcat+0xe>
 8007494:	bd10      	pop	{r4, pc}
	...

08007498 <_reclaim_reent>:
 8007498:	4b33      	ldr	r3, [pc, #204]	@ (8007568 <_reclaim_reent+0xd0>)
 800749a:	b570      	push	{r4, r5, r6, lr}
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	0004      	movs	r4, r0
 80074a0:	4283      	cmp	r3, r0
 80074a2:	d05f      	beq.n	8007564 <_reclaim_reent+0xcc>
 80074a4:	69c3      	ldr	r3, [r0, #28]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d027      	beq.n	80074fa <_reclaim_reent+0x62>
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00d      	beq.n	80074cc <_reclaim_reent+0x34>
 80074b0:	2500      	movs	r5, #0
 80074b2:	69e3      	ldr	r3, [r4, #28]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	5959      	ldr	r1, [r3, r5]
 80074b8:	2900      	cmp	r1, #0
 80074ba:	d118      	bne.n	80074ee <_reclaim_reent+0x56>
 80074bc:	3504      	adds	r5, #4
 80074be:	2d80      	cmp	r5, #128	@ 0x80
 80074c0:	d1f7      	bne.n	80074b2 <_reclaim_reent+0x1a>
 80074c2:	69e3      	ldr	r3, [r4, #28]
 80074c4:	0020      	movs	r0, r4
 80074c6:	68d9      	ldr	r1, [r3, #12]
 80074c8:	f000 f8a0 	bl	800760c <_free_r>
 80074cc:	69e3      	ldr	r3, [r4, #28]
 80074ce:	6819      	ldr	r1, [r3, #0]
 80074d0:	2900      	cmp	r1, #0
 80074d2:	d002      	beq.n	80074da <_reclaim_reent+0x42>
 80074d4:	0020      	movs	r0, r4
 80074d6:	f000 f899 	bl	800760c <_free_r>
 80074da:	69e3      	ldr	r3, [r4, #28]
 80074dc:	689d      	ldr	r5, [r3, #8]
 80074de:	2d00      	cmp	r5, #0
 80074e0:	d00b      	beq.n	80074fa <_reclaim_reent+0x62>
 80074e2:	0029      	movs	r1, r5
 80074e4:	0020      	movs	r0, r4
 80074e6:	682d      	ldr	r5, [r5, #0]
 80074e8:	f000 f890 	bl	800760c <_free_r>
 80074ec:	e7f7      	b.n	80074de <_reclaim_reent+0x46>
 80074ee:	680e      	ldr	r6, [r1, #0]
 80074f0:	0020      	movs	r0, r4
 80074f2:	f000 f88b 	bl	800760c <_free_r>
 80074f6:	0031      	movs	r1, r6
 80074f8:	e7de      	b.n	80074b8 <_reclaim_reent+0x20>
 80074fa:	6961      	ldr	r1, [r4, #20]
 80074fc:	2900      	cmp	r1, #0
 80074fe:	d002      	beq.n	8007506 <_reclaim_reent+0x6e>
 8007500:	0020      	movs	r0, r4
 8007502:	f000 f883 	bl	800760c <_free_r>
 8007506:	69e1      	ldr	r1, [r4, #28]
 8007508:	2900      	cmp	r1, #0
 800750a:	d002      	beq.n	8007512 <_reclaim_reent+0x7a>
 800750c:	0020      	movs	r0, r4
 800750e:	f000 f87d 	bl	800760c <_free_r>
 8007512:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007514:	2900      	cmp	r1, #0
 8007516:	d002      	beq.n	800751e <_reclaim_reent+0x86>
 8007518:	0020      	movs	r0, r4
 800751a:	f000 f877 	bl	800760c <_free_r>
 800751e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007520:	2900      	cmp	r1, #0
 8007522:	d002      	beq.n	800752a <_reclaim_reent+0x92>
 8007524:	0020      	movs	r0, r4
 8007526:	f000 f871 	bl	800760c <_free_r>
 800752a:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800752c:	2900      	cmp	r1, #0
 800752e:	d002      	beq.n	8007536 <_reclaim_reent+0x9e>
 8007530:	0020      	movs	r0, r4
 8007532:	f000 f86b 	bl	800760c <_free_r>
 8007536:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007538:	2900      	cmp	r1, #0
 800753a:	d002      	beq.n	8007542 <_reclaim_reent+0xaa>
 800753c:	0020      	movs	r0, r4
 800753e:	f000 f865 	bl	800760c <_free_r>
 8007542:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007544:	2900      	cmp	r1, #0
 8007546:	d002      	beq.n	800754e <_reclaim_reent+0xb6>
 8007548:	0020      	movs	r0, r4
 800754a:	f000 f85f 	bl	800760c <_free_r>
 800754e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007550:	2900      	cmp	r1, #0
 8007552:	d002      	beq.n	800755a <_reclaim_reent+0xc2>
 8007554:	0020      	movs	r0, r4
 8007556:	f000 f859 	bl	800760c <_free_r>
 800755a:	6a23      	ldr	r3, [r4, #32]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d001      	beq.n	8007564 <_reclaim_reent+0xcc>
 8007560:	0020      	movs	r0, r4
 8007562:	4798      	blx	r3
 8007564:	bd70      	pop	{r4, r5, r6, pc}
 8007566:	46c0      	nop			@ (mov r8, r8)
 8007568:	2000001c 	.word	0x2000001c

0800756c <_sbrk_r>:
 800756c:	2300      	movs	r3, #0
 800756e:	b570      	push	{r4, r5, r6, lr}
 8007570:	4d06      	ldr	r5, [pc, #24]	@ (800758c <_sbrk_r+0x20>)
 8007572:	0004      	movs	r4, r0
 8007574:	0008      	movs	r0, r1
 8007576:	602b      	str	r3, [r5, #0]
 8007578:	f7fa ffd6 	bl	8002528 <_sbrk>
 800757c:	1c43      	adds	r3, r0, #1
 800757e:	d103      	bne.n	8007588 <_sbrk_r+0x1c>
 8007580:	682b      	ldr	r3, [r5, #0]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d000      	beq.n	8007588 <_sbrk_r+0x1c>
 8007586:	6023      	str	r3, [r4, #0]
 8007588:	bd70      	pop	{r4, r5, r6, pc}
 800758a:	46c0      	nop			@ (mov r8, r8)
 800758c:	20000fd4 	.word	0x20000fd4

08007590 <__errno>:
 8007590:	4b01      	ldr	r3, [pc, #4]	@ (8007598 <__errno+0x8>)
 8007592:	6818      	ldr	r0, [r3, #0]
 8007594:	4770      	bx	lr
 8007596:	46c0      	nop			@ (mov r8, r8)
 8007598:	2000001c 	.word	0x2000001c

0800759c <__libc_init_array>:
 800759c:	b570      	push	{r4, r5, r6, lr}
 800759e:	2600      	movs	r6, #0
 80075a0:	4c0c      	ldr	r4, [pc, #48]	@ (80075d4 <__libc_init_array+0x38>)
 80075a2:	4d0d      	ldr	r5, [pc, #52]	@ (80075d8 <__libc_init_array+0x3c>)
 80075a4:	1b64      	subs	r4, r4, r5
 80075a6:	10a4      	asrs	r4, r4, #2
 80075a8:	42a6      	cmp	r6, r4
 80075aa:	d109      	bne.n	80075c0 <__libc_init_array+0x24>
 80075ac:	2600      	movs	r6, #0
 80075ae:	f000 fc99 	bl	8007ee4 <_init>
 80075b2:	4c0a      	ldr	r4, [pc, #40]	@ (80075dc <__libc_init_array+0x40>)
 80075b4:	4d0a      	ldr	r5, [pc, #40]	@ (80075e0 <__libc_init_array+0x44>)
 80075b6:	1b64      	subs	r4, r4, r5
 80075b8:	10a4      	asrs	r4, r4, #2
 80075ba:	42a6      	cmp	r6, r4
 80075bc:	d105      	bne.n	80075ca <__libc_init_array+0x2e>
 80075be:	bd70      	pop	{r4, r5, r6, pc}
 80075c0:	00b3      	lsls	r3, r6, #2
 80075c2:	58eb      	ldr	r3, [r5, r3]
 80075c4:	4798      	blx	r3
 80075c6:	3601      	adds	r6, #1
 80075c8:	e7ee      	b.n	80075a8 <__libc_init_array+0xc>
 80075ca:	00b3      	lsls	r3, r6, #2
 80075cc:	58eb      	ldr	r3, [r5, r3]
 80075ce:	4798      	blx	r3
 80075d0:	3601      	adds	r6, #1
 80075d2:	e7f2      	b.n	80075ba <__libc_init_array+0x1e>
 80075d4:	080092a4 	.word	0x080092a4
 80075d8:	080092a4 	.word	0x080092a4
 80075dc:	080092a8 	.word	0x080092a8
 80075e0:	080092a4 	.word	0x080092a4

080075e4 <__retarget_lock_acquire_recursive>:
 80075e4:	4770      	bx	lr

080075e6 <__retarget_lock_release_recursive>:
 80075e6:	4770      	bx	lr

080075e8 <strcpy>:
 80075e8:	0003      	movs	r3, r0
 80075ea:	780a      	ldrb	r2, [r1, #0]
 80075ec:	3101      	adds	r1, #1
 80075ee:	701a      	strb	r2, [r3, #0]
 80075f0:	3301      	adds	r3, #1
 80075f2:	2a00      	cmp	r2, #0
 80075f4:	d1f9      	bne.n	80075ea <strcpy+0x2>
 80075f6:	4770      	bx	lr

080075f8 <memcpy>:
 80075f8:	2300      	movs	r3, #0
 80075fa:	b510      	push	{r4, lr}
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d100      	bne.n	8007602 <memcpy+0xa>
 8007600:	bd10      	pop	{r4, pc}
 8007602:	5ccc      	ldrb	r4, [r1, r3]
 8007604:	54c4      	strb	r4, [r0, r3]
 8007606:	3301      	adds	r3, #1
 8007608:	e7f8      	b.n	80075fc <memcpy+0x4>
	...

0800760c <_free_r>:
 800760c:	b570      	push	{r4, r5, r6, lr}
 800760e:	0005      	movs	r5, r0
 8007610:	1e0c      	subs	r4, r1, #0
 8007612:	d010      	beq.n	8007636 <_free_r+0x2a>
 8007614:	3c04      	subs	r4, #4
 8007616:	6823      	ldr	r3, [r4, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	da00      	bge.n	800761e <_free_r+0x12>
 800761c:	18e4      	adds	r4, r4, r3
 800761e:	0028      	movs	r0, r5
 8007620:	f7ff fee0 	bl	80073e4 <__malloc_lock>
 8007624:	4a1d      	ldr	r2, [pc, #116]	@ (800769c <_free_r+0x90>)
 8007626:	6813      	ldr	r3, [r2, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d105      	bne.n	8007638 <_free_r+0x2c>
 800762c:	6063      	str	r3, [r4, #4]
 800762e:	6014      	str	r4, [r2, #0]
 8007630:	0028      	movs	r0, r5
 8007632:	f7ff fedf 	bl	80073f4 <__malloc_unlock>
 8007636:	bd70      	pop	{r4, r5, r6, pc}
 8007638:	42a3      	cmp	r3, r4
 800763a:	d908      	bls.n	800764e <_free_r+0x42>
 800763c:	6820      	ldr	r0, [r4, #0]
 800763e:	1821      	adds	r1, r4, r0
 8007640:	428b      	cmp	r3, r1
 8007642:	d1f3      	bne.n	800762c <_free_r+0x20>
 8007644:	6819      	ldr	r1, [r3, #0]
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	1809      	adds	r1, r1, r0
 800764a:	6021      	str	r1, [r4, #0]
 800764c:	e7ee      	b.n	800762c <_free_r+0x20>
 800764e:	001a      	movs	r2, r3
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d001      	beq.n	800765a <_free_r+0x4e>
 8007656:	42a3      	cmp	r3, r4
 8007658:	d9f9      	bls.n	800764e <_free_r+0x42>
 800765a:	6811      	ldr	r1, [r2, #0]
 800765c:	1850      	adds	r0, r2, r1
 800765e:	42a0      	cmp	r0, r4
 8007660:	d10b      	bne.n	800767a <_free_r+0x6e>
 8007662:	6820      	ldr	r0, [r4, #0]
 8007664:	1809      	adds	r1, r1, r0
 8007666:	1850      	adds	r0, r2, r1
 8007668:	6011      	str	r1, [r2, #0]
 800766a:	4283      	cmp	r3, r0
 800766c:	d1e0      	bne.n	8007630 <_free_r+0x24>
 800766e:	6818      	ldr	r0, [r3, #0]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	1841      	adds	r1, r0, r1
 8007674:	6011      	str	r1, [r2, #0]
 8007676:	6053      	str	r3, [r2, #4]
 8007678:	e7da      	b.n	8007630 <_free_r+0x24>
 800767a:	42a0      	cmp	r0, r4
 800767c:	d902      	bls.n	8007684 <_free_r+0x78>
 800767e:	230c      	movs	r3, #12
 8007680:	602b      	str	r3, [r5, #0]
 8007682:	e7d5      	b.n	8007630 <_free_r+0x24>
 8007684:	6820      	ldr	r0, [r4, #0]
 8007686:	1821      	adds	r1, r4, r0
 8007688:	428b      	cmp	r3, r1
 800768a:	d103      	bne.n	8007694 <_free_r+0x88>
 800768c:	6819      	ldr	r1, [r3, #0]
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	1809      	adds	r1, r1, r0
 8007692:	6021      	str	r1, [r4, #0]
 8007694:	6063      	str	r3, [r4, #4]
 8007696:	6054      	str	r4, [r2, #4]
 8007698:	e7ca      	b.n	8007630 <_free_r+0x24>
 800769a:	46c0      	nop			@ (mov r8, r8)
 800769c:	20000e98 	.word	0x20000e98

080076a0 <atan2f>:
 80076a0:	b510      	push	{r4, lr}
 80076a2:	f000 f8df 	bl	8007864 <__ieee754_atan2f>
 80076a6:	bd10      	pop	{r4, pc}

080076a8 <fmodf>:
 80076a8:	b570      	push	{r4, r5, r6, lr}
 80076aa:	1c06      	adds	r6, r0, #0
 80076ac:	1c0d      	adds	r5, r1, #0
 80076ae:	f000 f953 	bl	8007958 <__ieee754_fmodf>
 80076b2:	1c29      	adds	r1, r5, #0
 80076b4:	1c04      	adds	r4, r0, #0
 80076b6:	1c30      	adds	r0, r6, #0
 80076b8:	f7f9 fd94 	bl	80011e4 <__aeabi_fcmpun>
 80076bc:	2800      	cmp	r0, #0
 80076be:	d10e      	bne.n	80076de <fmodf+0x36>
 80076c0:	2100      	movs	r1, #0
 80076c2:	1c28      	adds	r0, r5, #0
 80076c4:	f7f8 fdca 	bl	800025c <__aeabi_fcmpeq>
 80076c8:	2800      	cmp	r0, #0
 80076ca:	d008      	beq.n	80076de <fmodf+0x36>
 80076cc:	f7ff ff60 	bl	8007590 <__errno>
 80076d0:	2321      	movs	r3, #33	@ 0x21
 80076d2:	2100      	movs	r1, #0
 80076d4:	6003      	str	r3, [r0, #0]
 80076d6:	1c08      	adds	r0, r1, #0
 80076d8:	f7f8 fff8 	bl	80006cc <__aeabi_fdiv>
 80076dc:	1c04      	adds	r4, r0, #0
 80076de:	1c20      	adds	r0, r4, #0
 80076e0:	bd70      	pop	{r4, r5, r6, pc}
	...

080076e4 <logf>:
 80076e4:	b570      	push	{r4, r5, r6, lr}
 80076e6:	1c05      	adds	r5, r0, #0
 80076e8:	f000 f9b6 	bl	8007a58 <__ieee754_logf>
 80076ec:	1c29      	adds	r1, r5, #0
 80076ee:	1c04      	adds	r4, r0, #0
 80076f0:	1c28      	adds	r0, r5, #0
 80076f2:	f7f9 fd77 	bl	80011e4 <__aeabi_fcmpun>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	d110      	bne.n	800771c <logf+0x38>
 80076fa:	2100      	movs	r1, #0
 80076fc:	1c28      	adds	r0, r5, #0
 80076fe:	f7f8 fdc7 	bl	8000290 <__aeabi_fcmpgt>
 8007702:	2800      	cmp	r0, #0
 8007704:	d10a      	bne.n	800771c <logf+0x38>
 8007706:	2100      	movs	r1, #0
 8007708:	1c28      	adds	r0, r5, #0
 800770a:	f7f8 fda7 	bl	800025c <__aeabi_fcmpeq>
 800770e:	2800      	cmp	r0, #0
 8007710:	d006      	beq.n	8007720 <logf+0x3c>
 8007712:	f7ff ff3d 	bl	8007590 <__errno>
 8007716:	2322      	movs	r3, #34	@ 0x22
 8007718:	4c06      	ldr	r4, [pc, #24]	@ (8007734 <logf+0x50>)
 800771a:	6003      	str	r3, [r0, #0]
 800771c:	1c20      	adds	r0, r4, #0
 800771e:	bd70      	pop	{r4, r5, r6, pc}
 8007720:	f7ff ff36 	bl	8007590 <__errno>
 8007724:	2321      	movs	r3, #33	@ 0x21
 8007726:	6003      	str	r3, [r0, #0]
 8007728:	4803      	ldr	r0, [pc, #12]	@ (8007738 <logf+0x54>)
 800772a:	f000 f823 	bl	8007774 <nanf>
 800772e:	1c04      	adds	r4, r0, #0
 8007730:	e7f4      	b.n	800771c <logf+0x38>
 8007732:	46c0      	nop			@ (mov r8, r8)
 8007734:	ff800000 	.word	0xff800000
 8007738:	08008020 	.word	0x08008020

0800773c <sqrtf>:
 800773c:	b570      	push	{r4, r5, r6, lr}
 800773e:	1c05      	adds	r5, r0, #0
 8007740:	f000 f81c 	bl	800777c <__ieee754_sqrtf>
 8007744:	1c29      	adds	r1, r5, #0
 8007746:	1c04      	adds	r4, r0, #0
 8007748:	1c28      	adds	r0, r5, #0
 800774a:	f7f9 fd4b 	bl	80011e4 <__aeabi_fcmpun>
 800774e:	2800      	cmp	r0, #0
 8007750:	d10e      	bne.n	8007770 <sqrtf+0x34>
 8007752:	2100      	movs	r1, #0
 8007754:	1c28      	adds	r0, r5, #0
 8007756:	f7f8 fd87 	bl	8000268 <__aeabi_fcmplt>
 800775a:	2800      	cmp	r0, #0
 800775c:	d008      	beq.n	8007770 <sqrtf+0x34>
 800775e:	f7ff ff17 	bl	8007590 <__errno>
 8007762:	2321      	movs	r3, #33	@ 0x21
 8007764:	2100      	movs	r1, #0
 8007766:	6003      	str	r3, [r0, #0]
 8007768:	1c08      	adds	r0, r1, #0
 800776a:	f7f8 ffaf 	bl	80006cc <__aeabi_fdiv>
 800776e:	1c04      	adds	r4, r0, #0
 8007770:	1c20      	adds	r0, r4, #0
 8007772:	bd70      	pop	{r4, r5, r6, pc}

08007774 <nanf>:
 8007774:	4800      	ldr	r0, [pc, #0]	@ (8007778 <nanf+0x4>)
 8007776:	4770      	bx	lr
 8007778:	7fc00000 	.word	0x7fc00000

0800777c <__ieee754_sqrtf>:
 800777c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800777e:	21ff      	movs	r1, #255	@ 0xff
 8007780:	0042      	lsls	r2, r0, #1
 8007782:	0003      	movs	r3, r0
 8007784:	1c04      	adds	r4, r0, #0
 8007786:	0852      	lsrs	r2, r2, #1
 8007788:	05c9      	lsls	r1, r1, #23
 800778a:	428a      	cmp	r2, r1
 800778c:	d309      	bcc.n	80077a2 <__ieee754_sqrtf+0x26>
 800778e:	1c01      	adds	r1, r0, #0
 8007790:	f7f9 f96a 	bl	8000a68 <__aeabi_fmul>
 8007794:	1c01      	adds	r1, r0, #0
 8007796:	1c20      	adds	r0, r4, #0
 8007798:	f7f8 fda6 	bl	80002e8 <__aeabi_fadd>
 800779c:	1c04      	adds	r4, r0, #0
 800779e:	1c20      	adds	r0, r4, #0
 80077a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80077a2:	2a00      	cmp	r2, #0
 80077a4:	d0fb      	beq.n	800779e <__ieee754_sqrtf+0x22>
 80077a6:	2800      	cmp	r0, #0
 80077a8:	da06      	bge.n	80077b8 <__ieee754_sqrtf+0x3c>
 80077aa:	1c01      	adds	r1, r0, #0
 80077ac:	f7f9 fab6 	bl	8000d1c <__aeabi_fsub>
 80077b0:	1c01      	adds	r1, r0, #0
 80077b2:	f7f8 ff8b 	bl	80006cc <__aeabi_fdiv>
 80077b6:	e7f1      	b.n	800779c <__ieee754_sqrtf+0x20>
 80077b8:	0002      	movs	r2, r0
 80077ba:	400a      	ands	r2, r1
 80077bc:	4208      	tst	r0, r1
 80077be:	d040      	beq.n	8007842 <__ieee754_sqrtf+0xc6>
 80077c0:	15c1      	asrs	r1, r0, #23
 80077c2:	2280      	movs	r2, #128	@ 0x80
 80077c4:	000f      	movs	r7, r1
 80077c6:	025b      	lsls	r3, r3, #9
 80077c8:	0a5b      	lsrs	r3, r3, #9
 80077ca:	0412      	lsls	r2, r2, #16
 80077cc:	3f7f      	subs	r7, #127	@ 0x7f
 80077ce:	4313      	orrs	r3, r2
 80077d0:	07c9      	lsls	r1, r1, #31
 80077d2:	d400      	bmi.n	80077d6 <__ieee754_sqrtf+0x5a>
 80077d4:	005b      	lsls	r3, r3, #1
 80077d6:	2400      	movs	r4, #0
 80077d8:	2180      	movs	r1, #128	@ 0x80
 80077da:	2019      	movs	r0, #25
 80077dc:	0026      	movs	r6, r4
 80077de:	107f      	asrs	r7, r7, #1
 80077e0:	005b      	lsls	r3, r3, #1
 80077e2:	0449      	lsls	r1, r1, #17
 80077e4:	1875      	adds	r5, r6, r1
 80077e6:	001a      	movs	r2, r3
 80077e8:	429d      	cmp	r5, r3
 80077ea:	dc02      	bgt.n	80077f2 <__ieee754_sqrtf+0x76>
 80077ec:	186e      	adds	r6, r5, r1
 80077ee:	1b5a      	subs	r2, r3, r5
 80077f0:	1864      	adds	r4, r4, r1
 80077f2:	3801      	subs	r0, #1
 80077f4:	0053      	lsls	r3, r2, #1
 80077f6:	0849      	lsrs	r1, r1, #1
 80077f8:	2800      	cmp	r0, #0
 80077fa:	d1f3      	bne.n	80077e4 <__ieee754_sqrtf+0x68>
 80077fc:	2a00      	cmp	r2, #0
 80077fe:	d019      	beq.n	8007834 <__ieee754_sqrtf+0xb8>
 8007800:	4d16      	ldr	r5, [pc, #88]	@ (800785c <__ieee754_sqrtf+0xe0>)
 8007802:	4e17      	ldr	r6, [pc, #92]	@ (8007860 <__ieee754_sqrtf+0xe4>)
 8007804:	6828      	ldr	r0, [r5, #0]
 8007806:	6831      	ldr	r1, [r6, #0]
 8007808:	682b      	ldr	r3, [r5, #0]
 800780a:	9301      	str	r3, [sp, #4]
 800780c:	f7f9 fa86 	bl	8000d1c <__aeabi_fsub>
 8007810:	1c01      	adds	r1, r0, #0
 8007812:	9801      	ldr	r0, [sp, #4]
 8007814:	f7f8 fd32 	bl	800027c <__aeabi_fcmple>
 8007818:	2800      	cmp	r0, #0
 800781a:	d00b      	beq.n	8007834 <__ieee754_sqrtf+0xb8>
 800781c:	6828      	ldr	r0, [r5, #0]
 800781e:	6831      	ldr	r1, [r6, #0]
 8007820:	f7f8 fd62 	bl	80002e8 <__aeabi_fadd>
 8007824:	682d      	ldr	r5, [r5, #0]
 8007826:	1c01      	adds	r1, r0, #0
 8007828:	1c28      	adds	r0, r5, #0
 800782a:	f7f8 fd1d 	bl	8000268 <__aeabi_fcmplt>
 800782e:	2800      	cmp	r0, #0
 8007830:	d010      	beq.n	8007854 <__ieee754_sqrtf+0xd8>
 8007832:	3402      	adds	r4, #2
 8007834:	23fc      	movs	r3, #252	@ 0xfc
 8007836:	1064      	asrs	r4, r4, #1
 8007838:	059b      	lsls	r3, r3, #22
 800783a:	18e3      	adds	r3, r4, r3
 800783c:	05fc      	lsls	r4, r7, #23
 800783e:	18e4      	adds	r4, r4, r3
 8007840:	e7ad      	b.n	800779e <__ieee754_sqrtf+0x22>
 8007842:	2080      	movs	r0, #128	@ 0x80
 8007844:	0400      	lsls	r0, r0, #16
 8007846:	005b      	lsls	r3, r3, #1
 8007848:	0011      	movs	r1, r2
 800784a:	3201      	adds	r2, #1
 800784c:	4203      	tst	r3, r0
 800784e:	d0fa      	beq.n	8007846 <__ieee754_sqrtf+0xca>
 8007850:	4249      	negs	r1, r1
 8007852:	e7b6      	b.n	80077c2 <__ieee754_sqrtf+0x46>
 8007854:	2301      	movs	r3, #1
 8007856:	3401      	adds	r4, #1
 8007858:	439c      	bics	r4, r3
 800785a:	e7eb      	b.n	8007834 <__ieee754_sqrtf+0xb8>
 800785c:	08009260 	.word	0x08009260
 8007860:	0800925c 	.word	0x0800925c

08007864 <__ieee754_atan2f>:
 8007864:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007866:	25ff      	movs	r5, #255	@ 0xff
 8007868:	004a      	lsls	r2, r1, #1
 800786a:	9101      	str	r1, [sp, #4]
 800786c:	0852      	lsrs	r2, r2, #1
 800786e:	05ed      	lsls	r5, r5, #23
 8007870:	42aa      	cmp	r2, r5
 8007872:	d804      	bhi.n	800787e <__ieee754_atan2f+0x1a>
 8007874:	0043      	lsls	r3, r0, #1
 8007876:	0007      	movs	r7, r0
 8007878:	085b      	lsrs	r3, r3, #1
 800787a:	42ab      	cmp	r3, r5
 800787c:	d902      	bls.n	8007884 <__ieee754_atan2f+0x20>
 800787e:	f7f8 fd33 	bl	80002e8 <__aeabi_fadd>
 8007882:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007884:	24fe      	movs	r4, #254	@ 0xfe
 8007886:	05a4      	lsls	r4, r4, #22
 8007888:	42a1      	cmp	r1, r4
 800788a:	d102      	bne.n	8007892 <__ieee754_atan2f+0x2e>
 800788c:	f000 fa16 	bl	8007cbc <atanf>
 8007890:	e7f7      	b.n	8007882 <__ieee754_atan2f+0x1e>
 8007892:	2602      	movs	r6, #2
 8007894:	178c      	asrs	r4, r1, #30
 8007896:	4034      	ands	r4, r6
 8007898:	0fc6      	lsrs	r6, r0, #31
 800789a:	4334      	orrs	r4, r6
 800789c:	2b00      	cmp	r3, #0
 800789e:	d105      	bne.n	80078ac <__ieee754_atan2f+0x48>
 80078a0:	2c02      	cmp	r4, #2
 80078a2:	d045      	beq.n	8007930 <__ieee754_atan2f+0xcc>
 80078a4:	2c03      	cmp	r4, #3
 80078a6:	d1ec      	bne.n	8007882 <__ieee754_atan2f+0x1e>
 80078a8:	4823      	ldr	r0, [pc, #140]	@ (8007938 <__ieee754_atan2f+0xd4>)
 80078aa:	e7ea      	b.n	8007882 <__ieee754_atan2f+0x1e>
 80078ac:	2a00      	cmp	r2, #0
 80078ae:	d103      	bne.n	80078b8 <__ieee754_atan2f+0x54>
 80078b0:	2f00      	cmp	r7, #0
 80078b2:	db3f      	blt.n	8007934 <__ieee754_atan2f+0xd0>
 80078b4:	4821      	ldr	r0, [pc, #132]	@ (800793c <__ieee754_atan2f+0xd8>)
 80078b6:	e7e4      	b.n	8007882 <__ieee754_atan2f+0x1e>
 80078b8:	42aa      	cmp	r2, r5
 80078ba:	d10e      	bne.n	80078da <__ieee754_atan2f+0x76>
 80078bc:	3c01      	subs	r4, #1
 80078be:	4293      	cmp	r3, r2
 80078c0:	d104      	bne.n	80078cc <__ieee754_atan2f+0x68>
 80078c2:	4b1f      	ldr	r3, [pc, #124]	@ (8007940 <__ieee754_atan2f+0xdc>)
 80078c4:	2c02      	cmp	r4, #2
 80078c6:	d905      	bls.n	80078d4 <__ieee754_atan2f+0x70>
 80078c8:	481e      	ldr	r0, [pc, #120]	@ (8007944 <__ieee754_atan2f+0xe0>)
 80078ca:	e7da      	b.n	8007882 <__ieee754_atan2f+0x1e>
 80078cc:	2000      	movs	r0, #0
 80078ce:	2c02      	cmp	r4, #2
 80078d0:	d8d7      	bhi.n	8007882 <__ieee754_atan2f+0x1e>
 80078d2:	4b1d      	ldr	r3, [pc, #116]	@ (8007948 <__ieee754_atan2f+0xe4>)
 80078d4:	00a4      	lsls	r4, r4, #2
 80078d6:	58e0      	ldr	r0, [r4, r3]
 80078d8:	e7d3      	b.n	8007882 <__ieee754_atan2f+0x1e>
 80078da:	42ab      	cmp	r3, r5
 80078dc:	d0e8      	beq.n	80078b0 <__ieee754_atan2f+0x4c>
 80078de:	1a9b      	subs	r3, r3, r2
 80078e0:	15db      	asrs	r3, r3, #23
 80078e2:	2b3c      	cmp	r3, #60	@ 0x3c
 80078e4:	dc14      	bgt.n	8007910 <__ieee754_atan2f+0xac>
 80078e6:	2900      	cmp	r1, #0
 80078e8:	da01      	bge.n	80078ee <__ieee754_atan2f+0x8a>
 80078ea:	333c      	adds	r3, #60	@ 0x3c
 80078ec:	db12      	blt.n	8007914 <__ieee754_atan2f+0xb0>
 80078ee:	f7f8 feed 	bl	80006cc <__aeabi_fdiv>
 80078f2:	f000 faf3 	bl	8007edc <fabsf>
 80078f6:	f000 f9e1 	bl	8007cbc <atanf>
 80078fa:	2c01      	cmp	r4, #1
 80078fc:	d00c      	beq.n	8007918 <__ieee754_atan2f+0xb4>
 80078fe:	2c02      	cmp	r4, #2
 8007900:	d00e      	beq.n	8007920 <__ieee754_atan2f+0xbc>
 8007902:	2c00      	cmp	r4, #0
 8007904:	d0bd      	beq.n	8007882 <__ieee754_atan2f+0x1e>
 8007906:	4911      	ldr	r1, [pc, #68]	@ (800794c <__ieee754_atan2f+0xe8>)
 8007908:	f7f8 fcee 	bl	80002e8 <__aeabi_fadd>
 800790c:	4910      	ldr	r1, [pc, #64]	@ (8007950 <__ieee754_atan2f+0xec>)
 800790e:	e00c      	b.n	800792a <__ieee754_atan2f+0xc6>
 8007910:	480a      	ldr	r0, [pc, #40]	@ (800793c <__ieee754_atan2f+0xd8>)
 8007912:	e7f2      	b.n	80078fa <__ieee754_atan2f+0x96>
 8007914:	2000      	movs	r0, #0
 8007916:	e7f0      	b.n	80078fa <__ieee754_atan2f+0x96>
 8007918:	2380      	movs	r3, #128	@ 0x80
 800791a:	061b      	lsls	r3, r3, #24
 800791c:	18c0      	adds	r0, r0, r3
 800791e:	e7b0      	b.n	8007882 <__ieee754_atan2f+0x1e>
 8007920:	490a      	ldr	r1, [pc, #40]	@ (800794c <__ieee754_atan2f+0xe8>)
 8007922:	f7f8 fce1 	bl	80002e8 <__aeabi_fadd>
 8007926:	1c01      	adds	r1, r0, #0
 8007928:	4809      	ldr	r0, [pc, #36]	@ (8007950 <__ieee754_atan2f+0xec>)
 800792a:	f7f9 f9f7 	bl	8000d1c <__aeabi_fsub>
 800792e:	e7a8      	b.n	8007882 <__ieee754_atan2f+0x1e>
 8007930:	4807      	ldr	r0, [pc, #28]	@ (8007950 <__ieee754_atan2f+0xec>)
 8007932:	e7a6      	b.n	8007882 <__ieee754_atan2f+0x1e>
 8007934:	4807      	ldr	r0, [pc, #28]	@ (8007954 <__ieee754_atan2f+0xf0>)
 8007936:	e7a4      	b.n	8007882 <__ieee754_atan2f+0x1e>
 8007938:	c0490fdb 	.word	0xc0490fdb
 800793c:	3fc90fdb 	.word	0x3fc90fdb
 8007940:	08009270 	.word	0x08009270
 8007944:	3f490fdb 	.word	0x3f490fdb
 8007948:	08009264 	.word	0x08009264
 800794c:	33bbbd2e 	.word	0x33bbbd2e
 8007950:	40490fdb 	.word	0x40490fdb
 8007954:	bfc90fdb 	.word	0xbfc90fdb

08007958 <__ieee754_fmodf>:
 8007958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800795a:	23ff      	movs	r3, #255	@ 0xff
 800795c:	004f      	lsls	r7, r1, #1
 800795e:	087f      	lsrs	r7, r7, #1
 8007960:	1e7a      	subs	r2, r7, #1
 8007962:	05db      	lsls	r3, r3, #23
 8007964:	429a      	cmp	r2, r3
 8007966:	d204      	bcs.n	8007972 <__ieee754_fmodf+0x1a>
 8007968:	0044      	lsls	r4, r0, #1
 800796a:	0006      	movs	r6, r0
 800796c:	0864      	lsrs	r4, r4, #1
 800796e:	429c      	cmp	r4, r3
 8007970:	d305      	bcc.n	800797e <__ieee754_fmodf+0x26>
 8007972:	f7f9 f879 	bl	8000a68 <__aeabi_fmul>
 8007976:	1c01      	adds	r1, r0, #0
 8007978:	f7f8 fea8 	bl	80006cc <__aeabi_fdiv>
 800797c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800797e:	42bc      	cmp	r4, r7
 8007980:	dbfc      	blt.n	800797c <__ieee754_fmodf+0x24>
 8007982:	0fc5      	lsrs	r5, r0, #31
 8007984:	07ed      	lsls	r5, r5, #31
 8007986:	42bc      	cmp	r4, r7
 8007988:	d103      	bne.n	8007992 <__ieee754_fmodf+0x3a>
 800798a:	4b31      	ldr	r3, [pc, #196]	@ (8007a50 <__ieee754_fmodf+0xf8>)
 800798c:	0f6d      	lsrs	r5, r5, #29
 800798e:	58e8      	ldr	r0, [r5, r3]
 8007990:	e7f4      	b.n	800797c <__ieee754_fmodf+0x24>
 8007992:	4218      	tst	r0, r3
 8007994:	d137      	bne.n	8007a06 <__ieee754_fmodf+0xae>
 8007996:	237e      	movs	r3, #126	@ 0x7e
 8007998:	0222      	lsls	r2, r4, #8
 800799a:	425b      	negs	r3, r3
 800799c:	2a00      	cmp	r2, #0
 800799e:	dc2f      	bgt.n	8007a00 <__ieee754_fmodf+0xa8>
 80079a0:	22ff      	movs	r2, #255	@ 0xff
 80079a2:	05d2      	lsls	r2, r2, #23
 80079a4:	420a      	tst	r2, r1
 80079a6:	d134      	bne.n	8007a12 <__ieee754_fmodf+0xba>
 80079a8:	227e      	movs	r2, #126	@ 0x7e
 80079aa:	0238      	lsls	r0, r7, #8
 80079ac:	4252      	negs	r2, r2
 80079ae:	2800      	cmp	r0, #0
 80079b0:	da2c      	bge.n	8007a0c <__ieee754_fmodf+0xb4>
 80079b2:	0018      	movs	r0, r3
 80079b4:	307e      	adds	r0, #126	@ 0x7e
 80079b6:	db2f      	blt.n	8007a18 <__ieee754_fmodf+0xc0>
 80079b8:	2480      	movs	r4, #128	@ 0x80
 80079ba:	0276      	lsls	r6, r6, #9
 80079bc:	0a76      	lsrs	r6, r6, #9
 80079be:	0424      	lsls	r4, r4, #16
 80079c0:	4334      	orrs	r4, r6
 80079c2:	0010      	movs	r0, r2
 80079c4:	307e      	adds	r0, #126	@ 0x7e
 80079c6:	db2c      	blt.n	8007a22 <__ieee754_fmodf+0xca>
 80079c8:	0248      	lsls	r0, r1, #9
 80079ca:	2180      	movs	r1, #128	@ 0x80
 80079cc:	0a40      	lsrs	r0, r0, #9
 80079ce:	0409      	lsls	r1, r1, #16
 80079d0:	4301      	orrs	r1, r0
 80079d2:	1a98      	subs	r0, r3, r2
 80079d4:	1a63      	subs	r3, r4, r1
 80079d6:	2800      	cmp	r0, #0
 80079d8:	d129      	bne.n	8007a2e <__ieee754_fmodf+0xd6>
 80079da:	2b00      	cmp	r3, #0
 80079dc:	da00      	bge.n	80079e0 <__ieee754_fmodf+0x88>
 80079de:	0023      	movs	r3, r4
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d0d2      	beq.n	800798a <__ieee754_fmodf+0x32>
 80079e4:	2180      	movs	r1, #128	@ 0x80
 80079e6:	0409      	lsls	r1, r1, #16
 80079e8:	428b      	cmp	r3, r1
 80079ea:	db27      	blt.n	8007a3c <__ieee754_fmodf+0xe4>
 80079ec:	0011      	movs	r1, r2
 80079ee:	317e      	adds	r1, #126	@ 0x7e
 80079f0:	db27      	blt.n	8007a42 <__ieee754_fmodf+0xea>
 80079f2:	4918      	ldr	r1, [pc, #96]	@ (8007a54 <__ieee754_fmodf+0xfc>)
 80079f4:	327f      	adds	r2, #127	@ 0x7f
 80079f6:	1858      	adds	r0, r3, r1
 80079f8:	05d2      	lsls	r2, r2, #23
 80079fa:	4328      	orrs	r0, r5
 80079fc:	4310      	orrs	r0, r2
 80079fe:	e7bd      	b.n	800797c <__ieee754_fmodf+0x24>
 8007a00:	3b01      	subs	r3, #1
 8007a02:	0052      	lsls	r2, r2, #1
 8007a04:	e7ca      	b.n	800799c <__ieee754_fmodf+0x44>
 8007a06:	15e3      	asrs	r3, r4, #23
 8007a08:	3b7f      	subs	r3, #127	@ 0x7f
 8007a0a:	e7c9      	b.n	80079a0 <__ieee754_fmodf+0x48>
 8007a0c:	3a01      	subs	r2, #1
 8007a0e:	0040      	lsls	r0, r0, #1
 8007a10:	e7cd      	b.n	80079ae <__ieee754_fmodf+0x56>
 8007a12:	15fa      	asrs	r2, r7, #23
 8007a14:	3a7f      	subs	r2, #127	@ 0x7f
 8007a16:	e7cc      	b.n	80079b2 <__ieee754_fmodf+0x5a>
 8007a18:	207e      	movs	r0, #126	@ 0x7e
 8007a1a:	4240      	negs	r0, r0
 8007a1c:	1ac0      	subs	r0, r0, r3
 8007a1e:	4084      	lsls	r4, r0
 8007a20:	e7cf      	b.n	80079c2 <__ieee754_fmodf+0x6a>
 8007a22:	217e      	movs	r1, #126	@ 0x7e
 8007a24:	4249      	negs	r1, r1
 8007a26:	1a89      	subs	r1, r1, r2
 8007a28:	408f      	lsls	r7, r1
 8007a2a:	0039      	movs	r1, r7
 8007a2c:	e7d1      	b.n	80079d2 <__ieee754_fmodf+0x7a>
 8007a2e:	0064      	lsls	r4, r4, #1
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	db01      	blt.n	8007a38 <__ieee754_fmodf+0xe0>
 8007a34:	d0a9      	beq.n	800798a <__ieee754_fmodf+0x32>
 8007a36:	005c      	lsls	r4, r3, #1
 8007a38:	3801      	subs	r0, #1
 8007a3a:	e7cb      	b.n	80079d4 <__ieee754_fmodf+0x7c>
 8007a3c:	005b      	lsls	r3, r3, #1
 8007a3e:	3a01      	subs	r2, #1
 8007a40:	e7d2      	b.n	80079e8 <__ieee754_fmodf+0x90>
 8007a42:	217e      	movs	r1, #126	@ 0x7e
 8007a44:	4249      	negs	r1, r1
 8007a46:	1a8a      	subs	r2, r1, r2
 8007a48:	4113      	asrs	r3, r2
 8007a4a:	432b      	orrs	r3, r5
 8007a4c:	0018      	movs	r0, r3
 8007a4e:	e795      	b.n	800797c <__ieee754_fmodf+0x24>
 8007a50:	0800927c 	.word	0x0800927c
 8007a54:	ff800000 	.word	0xff800000

08007a58 <__ieee754_logf>:
 8007a58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a5a:	0043      	lsls	r3, r0, #1
 8007a5c:	b085      	sub	sp, #20
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d106      	bne.n	8007a70 <__ieee754_logf+0x18>
 8007a62:	20cc      	movs	r0, #204	@ 0xcc
 8007a64:	2100      	movs	r1, #0
 8007a66:	0600      	lsls	r0, r0, #24
 8007a68:	f7f8 fe30 	bl	80006cc <__aeabi_fdiv>
 8007a6c:	b005      	add	sp, #20
 8007a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a70:	1e03      	subs	r3, r0, #0
 8007a72:	da04      	bge.n	8007a7e <__ieee754_logf+0x26>
 8007a74:	1c01      	adds	r1, r0, #0
 8007a76:	f7f9 f951 	bl	8000d1c <__aeabi_fsub>
 8007a7a:	2100      	movs	r1, #0
 8007a7c:	e7f4      	b.n	8007a68 <__ieee754_logf+0x10>
 8007a7e:	21ff      	movs	r1, #255	@ 0xff
 8007a80:	05c9      	lsls	r1, r1, #23
 8007a82:	4288      	cmp	r0, r1
 8007a84:	db03      	blt.n	8007a8e <__ieee754_logf+0x36>
 8007a86:	1c01      	adds	r1, r0, #0
 8007a88:	f7f8 fc2e 	bl	80002e8 <__aeabi_fadd>
 8007a8c:	e7ee      	b.n	8007a6c <__ieee754_logf+0x14>
 8007a8e:	2280      	movs	r2, #128	@ 0x80
 8007a90:	2100      	movs	r1, #0
 8007a92:	0412      	lsls	r2, r2, #16
 8007a94:	4290      	cmp	r0, r2
 8007a96:	da06      	bge.n	8007aa6 <__ieee754_logf+0x4e>
 8007a98:	2198      	movs	r1, #152	@ 0x98
 8007a9a:	05c9      	lsls	r1, r1, #23
 8007a9c:	f7f8 ffe4 	bl	8000a68 <__aeabi_fmul>
 8007aa0:	2119      	movs	r1, #25
 8007aa2:	0003      	movs	r3, r0
 8007aa4:	4249      	negs	r1, r1
 8007aa6:	15da      	asrs	r2, r3, #23
 8007aa8:	3a7f      	subs	r2, #127	@ 0x7f
 8007aaa:	1852      	adds	r2, r2, r1
 8007aac:	2180      	movs	r1, #128	@ 0x80
 8007aae:	025b      	lsls	r3, r3, #9
 8007ab0:	0a5e      	lsrs	r6, r3, #9
 8007ab2:	4b74      	ldr	r3, [pc, #464]	@ (8007c84 <__ieee754_logf+0x22c>)
 8007ab4:	20fe      	movs	r0, #254	@ 0xfe
 8007ab6:	0409      	lsls	r1, r1, #16
 8007ab8:	18f3      	adds	r3, r6, r3
 8007aba:	400b      	ands	r3, r1
 8007abc:	21fe      	movs	r1, #254	@ 0xfe
 8007abe:	0580      	lsls	r0, r0, #22
 8007ac0:	4058      	eors	r0, r3
 8007ac2:	15dd      	asrs	r5, r3, #23
 8007ac4:	4330      	orrs	r0, r6
 8007ac6:	0589      	lsls	r1, r1, #22
 8007ac8:	18ad      	adds	r5, r5, r2
 8007aca:	f7f9 f927 	bl	8000d1c <__aeabi_fsub>
 8007ace:	0032      	movs	r2, r6
 8007ad0:	4b6d      	ldr	r3, [pc, #436]	@ (8007c88 <__ieee754_logf+0x230>)
 8007ad2:	320f      	adds	r2, #15
 8007ad4:	1c04      	adds	r4, r0, #0
 8007ad6:	421a      	tst	r2, r3
 8007ad8:	d145      	bne.n	8007b66 <__ieee754_logf+0x10e>
 8007ada:	2100      	movs	r1, #0
 8007adc:	f7f8 fbbe 	bl	800025c <__aeabi_fcmpeq>
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	d011      	beq.n	8007b08 <__ieee754_logf+0xb0>
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	2d00      	cmp	r5, #0
 8007ae8:	d0c0      	beq.n	8007a6c <__ieee754_logf+0x14>
 8007aea:	0028      	movs	r0, r5
 8007aec:	f7f9 fbb0 	bl	8001250 <__aeabi_i2f>
 8007af0:	4966      	ldr	r1, [pc, #408]	@ (8007c8c <__ieee754_logf+0x234>)
 8007af2:	1c04      	adds	r4, r0, #0
 8007af4:	f7f8 ffb8 	bl	8000a68 <__aeabi_fmul>
 8007af8:	4965      	ldr	r1, [pc, #404]	@ (8007c90 <__ieee754_logf+0x238>)
 8007afa:	1c05      	adds	r5, r0, #0
 8007afc:	1c20      	adds	r0, r4, #0
 8007afe:	f7f8 ffb3 	bl	8000a68 <__aeabi_fmul>
 8007b02:	1c01      	adds	r1, r0, #0
 8007b04:	1c28      	adds	r0, r5, #0
 8007b06:	e7bf      	b.n	8007a88 <__ieee754_logf+0x30>
 8007b08:	4962      	ldr	r1, [pc, #392]	@ (8007c94 <__ieee754_logf+0x23c>)
 8007b0a:	1c20      	adds	r0, r4, #0
 8007b0c:	f7f8 ffac 	bl	8000a68 <__aeabi_fmul>
 8007b10:	1c01      	adds	r1, r0, #0
 8007b12:	20fc      	movs	r0, #252	@ 0xfc
 8007b14:	0580      	lsls	r0, r0, #22
 8007b16:	f7f9 f901 	bl	8000d1c <__aeabi_fsub>
 8007b1a:	1c21      	adds	r1, r4, #0
 8007b1c:	1c06      	adds	r6, r0, #0
 8007b1e:	1c20      	adds	r0, r4, #0
 8007b20:	f7f8 ffa2 	bl	8000a68 <__aeabi_fmul>
 8007b24:	1c01      	adds	r1, r0, #0
 8007b26:	1c30      	adds	r0, r6, #0
 8007b28:	f7f8 ff9e 	bl	8000a68 <__aeabi_fmul>
 8007b2c:	1c06      	adds	r6, r0, #0
 8007b2e:	2d00      	cmp	r5, #0
 8007b30:	d101      	bne.n	8007b36 <__ieee754_logf+0xde>
 8007b32:	1c31      	adds	r1, r6, #0
 8007b34:	e079      	b.n	8007c2a <__ieee754_logf+0x1d2>
 8007b36:	0028      	movs	r0, r5
 8007b38:	f7f9 fb8a 	bl	8001250 <__aeabi_i2f>
 8007b3c:	4953      	ldr	r1, [pc, #332]	@ (8007c8c <__ieee754_logf+0x234>)
 8007b3e:	1c05      	adds	r5, r0, #0
 8007b40:	f7f8 ff92 	bl	8000a68 <__aeabi_fmul>
 8007b44:	4952      	ldr	r1, [pc, #328]	@ (8007c90 <__ieee754_logf+0x238>)
 8007b46:	1c07      	adds	r7, r0, #0
 8007b48:	1c28      	adds	r0, r5, #0
 8007b4a:	f7f8 ff8d 	bl	8000a68 <__aeabi_fmul>
 8007b4e:	1c01      	adds	r1, r0, #0
 8007b50:	1c30      	adds	r0, r6, #0
 8007b52:	f7f9 f8e3 	bl	8000d1c <__aeabi_fsub>
 8007b56:	1c21      	adds	r1, r4, #0
 8007b58:	f7f9 f8e0 	bl	8000d1c <__aeabi_fsub>
 8007b5c:	1c01      	adds	r1, r0, #0
 8007b5e:	1c38      	adds	r0, r7, #0
 8007b60:	f7f9 f8dc 	bl	8000d1c <__aeabi_fsub>
 8007b64:	e782      	b.n	8007a6c <__ieee754_logf+0x14>
 8007b66:	2180      	movs	r1, #128	@ 0x80
 8007b68:	05c9      	lsls	r1, r1, #23
 8007b6a:	f7f8 fbbd 	bl	80002e8 <__aeabi_fadd>
 8007b6e:	1c01      	adds	r1, r0, #0
 8007b70:	1c20      	adds	r0, r4, #0
 8007b72:	f7f8 fdab 	bl	80006cc <__aeabi_fdiv>
 8007b76:	9000      	str	r0, [sp, #0]
 8007b78:	0028      	movs	r0, r5
 8007b7a:	f7f9 fb69 	bl	8001250 <__aeabi_i2f>
 8007b7e:	9900      	ldr	r1, [sp, #0]
 8007b80:	9001      	str	r0, [sp, #4]
 8007b82:	1c08      	adds	r0, r1, #0
 8007b84:	f7f8 ff70 	bl	8000a68 <__aeabi_fmul>
 8007b88:	4b43      	ldr	r3, [pc, #268]	@ (8007c98 <__ieee754_logf+0x240>)
 8007b8a:	1c01      	adds	r1, r0, #0
 8007b8c:	18f3      	adds	r3, r6, r3
 8007b8e:	9303      	str	r3, [sp, #12]
 8007b90:	9002      	str	r0, [sp, #8]
 8007b92:	f7f8 ff69 	bl	8000a68 <__aeabi_fmul>
 8007b96:	4941      	ldr	r1, [pc, #260]	@ (8007c9c <__ieee754_logf+0x244>)
 8007b98:	1c07      	adds	r7, r0, #0
 8007b9a:	f7f8 ff65 	bl	8000a68 <__aeabi_fmul>
 8007b9e:	4940      	ldr	r1, [pc, #256]	@ (8007ca0 <__ieee754_logf+0x248>)
 8007ba0:	f7f8 fba2 	bl	80002e8 <__aeabi_fadd>
 8007ba4:	1c39      	adds	r1, r7, #0
 8007ba6:	f7f8 ff5f 	bl	8000a68 <__aeabi_fmul>
 8007baa:	493e      	ldr	r1, [pc, #248]	@ (8007ca4 <__ieee754_logf+0x24c>)
 8007bac:	f7f8 fb9c 	bl	80002e8 <__aeabi_fadd>
 8007bb0:	1c39      	adds	r1, r7, #0
 8007bb2:	f7f8 ff59 	bl	8000a68 <__aeabi_fmul>
 8007bb6:	493c      	ldr	r1, [pc, #240]	@ (8007ca8 <__ieee754_logf+0x250>)
 8007bb8:	f7f8 fb96 	bl	80002e8 <__aeabi_fadd>
 8007bbc:	9902      	ldr	r1, [sp, #8]
 8007bbe:	f7f8 ff53 	bl	8000a68 <__aeabi_fmul>
 8007bc2:	493a      	ldr	r1, [pc, #232]	@ (8007cac <__ieee754_logf+0x254>)
 8007bc4:	9002      	str	r0, [sp, #8]
 8007bc6:	1c38      	adds	r0, r7, #0
 8007bc8:	f7f8 ff4e 	bl	8000a68 <__aeabi_fmul>
 8007bcc:	4938      	ldr	r1, [pc, #224]	@ (8007cb0 <__ieee754_logf+0x258>)
 8007bce:	f7f8 fb8b 	bl	80002e8 <__aeabi_fadd>
 8007bd2:	1c39      	adds	r1, r7, #0
 8007bd4:	f7f8 ff48 	bl	8000a68 <__aeabi_fmul>
 8007bd8:	4936      	ldr	r1, [pc, #216]	@ (8007cb4 <__ieee754_logf+0x25c>)
 8007bda:	f7f8 fb85 	bl	80002e8 <__aeabi_fadd>
 8007bde:	1c39      	adds	r1, r7, #0
 8007be0:	f7f8 ff42 	bl	8000a68 <__aeabi_fmul>
 8007be4:	1c01      	adds	r1, r0, #0
 8007be6:	9802      	ldr	r0, [sp, #8]
 8007be8:	f7f8 fb7e 	bl	80002e8 <__aeabi_fadd>
 8007bec:	4b32      	ldr	r3, [pc, #200]	@ (8007cb8 <__ieee754_logf+0x260>)
 8007bee:	9a03      	ldr	r2, [sp, #12]
 8007bf0:	1b9b      	subs	r3, r3, r6
 8007bf2:	1c07      	adds	r7, r0, #0
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	dd2f      	ble.n	8007c5a <__ieee754_logf+0x202>
 8007bfa:	21fc      	movs	r1, #252	@ 0xfc
 8007bfc:	1c20      	adds	r0, r4, #0
 8007bfe:	0589      	lsls	r1, r1, #22
 8007c00:	f7f8 ff32 	bl	8000a68 <__aeabi_fmul>
 8007c04:	1c21      	adds	r1, r4, #0
 8007c06:	f7f8 ff2f 	bl	8000a68 <__aeabi_fmul>
 8007c0a:	1c01      	adds	r1, r0, #0
 8007c0c:	1c06      	adds	r6, r0, #0
 8007c0e:	1c38      	adds	r0, r7, #0
 8007c10:	f7f8 fb6a 	bl	80002e8 <__aeabi_fadd>
 8007c14:	9900      	ldr	r1, [sp, #0]
 8007c16:	f7f8 ff27 	bl	8000a68 <__aeabi_fmul>
 8007c1a:	1c07      	adds	r7, r0, #0
 8007c1c:	2d00      	cmp	r5, #0
 8007c1e:	d106      	bne.n	8007c2e <__ieee754_logf+0x1d6>
 8007c20:	1c01      	adds	r1, r0, #0
 8007c22:	1c30      	adds	r0, r6, #0
 8007c24:	f7f9 f87a 	bl	8000d1c <__aeabi_fsub>
 8007c28:	1c01      	adds	r1, r0, #0
 8007c2a:	1c20      	adds	r0, r4, #0
 8007c2c:	e798      	b.n	8007b60 <__ieee754_logf+0x108>
 8007c2e:	4917      	ldr	r1, [pc, #92]	@ (8007c8c <__ieee754_logf+0x234>)
 8007c30:	9801      	ldr	r0, [sp, #4]
 8007c32:	f7f8 ff19 	bl	8000a68 <__aeabi_fmul>
 8007c36:	4916      	ldr	r1, [pc, #88]	@ (8007c90 <__ieee754_logf+0x238>)
 8007c38:	1c05      	adds	r5, r0, #0
 8007c3a:	9801      	ldr	r0, [sp, #4]
 8007c3c:	f7f8 ff14 	bl	8000a68 <__aeabi_fmul>
 8007c40:	1c39      	adds	r1, r7, #0
 8007c42:	f7f8 fb51 	bl	80002e8 <__aeabi_fadd>
 8007c46:	1c01      	adds	r1, r0, #0
 8007c48:	1c30      	adds	r0, r6, #0
 8007c4a:	f7f9 f867 	bl	8000d1c <__aeabi_fsub>
 8007c4e:	1c21      	adds	r1, r4, #0
 8007c50:	f7f9 f864 	bl	8000d1c <__aeabi_fsub>
 8007c54:	1c01      	adds	r1, r0, #0
 8007c56:	1c28      	adds	r0, r5, #0
 8007c58:	e782      	b.n	8007b60 <__ieee754_logf+0x108>
 8007c5a:	1c01      	adds	r1, r0, #0
 8007c5c:	1c20      	adds	r0, r4, #0
 8007c5e:	f7f9 f85d 	bl	8000d1c <__aeabi_fsub>
 8007c62:	9900      	ldr	r1, [sp, #0]
 8007c64:	f7f8 ff00 	bl	8000a68 <__aeabi_fmul>
 8007c68:	1c06      	adds	r6, r0, #0
 8007c6a:	2d00      	cmp	r5, #0
 8007c6c:	d100      	bne.n	8007c70 <__ieee754_logf+0x218>
 8007c6e:	e760      	b.n	8007b32 <__ieee754_logf+0xda>
 8007c70:	4906      	ldr	r1, [pc, #24]	@ (8007c8c <__ieee754_logf+0x234>)
 8007c72:	9801      	ldr	r0, [sp, #4]
 8007c74:	f7f8 fef8 	bl	8000a68 <__aeabi_fmul>
 8007c78:	4905      	ldr	r1, [pc, #20]	@ (8007c90 <__ieee754_logf+0x238>)
 8007c7a:	1c05      	adds	r5, r0, #0
 8007c7c:	9801      	ldr	r0, [sp, #4]
 8007c7e:	f7f8 fef3 	bl	8000a68 <__aeabi_fmul>
 8007c82:	e7e0      	b.n	8007c46 <__ieee754_logf+0x1ee>
 8007c84:	004afb20 	.word	0x004afb20
 8007c88:	007ffff0 	.word	0x007ffff0
 8007c8c:	3f317180 	.word	0x3f317180
 8007c90:	3717f7d1 	.word	0x3717f7d1
 8007c94:	3eaaaaab 	.word	0x3eaaaaab
 8007c98:	ffcf5c30 	.word	0xffcf5c30
 8007c9c:	3e178897 	.word	0x3e178897
 8007ca0:	3e3a3325 	.word	0x3e3a3325
 8007ca4:	3e924925 	.word	0x3e924925
 8007ca8:	3f2aaaab 	.word	0x3f2aaaab
 8007cac:	3e1cd04f 	.word	0x3e1cd04f
 8007cb0:	3e638e29 	.word	0x3e638e29
 8007cb4:	3ecccccd 	.word	0x3ecccccd
 8007cb8:	0035c288 	.word	0x0035c288

08007cbc <atanf>:
 8007cbc:	23a1      	movs	r3, #161	@ 0xa1
 8007cbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cc0:	0045      	lsls	r5, r0, #1
 8007cc2:	1c04      	adds	r4, r0, #0
 8007cc4:	9001      	str	r0, [sp, #4]
 8007cc6:	086d      	lsrs	r5, r5, #1
 8007cc8:	05db      	lsls	r3, r3, #23
 8007cca:	429d      	cmp	r5, r3
 8007ccc:	d30f      	bcc.n	8007cee <atanf+0x32>
 8007cce:	23ff      	movs	r3, #255	@ 0xff
 8007cd0:	05db      	lsls	r3, r3, #23
 8007cd2:	429d      	cmp	r5, r3
 8007cd4:	d904      	bls.n	8007ce0 <atanf+0x24>
 8007cd6:	1c01      	adds	r1, r0, #0
 8007cd8:	f7f8 fb06 	bl	80002e8 <__aeabi_fadd>
 8007cdc:	1c04      	adds	r4, r0, #0
 8007cde:	e004      	b.n	8007cea <atanf+0x2e>
 8007ce0:	9b01      	ldr	r3, [sp, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	dc00      	bgt.n	8007ce8 <atanf+0x2c>
 8007ce6:	e0cc      	b.n	8007e82 <atanf+0x1c6>
 8007ce8:	4c67      	ldr	r4, [pc, #412]	@ (8007e88 <atanf+0x1cc>)
 8007cea:	1c20      	adds	r0, r4, #0
 8007cec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007cee:	4b67      	ldr	r3, [pc, #412]	@ (8007e8c <atanf+0x1d0>)
 8007cf0:	429d      	cmp	r5, r3
 8007cf2:	d80f      	bhi.n	8007d14 <atanf+0x58>
 8007cf4:	23c4      	movs	r3, #196	@ 0xc4
 8007cf6:	059b      	lsls	r3, r3, #22
 8007cf8:	429d      	cmp	r5, r3
 8007cfa:	d208      	bcs.n	8007d0e <atanf+0x52>
 8007cfc:	4964      	ldr	r1, [pc, #400]	@ (8007e90 <atanf+0x1d4>)
 8007cfe:	f7f8 faf3 	bl	80002e8 <__aeabi_fadd>
 8007d02:	21fe      	movs	r1, #254	@ 0xfe
 8007d04:	0589      	lsls	r1, r1, #22
 8007d06:	f7f8 fac3 	bl	8000290 <__aeabi_fcmpgt>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d1ed      	bne.n	8007cea <atanf+0x2e>
 8007d0e:	2601      	movs	r6, #1
 8007d10:	4276      	negs	r6, r6
 8007d12:	e01b      	b.n	8007d4c <atanf+0x90>
 8007d14:	f000 f8e2 	bl	8007edc <fabsf>
 8007d18:	4b5e      	ldr	r3, [pc, #376]	@ (8007e94 <atanf+0x1d8>)
 8007d1a:	1c04      	adds	r4, r0, #0
 8007d1c:	429d      	cmp	r5, r3
 8007d1e:	d87b      	bhi.n	8007e18 <atanf+0x15c>
 8007d20:	4b5d      	ldr	r3, [pc, #372]	@ (8007e98 <atanf+0x1dc>)
 8007d22:	429d      	cmp	r5, r3
 8007d24:	d867      	bhi.n	8007df6 <atanf+0x13a>
 8007d26:	1c01      	adds	r1, r0, #0
 8007d28:	f7f8 fade 	bl	80002e8 <__aeabi_fadd>
 8007d2c:	21fe      	movs	r1, #254	@ 0xfe
 8007d2e:	0589      	lsls	r1, r1, #22
 8007d30:	f7f8 fff4 	bl	8000d1c <__aeabi_fsub>
 8007d34:	2180      	movs	r1, #128	@ 0x80
 8007d36:	1c05      	adds	r5, r0, #0
 8007d38:	05c9      	lsls	r1, r1, #23
 8007d3a:	1c20      	adds	r0, r4, #0
 8007d3c:	f7f8 fad4 	bl	80002e8 <__aeabi_fadd>
 8007d40:	1c01      	adds	r1, r0, #0
 8007d42:	1c28      	adds	r0, r5, #0
 8007d44:	f7f8 fcc2 	bl	80006cc <__aeabi_fdiv>
 8007d48:	2600      	movs	r6, #0
 8007d4a:	1c04      	adds	r4, r0, #0
 8007d4c:	1c21      	adds	r1, r4, #0
 8007d4e:	1c20      	adds	r0, r4, #0
 8007d50:	f7f8 fe8a 	bl	8000a68 <__aeabi_fmul>
 8007d54:	1c01      	adds	r1, r0, #0
 8007d56:	1c07      	adds	r7, r0, #0
 8007d58:	f7f8 fe86 	bl	8000a68 <__aeabi_fmul>
 8007d5c:	494f      	ldr	r1, [pc, #316]	@ (8007e9c <atanf+0x1e0>)
 8007d5e:	1c05      	adds	r5, r0, #0
 8007d60:	f7f8 fe82 	bl	8000a68 <__aeabi_fmul>
 8007d64:	494e      	ldr	r1, [pc, #312]	@ (8007ea0 <atanf+0x1e4>)
 8007d66:	f7f8 fabf 	bl	80002e8 <__aeabi_fadd>
 8007d6a:	1c29      	adds	r1, r5, #0
 8007d6c:	f7f8 fe7c 	bl	8000a68 <__aeabi_fmul>
 8007d70:	494c      	ldr	r1, [pc, #304]	@ (8007ea4 <atanf+0x1e8>)
 8007d72:	f7f8 fab9 	bl	80002e8 <__aeabi_fadd>
 8007d76:	1c29      	adds	r1, r5, #0
 8007d78:	f7f8 fe76 	bl	8000a68 <__aeabi_fmul>
 8007d7c:	494a      	ldr	r1, [pc, #296]	@ (8007ea8 <atanf+0x1ec>)
 8007d7e:	f7f8 fab3 	bl	80002e8 <__aeabi_fadd>
 8007d82:	1c29      	adds	r1, r5, #0
 8007d84:	f7f8 fe70 	bl	8000a68 <__aeabi_fmul>
 8007d88:	4948      	ldr	r1, [pc, #288]	@ (8007eac <atanf+0x1f0>)
 8007d8a:	f7f8 faad 	bl	80002e8 <__aeabi_fadd>
 8007d8e:	1c29      	adds	r1, r5, #0
 8007d90:	f7f8 fe6a 	bl	8000a68 <__aeabi_fmul>
 8007d94:	4946      	ldr	r1, [pc, #280]	@ (8007eb0 <atanf+0x1f4>)
 8007d96:	f7f8 faa7 	bl	80002e8 <__aeabi_fadd>
 8007d9a:	1c39      	adds	r1, r7, #0
 8007d9c:	f7f8 fe64 	bl	8000a68 <__aeabi_fmul>
 8007da0:	4944      	ldr	r1, [pc, #272]	@ (8007eb4 <atanf+0x1f8>)
 8007da2:	1c07      	adds	r7, r0, #0
 8007da4:	1c28      	adds	r0, r5, #0
 8007da6:	f7f8 fe5f 	bl	8000a68 <__aeabi_fmul>
 8007daa:	4943      	ldr	r1, [pc, #268]	@ (8007eb8 <atanf+0x1fc>)
 8007dac:	f7f8 ffb6 	bl	8000d1c <__aeabi_fsub>
 8007db0:	1c29      	adds	r1, r5, #0
 8007db2:	f7f8 fe59 	bl	8000a68 <__aeabi_fmul>
 8007db6:	4941      	ldr	r1, [pc, #260]	@ (8007ebc <atanf+0x200>)
 8007db8:	f7f8 ffb0 	bl	8000d1c <__aeabi_fsub>
 8007dbc:	1c29      	adds	r1, r5, #0
 8007dbe:	f7f8 fe53 	bl	8000a68 <__aeabi_fmul>
 8007dc2:	493f      	ldr	r1, [pc, #252]	@ (8007ec0 <atanf+0x204>)
 8007dc4:	f7f8 ffaa 	bl	8000d1c <__aeabi_fsub>
 8007dc8:	1c29      	adds	r1, r5, #0
 8007dca:	f7f8 fe4d 	bl	8000a68 <__aeabi_fmul>
 8007dce:	493d      	ldr	r1, [pc, #244]	@ (8007ec4 <atanf+0x208>)
 8007dd0:	f7f8 ffa4 	bl	8000d1c <__aeabi_fsub>
 8007dd4:	1c29      	adds	r1, r5, #0
 8007dd6:	f7f8 fe47 	bl	8000a68 <__aeabi_fmul>
 8007dda:	1c01      	adds	r1, r0, #0
 8007ddc:	1c38      	adds	r0, r7, #0
 8007dde:	f7f8 fa83 	bl	80002e8 <__aeabi_fadd>
 8007de2:	1c21      	adds	r1, r4, #0
 8007de4:	f7f8 fe40 	bl	8000a68 <__aeabi_fmul>
 8007de8:	1c73      	adds	r3, r6, #1
 8007dea:	d134      	bne.n	8007e56 <atanf+0x19a>
 8007dec:	1c01      	adds	r1, r0, #0
 8007dee:	1c20      	adds	r0, r4, #0
 8007df0:	f7f8 ff94 	bl	8000d1c <__aeabi_fsub>
 8007df4:	e772      	b.n	8007cdc <atanf+0x20>
 8007df6:	21fe      	movs	r1, #254	@ 0xfe
 8007df8:	0589      	lsls	r1, r1, #22
 8007dfa:	f7f8 ff8f 	bl	8000d1c <__aeabi_fsub>
 8007dfe:	21fe      	movs	r1, #254	@ 0xfe
 8007e00:	1c05      	adds	r5, r0, #0
 8007e02:	0589      	lsls	r1, r1, #22
 8007e04:	1c20      	adds	r0, r4, #0
 8007e06:	f7f8 fa6f 	bl	80002e8 <__aeabi_fadd>
 8007e0a:	1c01      	adds	r1, r0, #0
 8007e0c:	1c28      	adds	r0, r5, #0
 8007e0e:	f7f8 fc5d 	bl	80006cc <__aeabi_fdiv>
 8007e12:	2601      	movs	r6, #1
 8007e14:	1c04      	adds	r4, r0, #0
 8007e16:	e799      	b.n	8007d4c <atanf+0x90>
 8007e18:	4b2b      	ldr	r3, [pc, #172]	@ (8007ec8 <atanf+0x20c>)
 8007e1a:	429d      	cmp	r5, r3
 8007e1c:	d814      	bhi.n	8007e48 <atanf+0x18c>
 8007e1e:	21ff      	movs	r1, #255	@ 0xff
 8007e20:	0589      	lsls	r1, r1, #22
 8007e22:	f7f8 ff7b 	bl	8000d1c <__aeabi_fsub>
 8007e26:	21ff      	movs	r1, #255	@ 0xff
 8007e28:	1c05      	adds	r5, r0, #0
 8007e2a:	0589      	lsls	r1, r1, #22
 8007e2c:	1c20      	adds	r0, r4, #0
 8007e2e:	f7f8 fe1b 	bl	8000a68 <__aeabi_fmul>
 8007e32:	21fe      	movs	r1, #254	@ 0xfe
 8007e34:	0589      	lsls	r1, r1, #22
 8007e36:	f7f8 fa57 	bl	80002e8 <__aeabi_fadd>
 8007e3a:	1c01      	adds	r1, r0, #0
 8007e3c:	1c28      	adds	r0, r5, #0
 8007e3e:	f7f8 fc45 	bl	80006cc <__aeabi_fdiv>
 8007e42:	2602      	movs	r6, #2
 8007e44:	1c04      	adds	r4, r0, #0
 8007e46:	e781      	b.n	8007d4c <atanf+0x90>
 8007e48:	1c01      	adds	r1, r0, #0
 8007e4a:	4820      	ldr	r0, [pc, #128]	@ (8007ecc <atanf+0x210>)
 8007e4c:	f7f8 fc3e 	bl	80006cc <__aeabi_fdiv>
 8007e50:	2603      	movs	r6, #3
 8007e52:	1c04      	adds	r4, r0, #0
 8007e54:	e77a      	b.n	8007d4c <atanf+0x90>
 8007e56:	4b1e      	ldr	r3, [pc, #120]	@ (8007ed0 <atanf+0x214>)
 8007e58:	00b6      	lsls	r6, r6, #2
 8007e5a:	58f1      	ldr	r1, [r6, r3]
 8007e5c:	f7f8 ff5e 	bl	8000d1c <__aeabi_fsub>
 8007e60:	1c21      	adds	r1, r4, #0
 8007e62:	f7f8 ff5b 	bl	8000d1c <__aeabi_fsub>
 8007e66:	4d1b      	ldr	r5, [pc, #108]	@ (8007ed4 <atanf+0x218>)
 8007e68:	1c01      	adds	r1, r0, #0
 8007e6a:	5970      	ldr	r0, [r6, r5]
 8007e6c:	f7f8 ff56 	bl	8000d1c <__aeabi_fsub>
 8007e70:	9b01      	ldr	r3, [sp, #4]
 8007e72:	1c04      	adds	r4, r0, #0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	db00      	blt.n	8007e7a <atanf+0x1be>
 8007e78:	e737      	b.n	8007cea <atanf+0x2e>
 8007e7a:	2380      	movs	r3, #128	@ 0x80
 8007e7c:	061b      	lsls	r3, r3, #24
 8007e7e:	18c4      	adds	r4, r0, r3
 8007e80:	e733      	b.n	8007cea <atanf+0x2e>
 8007e82:	4c15      	ldr	r4, [pc, #84]	@ (8007ed8 <atanf+0x21c>)
 8007e84:	e731      	b.n	8007cea <atanf+0x2e>
 8007e86:	46c0      	nop			@ (mov r8, r8)
 8007e88:	3fc90fdb 	.word	0x3fc90fdb
 8007e8c:	3edfffff 	.word	0x3edfffff
 8007e90:	7149f2ca 	.word	0x7149f2ca
 8007e94:	3f97ffff 	.word	0x3f97ffff
 8007e98:	3f2fffff 	.word	0x3f2fffff
 8007e9c:	3c8569d7 	.word	0x3c8569d7
 8007ea0:	3d4bda59 	.word	0x3d4bda59
 8007ea4:	3d886b35 	.word	0x3d886b35
 8007ea8:	3dba2e6e 	.word	0x3dba2e6e
 8007eac:	3e124925 	.word	0x3e124925
 8007eb0:	3eaaaaab 	.word	0x3eaaaaab
 8007eb4:	bd15a221 	.word	0xbd15a221
 8007eb8:	3d6ef16b 	.word	0x3d6ef16b
 8007ebc:	3d9d8795 	.word	0x3d9d8795
 8007ec0:	3de38e38 	.word	0x3de38e38
 8007ec4:	3e4ccccd 	.word	0x3e4ccccd
 8007ec8:	401bffff 	.word	0x401bffff
 8007ecc:	bf800000 	.word	0xbf800000
 8007ed0:	08009284 	.word	0x08009284
 8007ed4:	08009294 	.word	0x08009294
 8007ed8:	bfc90fdb 	.word	0xbfc90fdb

08007edc <fabsf>:
 8007edc:	0040      	lsls	r0, r0, #1
 8007ede:	0840      	lsrs	r0, r0, #1
 8007ee0:	4770      	bx	lr
	...

08007ee4 <_init>:
 8007ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ee6:	46c0      	nop			@ (mov r8, r8)
 8007ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eea:	bc08      	pop	{r3}
 8007eec:	469e      	mov	lr, r3
 8007eee:	4770      	bx	lr

08007ef0 <_fini>:
 8007ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ef2:	46c0      	nop			@ (mov r8, r8)
 8007ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ef6:	bc08      	pop	{r3}
 8007ef8:	469e      	mov	lr, r3
 8007efa:	4770      	bx	lr
