// Seed: 3811254521
module module_0 #(
    parameter id_1 = 32'd82
) (
    _id_1
);
  input wire _id_1;
  parameter id_2 = 1;
  assign module_1.id_2 = 0;
  logic [~  id_1 : id_1] id_3 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd30
) (
    input supply0 id_0,
    input uwire id_1,
    input tri1 id_2,
    output wand id_3,
    output tri id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    output tri1 id_8
);
  logic [1 : 1] id_10;
  parameter id_11 = 1, id_12 = id_5;
  assign id_10 = id_10;
  module_0 modCall_1 (id_12);
  defparam id_11.id_11 = id_11;
  assign id_3 = id_5;
  logic id_13 = id_5;
endmodule
