#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdc3ed05a30 .scope module, "tb_lab" "tb_lab" 2 4;
 .timescale -9 -12;
v0x7fdc3ed25ab0_0 .var "CLK", 0 0;
v0x7fdc3ed25b40_0 .var/s "correct_ans", 64 0;
v0x7fdc3ed25bd0_0 .var "count", 5 0;
v0x7fdc3ed25c60_0 .var "error", 0 0;
v0x7fdc3ed25d00_0 .var "in_a", 31 0;
v0x7fdc3ed25de0_0 .var "in_b", 31 0;
v0x7fdc3ed25e90_0 .net "out", 63 0, v0x7fdc3ed25630_0;  1 drivers
v0x7fdc3ed25f40_0 .net "out_valid", 0 0, v0x7fdc3ed25720_0;  1 drivers
v0x7fdc3ed25ff0_0 .var "reset", 0 0;
v0x7fdc3ed26120_0 .var/s "temp_a", 63 0;
v0x7fdc3ed261b0_0 .var/s "temp_b", 63 0;
S_0x7fdc3ed000a0 .scope module, "m1" "lab" 2 18, 3 2 0, S_0x7fdc3ed05a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 64 "Product"
    .port_info 5 /OUTPUT 1 "Product_Valid"
v0x7fdc3ed11400_0 .net "CLK", 0 0, v0x7fdc3ed25ab0_0;  1 drivers
v0x7fdc3ed25430_0 .var "Counter", 6 0;
v0x7fdc3ed254d0_0 .var/s "Mplicand", 63 0;
v0x7fdc3ed25580_0 .var/s "Mplier", 32 0;
v0x7fdc3ed25630_0 .var "Product", 63 0;
v0x7fdc3ed25720_0 .var "Product_Valid", 0 0;
v0x7fdc3ed257c0_0 .net "RST", 0 0, v0x7fdc3ed25ff0_0;  1 drivers
v0x7fdc3ed25860_0 .net/s "in_a", 31 0, v0x7fdc3ed25d00_0;  1 drivers
v0x7fdc3ed25910_0 .net/s "in_b", 31 0, v0x7fdc3ed25de0_0;  1 drivers
E_0x7fdc3ed13840 .event posedge, v0x7fdc3ed257c0_0, v0x7fdc3ed11400_0;
    .scope S_0x7fdc3ed000a0;
T_0 ;
    %wait E_0x7fdc3ed13840;
    %load/vec4 v0x7fdc3ed257c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fdc3ed25430_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fdc3ed25430_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7fdc3ed25430_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdc3ed000a0;
T_1 ;
    %wait E_0x7fdc3ed13840;
    %load/vec4 v0x7fdc3ed257c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x7fdc3ed25630_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x7fdc3ed254d0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7fdc3ed25580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdc3ed25430_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fdc3ed25860_0;
    %pad/s 64;
    %assign/vec4 v0x7fdc3ed254d0_0, 0;
    %load/vec4 v0x7fdc3ed25910_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc3ed25580_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fdc3ed25430_0;
    %cmpi/u 16, 0, 7;
    %flag_or 5, 4;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fdc3ed25580_0;
    %parti/s 3, 0, 2;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdc3ed25580_0;
    %parti/s 3, 0, 2;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7fdc3ed254d0_0;
    %load/vec4 v0x7fdc3ed25630_0;
    %add;
    %assign/vec4 v0x7fdc3ed25630_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fdc3ed25580_0;
    %parti/s 3, 0, 2;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7fdc3ed254d0_0;
    %muli 2, 0, 64;
    %load/vec4 v0x7fdc3ed25630_0;
    %add;
    %assign/vec4 v0x7fdc3ed25630_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7fdc3ed25580_0;
    %parti/s 3, 0, 2;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7fdc3ed25630_0;
    %load/vec4 v0x7fdc3ed254d0_0;
    %muli 2, 0, 64;
    %sub;
    %assign/vec4 v0x7fdc3ed25630_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x7fdc3ed25580_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdc3ed25580_0;
    %parti/s 3, 0, 2;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7fdc3ed25630_0;
    %load/vec4 v0x7fdc3ed254d0_0;
    %sub;
    %assign/vec4 v0x7fdc3ed25630_0, 0;
T_1.12 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
    %load/vec4 v0x7fdc3ed254d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fdc3ed254d0_0, 0;
    %load/vec4 v0x7fdc3ed25580_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fdc3ed25580_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdc3ed000a0;
T_2 ;
    %wait E_0x7fdc3ed13840;
    %load/vec4 v0x7fdc3ed257c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc3ed25720_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fdc3ed25430_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc3ed25720_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc3ed25720_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdc3ed05a30;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "lab10.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc3ed25ab0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc3ed25ff0_0, 0, 1;
    %pushi/vec4 30, 0, 64;
    %store/vec4 v0x7fdc3ed26120_0, 0, 64;
    %pushi/vec4 90, 0, 64;
    %store/vec4 v0x7fdc3ed261b0_0, 0, 64;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc3ed25ff0_0, 0, 1;
    %delay 680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc3ed25ff0_0, 0, 1;
    %pushi/vec4 30, 0, 64;
    %store/vec4 v0x7fdc3ed26120_0, 0, 64;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967206, 0, 32;
    %store/vec4 v0x7fdc3ed261b0_0, 0, 64;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc3ed25ff0_0, 0, 1;
    %delay 680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc3ed25ff0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967266, 0, 32;
    %store/vec4 v0x7fdc3ed26120_0, 0, 64;
    %pushi/vec4 90, 0, 64;
    %store/vec4 v0x7fdc3ed261b0_0, 0, 64;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc3ed25ff0_0, 0, 1;
    %delay 680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc3ed25ff0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967266, 0, 32;
    %store/vec4 v0x7fdc3ed26120_0, 0, 64;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967206, 0, 32;
    %store/vec4 v0x7fdc3ed261b0_0, 0, 64;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc3ed25ff0_0, 0, 1;
    %delay 680000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fdc3ed05a30;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x7fdc3ed25ab0_0;
    %inv;
    %store/vec4 v0x7fdc3ed25ab0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fdc3ed05a30;
T_5 ;
    %wait E_0x7fdc3ed13840;
    %load/vec4 v0x7fdc3ed25ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fdc3ed25bd0_0, 0;
    %load/vec4 v0x7fdc3ed26120_0;
    %pad/s 32;
    %assign/vec4 v0x7fdc3ed25d00_0, 0;
    %load/vec4 v0x7fdc3ed261b0_0;
    %pad/s 32;
    %assign/vec4 v0x7fdc3ed25de0_0, 0;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x7fdc3ed25b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc3ed25c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fdc3ed26120_0;
    %pad/s 65;
    %load/vec4 v0x7fdc3ed261b0_0;
    %pad/s 65;
    %mul;
    %assign/vec4 v0x7fdc3ed25b40_0, 0;
    %load/vec4 v0x7fdc3ed25bd0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fdc3ed25bd0_0, 0;
    %load/vec4 v0x7fdc3ed25f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fdc3ed25e90_0;
    %pad/s 65;
    %load/vec4 v0x7fdc3ed25b40_0;
    %cmp/ne;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc3ed25c60_0, 0;
    %vpi_call 2 85 "$display" {0 0 0};
    %vpi_call 2 86 "$display", "// Fail //" {0 0 0};
    %vpi_call 2 87 "$display", "//%d * %d = ?", v0x7fdc3ed26120_0, v0x7fdc3ed261b0_0 {0 0 0};
    %load/vec4 v0x7fdc3ed25e90_0;
    %vpi_call 2 88 "$display", "//your answer is %d, but correct answer is %d\012", S<0,vec4,s64>, v0x7fdc3ed25b40_0 {1 0 0};
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc3ed25c60_0, 0;
    %vpi_call 2 95 "$display" {0 0 0};
    %vpi_call 2 96 "$display", "// Successful //" {0 0 0};
    %vpi_call 2 97 "$display", "//%d * %d = ?", v0x7fdc3ed26120_0, v0x7fdc3ed261b0_0 {0 0 0};
    %load/vec4 v0x7fdc3ed25e90_0;
    %vpi_call 2 98 "$display", "//your answer is %d,  correct answer is %d\012", S<0,vec4,s64>, v0x7fdc3ed25b40_0 {1 0 0};
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb32mpy_booth_mod.v";
    "./32mpy_booth_mod.v";
