Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "A:/Cloud/Git/Verilog_Lab/MIPS_ISA_GROUP/tb_main_isim_beh.exe" -prj "A:/Cloud/Git/Verilog_Lab/MIPS_ISA_GROUP/tb_main_beh.prj" "work.tb_main" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "A:/Cloud/Git/Verilog_Lab/MIPS_ISA_GROUP/main.v" into library work
Analyzing Verilog file "A:/Cloud/Git/Verilog_Lab/MIPS_ISA_GROUP/tb_main.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "A:/Cloud/Git/Verilog_Lab/MIPS_ISA_GROUP/tb_main.v" Line 72: Target <mrd_i> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "A:/Cloud/Git/Verilog_Lab/MIPS_ISA_GROUP/tb_main.v" Line 74: Target <mrd_d> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:1016 - "A:/Cloud/Git/Verilog_Lab/MIPS_ISA_GROUP/main.v" Line 157: Port r32 is not connected to this instance
Completed static elaboration
Compiling module fetch
Compiling module decode
Compiling module execute
Compiling module memory
Compiling module writeback
Compiling module main
Compiling module ins_mem_51
Compiling module data_mem_51
Compiling module tb_main
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable A:/Cloud/Git/Verilog_Lab/MIPS_ISA_GROUP/tb_main_isim_beh.exe
Fuse Memory Usage: 29944 KB
Fuse CPU Usage: 390 ms
