                                                                                                                                          4 ADC/8 DAC with PLL,
                                                                                                                                          192 kHz, 24-Bit Codec
Data Sheet                                                                                                                                             AD1938
FEATURES                                                                                                                GENERAL DESCRIPTION
PLL generated or direct master clock                                                                                    The AD1938 is a high performance, single-chip codec that pro-
Low EMI design                                                                                                          vides four analog-to-digital converters (ADCs) with input and
108 dB DAC/107 dB ADC dynamic range and SNR                                                                             eight digital-to-analog converters (DACs) with single-ended output
−94 dB THD + N                                                                                                          using the Analog Devices, Inc., patented multibit sigma-delta (Σ-Δ)
3.3 V single supply                                                                                                     architecture. An SPI port is included, allowing a microcontroller
Tolerance for 5 V logic inputs                                                                                          to adjust volume and many other parameters.
Supports 24 bits and 8 kHz to 192 kHz sample rates
                                                                                                                        The AD1938 operates from 3.3 V digital and analog supplies.
Differential ADC input
                                                                                                                        The AD1938 is available in a 48-lead (single-ended output)
Single-ended DAC output
                                                                                                                        LQFP package. Other members of this family include a diffe-
Log volume control with autoramp function
                                                                                                                        rential DAC output and I2C® control port version.
SPI controllable for flexibility
Software-controllable clickless mute                                                                                    The AD1938 is designed for low EMI. This consideration is
Software power-down                                                                                                     apparent in both the system and circuit design architectures.
Right-justified, left-justified, I2S-justified, and TDM modes                                                           By using the on-board PLL to derive the master clock from
Master and slave modes up to 16-channel input/output                                                                    the LR clock or from an external crystal, the AD1938 elimi-
48-lead LQFP package                                                                                                    nates the need for a separate high frequency master clock and
Qualified for automotive applications                                                                                   can also be used with a suppressed bit clock. The DACs and
                                                                                                                        ADCs are designed using the latest Analog Devices continuous
APPLICATIONS                                                                                                            time architectures to further minimize EMI. By using 3.3 V
                                                                                                                        supplies, power consumption is minimized, further reducing
Automotive audio systems
                                                                                                                        emissions.
Home Theater Systems
Set-top boxes
Digital audio effects processors
                                                                               FUNCTIONAL BLOCK DIAGRAM
                                                                                                    DIGITAL AUDIO
                                                                                                    INPUT/OUTPUT
                                                          AD1938
                                                                                                 SERIAL DATA PORT
                                                                                                                                                 DAC
                                                                                                                                                 DAC
                                                           ADC                             SDATA                        SDATA
                                                                                            OUT                           IN                     DAC
                                                                                                                                  DIGITAL
                                    ANALOG                 ADC                                                 CLOCKS             FILTER         DAC         ANALOG
                                      AUDIO                                 DIGITAL                                                 AND                      AUDIO
                                     INPUTS                                 FILTER                                               VOLUME                      OUTPUTS
                                                           ADC                                                                                   DAC
                                                                                               TIMING MANAGEMENT                 CONTROL
                                                                                                   AND CONTROL                                   DAC
                                                           ADC                                   (CLOCK AND PLL)
                                                                                                                                                 DAC
                                                                                                                                                 DAC
                                                                                                 SPI CONTROL PORT
                                                            PRECISION
                                                             VOLTAGE
                                                            REFERENCE
                                                                                                                                                                    05582-001
                                                                                                   CONTROL DATA
                                                                                                   INPUT/OUTPUT
                                                                                                            Figure 1.
Rev. E                                                                     Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No               One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.                     Tel: 781.329.4700 ©2006–2013 Analog Devices, Inc. All rights reserved.
Trademarks and registered trademarks are the property of their respective owners.                                       Technical Support                                  www.analog.com


AD1938                                                                                                                                                                                       Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1               Analog-to-Digital Converters (ADCs) .................................... 13
Applications ....................................................................................... 1                  Digital-to-Analog Converters (DACs) .................................... 13
General Description ......................................................................... 1                         Clock Signals ............................................................................... 13
Functional Block Diagram .............................................................. 1                               Reset and Power-Down ............................................................. 14
Revision History ............................................................................... 2                      Serial Control Port ..................................................................... 14
Specifications..................................................................................... 3                   Power Supply and Voltage Reference....................................... 15
  Test Conditions ............................................................................. 3                       Serial Data Ports—Data Format ............................................... 15
  Analog Performance Specifications ........................................... 3                                       Time-Division Multiplexed (TDM) Modes ............................ 15
  Crystal Oscillator Specifications................................................. 4                                  Daisy-Chain Mode ..................................................................... 19
  Digital Input/Output Specifications........................................... 5                                   Control Registers ............................................................................ 24
  Power Supply Specifications........................................................ 5                                 Definitions ................................................................................... 24
  Digital Filters ................................................................................. 6                   PLL and Clock Control Registers ............................................. 24
  Timing Specifications .................................................................. 7                            DAC Control Registers .............................................................. 25
Absolute Maximum Ratings ............................................................ 8                                 ADC Control Registers.............................................................. 27
  Thermal Resistance ...................................................................... 8                           Additional Modes ....................................................................... 29
  ESD Caution .................................................................................. 8                   Applications Circuits...................................................................... 30
Pin Configuration and Function Descriptions ............................. 9                                          Outline Dimensions ....................................................................... 31
Typical Performance Characteristics ........................................... 11                                      Ordering Guide .......................................................................... 31
Theory of Operation ...................................................................... 13
REVISION HISTORY                                                                                                     7/08—Rev. 0 to Rev. A
2/13—Rev. D to Rev. E                                                                                                Changes to Table 7.............................................................................7
Change to tCLH Parameter, Table 7 .................................................. 7                               Changes to Figure 2 ...........................................................................9
                                                                                                                     Changes to Table 10 ..........................................................................9
7/11—Rev. C to Rev. D                                                                                                Changes to Clock Signals Section ................................................ 13
Changes to Table 10, DSDATAx/ASDATAx Pin Descriptions ... 9                                                          Changes to Reset and Power-Down Section ............................... 14
                                                                                                                     Change to Serial Control Port Section ........................................ 14
1/11—Rev. B to Rev. C                                                                                                Changes to Table 11 ....................................................................... 14
Added Automotive Information ................................. Throughout                                            Changes to Figure 24 and Figure 25 ............................................ 22
Change to Table 2, Introductory Text ............................................ 4                                  Changes to Figure 26...................................................................... 23
Change to Table 4, Introductory Text ............................................ 5                                  Changes to Definitions Section .................................................... 24
Change to Table 7, Introductory Text ............................................ 7                                  Changes to Table 16 ....................................................................... 24
Changes to Ordering Guide .......................................................... 31                              Change to Additional Modes Section .......................................... 29
8/09—Rev. A to Rev. B                                                                                                Change to Figure 30 ....................................................................... 30
Changes to Table 16 Title............................................................... 24                          5/06—Revision 0: Initial Version
Changes to Figure 18 and Table 19 Titles .................................... 25
Changes to Table 20 Title............................................................... 26
Changes to Table 23 and Table 24 Titles ...................................... 27
Changes to Table 25 Title............................................................... 28
Changes to Ordering Guide .......................................................... 31
                                                                                                    Rev. E | Page 2 of 32


Data Sheet                                                                                                                     AD1938
SPECIFICATIONS
TEST CONDITIONS
Performance of all channels is identical, exclusive of the interchannel gain mismatch and interchannel phase deviation specifications.
Supply voltages (AVDD, DVDD)              3.3 V
Temperature range1                        as specified in Table 1 and Table 2
Master clock                              12.288 MHz (48 kHz fS, 256 × fS mode)
Input sample rate                         48 kHz
Measurement bandwidth                     20 Hz to 20 kHz
Word width                                24 bits
Load capacitance (digital output)         20 pF
Load current (digital output)             ±1 mA or 1.5 kΩ to ½ DVDD supply
Input voltage high                        2.0 V
Input voltage low                         0.8 V
1
  Functionally guaranteed at −40°C to +125°C case temperature.
ANALOG PERFORMANCE SPECIFICATIONS
Specifications guaranteed at an ambient temperature of 25°C.
Table 1.
Parameter                                                 Conditions                         Min   Typ          Max       Unit
ANALOG-TO-DIGITAL CONVERTERS
   ADC Resolution                                         All ADCs                                 24                     Bits
   Dynamic Range                                          20 Hz to 20 kHz, −60 dB input
      No Filter (RMS)                                                                        98    102                    dB
      With A-Weighted Filter (RMS)                                                           100   105                    dB
   Total Harmonic Distortion + Noise                      −1 dBFS                                  −96          −87       dB
   Full-Scale Input Voltage (Differential)                                                         1.9                    V rms
   Gain Error                                                                                −10                +10       %
   Interchannel Gain Mismatch                                                                −0.25              +0.25     dB
   Offset Error                                                                              −10   0            +10       mV
   Gain Drift                                                                                      100                    ppm/°C
   Interchannel Isolation                                                                          −110                   dB
   CMRR                                                   100 mV rms, 1 kHz                        55                     dB
                                                          100 mV rms, 20 kHz                       55                     dB
   Input Resistance                                                                                14                     kΩ
   Input Capacitance                                                                               10                     pF
   Input Common-Mode Bias Voltage                                                                  1.5                    V
DIGITAL-TO-ANALOG CONVERTERS
   Dynamic Range                                          20 Hz to 20 kHz, −60 dB input
      No Filter (RMS)                                                                        98    104                    dB
      With A-Weighted Filter (RMS)                                                           100   106                    dB
      With A-Weighted Filter (Average)                                                             108                    dB
   Total Harmonic Distortion + Noise                      0 dBFS
      Single-Ended Version                                Two channels running                     −92                    dB
      Single-Ended Version                                Eight channels running                   −86          −75       dB
   Full-Scale Output Voltage                                                                       0.88 (2.48)            V rms (V p-p)
   Gain Error                                                                                −10                +10       %
   Interchannel Gain Mismatch                                                                −0.2               +0.2      dB
   Offset Error                                                                              −25   −4           +25       mV
   Gain Drift                                                                                −30                +30       ppm/°C
                                                                       Rev. E | Page 3 of 32


AD1938                                                                                                            Data Sheet
Parameter                                      Conditions                           Min     Typ            Max     Unit
   Interchannel Isolation                                                                   100                    dB
   Interchannel Phase Deviation                                                             0                      Degrees
   Volume Control Step                                                                      0.375                  dB
   Volume Control Range                                                                     95                     dB
   De-emphasis Gain Error                                                                                  ±0.6    dB
   Output Resistance at Each Pin                                                            100                    Ω
REFERENCE
   Internal Reference Voltage                  FILTR pin                                    1.50                   V
   External Reference Voltage                  FILTR pin                            1.32    1.50           1.68    V
   Common-Mode Reference Output                CM pin                                       1.50                   V
Specifications measured at a case temperature of 125°C.
Table 2.
Parameter                                      Conditions                           Min     Typ             Max    Unit
ANALOG-TO-DIGITAL CONVERTERS
   ADC Resolution                              All ADCs                                     24                     Bits
   Dynamic Range                               20 Hz to 20 kHz, −60 dB input
     No Filter (RMS)                                                                95      102                    dB
     With A-Weighted Filter (RMS)                                                   97      105                    dB
   Total Harmonic Distortion + Noise           −1 dBFS                                      −96             −87    dB
  Full-Scale Input Voltage (Differential)                                                   1.9                    V rms
   Gain Error                                                                       −10                     +10    %
   Interchannel Gain Mismatch                                                       −0.25                   +0.25  dB
   Offset Error                                                                     −10     0               +10    mV
DIGITAL-TO-ANALOG CONVERTERS
   Dynamic Range                               20 Hz to 20 kHz, −60 dB input
     No Filter (RMS)                                                                98      104                    dB
     With A-Weighted Filter (RMS)                                                   100     106                    dB
     With A-Weighted Filter (Average)                                                       108                    dB
   Total Harmonic Distortion + Noise           0 dBFS
     Single-Ended Version                      Two channels running                         −92                    dB
     Single-Ended Version                      Eight channels running                       −86             −70    dB
   Full-Scale Output Voltage                                                                0.8775 (2.482)         V rms (V p-p)
   Gain Error                                                                       −10                     +10    %
   Interchannel Gain Mismatch                                                       −0.2                    +0.2   dB
   Offset Error                                                                     −25     −4              25     mV
   Gain Drift                                                                       −30                     30     ppm/°C
REFERENCE
   Internal Reference Voltage                  FILTR pin                                    1.50                   V
   External Reference Voltage                  FILTR pin                            1.32    1.50            1.68   V
   Common-Mode Reference Output                CM pin                                       1.50                   V
CRYSTAL OSCILLATOR SPECIFICATIONS
Table 3.
Parameter                                                Min                    Typ       Max               Unit
Transconductance                                                                3.5                         mmhos
                                                             Rev. E | Page 4 of 32


Data Sheet                                                                                     AD1938
DIGITAL INPUT/OUTPUT SPECIFICATIONS
−40°C < TC < +125°C, DVDD = 3.3 V ± 10%.
Table 4.
Parameter                                    Conditions/Comments           Min         Typ Max   Unit
High Level Input Voltage (VIH)                                             2.0                   V
High Level Input Voltage (VIH)               MCLKI/XI pin                  2.2                   V
Low Level Input Voltage (VIL)                                                              0.8   V
Input Leakage                                IIH @ VIH = 2.4 V                             10    µA
                                             IIL @ VIL = 0.8 V                             10    µA
High Level Output Voltage (VOH)              IOH = 1 mA                    DVDD − 0.60           V
Low Level Output Voltage (VOL)               IOL = 1 mA                                    0.4   V
Input Capacitance                                                                          5     pF
POWER SUPPLY SPECIFICATIONS
Table 5.
Parameter                                    Conditions/Comments           Min         Typ Max   Unit
SUPPLIES
  Voltage                                    DVDD                          3.0         3.3 3.6   V
                                             AVDD                          3.0         3.3 3.6   V
  Digital Current                            Master clock = 256 fS
    Normal Operation                         fS = 48 kHz                               56        mA
                                             fS = 96 kHz                               65        mA
                                             fS = 192 kHz                              95        mA
    Power-Down                               fS = 48 kHz to 192 kHz                    2.0       mA
  Analog Current
    Normal Operation                                                                   74        mA
    Power-Down                                                                         23        mA
DISSIPATION
  Operation                                  Master clock = 256 fS, 48 kHz
    All Supplies                                                                       429       mW
    Digital Supply                                                                     185       mW
    Analog Supply                                                                      244       mW
  Power-Down, All Supplies                                                             83        mW
POWER SUPPLY REJECTION RATIO
  Signal at Analog Supply Pins               1 kHz, 200 mV p-p                         50        dB
                                             20 kHz, 200 mV p-p                        50        dB
                                         Rev. E | Page 5 of 32


AD1938                                                                                    Data Sheet
DIGITAL FILTERS
Table 6.
Parameter                Mode                                       Factor     Min Typ    Max   Unit
ADC DECIMATION FILTER    All modes, typical @ 48 kHz
  Pass Band                                                         0.4375 fS      21           kHz
  Pass-Band Ripple                                                                 ±0.015       dB
  Transition Band                                                   0.5 fS         24           kHz
  Stop Band                                                         0.5625 fS      27           kHz
  Stop-Band Attenuation                                                        79               dB
  Group Delay                                                       22.9844/fS     479          µs
DAC INTERPOLATION FILTER
  Pass Band              48 kHz mode, typical @ 48 kHz              0.4535 fS      22           kHz
                         96 kHz mode, typical @ 96 kHz              0.3646 fS  35               kHz
                         192 kHz mode, typical @ 192 kHz            0.3646 fS      70           kHz
  Pass-Band Ripple       48 kHz mode, typical @ 48 kHz                                    ±0.01 dB
                         96 kHz mode, typical @ 96 kHz                                    ±0.05 dB
                         192 kHz mode, typical @ 192 kHz                                  ±0.1  dB
  Transition Band        48 kHz mode, typical @ 48 kHz              0.5 fS         24           kHz
                         96 kHz mode, typical @ 96 kHz              0.5 fS         48           kHz
                         192 kHz mode, typical @ 192 kHz            0.5 fS         96           kHz
  Stop Band              48 kHz mode, typical @ 48 kHz              0.5465 fS      26           kHz
                         96 kHz mode, typical @ 96 kHz              0.6354 fS      61           kHz
                         192 kHz mode, typical @ 192 kHz            0.6354 fS      122          kHz
  Stop-Band Attenuation  48 kHz mode, typical @ 48 kHz                         70               dB
                         96 kHz mode, typical @ 96 kHz                         70               dB
                         192 kHz mode, typical @ 192 kHz                       70               dB
  Group Delay            48 kHz mode, typical @ 48 kHz              25/fS          521          µs
                         96 kHz mode, typical @ 96 kHz              11/fS          115          µs
                         192 kHz mode, typical @ 192 kHz            8/fS           42           µs
                                              Rev. E | Page 6 of 32


Data Sheet                                                                                                             AD1938
TIMING SPECIFICATIONS
−40°C < TC < +125°C, DVDD = 3.3 V ± 10%.
Table 7.
Parameter                              Condition                     Comments                                     Min  Max  Unit
INPUT MASTER CLOCK (MCLK) AND RESET
  tMH                                  MCLK duty cycle               DAC/ADC clock source = PLL clock @ 256 fS,   40   60   %
                                                                     384 fS, 512 fS, and 768 fS
  tMH                                                                DAC/ADC clock source = direct MCLK @ 512 fS  40   60   %
                                                                     (bypass on-chip PLL)
  fMCLK                                MCLK frequency                PLL mode, 256 fS reference                   6.9  13.8 MHz
  fMCLK                                                              Direct 512 fS mode                                27.6 MHz
  tPDR                                 RST low                                                                    15        ns
  tPDRR                                RST recovery                  Reset to active output                       4096      tMCLK
PLL
  Lock time                            MCLK and LR clock input                                                         10   ms
  256 fS VCO Clock, Output Duty Cycle,                                                                            40   60   %
     MCLKO/XO Pin
SPI PORT                                                             See Figure 11
  tCCH                                 CCLK high                                                                  35        ns
  tCCL                                 CCLK low                                                                   35        ns
  fCCLK                                CCLK frequency                fCCLK = 1/tCCP, only tCCP shown in Figure 11      10   MHz
  tCDS                                 CIN setup                     To CCLK rising                               10        ns
  tCDH                                 CIN hold                      From CCLK rising                             10        ns
  tCLS                                 CLATCH setup                  To CCLK rising                               10        ns
  tCLH                                 CLATCH hold                   From CCLK rising                             10        ns
  tCLH                                 CLATCH high                   Not shown in Figure 11                       10        ns
  tCOE                                 COUT enable                   From CCLK falling                                 30   ns
  tCOD                                 COUT delay                    From CCLK falling                                 30   ns
  tCOH                                 COUT hold                     From CCLK falling, not shown in Figure 11    30        ns
  tCOTS                                COUT tristate                 From CCLK falling                                 30   ns
DAC SERIAL PORT                                                      See Figure 24
  tDBH                                 DBCLK high                    Slave mode                                   10        ns
  tDBL                                 DBCLK low                     Slave mode                                   10        ns
  tDLS                                 DLRCLK setup                  To DBCLK rising, slave mode                  10        ns
  tDLH                                 DLRCLK hold                   From DBCLK rising, slave mode                5         ns
  tDLS                                 DLRCLK skew                   From DBCLK falling, master mode              −8   +8   ns
  tDDS                                 DSDATA setup                  To DBCLK rising                              10        ns
  tDDH                                 DSDATA hold                   From DBCLK rising                            5         ns
ADC SERIAL PORT                                                      See Figure 25
  tABH                                 ABCLK high                    Slave mode                                   10        ns
  tABL                                 ABCLK low                     Slave mode                                   10        ns
  tALS                                 ALRCLK setup                  To ABCLK rising, slave mode                  10        ns
  tALH                                 ALRCLK hold                   From ABCLK rising, slave mode                5         ns
  tALS                                 ALRCLK skew                   From ABCLK falling, master mode              −8   +8   ns
  tABDD                                ASDATA delay                  From ABCLK falling                                18   ns
AUXILIARY INTERFACE
  tAXDS                                AAUXDATA setup                To AUXBCLK rising                            10        ns
  tAXDH                                AAUXDATA hold                 From AUXBCLK rising                          5         ns
  tDXDD                                DAUXDATA delay                From AUXBCLK falling                              18   ns
  tXBH                                 AUXBCLK high                                                               10        ns
  tXBL                                 AUXBCLK low                                                                10        ns
  tDLS                                 AUXLRCLK setup                To AUXBCLK rising                            10        ns
  tDLH                                 AUXLRCLK hold                 From AUXBCLK rising                          5         ns
                                                          Rev. E | Page 7 of 32


AD1938                                                                                                                           Data Sheet
ABSOLUTE MAXIMUM RATINGS
                                                                                 THERMAL RESISTANCE
Table 8.
Parameter                                  Rating                                θJA represents thermal resistance, junction-to-ambient; θJC
                                                                                 represents the thermal resistance, junction-to-case. All
Analog (AVDD)                              −0.3 V to +3.6 V
                                                                                 characteristics are for a 4-layer board.
Digital (DVDD)                             −0.3 V to +3.6 V
Input Current (Except Supply Pins)         ±20 mA                                Table 9. Thermal Resistance
Analog Input Voltage (Signal Pins)         –0.3 V to AVDD + 0.3 V                Package Type                       θJA      θJC       Unit
Digital Input Voltage (Signal Pins)        −0.3 V to DVDD + 0.3 V                48-Lead LQFP                       50.1     17        °C/W
Operating Temperature Range (Case)         −40°C to +125°C
Storage Temperature Range                  −65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings                       ESD CAUTION
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
                                                                Rev. E | Page 8 of 32


Data Sheet                                                                                                                                                                             AD1938
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
                                                AVDD              ADC2RN    ADC2RP     ADC2LN    ADC2LP   ADC1RN    ADC1RP    ADC1LN   ADC1LP         AVDD
                                                        LF                                                                                      CM
                                                48     47         46        45         44        43       42        41        40       39       38    37
                                  AGND      1                                                                                                                36   AGND
                                MCLKI/XI    2                                                                                                                35   FILTR
                               MCLKO/XO     3                                                                                                                34   AGND
                                  AGND      4                                                                                                                33   AVDD
                                  AVDD      5
                                                                                                AD1938                                                       32   AGND
                                      OL3   6                                             TOP VIEW                                                           31   OR2
                                                                                        (Not to Scale)
                                      OR3   7                                                                                                                30   OL2
                                                                                      SINGLE-ENDED
                                      OL4   8                                            OUTPUT                                                              29   OR1
                                      OR4   9                                                                                                                28   OL1
                                 PD/RST 10                                                                                                                   27   CLATCH
                                DSDATA4 11                                                                                                                   26   CCLK
                                  DGND 12                                                                                                                    25   DGND
                                                13     14         15        16         17        18       19        20        21       22       23    24
                                                                                                                                                CIN
                                                                                                 DLRCLK                                ALRCLK
                                                DVDD                                                                                                  COUT
                                                                                       DBCLK                                  ABCLK
                                                        DSDATA3   DSDATA2   DSDATA1                       ASDATA2   ASDATA1
                                                                                                                                                                           05582-002
                                                       Figure 2. Pin Configuration, 48-Lead LQFP
Table 10. Pin Function Descriptions
Pin No.   In/Out   Mnemonic           Description
1         I        AGND               Analog Ground.
2         I        MCLKI/XI           Master Clock Input/Crystal Oscillator Input.
3         O        MCLKO/XO           Master Clock Output/Crystal Oscillator Output.
4         I        AGND               Analog Ground.
5         I        AVDD               Analog Power Supply. Connect to analog 3.3 V supply.
6         O        OL3                DAC 3 Left Output.
7         O        OR3                DAC 3 Right Output.
8         O        OL4                DAC 4 Left Output.
9         O        OR4                DAC 4 Right Output.
10        I        PD/RST             Power-Down Reset (Active Low).
11        I/O      DSDATA4            DAC Serial Input 4. Data input to DAC4 data in/TDM DAC2 data out (dual-line mode)/AUX DAC2 data
                                      out (to external DAC2).
12        I        DGND               Digital Ground.
13        I        DVDD               Digital Power Supply. Connect to digital 3.3 V supply.
14        I/O      DSDATA3            DAC Serial Input 3. Data input to DAC3 data in/TDM DAC2 data in (dual-line mode)/AUX ADC2 data
                                      in (from external ADC2).
15        I/O      DSDATA2            DAC Serial Input 2. Data input to DAC2 data in/TDM DAC data out/AUX ADC1 data in (from external
                                      ADC1).
16        I        DSDATA1            DAC Serial Data Input 1. Data input to DAC1 data in/TDM DAC data in/TDM data in.
17        I/O      DBCLK              Bit Clock for DACs.
18        I/O      DLRCLK             LR Clock for DACs.
19        I/O      ASDATA2            ADC Serial Data Output 2. Data output from ADC2/TDM ADC data in/AUX DAC1 data out (to external
                                      DAC1).
20        O        ASDATA1            ADC Serial Data Output 1. Data output from ADC1/TDM ADC data out/TDM data out.
21        I/O      ABCLK              Bit Clock for ADCs.
22        I/O      ALRCLK             LR Clock for ADCs.
23        I        CIN                Control Data Input (SPI).
24        I/O      COUT               Control Data Output (SPI).
25        I        DGND               Digital Ground.
                                                                                      Rev. E | Page 9 of 32


AD1938                                                                                                    Data Sheet
Pin No. In/Out Mnemonic Description
26      I      CCLK     Control Clock Input (SPI).
27      I      CLATCH   Latch Input for Control Data (SPI).
28      O      OL1      DAC 1 Left Output.
29      O      OR1      DAC 1 Right Output.
30      O      OL2      DAC 2 Left Output.
31      O      OR2      DAC 2 Right Output.
32      I      AGND     Analog Ground.
33      I      AVDD     Analog Power Supply. Connect to analog 3.3 V supply.
34      I      AGND     Analog Ground.
35      O      FILTR    Voltage Reference Filter Capacitor Connection. Bypass with 10 µF||100 nF to AGND.
36      I      AGND     Analog Ground.
37      I      AVDD     Analog Power Supply. Connect to analog 3.3 V supply.
38      O      CM       Common-Mode Reference Filter Capacitor Connection. Bypass with 47 µF||100 nF to AGND.
39      I      ADC1LP   ADC1 Left Positive Input.
40      I      ADC1LN   ADC1 Left Negative Input.
41      I      ADC1RP   ADC1 Right Positive Input.
42      I      ADC1RN   ADC1 Right Negative Input.
43      I      ADC2LP   ADC2 Left Positive Input.
44      I      ADC2LN   ADC2 Left Negative Input.
45      I      ADC2RP   ADC2 Right Positive Input.
46      I      ADC2RN   ADC2 Right Negative Input.
47      O      LF       PLL Loop Filter, Return to AVDD.
48      I      AVDD     Analog Power Supply. Connect to analog 3.3 V supply.
                                               Rev. E | Page 10 of 32


Data Sheet                                                                                                                                                                                       AD1938
TYPICAL PERFORMANCE CHARACTERISTICS
                    0.10
                                                                                                                                          0
                    0.08
                    0.06
                    0.04
                                                                                                                      MAGNITUDE (dB)
  MAGNITUDE (dB)
                                                                                                                                        –50
                    0.02
                      0
                   –0.02
                                                                                                                                       –100
                   –0.04
                   –0.06
                                                                                                                                                                                                          05582-006
                                                                                         05582-003
                   –0.08
                                                                                                                                       –150
                   –0.10                                                                                                                       0              12           24            36          48
                           0    2000 4000 6000 8000 10000 12000 14000 16000 18000
                                                                                                                                                                    FREQUENCY (kHz)
                                                   FREQUENCY (Hz)
                               Figure 3. ADC Pass-Band Filter Response, 48 kHz                                                                     Figure 6. DAC Stop-Band Filter Response, 48 kHz
                      0                                                                                                                 0.10
                    –10
                    –20
                                                                                                                                        0.05
                    –30
  MAGNITUDE (dB)                                                                                                      MAGNITUDE (dB)
                    –40
                    –50                                                                                                                   0
                    –60
                    –70
                                                                                                                                       –0.05
                    –80
                                                                                         05582-004                                                                                                        05582-007
                    –90
                   –100                                                                                                                –0.10
                           0     5000 10000 15000 20000 25000 30000 35000 40000                                                                0             24            48             72         96
                                                   FREQUENCY (Hz)                                                                                                   FREQUENCY (kHz)
                               Figure 4. ADC Stop-Band Filter Response, 48 kHz                                                                     Figure 7. DAC Pass-Band Filter Response, 96 kHz
                    0.06
                                                                                                                                          0
                    0.04
                                                                                                                      MAGNITUDE (dB)
                    0.02
  MAGNITUDE (dB)
                                                                                                                                        –50
                      0
                   –0.02                                                                                                               –100
                   –0.04
                                                                                                                                                                                                          05582-008
                                                                                         05582-005
                                                                                                                                       –150
                   –0.06
                                                                                                                                               0              24           48            72          96
                           0                   8                    16              24
                                                                                                                                                                    FREQUENCY (kHz)
                                                   FREQUENCY (kHz)
                               Figure 5. DAC Pass-Band Filter Response, 48 kHz                                                                     Figure 8. DAC Stop-Band Filter Response, 96 kHz
                                                                                                 Rev. E | Page 11 of 32


AD1938                                                                                                                                                                      Data Sheet
                   0.5
                                                                                                                               0
                   0.4
                   0.3
                                                                                                                              –2
                   0.2
                                                                                                            MAGNITUDE (dB)
 MAGNITUDE (dB)
                   0.1
                                                                                                                              –4
                    0
                  –0.1                                                                                                        –6
                  –0.2
                  –0.3                                                                                                        –8
                                                                                                                                                                                            05582-010
                                                                                05582-009
                  –0.4
                                                                                                                             –10
                  –0.5
                                                                                                                                48                 64                80                96
                         0             8           16          32          64
                                                                                                                                                     FREQUENCY (kHz)
                                               FREQUENCY (kHz)
                             Figure 9. DAC Pass-Band Filter Response, 192 kHz                                                      Figure 10. DAC Stop-Band Filter Response, 192 kHz
                                                                                       Rev. E | Page 12 of 32


Data Sheet                                                                                                                                AD1938
THEORY OF OPERATION
ANALOG-TO-DIGITAL CONVERTERS (ADCS)                                              The voltage at CM, the common-mode reference pin, can be
There are four ADC channels in the AD1938 configured as two                      used to bias the external op amps that buffer the output signals
stereo pairs with differential inputs. The ADCs can operate at a                 (see the Power Supply and Voltage Reference section).
nominal sample rate of 48 kHz, 96 kHz, or 192 kHz. The ADCs                      CLOCK SIGNALS
include on-board digital antialiasing filters with 79 dB stop-                   The on-chip phase locked loop (PLL) can be selected to
band attenuation and linear phase response, operating at an                      reference the input sample rate from either of the LRCLK pins
oversampling ratio of 128 (48 kHz, 96 kHz, and 192 kHz                           or 256, 384, 512, or 768 times the sample rate, referenced to the
modes). Digital outputs are supplied through two serial data                     48 kHz mode from the MCLKI/XI pin. The default at power-up
output pins (one for each stereo pair) and a common frame                        is 256 × fS from the MCLKI/XI pin. In 96 kHz mode, the master
clock (ALRCLK) and bit clock (ABCLK). Alternatively, one of                      clock frequency stays at the same absolute frequency; therefore,
the TDM modes can be used to access up to 16 channels on a                       the actual multiplication rate is divided by 2. In 192 kHz mode,
single TDM data line.                                                            the actual multiplication rate is divided by 4. For example, if a
The ADCs must be driven from a differential signal source for                    device in the AD193x family is programmed in 256 × fS mode, the
best performance. The input pins of the ADCs connect to inter-                   frequency of the master clock input is 256 × 48 kHz = 12.288 MHz.
nal switched capacitors. To isolate the external driving op amp                  If the AD193x is then switched to 96 kHz operation (by writing
from the glitches caused by the internal switched capacitors,                    to the SPI port), the frequency of the master clock should
each input pin should be isolated by using a series connected,                   remain at 12.288 MHz, which becomes 128 × fS. In 192 kHz
external, 100 Ω resistor together with a 1 nF capacitor connected                mode, this becomes 64 × fS.
from each input to ground. This capacitor must be of high quality,               The internal clock for the ADCs is 256 × fS for all clock modes.
for example, ceramic NPO or polypropylene film.                                  The internal clock for the DACs varies by mode: 512 × fS (48 kHz
The differential inputs have a nominal common-mode voltage                       mode), 256 × fS (96 kHz mode), or 128 × fS (192 kHz mode). By
of 1.5 V. The voltage at the common-mode reference pin (CM)                      default, the on-board PLL generates this internal master clock
can be used to bias external op amps to buffer the input signals                 from an external clock. A direct 512 × fS (referenced to 48 kHz
(see the Power Supply and Voltage Reference section). The                        mode) master clock can be used for either the ADCs or DACs if
inputs can also be ac-coupled and do not need an external dc                     selected in the PLL and Clock Control 1 register.
bias to CM.                                                                      Note that it is not possible to use a direct clock for the ADCs set
A digital high-pass filter can be switched in line with the ADCs                 to the 192 kHz mode. It is required that the on-chip PLL be
under serial control to remove residual dc offsets. It has a                     used in this mode.
1.4 Hz, 6 dB per octave cutoff at a 48 kHz sample rate. The                      The PLL can be powered down in the PLL and Clock Control 0
cutoff frequency scales directly with sample frequency.                          register. To ensure reliable locking when changing PLL modes,
DIGITAL-TO-ANALOG CONVERTERS (DACS)                                              or if the reference clock is unstable at power-on, power down
The AD1938 DAC channels are arranged as single-ended, four                       the PLL and then power it back up when the reference clock
stereo pairs giving eight analog outputs for minimum external                    stabilizes.
components. The DACs include on-board digital reconstruction                     The internal master clock can be disabled in the PLL and Clock
filters with 70 dB stop-band attenuation and linear phase response,              Control 0 register to reduce power dissipation when the
operating at an oversampling ratio of 4 (48 kHz or 96 kHz modes)                 AD1938 is idle. The clock should be stable before it is enabled.
or 2 (192 kHz mode). Each channel has its own independently                      Unless a standalone mode is selected (see the Serial Control
programmable attenuator, adjustable in 255 steps in increments                   Port section), the clock is disabled by reset and must be enabled
of 0.375 dB. Digital inputs are supplied through four serial data                by writing to the SPI port for normal operation.
input pins (one for each stereo pair), a common frame clock                      To maintain the highest performance possible, limit the clock
(DLRCLK), and a bit clock (DBCLK). Alternatively, one of the                     jitter of the internal master clock signal to less than a 300 ps rms
TDM modes can be used to access up to 16 channels on a single                    time interval error (TIE). Even at these levels, extra noise or
TDM data line.                                                                   tones can appear in the DAC outputs if the jitter spectrum
Each output pin has a nominal common-mode dc level of 1.5 V                      contains large spectral peaks. If the internal PLL is not used, it
and swings ±1.27 V for a 0 dBFS digital input signal. A single op                is best to use an independent crystal oscillator to generate the
amp, third-order, external, low-pass filter is recommended to                    master clock. In addition, it is especially important that the
remove high frequency noise present on the output pins. The                      clock signal not pass through an FPGA, CPLD, or other large
use of op amps with low slew rate or low bandwidth can cause                     digital chip (such as a DSP) before being applied to the
high frequency noise and tones to fold down into the audio                       AD1938. In most cases, this induces clock jitter due to the
band; therefore, exercise care in selecting these components.                    sharing of common power and ground connections with other
                                                                                 unrelated digital output signals. When the PLL is used, jitter in
                                                                Rev. E | Page 13 of 32


AD1938                                                                                                                                Data Sheet
the reference clock is attenuated above a certain frequency                           at reset using the serial control pins. All registers are set to
depending on the loop filter.                                                         default, except the internal master clock enable which is set to 1,
                                                                                      and ADC BCLK and LRCLK master/slave is set by the COUT
RESET AND POWER-DOWN
                                                                                      pin. Refer to Table 11 for details. Standalone mode only
The function of the RST pin sets all the control registers to their                   supports stereo mode with an I2S data format and 256 fS master
default settings. To avoid pops, reset does not power down the                        clock rate. It is recommended to use a weak pull-up resistor on
analog outputs. After RST is deasserted, and the PLL acquires                         CLATCH in applications that have a microcontroller. This pull-
lock condition, an initialization routine runs inside the AD1938.                     up resistor ensures that the AD1938 recognizes the presence of
This initialization lasts for approximately 256 master clock cycles.                  a microcontroller.
The power-down bits in the PLL and Clock Control 0, DAC                               The SPI control port of the AD1938 is a 4-wire serial control
Control 1, and ADC Control 1 registers power down the                                 port. The format is similar to the Motorola SPI format except
respective sections. All other register settings are retained. To                     the input data-word is 24 bits wide. The serial bit clock and
guarantee proper start up, the RST pin should be pulled low by                        latch can be completely asynchronous to the sample rate of the
an external resistor.                                                                 ADCs and DACs. Figure 11 shows the format of the SPI signal.
SERIAL CONTROL PORT                                                                   The first byte is a global address with a read/write bit. For the
                                                                                      AD1938, the address is 0x04, shifted left one bit due to the R/W
The AD1938 has an SPI control port that permits programming
                                                                                      bit. The second byte is the AD1938 register address and the
and reading back of the internal control registers for the ADCs,
                                                                                      third byte is the data.
DACs, and clock system. There is also a standalone mode
available for operation without serial control that is configured
Table 11. Standalone Mode Selection
ADC Clocks                        CIN                         COUT                            CCLK                      CLATCH
Slave                             0                           0                               0                         0
Master                            0                           1                               0                         0
                           tCLS
                                                                                                                     tCLH
                                                          tCCH tCCL
                                   tCCP
          CLATCH
                                                                                                                                      tCOTS
             CCLK
                                                                tCDS tCDH
              CIN            D23          D22            D9        D8                                                       D0
             COUT
                    tCOE                                 D9        D8                                                       D0
                                                  tCOD                                                                                        05582-011
                                                               Figure 11. Format of SPI Signal
                                                                     Rev. E | Page 14 of 32


Data Sheet                                                                                                                                         AD1938
POWER SUPPLY AND VOLTAGE REFERENCE                                            and ADC Control 2 register. By default, both ADC and DAC
The AD1938 is designed for 3.3 V supplies. Separate power                     serial ports are in the slave mode.
supply pins are provided for the analog and digital sections.                 TIME-DIVISION MULTIPLEXED (TDM) MODES
These pins should be bypassed with 100 nF ceramic chip                        The AD1938 serial ports also have several different TDM serial
capacitors, as close to the pins as possible, to minimize noise               data modes. The first and most commonly used configurations
pickup. A bulk aluminum electrolytic capacitor of at least 22 μF              are shown in Figure 12 and Figure 13. In Figure 12, the ADC
should also be provided on the same PCB as the codec. For                     serial port outputs one data stream consisting of four on-chip
critical applications, improved performance is obtained with                  ADCs followed by four unused slots. In Figure 13, the eight
separate supplies for the analog and digital sections. If this is             on-chip DAC data slots are packed into one TDM stream. In
not possible, it is recommended that the analog and digital                   this mode, both DBCLK and ABCLK are 256 fS.
supplies be isolated by means of a ferrite bead in series with
each supply. It is important that the analog supply be as clean               The I/O pins of the serial ports are defined according to the
as possible.                                                                  serial mode selected. For a detailed description of the function
                                                                              of each pin in TDM and auxiliary modes, see Table 12.
All digital inputs are compatible with TTL and CMOS levels.
All outputs are driven from the 3.3 V DVDD supply and are                     The AD1938 allows systems with more than eight DAC channels
compatible with TTL and 3.3 V CMOS levels.                                    to be easily configured by the use of an auxiliary serial data port.
                                                                              The DAC TDM-AUX mode is shown in Figure 14. In this mode,
The ADC and DAC internal voltage reference (VREF) is                          the AUX channels are the last four slots of the TDM data stream.
brought out on FILTR and should be bypassed as close as                       These slots are extracted and output to the AUX serial port. It
possible to the chip, with a parallel combination of 10 μF and                should be noted that due to the high DBCLK frequency, this mode
100 nF. Any external current drawn should be limited to less                  is available only in the 48 kHz/44.1 kHz/32 kHz sample rate.
than 50 μA.
                                                                              The AD1938 also allows system configurations with more than
The internal reference can be disabled in the PLL and Clock                   four ADC channels as shown in Figure 15 and Figure 16 that
Control 1 register, and FILTR can be driven from an external                  show using 8 ADCs and 16 ADCs, respectively. Again, due to
source. This configuration can be used to scale the DAC output                the high ABCLK frequency, this mode is available only in the
to the clipping level of a power amplifier based on its power                 48 kHz/44.1 kHz/32 kHz sample rate.
supply voltage. The ADC input gain varies by the inverse ratio.
The total gain from ADC input to DAC output remains                           Combining the AUX ADC and DAC modes results in a system
constant.                                                                     configuration of 8 ADCs and 12 DACs. The system, then, con-
                                                                              sists of two external stereo ADCs, two external stereo DACs,
The CM pin is the internal common-mode reference. It should                   and one AD1938. This mode is shown in Figure 17 (combined
be bypassed as close as possible to the chip, with a parallel                 AUX ADC and DAC modes).
combination of 47 μF and 100 nF. This voltage can be used to
                                                                             LRCLK
bias external op amps to the common-mode voltage of the input
                                                                                                                       256 BCLKs
and output signal pins. The output current should be limited to                BCLK
less than 0.5 mA source and 2 mA sink.                                                32 BCLKs
                                                                                      SLOT 1     SLOT 2    SLOT 3   SLOT 4    SLOT 5   SLOT 6    SLOT 7   SLOT 8
                                                                               DATA
SERIAL DATA PORTS—DATA FORMAT                                                         LEFT 1     RIGHT 1   LEFT 2   RIGHT 2
The eight DAC channels use a common serial bit clock (DBCLK)
                                                                                                                                   LRCLK
and a common left-right framing clock (DLRCLK) in the serial
                                                                                                                                   BCLK
data port. The four ADC channels use a common serial bit
                                                                                                                                                                    05582-012
                                                                                                    MSB      MSB–1      MSB–2      DATA
clock (ABCLK) and left-right framing clock (ALRCLK) in the
serial data port. The clock signals are all synchronous with the                                  Figure 12. ADC TDM (8-Channel I2S Mode)
sample rate. The normal stereo serial modes are shown in                     LRCLK
Figure 23.                                                                                                             256 BCLKs
                                                                               BCLK
The ADC and DAC serial data modes default to I2S. The ports                           32 BCLKs
can also be programmed for left-justified, right-justified, and                       SLOT 1     SLOT 2    SLOT 3   SLOT 4    SLOT 5   SLOT 6    SLOT 7   SLOT 8
                                                                               DATA   LEFT 1     RIGHT 1   LEFT 2   RIGHT 2   LEFT 3   RIGHT 3   LEFT 4   RIGHT 4
TDM modes. The word width is 24 bits by default and can be
programmed for 16 or 20 bits. The DAC serial formats are
                                                                                                                                   LRCLK
programmable according to the DAC Control 0 register. The
                                                                                                                                   BCLK
polarity of the DBCLK and DLRCLK is programmable according
                                                                                                                                                                    05582-013
                                                                                                    MSB      MSB–1      MSB–2      DATA
to DAC Control 1 register. The ADC serial formats and serial
clock polarity are programmable according to ADC Control 1                                        Figure 13. DAC TDM (8-Channel I2S Mode)
register. Both DAC and ADC serial ports are programmable to
become the bus masters according to DAC Control 1 register
                                                             Rev. E | Page 15 of 32


AD1938                                                                                                                                                           Data Sheet
Table 12. Pin Function Changes in TDM-AUX Modes
Mnemonic     Stereo Modes                            TDM Modes                                                                  AUX Modes
ASDATA1      ADC1 Data Out                           ADC TDM Data Out                                                           TDM Data Out
ASDATA2      ADC2 Data Out                           ADC TDM Data In                                                            AUX Data Out 1 (to Ext. DAC 1)
DSDATA1      DAC1 Data In                            DAC TDM Data In                                                            TDM Data In
DSDATA2      DAC2 Data In                            DAC TDM Data Out                                                           AUX Data In 1 (from Ext. ADC 1)
DSDATA3      DAC3 Data In                            DAC TDM Data In 2 (Dual-Line Mode)                                         AUX Data In 2 (from Ext. ADC 2)
DSDATA4      DAC4 Data In                            DAC TDM Data Out 2 (Dual-Line Mode)                                        AUX Data Out 2 (to Ext. DAC 2)
ALRCLK       ADC LRCLK In/ADC LRCLK Out              ADC TDM Frame Sync In/DC TDM Frame Sync Out                                TDM Frame Sync In/TDM Frame Sync Out
ABCLK        ADC BCLK In/ADC BCLK Out                ADC TDM BCLK In/ADC TDM BCLK Out                                           TDM BCLK In/TDM BCLK Out
DLRCLK       DAC LRCLK In/DAC LRCLK Out              DAC TDM Frame Sync In/DAC TDM Frame Sync Out                               AUX LRCLK In/AUX LRCLK Out
DBCLK        DAC BCLK In/DAC BCLK Out                DAC TDM BCLK In/DAC TDM BCLK Out                                           AUX BCLK In/AUX BCLK Out
           ALRCLK
           ABCLK
                                                                                                                             AUXILIARY DAC CHANNELS
                                                                                                                                    APPEAR AT
                            UNUSED SLOTS                                8 ON-CHIP DAC CHANNELS                                    AUX DAC PORTS
         DSDATA1
                    EMPTY    EMPTY   EMPTY   EMPTY   DAC L1   DAC R1   DAC L2   DAC R2   DAC L3   DAC R3   DAC L4   DAC R4   AUX L1   AUX R1   AUX L2   AUX R2
         (TDM_IN)
                                         32 BITS
                              MSB
          DLRCLK                             LEFT                                                                       RIGHT
       (AUX PORT)
           DBCLK
       (AUX PORT)
         ASDATA2
       (AUX1_OUT)                        MSB                                                                    MSB
                                                                                                                                                                     05582-014
         DSDATA4
       (AUX2_OUT)                        MSB                                                                    MSB
                                                              Figure 14. 16-Channel AUX DAC Mode
                                                                         Rev. E | Page 16 of 32


Data Sheet                                                                                                                                      AD1938
       ALRCLK
        ABCLK
                                                                       8 ON-CHIP DAC CHANNELS
      DSDATA1       DAC L1             DAC R1          DAC L2           DAC R2          DAC L3        DAC R3           DAC L4      DAC R4
      (TDM_IN)
                                    4 ON-CHIP ADC CHANNELS                                              4 AUX ADC CHANNELS
       ASDATA1      ADC L1             ADC R1          ADC L2           ADC R2          AUX L1        AUX R1           AUX L2      AUX R2
     (TDM_OUT)
                                         32 BITS
                            MSB
        DLRCLK
     (AUX PORT)                              LEFT                                                              RIGHT
         DBCLK
     (AUX PORT)
      DSDATA2
      (AUX1_IN)                          MSB                                                            MSB
                                                                                                                                                05582-015
      DSDATA3
      (AUX2_IN)                          MSB                                                            MSB
                                                              Figure 15. 8-Channel AUX ADC Mode
       ALRCLK
        ABCLK
                   4 ON-CHIP ADC CHANNELS            AUXILIARY ADC CHANNELS                               UNUSED SLOTS
       ASDATA1
                  ADC L1   ADC R1   ADC L2   ADC R2 AUX L1   AUX R1   AUX L2   AUX R2 UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED
     (TDM_OUT)
                                         32 BITS
                            MSB
        DLRCLK                               LEFT                                                              RIGHT
     (AUX PORT)
         DBCLK
     (AUX PORT)
      DSDATA2
      (AUX1_IN)                          MSB                                                            MSB
                                                                                                                                                05582-016
      DSDATA3
      (AUX2_IN)                          MSB                                                            MSB
                                                             Figure 16. 16-Channel AUX ADC Mode
                                                                        Rev. E | Page 17 of 32


AD1938                                                                                                                                                            Data Sheet
       ALRCLK
         ABCLK
                                                                                                                              AUXILIARY DAC CHANNELS
                                                                                                                                     APPEAR AT
                          UNUSED SLOTS                                   8 ON-CHIP DAC CHANNELS                                    AUX DAC PORTS
      DSDATA1
                 EMPTY     EMPTY    EMPTY    EMPTY    DAC L1   DAC R1   DAC L2   DAC R2   DAC L3   DAC R3   DAC L4   DAC R4   AUX L1   AUX R1   AUX L2   AUX R2
      (TDM_IN)
                  4 ON-CHIP ADC CHANNELS               AUXILIARY ADC CHANNELS                                        UNUSED SLOTS
      ASDATA1
                 ADC L1    ADC R1   ADC L2   ADC R2   AUX L1   AUX R1   AUX L2   AUX R2 UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED
    (TDM_OUT)
       DLRCLK                                LEFT                                                                        RIGHT
    (AUX PORT)
        DBCLK
    (AUX PORT)
      DSDATA2
     (AUX1_IN)                           MSB                                                                     MSB
      DSDATA3
     (AUX2_IN)                           MSB                                                                     MSB
      ASDATA2
    (AUX1_OUT)                           MSB                                                                     MSB
                                                                                                                                                                      05582-017
      DSDATA4
    (AUX2_OUT)                           MSB                                                                     MSB
                                                          Figure 17. Combined AUX DAC and ADC Mode
                                                                          Rev. E | Page 18 of 32


Data Sheet                                                                                                                                                                     AD1938
DAISY-CHAIN MODE                                                                                  There are two configurations for the ADC port to work in
The AD1938 allows a daisy-chain configuration to expand the                                       daisy-chain mode. The first one is with an ABCLK at 256 fS
system to 8 ADCs and 16 DACs (see Figure 18). In this mode,                                       shown in Figure 21. The second configuration is shown in
the DBCLK frequency is 512 fS. The first eight slots of the DAC                                   Figure 22. Note that in the 512 fS ABCLK mode, the ADC
TDM data stream belong to the first AD1938 in the chain and                                       channels occupy the first eight slots; the second eight slots are
the last eight slots belong to the second AD1938. The second                                      empty. The TDM_IN of the first AD1938 must be grounded in
AD1938 is the device attached to the DSP TDM port.                                                all modes of operation.
To accommodate 16 channels at a 96 kHz sample rate, the                                           The I/O pins of the serial ports are defined according to the
AD1938 can be configured into a dual-line TDM mode as                                             serial mode selected. See Table 13 for a detailed description of
shown in Figure 19. This mode allows a slower DBCLK than                                          the function of each pin. See Figure 26 for a typical AD1938
normally required by the one-line TDM mode.                                                       configuration with two external stereo DACs and two external
                                                                                                  stereo ADCs.
Again, the first four channels of each TDM input belong to the
first AD1938 in the chain and the last four channels belong to                                    Figure 23 through Figure 25 show the serial mode formats. For
the second AD1938.                                                                                maximum flexibility, the polarity of LRCLK and BCLK are
                                                                                                  programmable. In these figures, all of the clocks are shown with
The dual-line TDM mode can also be used to send data at a                                         their normal polarity. The default mode is I2S.
192 kHz sample rate into the AD1938 as shown in Figure 20.
                 DLRCLK
                  DBCLK
                                     8 DAC CHANNELS OF THE FIRST IC IN THE CHAIN                          8 DAC CHANNELS OF THE SECOND IC IN THE CHAIN
         DSDATA1 (TDM_IN)
    OF THE SECOND AD193x    DAC L1    DAC R1   DAC L2    DAC R2   DAC L3   DAC R3   DAC L4   DAC R4   DAC L1   DAC R1    DAC L2   DAC R2   DAC L3   DAC R3   DAC L4   DAC R4
       DSDATA2 (TDM_OUT)
    OF THE SECOND AD193x
                                                                                                      DAC L1   DAC R1    DAC L2   DAC R2   DAC L3   DAC R3   DAC L4   DAC R4
          THIS IS THE TDM
      TO THE FIRST AD193x
                                                        8 UNUSED SLOTS
                                                                                                               32 BITS
                                                                                                                                                                                  05582-018
                        FIRST         SECOND             DSP
                       AD193x         AD193x                                                               MSB
                 Figure 18. Single-Line DAC TDM Daisy-Chain Mode (Applicable to 48 kHz Sample Rate, 16-Channel, Two-AD1938 Daisy Chain)
                                                                              Rev. E | Page 19 of 32


AD1938                                                                                                                                                              Data Sheet
         DLRCLK
          DBCLK
                             8 DAC CHANNELS OF THE FIRST IC IN THE CHAIN                         8 DAC CHANNELS OF THE SECOND IC IN THE CHAIN
        DSDATA1
            (IN)        DAC L1            DAC R1            DAC L2            DAC R2            DAC L1            DAC R1            DAC L2            DAC R2
        DSDATA2
           (OUT)                                                                                DAC L1            DAC R1            DAC L2            DAC R2
        DSDATA3
            (IN)        DAC L3            DAC R3            DAC L4            DAC R4            DAC L3            DAC R3            DAC L4            DAC R4
        DSDATA4
           (OUT)                                                                                DAC L3            DAC R3            DAC L4            DAC R4
                                            32 BITS
                                MSB
                                                                                                                                                                        05582-019
                FIRST         SECOND          DSP
               AD193x         AD193x
    Figure 19. Dual-Line DAC TDM Mode (Applicable to 96 kHz Sample Rate, 16-Channel, Two-AD1938 Daisy Chain); DSDATA3 and DSDATA4 Are the Daisy Chain
         DLRCLK
          DBCLK
        DSDATA1                  DAC L1                              DAC R1                              DAC L2                              DAC R2
        DSDATA2                  DAC L3                              DAC R3                              DAC L4                              DAC R4
                                            32 BITS
                                MSB                                                                                                                                     05582-020
                                   Figure 20. Dual-Line DAC TDM Mode (Applicable to 192 kHz Sample Rate, 8-Channel Mode)
                ALRCLK
                   ABCLK
                                      4 ADC CHANNELS OF SECOND IC IN THE CHAIN                               4 ADC CHANNELS OF FIRST IC IN THE CHAIN
     ASDATA1 (TDM_OUT
  OF THE SECOND AD193x           ADC L1            ADC R1            ADC L2            ADC R2            ADC L1            ADC R1            ADC L2            ADC R2
           IN THE CHAIN)
       ASDATA2 (TDM_IN
  OF THE SECOND AD193x           ADC L1            ADC R1            ADC L2            ADC R2
           IN THE CHAIN)
                                                                                                             32 BITS
                     FIRST       SECOND            DSP
                    AD193x       AD193x
                                                                                                          MSB                                                                       05582-021
                                            Figure 21. ADC TDM Daisy-Chain Mode (256 fS BCLK, Two-AD193x Daisy Chain)
                                                                              Rev. E | Page 20 of 32


Data Sheet                                                                                                                                      AD1938
                ALRCLK
                 ABCLK
                               4 ADC CHANNELS OF                  4 ADC CHANNELS OF
                             SECOND IC IN THE CHAIN              FIRST IC IN THE CHAIN
     ASDATA1 (TDM_OUT
  OF THE SECOND AD193x      ADC L1 ADC R1   ADC L2   ADC R2   ADC L1    ADC R1   ADC L2   ADC R2
           IN THE CHAIN)
       ASDATA2 (TDM_IN
  OF THE SECOND AD193x      ADC L1 ADC R1   ADC L2   ADC R2
           IN THE CHAIN)
                                                                                                        32 BITS
                    FIRST      SECOND           DSP
                   AD193x      AD193x
                                                                                                      MSB                                                    05582-022
                                      Figure 22. ADC TDM Daisy-Chain Mode (512 fS BCLK, Two-AD193x Daisy Chain)
     LRCLK                              LEFT CHANNEL                                                              RIGHT CHANNEL
      BCLK
     SDATA        MSB                                     LSB                               MSB                               LSB
                                                       LEFT-JUSTIFIED MODE—16 BITS TO 24 BITS PER CHANNEL
     LRCLK                              LEFT CHANNEL                                                              RIGHT CHANNEL
      BCLK
     SDATA                  MSB                                        LSB                            MSB                           LSB
                                                        I2S-JUSTIFIED MODE—16 BITS TO 24 BITS PER CHANNEL
     LRCLK                              LEFT CHANNEL                                                              RIGHT CHANNEL
      BCLK
     SDATA                          MSB                                           LSB                        MSB                          LSB
                                                 RIGHT-JUSTIFIED MODE—SELECT NUMBER OF BITS PER CHANNEL
     LRCLK
      BCLK
     SDATA                  MSB                                        LSB                            MSB                           LSB
                                                              DSP MODE—16 BITS TO 24 BITS PER CHANNEL
                                                                             1/fS
             NOTES
             1. DSP MODE DOES NOT IDENTIFY CHANNEL.
                                                                                                                                                 05582-023
             2. LRCLK NORMALLY OPERATES AT fS EXCEPT FOR DSP MODE WHICH IS 2 × fS.
             3. BCLK FREQUENCY IS NORMALLY 64 × LRCLK BUT MAY BE OPERATED IN BURST MODE.
                                                                       Figure 23. Stereo Serial Modes
                                                                             Rev. E | Page 21 of 32


AD1938                                                                                                                           Data Sheet
                   tDBH                        tDBP
         DBCLK
                           tDBL
                           tDLS                                                                                           tDLH
        DLRCLK
                            tDDS
        DSDATAx
  LEFT-JUSTIFIED                  MSB                   MSB–1
          MODE
                                        tDDH
                                                      tDDS
        DSDATAx
   I2S-JUSTIFIED                                         MSB
          MODE
                                                               tDDH
                                                                                              tDDS               tDDS
        DSDATAx
 RIGHT-JUSTIFIED                                                                                    MSB             LSB
                                                                                                                                        05582-024
          MODE
                                                                                                          tDDH          tDDH
                                                                       Figure 24. DAC Serial Timing
                   tABH
         ABCLK
                           tABL
                           tALS                                                                                           tALH
        ALRCLK
                          tABDD
        ASDATAx
  LEFT-JUSTIFIED
          MODE                          MSB                    MSB–1
                                                 tABDD
        ASDATAx
   I2S-JUSTIFIED                                               MSB
          MODE
                                                                                            tABDD
        ASDATAx
 RIGHT-JUSTIFIED
                                                                                                                                        05582-025
                                                                                                          MSB             LSB
          MODE
                                                                       Figure 25. ADC Serial Timing
                                                                          Rev. E | Page 22 of 32


Data Sheet                                                                                                                                                              AD1938
Table 13. Pin Function Changes in TDM and AUX Modes (Replication of Table 12)
Mnemonic    Stereo Modes                        TDM Modes                                                                           AUX Modes
ASDATA1     ADC1 Data Out                       ADC TDM Data Out                                                                    TDM Data Out
ASDATA2     ADC2 Data Out                       ADC TDM Data In                                                                     AUX Data Out 1 (to Ext. DAC 1)
DSDATA1     DAC1 Data In                        DAC TDM Data In                                                                     TDM Data In
DSDATA2     DAC2 Data In                        DAC TDM Data Out                                                                    AUX Data In 1 (from Ext. ADC 1)
DSDATA3     DAC3 Data In                        DAC TDM Data In 2 (Dual-Line Mode)                                                  AUX Data In 2 (from Ext. ADC 2)
DSDATA4     DAC4 Data In                        DAC TDM Data Out 2 (Dual-Line Mode)                                                 AUX Data Out 2 (to Ext. DAC 2)
ALRCLK      ADC LRCLK In/ADC LRCLK Out          ADC TDM Frame Sync In/DC TDM Frame Sync Out                                         TDM Frame Sync In/TDM Frame Sync Out
ABCLK       ADC BCLK In/ADC BCLK Out            ADC TDM BCLK In/ADC TDM BCLK Out                                                    TDM BCLK In/TDM BCLK Out
DLRCLK      DAC LRCLK In/DAC LRCLK Out          DAC TDM Frame Sync In/DAC TDM Frame Sync Out                                        AUX LRCLK In/AUX LRCLK Out
DBCLK       DAC BCLK In/DAC BCLK Out            DAC TDM BCLK In/DAC TDM BCLK Out                                                    AUX BCLK In/AUX BCLK Out
                                        30MHz                                                                             SHARC IS RUNNING IN SLAVE MODE
                                                                                                                          (INTERRUPT-DRIVEN)
                                                       FSYNC-TDM (RFS)
                                                                                          SHARC®
                                                                                            TFS (NC)
                                       12.288MHz
                                                                         RxCLK   RxDATA                TxCLK     TxDATA
                        LRCLK                                                                                                                LRCLK
                        BCLK                                                                                                                 BCLK
                 AUX                                                                                                                               AUX
                ADC 1   DATA                                                                                                                 DATA DAC 1
                                                                         ASDATA1 ALRCLK ABCLK DSDATA1
                        MCLK                                                                                                                 MCLK
                                                     DBCLK
                                                     DLRCLK                                AD1938
                        LRCLK                                                                                                                LRCLK
                        BCLK                         DSDATA2                                                   ASDATA2                       BCLK
                 AUX                                                                      TDM MASTER                                               AUX
                ADC 2   DATA                         DSDATA3                              AUX MASTER           DSDATA4                       DATA DAC 2
                                                                                                                                                            05582-026
                        MCLK                         MCLKI/XI                                                                                MCLK
                           Figure 26. Example of AUX Mode Connection to SHARC (AD1938 as TDM Master/AUX Master Shown)
                                                                                   Rev. E | Page 23 of 32


AD1938                                                                                                                         Data Sheet
CONTROL REGISTERS
DEFINITIONS
The global address for the AD1938 is 0x04, shifted left one bit due to the R/W bit. All registers are reset to 0, except for the DAC volume
registers that are set to full volume.
Note that the first setting in each control register parameter is the default setting.
Table 14. Register Format
          Global Address                       R/W                                               Register Address                       Data
Bit       23:17                                16                                                15:8                                   7:0
Table 15. Register Addresses and Functions
Address                    Function
0                          PLL and Clock Control 0
1                          PLL and Clock Control 1
2                          DAC Control 0
3                          DAC Control 1
4                          DAC Control 2
5                          DAC individual channel mutes
6                          DAC L1 volume control
7                          DAC R1 volume control
8                          DAC L2 volume control
9                          DAC R2 volume control
10                         DAC L3 volume control
11                         DAC R3 volume control
12                         DAC L4 volume control
13                         DAC R4 volume control
14                         ADC Control 0
15                         ADC Control 1
16                         ADC Control 2
PLL AND CLOCK CONTROL REGISTERS
Table 16. PLL and Clock Control Register 0
Bit          Value            Function                                Description
0            0                Normal operation                        PLL power-down
             1                Power-down
2:1          00               INPUT 256 (× 44.1 kHz or 48 kHz)        MCLKI/XI pin functionality (PLL active), master clock rate setting
             01               INPUT 384 (× 44.1 kHz or 48 kHz)
             10               INPUT 512 (× 44.1 kHz or 48 kHz)
             11               INPUT 768 (× 44.1 kHz or 48 kHz)
4:3          00               XTAL oscillator enabled                 MCLKO/XO pin, master clock rate setting
             01               256 × fS VCO output
             10               512 × fS VCO output
             11               Off
6:5          00               MCLKI/XI                                PLL input
             01               DLRCLK
             10               ALRCLK
             11               Reserved
7            0                Disable: ADC and DAC idle               Internal master clock enable
             1                Enable: ADC and DAC active
                                                               Rev. E | Page 24 of 32


Data Sheet                                                                                 AD1938
Table 17. PLL and Clock Control Register 1
Bit    Value      Function                                  Description
0      0          PLL clock                                 DAC clock source select
       1          MCLK
1      0          PLL clock                                 ADC clock source select
       1          MCLK
2      0          Enabled                                   On-chip voltage reference
       1          Disabled
3      0          Not locked                                PLL lock indicator (read-only)
       1          Locked
7:4    0000       Reserved
DAC CONTROL REGISTERS
Table 18. DAC Control Register 0
Bit    Value     Function                                   Description
0      0         Normal                                     Power-down
       1         Power-down
2:1    00        32 kHz/44.1 kHz/48 kHz                     Sample rate
       01        64 kHz/88.2 kHz/96 kHz
       10        128 kHz/176.4 kHz/192 kHz
       11        Reserved
5:3    000       1                                          SDATA delay (BCLK periods)
       001       0
       010       8
       011       12
       100       16
       101       Reserved
       110       Reserved
       111       Reserved
7:6    00        Stereo (normal)                            Serial format
       01        TDM (daisy chain)
       10        DAC AUX mode (ADC-, DAC-, TDM-coupled)
       11        Dual-line TDM
Table 19. DAC Control Register 1
Bit    Value     Function                                   Description
0      0         Latch in mid cycle (normal)                BCLK active edge (TDM in)
       1         Latch in at end of cycle (pipeline)
2:1    00        64 (2 channels)                            BCLKs per frame
       01        128 (4 channels)
       10        256 (8 channels)
       11        512 (16 channels)
3      0         Left low                                   LRCLK polarity
       1         Left high
4      0         Slave                                      LRCLK master/slave
       1         Master
5      0         Slave                                      BCLK master/slave
       1         Master
6      0         DBCLK pin                                  BCLK source
       1         Internally generated
7      0         Normal                                     BCLK polarity
       1         Inverted
                                                     Rev. E | Page 25 of 32


AD1938                                                                                       Data Sheet
Table 20. DAC Control Register 2
Bit         Value    Function                 Description
0           0        Unmute                   Master mute
            1        Mute
2:1         00       Flat                     De-emphasis (32 kHz/44.1 kHz/48 kHz mode only)
            01       48 kHz curve
            10       44.1 kHz curve
            11       32 kHz curve
4:3         00       24                       Word width
            01       20
            10       Reserved
            11       16
5           0        Noninverted              DAC output polarity
            1        Inverted
7:6         00       Reserved
Table 21. DAC Individual Channel Mutes
Bit         Value    Function                 Description
0           0        Unmute                   DAC 1 left mute
            1        Mute
1           0        Unmute                   DAC 1 right mute
            1        Mute
2           0        Unmute                   DAC 2 left mute
            1        Mute
3           0        Unmute                   DAC 2 right mute
            1        Mute
4           0        Unmute                   DAC 3 left mute
            1        Mute
5           0        Unmute                   DAC 3 right mute
            1        Mute
6           0        Unmute                   DAC 4 left mute
            1        Mute
7           0        Unmute                   DAC 4 right mute
            1        Mute
Table 22. DAC Volume Controls
Bit         Value    Function                 Description
7:0         0        No attenuation           DAC volume control
            1 to 254 −3/8 dB per step
            255      Full attenuation
                                       Rev. E | Page 26 of 32


Data Sheet                                                                                                   AD1938
ADC CONTROL REGISTERS
Table 23. ADC Control Register 0
Bit         Value        Function                                                 Description
0           0            Normal                                                   Power-down
            1            Power down
1           0            Off                                                      High-pass filter
            1            On
2           0            Unmute                                                   ADC L1 mute
            1            Mute
3           0            Unmute                                                   ADC R1 mute
            1            Mute
4           0            Unmute                                                   ADC L2 mute
            1            Mute
5           0            Unmute                                                   ADC R2 mute
            1            Mute
7:6         00           32 kHz/44.1 kHz/48 kHz                                   Output sample rate
            01           64 kHz/88.2 kHz/96 kHz
            10           128 kHz/176.4 kHz/192 kHz
            11           Reserved
Table 24. ADC Control Register 1
Bit         Value        Function                                                 Description
1:0         00           24                                                       Word width
            01           20
            10           Reserved
            11           16
4:2         000          1                                                        SDATA delay (BCLK periods)
            001          0
            010          8
            011          12
            100          16
            101          Reserved
            110          Reserved
            111          Reserved
6:5         00           Stereo                                                   Serial format
            01           TDM (daisy chain)
            10           ADC AUX mode (ADC-, DAC-, TDM-coupled)
            11           Reserved
7           0            Latch in mid cycle (normal)                              BCLK active edge (TDM in)
            1            Latch in at end of cycle (pipeline)
                                                           Rev. E | Page 27 of 32


AD1938                                                                                        Data Sheet
Table 25. ADC Control Register 2
Bit    Value     Function                                                          Description
0      0         50/50 (allows 32, 24, 20, or 16 bit clocks (BCLKs) per channel)   LRCLK format
       1         Pulse (32 BCLKs per channel)
1      0         Drive out on falling edge (DEF)                                   BCLK polarity
       1         Drive out on rising edge
2      0         Left low                                                          LRCLK polarity
       1         Left high
3      0         Slave                                                             LRCLK master/slave
       1         Master
5:4    00        64                                                                BCLKs per frame
       01        128
       10        256
       11        512
6      0         Slave                                                             BCLK master/slave
       1         Master
7      0         ABCLK pin                                                         BCLK source
       1         Internally generated
                                                            Rev. E | Page 28 of 32


Data Sheet                                                                                                                               AD1938
ADDITIONAL MODES                                                                   To relax the requirement for the setup time of the AD1938 in
                                                                                   cases of high speed TDM data transmission, the AD1938 can
The AD1938 offers several additional modes for board level                         latch in the data using the falling edge of DBCLK. This effectively
design enhancements. To reduce the EMI in board level design,                      dedicates the entire BCLK period to the setup time. This mode
serial data can be transmitted without an explicit BCLK. See                       is useful in cases where the source has a large delay time in the
Figure 27 for an example of a DAC TDM data transmission                            serial data driver. Figure 28 shows this pipeline mode of data
mode that does not require high speed DBCLK. This configu-                         transmission.
ration is applicable when the AD1938 master clock is generated
by the PLL with the DLRCLK as the PLL reference frequency.                         Both the BLCK-less and pipeline modes are available on the
                                                                                   ADC serial data port.
            DLRCLK
                                           32 BITS
           INTERNAL
              DBCLK
           DSDATAx
            DLRCLK
           INTERNAL
              DBCLK
        TDM-DSDATAx                                                                                                                                   05582-027
                                        Figure 27. Serial DAC Data Transmission in TDM Format Without DBCLK
                            (Applicable Only If PLL Locks to DLRCLK. This Mode Is Also Available in the ADC Serial Data Port.)
          DLRCLK
           DBCLK
                                                     DATA MUST BE VALID
                                                     AT THIS BCLK EDGE
         DSDATAx                    MSB                                                                                                   05582-028
                                             Figure 28. I2S Pipeline Mode in DAC Serial Data Transmission
                                     (Applicable in Stereo and TDM, Useful for High Frequency TDM Transmission.
                                               This Mode Is Also Available in the ADC Serial Data Port.)
                                                                  Rev. E | Page 29 of 32


AD1938                                                                                                                                                                           Data Sheet
APPLICATIONS CIRCUITS
Typical applications circuits are shown in Figure 29 through Figure 32. Figure 29 shows a typical ADC input filter circuit. Recommended
loop filters for LR clock and master clock as the PLL reference are shown in Figure 30. Output filters for the DAC outputs are shown in
Figure 31 and Figure 32 for the noninverting and inverting cases.
                                      120pF
         600Z        5.76kΩ           5.76kΩ
AUDIO
INPUT
                              2
          100pF                   –
                                               1
                                  OP275
                              3
                                  +
                                                                                                                                                        240pF
                                      5.76kΩ            4.7µF 237Ω                                                                                       NPO
                                                           +                              ADCxN
                                      120pF                            1nF
                                                                      NPO                                                                       3
                                                                                                                  DAC OUT                           +
                                                                                                                                                                1     604Ω 4.7µF
                                                                                                                              4.75kΩ 4.75kΩ         OP275                                    AUDIO
                                                                                         100pF                                                  2                            +               OUTPUT
                                      5.76kΩ                       1nF                                                                              –
                              6                                   NPO                                                                                   4.99kΩ              3.3nF      49.9kΩ
                                  –                     4.7µF 237Ω                                                                                                           NPO
                                               7                                                                                     270pF
                                  OP275                                                   ADCxP                                                    4.99kΩ
                              5                            +                                                                          NPO
                                                                                                    05582-029                                                                                               05582-031
                                  +
                  Figure 29. Typical ADC Input Filter Circuit                                                       Figure 31. Typical DAC Output Filter Circuit (Single-Ended, Noninverting)
                                                                                                                                       68pF
                                                                                                                             11kΩ      NPO
                         LRCLK                                 MCLK                                                  DAC                       2
                                                                                                                                                    –
                LF                                 LF                                                                OUT                                    1       604Ω 4.7µF
                                                                                                                             11kΩ    3.01kΩ         OP275                              AUDIO
                         39nF                                  5.6nF                                                                           3                          +            OUTPUT
                     +                                                                                                              VREF            +
                                      2.2nF                              390pF                                                                                           2.2nF      49.9kΩ
                                                                                                                            270pF                                         NPO
                         3.32kΩ                                562Ω                                                                   0.1µF
                                                                             05582-030                                                                                                          05582-032
                                                                                                                             NPO
          AVDD2                               AVDD2
 Figure 30. Recommended Loop Filters for LRCLK and MCLK PLL Reference                                                 Figure 32. Typical DAC Output Filter Circuit (Single-Ended, Inverting)
                                                                                                 Rev. E | Page 30 of 32


Data Sheet                                                                                                                                               AD1938
OUTLINE DIMENSIONS
                                                                                                         9.20
                                                                  0.75                                   9.00 SQ
                                                                                 1.60
                                                                  0.60           MAX                     8.80
                                                                  0.45                            48                 37
                                                                                              1                           36
                                                                                                       PIN 1
                                                                                                                               7.20
                                1.45                                                                   TOP VIEW                7.00 SQ
                                                            0.20                                       (PINS DOWN)             6.80
                                1.40
                                                            0.09
                                1.35
                                                              7°
                                                             3.5°                            12                           25
                                   0.15                       0°                                  13                 24
                                   0.05     SEATING     0.08
                                            PLANE                                  VIEW A    0.50
                                                                                                                      0.27
                                                        COPLANARITY
                                                                                             BSC                      0.22
                                                                                          LEAD PITCH                  0.17
                                          VIEW A
                                  ROTATED 90° CCW
                                                                                                                                         051706-A
                                                        COMPLIANT TO JEDEC STANDARDS MS-026-BBC
                                                      Figure 33. 48-Lead Low Profile Quad Flat Package [LQFP]
                                                                              (ST-48)
                                                                  Dimensions shown in millimeters
ORDERING GUIDE
Model1, 2, 3                           Temperature Range                                Package Description                                 Package Option
AD1938YSTZ                             –40°C to +105°C                                  48-Lead LQFP                                        ST-48
AD1938YSTZRL                           –40°C to +105°C                                  48-Lead LQFP, 13” Tape and Reel                     ST-48
AD1938WBSTZ                            –40°C to +105°C                                  48-Lead LQFP                                        ST-48
AD1938WBSTZ-RL                         –40°C to +105°C                                  48-Lead LQFP, 13” Tape and Reel                     ST-48
EVAL-AD1938AZ                                                                           Evaluation Board
1
  Z = RoHS Compliant Part.
2
  For the AD1938YSTZ, AD1938YSTZRL, AD1938WBSTZ, and AD1938WBSTZ-RL: single-ended output; SPI control port.
3
  W = Qualified for Automotive Applications.
AUTOMOTIVE PRODUCTS
The AD1938WBSTZ and AD1938WBSTZ-RL models are available with controlled manufacturing to support the quality and reliability
requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial
models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products
shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product
ordering information and to obtain the specific Automotive Reliability reports for these models.
                                                                         Rev. E | Page 31 of 32


AD1938                                                                                     Data Sheet
NOTES
©2006–2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
                                                   D05582-0-2/13(E)
                                                                    Rev. E | Page 32 of 32


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 AD1938WBSTZ AD1938YSTZ EVAL-AD1938AZ AD1938YSTZRL AD1938WBSTZ-RL
