

================================================================
== Vivado HLS Report for 'filtez'
================================================================
* Date:           Sat May 27 13:50:58 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.25|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|   53|   53|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   45|   45|         9|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	9  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: dlt_addr (3)  [1/1] 0.00ns
:0  %dlt_addr = getelementptr [6 x i32]* %dlt, i64 0, i64 0

ST_1: bpl_addr (4)  [1/1] 0.00ns
:1  %bpl_addr = getelementptr [6 x i32]* %bpl, i64 0, i64 0

ST_1: bpl_load (5)  [2/2] 2.39ns  loc: adpcm.c:449
:2  %bpl_load = load i32* %bpl_addr, align 4

ST_1: dlt_load (7)  [2/2] 2.39ns  loc: adpcm.c:449
:4  %dlt_load = load i32* %dlt_addr, align 4


 <State 2>: 2.39ns
ST_2: bpl_load (5)  [1/2] 2.39ns  loc: adpcm.c:449
:2  %bpl_load = load i32* %bpl_addr, align 4

ST_2: dlt_load (7)  [1/2] 2.39ns  loc: adpcm.c:449
:4  %dlt_load = load i32* %dlt_addr, align 4


 <State 3>: 6.68ns
ST_3: tmp (6)  [1/1] 0.00ns  loc: adpcm.c:449
:3  %tmp = sext i32 %bpl_load to i64

ST_3: tmp_s (8)  [1/1] 0.00ns  loc: adpcm.c:449
:5  %tmp_s = sext i32 %dlt_load to i64

ST_3: zl (9)  [6/6] 6.68ns  loc: adpcm.c:449
:6  %zl = mul nsw i64 %tmp_s, %tmp


 <State 4>: 6.68ns
ST_4: zl (9)  [5/6] 6.68ns  loc: adpcm.c:449
:6  %zl = mul nsw i64 %tmp_s, %tmp


 <State 5>: 6.68ns
ST_5: zl (9)  [4/6] 6.68ns  loc: adpcm.c:449
:6  %zl = mul nsw i64 %tmp_s, %tmp


 <State 6>: 6.68ns
ST_6: zl (9)  [3/6] 6.68ns  loc: adpcm.c:449
:6  %zl = mul nsw i64 %tmp_s, %tmp


 <State 7>: 6.68ns
ST_7: zl (9)  [2/6] 6.68ns  loc: adpcm.c:449
:6  %zl = mul nsw i64 %tmp_s, %tmp


 <State 8>: 8.25ns
ST_8: zl (9)  [1/6] 6.68ns  loc: adpcm.c:449
:6  %zl = mul nsw i64 %tmp_s, %tmp

ST_8: StgValue_32 (10)  [1/1] 1.57ns  loc: adpcm.c:450
:7  br label %1


 <State 9>: 3.14ns
ST_9: zl1 (12)  [1/1] 0.00ns
:0  %zl1 = phi i64 [ %zl, %0 ], [ %zl_1, %2 ]

ST_9: dlt_pn_rec (13)  [1/1] 0.00ns  loc: adpcm.c:449
:1  %dlt_pn_rec = phi i3 [ 0, %0 ], [ %p_01_rec, %2 ]

ST_9: p_01_rec (14)  [1/1] 0.75ns  loc: adpcm.c:449
:2  %p_01_rec = add i3 %dlt_pn_rec, 1

ST_9: p_01_rec_cast (15)  [1/1] 0.00ns  loc: adpcm.c:449
:3  %p_01_rec_cast = zext i3 %p_01_rec to i64

ST_9: dlt_addr_1 (16)  [1/1] 0.00ns  loc: adpcm.c:449
:4  %dlt_addr_1 = getelementptr [6 x i32]* %dlt, i64 0, i64 %p_01_rec_cast

ST_9: bpl_addr_1 (17)  [1/1] 0.00ns  loc: adpcm.c:449
:5  %bpl_addr_1 = getelementptr [6 x i32]* %bpl, i64 0, i64 %p_01_rec_cast

ST_9: empty (18)  [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_9: exitcond (19)  [1/1] 1.94ns  loc: adpcm.c:450
:7  %exitcond = icmp eq i3 %dlt_pn_rec, -3

ST_9: StgValue_41 (20)  [1/1] 0.00ns  loc: adpcm.c:450
:8  br i1 %exitcond, label %3, label %2

ST_9: bpl_load_1 (22)  [2/2] 2.39ns  loc: adpcm.c:451
:0  %bpl_load_1 = load i32* %bpl_addr_1, align 4

ST_9: dlt_load_1 (24)  [2/2] 2.39ns  loc: adpcm.c:451
:2  %dlt_load_1 = load i32* %dlt_addr_1, align 4

ST_9: tmp_34 (30)  [1/1] 0.00ns  loc: adpcm.c:453
:0  %tmp_34 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %zl1, i32 14, i32 45)

ST_9: StgValue_45 (31)  [1/1] 0.00ns  loc: adpcm.c:453
:1  ret i32 %tmp_34


 <State 10>: 2.39ns
ST_10: bpl_load_1 (22)  [1/2] 2.39ns  loc: adpcm.c:451
:0  %bpl_load_1 = load i32* %bpl_addr_1, align 4

ST_10: dlt_load_1 (24)  [1/2] 2.39ns  loc: adpcm.c:451
:2  %dlt_load_1 = load i32* %dlt_addr_1, align 4


 <State 11>: 6.68ns
ST_11: tmp_35 (23)  [1/1] 0.00ns  loc: adpcm.c:451
:1  %tmp_35 = sext i32 %bpl_load_1 to i64

ST_11: tmp_36 (25)  [1/1] 0.00ns  loc: adpcm.c:451
:3  %tmp_36 = sext i32 %dlt_load_1 to i64

ST_11: tmp_37 (26)  [6/6] 6.68ns  loc: adpcm.c:451
:4  %tmp_37 = mul nsw i64 %tmp_36, %tmp_35


 <State 12>: 6.68ns
ST_12: tmp_37 (26)  [5/6] 6.68ns  loc: adpcm.c:451
:4  %tmp_37 = mul nsw i64 %tmp_36, %tmp_35


 <State 13>: 6.68ns
ST_13: tmp_37 (26)  [4/6] 6.68ns  loc: adpcm.c:451
:4  %tmp_37 = mul nsw i64 %tmp_36, %tmp_35


 <State 14>: 6.68ns
ST_14: tmp_37 (26)  [3/6] 6.68ns  loc: adpcm.c:451
:4  %tmp_37 = mul nsw i64 %tmp_36, %tmp_35


 <State 15>: 6.68ns
ST_15: tmp_37 (26)  [2/6] 6.68ns  loc: adpcm.c:451
:4  %tmp_37 = mul nsw i64 %tmp_36, %tmp_35


 <State 16>: 6.68ns
ST_16: tmp_37 (26)  [1/6] 6.68ns  loc: adpcm.c:451
:4  %tmp_37 = mul nsw i64 %tmp_36, %tmp_35


 <State 17>: 3.35ns
ST_17: zl_1 (27)  [1/1] 3.35ns  loc: adpcm.c:451
:5  %zl_1 = add nsw i64 %tmp_37, %zl1

ST_17: StgValue_57 (28)  [1/1] 0.00ns  loc: adpcm.c:450
:6  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dlt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dlt_addr      (getelementptr    ) [ 001000000000000000]
bpl_addr      (getelementptr    ) [ 001000000000000000]
bpl_load      (load             ) [ 000100000000000000]
dlt_load      (load             ) [ 000100000000000000]
tmp           (sext             ) [ 000011111000000000]
tmp_s         (sext             ) [ 000011111000000000]
zl            (mul              ) [ 000000001111111111]
StgValue_32   (br               ) [ 000000001111111111]
zl1           (phi              ) [ 000000000111111111]
dlt_pn_rec    (phi              ) [ 000000000100000000]
p_01_rec      (add              ) [ 000000001111111111]
p_01_rec_cast (zext             ) [ 000000000000000000]
dlt_addr_1    (getelementptr    ) [ 000000000010000000]
bpl_addr_1    (getelementptr    ) [ 000000000010000000]
empty         (speclooptripcount) [ 000000000000000000]
exitcond      (icmp             ) [ 000000000111111111]
StgValue_41   (br               ) [ 000000000000000000]
tmp_34        (partselect       ) [ 000000000000000000]
StgValue_45   (ret              ) [ 000000000000000000]
bpl_load_1    (load             ) [ 000000000001000000]
dlt_load_1    (load             ) [ 000000000001000000]
tmp_35        (sext             ) [ 000000000000111110]
tmp_36        (sext             ) [ 000000000000111110]
tmp_37        (mul              ) [ 000000000000000001]
zl_1          (add              ) [ 000000001111111111]
StgValue_57   (br               ) [ 000000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bpl">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bpl"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dlt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dlt"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="dlt_addr_gep_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="0" index="2" bw="1" slack="0"/>
<pin id="26" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlt_addr/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="bpl_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bpl_addr/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_access_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="3" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bpl_load/1 bpl_load_1/9 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="3" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dlt_load/1 dlt_load_1/9 "/>
</bind>
</comp>

<comp id="48" class="1004" name="dlt_addr_1_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="3" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlt_addr_1/9 "/>
</bind>
</comp>

<comp id="55" class="1004" name="bpl_addr_1_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="3" slack="0"/>
<pin id="59" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bpl_addr_1/9 "/>
</bind>
</comp>

<comp id="64" class="1005" name="zl1_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="8"/>
<pin id="66" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zl1 (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="zl1_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="64" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="64" slack="1"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zl1/9 "/>
</bind>
</comp>

<comp id="74" class="1005" name="dlt_pn_rec_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="1"/>
<pin id="76" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlt_pn_rec (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="dlt_pn_rec_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dlt_pn_rec/9 "/>
</bind>
</comp>

<comp id="85" class="1005" name="reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bpl_load bpl_load_1 "/>
</bind>
</comp>

<comp id="89" class="1005" name="reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dlt_load dlt_load_1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="zl/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_01_rec_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_01_rec/9 "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_01_rec_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_01_rec_cast/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="exitcond_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="3" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_34_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="0" index="3" bw="7" slack="0"/>
<pin id="130" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/9 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_35_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_36_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_37/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zl_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="0" index="1" bw="64" slack="8"/>
<pin id="152" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="zl_1/17 "/>
</bind>
</comp>

<comp id="154" class="1005" name="dlt_addr_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlt_addr "/>
</bind>
</comp>

<comp id="159" class="1005" name="bpl_addr_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="1"/>
<pin id="161" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bpl_addr "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_s_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="174" class="1005" name="zl_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zl "/>
</bind>
</comp>

<comp id="179" class="1005" name="p_01_rec_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="p_01_rec "/>
</bind>
</comp>

<comp id="184" class="1005" name="dlt_addr_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlt_addr_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="bpl_addr_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="1"/>
<pin id="191" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bpl_addr_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="tmp_35_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_36_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_37_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="212" class="1005" name="zl_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zl_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="22" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="55" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="63"><net_src comp="48" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="73"><net_src comp="67" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="38" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="43" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="85" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="89" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="78" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="123"><net_src comp="78" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="67" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="138"><net_src comp="85" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="89" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="64" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="22" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="162"><net_src comp="30" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="167"><net_src comp="93" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="172"><net_src comp="97" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="177"><net_src comp="101" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="182"><net_src comp="107" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="187"><net_src comp="48" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="192"><net_src comp="55" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="200"><net_src comp="135" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="205"><net_src comp="139" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="210"><net_src comp="143" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="215"><net_src comp="149" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="67" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: filtez : bpl | {1 2 9 10 }
	Port: filtez : dlt | {1 2 9 10 }
  - Chain level:
	State 1
		bpl_load : 1
		dlt_load : 1
	State 2
	State 3
		zl : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		p_01_rec : 1
		p_01_rec_cast : 2
		dlt_addr_1 : 3
		bpl_addr_1 : 3
		exitcond : 1
		StgValue_41 : 2
		bpl_load_1 : 4
		dlt_load_1 : 4
		tmp_34 : 1
		StgValue_45 : 2
	State 10
	State 11
		tmp_37 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    add   |    p_01_rec_fu_107   |    0    |    0    |    3    |
|          |      zl_1_fu_149     |    0    |    0    |    64   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_101      |    4    |    0    |    0    |
|          |      grp_fu_143      |    4    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   icmp   |    exitcond_fu_119   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |       tmp_fu_93      |    0    |    0    |    0    |
|   sext   |      tmp_s_fu_97     |    0    |    0    |    0    |
|          |     tmp_35_fu_135    |    0    |    0    |    0    |
|          |     tmp_36_fu_139    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   | p_01_rec_cast_fu_113 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_34_fu_125    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    8    |    0    |    69   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|bpl_addr_1_reg_189|    3   |
| bpl_addr_reg_159 |    3   |
|dlt_addr_1_reg_184|    3   |
| dlt_addr_reg_154 |    3   |
| dlt_pn_rec_reg_74|    3   |
| p_01_rec_reg_179 |    3   |
|      reg_85      |   32   |
|      reg_89      |   32   |
|  tmp_35_reg_197  |   64   |
|  tmp_36_reg_202  |   64   |
|  tmp_37_reg_207  |   64   |
|    tmp_reg_164   |   64   |
|   tmp_s_reg_169  |   64   |
|    zl1_reg_64    |   64   |
|   zl_1_reg_212   |   64   |
|    zl_reg_174    |   64   |
+------------------+--------+
|       Total      |   594  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_38 |  p0  |   4  |   3  |   12   ||    3    |
| grp_access_fu_43 |  p0  |   4  |   3  |   12   ||    3    |
|    grp_fu_101    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_101    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_143    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_143    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   280  ||  9.426  ||   134   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   69   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   134  |
|  Register |    -   |    -   |   594  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    9   |   594  |   203  |
+-----------+--------+--------+--------+--------+
