
Lenna-Bardia-MCU-Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f50  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  0800a0e0  0800a0e0  0001a0e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a50c  0800a50c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a50c  0800a50c  0001a50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a514  0800a514  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a514  0800a514  0001a514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a518  0800a518  0001a518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a51c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          0000065c  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000838  20000838  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ad4a  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038e5  00000000  00000000  0003af56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001618  00000000  00000000  0003e840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001498  00000000  00000000  0003fe58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026900  00000000  00000000  000412f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c7b2  00000000  00000000  00067bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e46e3  00000000  00000000  000843a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00168a85  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006d24  00000000  00000000  00168ad8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a0c8 	.word	0x0800a0c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800a0c8 	.word	0x0800a0c8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f52:	463b      	mov	r3, r7
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f5e:	4b21      	ldr	r3, [pc, #132]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000f60:	4a21      	ldr	r2, [pc, #132]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f62:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f64:	4b1f      	ldr	r3, [pc, #124]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000f66:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f6a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f6c:	4b1d      	ldr	r3, [pc, #116]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f72:	4b1c      	ldr	r3, [pc, #112]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f78:	4b1a      	ldr	r3, [pc, #104]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f7e:	4b19      	ldr	r3, [pc, #100]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f86:	4b17      	ldr	r3, [pc, #92]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f8c:	4b15      	ldr	r3, [pc, #84]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000f8e:	4a17      	ldr	r2, [pc, #92]	; (8000fec <MX_ADC1_Init+0xa0>)
 8000f90:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f92:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f98:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f9e:	4b11      	ldr	r3, [pc, #68]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fa6:	4b0f      	ldr	r3, [pc, #60]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fac:	480d      	ldr	r0, [pc, #52]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000fae:	f001 fe89 	bl	8002cc4 <HAL_ADC_Init>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000fb8:	f000 fc86 	bl	80018c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000fbc:	2305      	movs	r3, #5
 8000fbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc8:	463b      	mov	r3, r7
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <MX_ADC1_Init+0x98>)
 8000fce:	f001 febd 	bl	8002d4c <HAL_ADC_ConfigChannel>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fd8:	f000 fc76 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	200001f8 	.word	0x200001f8
 8000fe8:	40012000 	.word	0x40012000
 8000fec:	0f000001 	.word	0x0f000001

08000ff0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08a      	sub	sp, #40	; 0x28
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a17      	ldr	r2, [pc, #92]	; (800106c <HAL_ADC_MspInit+0x7c>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d127      	bne.n	8001062 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	613b      	str	r3, [r7, #16]
 8001016:	4b16      	ldr	r3, [pc, #88]	; (8001070 <HAL_ADC_MspInit+0x80>)
 8001018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101a:	4a15      	ldr	r2, [pc, #84]	; (8001070 <HAL_ADC_MspInit+0x80>)
 800101c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001020:	6453      	str	r3, [r2, #68]	; 0x44
 8001022:	4b13      	ldr	r3, [pc, #76]	; (8001070 <HAL_ADC_MspInit+0x80>)
 8001024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <HAL_ADC_MspInit+0x80>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	4a0e      	ldr	r2, [pc, #56]	; (8001070 <HAL_ADC_MspInit+0x80>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	6313      	str	r3, [r2, #48]	; 0x30
 800103e:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <HAL_ADC_MspInit+0x80>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Battery_ADC_Pin;
 800104a:	2320      	movs	r3, #32
 800104c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800104e:	2303      	movs	r3, #3
 8001050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Battery_ADC_GPIO_Port, &GPIO_InitStruct);
 8001056:	f107 0314 	add.w	r3, r7, #20
 800105a:	4619      	mov	r1, r3
 800105c:	4805      	ldr	r0, [pc, #20]	; (8001074 <HAL_ADC_MspInit+0x84>)
 800105e:	f002 fd5f 	bl	8003b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001062:	bf00      	nop
 8001064:	3728      	adds	r7, #40	; 0x28
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40012000 	.word	0x40012000
 8001070:	40023800 	.word	0x40023800
 8001074:	40020000 	.word	0x40020000

08001078 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800107c:	4b1f      	ldr	r3, [pc, #124]	; (80010fc <MX_ETH_Init+0x84>)
 800107e:	4a20      	ldr	r2, [pc, #128]	; (8001100 <MX_ETH_Init+0x88>)
 8001080:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001082:	4b20      	ldr	r3, [pc, #128]	; (8001104 <MX_ETH_Init+0x8c>)
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001088:	4b1e      	ldr	r3, [pc, #120]	; (8001104 <MX_ETH_Init+0x8c>)
 800108a:	2280      	movs	r2, #128	; 0x80
 800108c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800108e:	4b1d      	ldr	r3, [pc, #116]	; (8001104 <MX_ETH_Init+0x8c>)
 8001090:	22e1      	movs	r2, #225	; 0xe1
 8001092:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001094:	4b1b      	ldr	r3, [pc, #108]	; (8001104 <MX_ETH_Init+0x8c>)
 8001096:	2200      	movs	r2, #0
 8001098:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800109a:	4b1a      	ldr	r3, [pc, #104]	; (8001104 <MX_ETH_Init+0x8c>)
 800109c:	2200      	movs	r2, #0
 800109e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80010a0:	4b18      	ldr	r3, [pc, #96]	; (8001104 <MX_ETH_Init+0x8c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80010a6:	4b15      	ldr	r3, [pc, #84]	; (80010fc <MX_ETH_Init+0x84>)
 80010a8:	4a16      	ldr	r2, [pc, #88]	; (8001104 <MX_ETH_Init+0x8c>)
 80010aa:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80010ac:	4b13      	ldr	r3, [pc, #76]	; (80010fc <MX_ETH_Init+0x84>)
 80010ae:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80010b2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80010b4:	4b11      	ldr	r3, [pc, #68]	; (80010fc <MX_ETH_Init+0x84>)
 80010b6:	4a14      	ldr	r2, [pc, #80]	; (8001108 <MX_ETH_Init+0x90>)
 80010b8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80010ba:	4b10      	ldr	r3, [pc, #64]	; (80010fc <MX_ETH_Init+0x84>)
 80010bc:	4a13      	ldr	r2, [pc, #76]	; (800110c <MX_ETH_Init+0x94>)
 80010be:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80010c0:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <MX_ETH_Init+0x84>)
 80010c2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80010c6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80010c8:	480c      	ldr	r0, [pc, #48]	; (80010fc <MX_ETH_Init+0x84>)
 80010ca:	f002 fa01 	bl	80034d0 <HAL_ETH_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80010d4:	f000 fbf8 	bl	80018c8 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80010d8:	2238      	movs	r2, #56	; 0x38
 80010da:	2100      	movs	r1, #0
 80010dc:	480c      	ldr	r0, [pc, #48]	; (8001110 <MX_ETH_Init+0x98>)
 80010de:	f006 fad5 	bl	800768c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80010e2:	4b0b      	ldr	r3, [pc, #44]	; (8001110 <MX_ETH_Init+0x98>)
 80010e4:	2221      	movs	r2, #33	; 0x21
 80010e6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80010e8:	4b09      	ldr	r3, [pc, #36]	; (8001110 <MX_ETH_Init+0x98>)
 80010ea:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80010ee:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80010f0:	4b07      	ldr	r3, [pc, #28]	; (8001110 <MX_ETH_Init+0x98>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	200003b8 	.word	0x200003b8
 8001100:	40028000 	.word	0x40028000
 8001104:	20000468 	.word	0x20000468
 8001108:	200002e0 	.word	0x200002e0
 800110c:	20000240 	.word	0x20000240
 8001110:	20000380 	.word	0x20000380

08001114 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b08e      	sub	sp, #56	; 0x38
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a46      	ldr	r2, [pc, #280]	; (800124c <HAL_ETH_MspInit+0x138>)
 8001132:	4293      	cmp	r3, r2
 8001134:	f040 8085 	bne.w	8001242 <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001138:	2300      	movs	r3, #0
 800113a:	623b      	str	r3, [r7, #32]
 800113c:	4b44      	ldr	r3, [pc, #272]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 800113e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001140:	4a43      	ldr	r2, [pc, #268]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 8001142:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001146:	6313      	str	r3, [r2, #48]	; 0x30
 8001148:	4b41      	ldr	r3, [pc, #260]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 800114a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001150:	623b      	str	r3, [r7, #32]
 8001152:	6a3b      	ldr	r3, [r7, #32]
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
 8001158:	4b3d      	ldr	r3, [pc, #244]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 800115a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115c:	4a3c      	ldr	r2, [pc, #240]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 800115e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001162:	6313      	str	r3, [r2, #48]	; 0x30
 8001164:	4b3a      	ldr	r3, [pc, #232]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 8001166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001168:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800116c:	61fb      	str	r3, [r7, #28]
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	2300      	movs	r3, #0
 8001172:	61bb      	str	r3, [r7, #24]
 8001174:	4b36      	ldr	r3, [pc, #216]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 8001176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001178:	4a35      	ldr	r2, [pc, #212]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 800117a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800117e:	6313      	str	r3, [r2, #48]	; 0x30
 8001180:	4b33      	ldr	r3, [pc, #204]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001184:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001188:	61bb      	str	r3, [r7, #24]
 800118a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
 8001190:	4b2f      	ldr	r3, [pc, #188]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 8001192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001194:	4a2e      	ldr	r2, [pc, #184]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 8001196:	f043 0304 	orr.w	r3, r3, #4
 800119a:	6313      	str	r3, [r2, #48]	; 0x30
 800119c:	4b2c      	ldr	r3, [pc, #176]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 800119e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a0:	f003 0304 	and.w	r3, r3, #4
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a8:	2300      	movs	r3, #0
 80011aa:	613b      	str	r3, [r7, #16]
 80011ac:	4b28      	ldr	r3, [pc, #160]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 80011ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b0:	4a27      	ldr	r2, [pc, #156]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6313      	str	r3, [r2, #48]	; 0x30
 80011b8:	4b25      	ldr	r3, [pc, #148]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 80011ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	613b      	str	r3, [r7, #16]
 80011c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c4:	2300      	movs	r3, #0
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	4b21      	ldr	r3, [pc, #132]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 80011ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011cc:	4a20      	ldr	r2, [pc, #128]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 80011ce:	f043 0302 	orr.w	r3, r3, #2
 80011d2:	6313      	str	r3, [r2, #48]	; 0x30
 80011d4:	4b1e      	ldr	r3, [pc, #120]	; (8001250 <HAL_ETH_MspInit+0x13c>)
 80011d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d8:	f003 0302 	and.w	r3, r3, #2
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80011e0:	2332      	movs	r3, #50	; 0x32
 80011e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e4:	2302      	movs	r3, #2
 80011e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ec:	2303      	movs	r3, #3
 80011ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011f0:	230b      	movs	r3, #11
 80011f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011f8:	4619      	mov	r1, r3
 80011fa:	4816      	ldr	r0, [pc, #88]	; (8001254 <HAL_ETH_MspInit+0x140>)
 80011fc:	f002 fc90 	bl	8003b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8001200:	2386      	movs	r3, #134	; 0x86
 8001202:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001204:	2302      	movs	r3, #2
 8001206:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120c:	2303      	movs	r3, #3
 800120e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001210:	230b      	movs	r3, #11
 8001212:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001214:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001218:	4619      	mov	r1, r3
 800121a:	480f      	ldr	r0, [pc, #60]	; (8001258 <HAL_ETH_MspInit+0x144>)
 800121c:	f002 fc80 	bl	8003b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8001220:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001224:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	2302      	movs	r3, #2
 8001228:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122e:	2303      	movs	r3, #3
 8001230:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001232:	230b      	movs	r3, #11
 8001234:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001236:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800123a:	4619      	mov	r1, r3
 800123c:	4807      	ldr	r0, [pc, #28]	; (800125c <HAL_ETH_MspInit+0x148>)
 800123e:	f002 fc6f 	bl	8003b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8001242:	bf00      	nop
 8001244:	3738      	adds	r7, #56	; 0x38
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40028000 	.word	0x40028000
 8001250:	40023800 	.word	0x40023800
 8001254:	40020800 	.word	0x40020800
 8001258:	40020000 	.word	0x40020000
 800125c:	40020400 	.word	0x40020400

08001260 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08c      	sub	sp, #48	; 0x30
 8001264:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001266:	f107 031c 	add.w	r3, r7, #28
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
 8001274:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	61bb      	str	r3, [r7, #24]
 800127a:	4b5c      	ldr	r3, [pc, #368]	; (80013ec <MX_GPIO_Init+0x18c>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a5b      	ldr	r2, [pc, #364]	; (80013ec <MX_GPIO_Init+0x18c>)
 8001280:	f043 0310 	orr.w	r3, r3, #16
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b59      	ldr	r3, [pc, #356]	; (80013ec <MX_GPIO_Init+0x18c>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f003 0310 	and.w	r3, r3, #16
 800128e:	61bb      	str	r3, [r7, #24]
 8001290:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	4b55      	ldr	r3, [pc, #340]	; (80013ec <MX_GPIO_Init+0x18c>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a54      	ldr	r2, [pc, #336]	; (80013ec <MX_GPIO_Init+0x18c>)
 800129c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b52      	ldr	r3, [pc, #328]	; (80013ec <MX_GPIO_Init+0x18c>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012aa:	617b      	str	r3, [r7, #20]
 80012ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
 80012b2:	4b4e      	ldr	r3, [pc, #312]	; (80013ec <MX_GPIO_Init+0x18c>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a4d      	ldr	r2, [pc, #308]	; (80013ec <MX_GPIO_Init+0x18c>)
 80012b8:	f043 0304 	orr.w	r3, r3, #4
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b4b      	ldr	r3, [pc, #300]	; (80013ec <MX_GPIO_Init+0x18c>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0304 	and.w	r3, r3, #4
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	4b47      	ldr	r3, [pc, #284]	; (80013ec <MX_GPIO_Init+0x18c>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	4a46      	ldr	r2, [pc, #280]	; (80013ec <MX_GPIO_Init+0x18c>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	6313      	str	r3, [r2, #48]	; 0x30
 80012da:	4b44      	ldr	r3, [pc, #272]	; (80013ec <MX_GPIO_Init+0x18c>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	4b40      	ldr	r3, [pc, #256]	; (80013ec <MX_GPIO_Init+0x18c>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	4a3f      	ldr	r2, [pc, #252]	; (80013ec <MX_GPIO_Init+0x18c>)
 80012f0:	f043 0302 	orr.w	r3, r3, #2
 80012f4:	6313      	str	r3, [r2, #48]	; 0x30
 80012f6:	4b3d      	ldr	r3, [pc, #244]	; (80013ec <MX_GPIO_Init+0x18c>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	607b      	str	r3, [r7, #4]
 8001306:	4b39      	ldr	r3, [pc, #228]	; (80013ec <MX_GPIO_Init+0x18c>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	4a38      	ldr	r2, [pc, #224]	; (80013ec <MX_GPIO_Init+0x18c>)
 800130c:	f043 0308 	orr.w	r3, r3, #8
 8001310:	6313      	str	r3, [r2, #48]	; 0x30
 8001312:	4b36      	ldr	r3, [pc, #216]	; (80013ec <MX_GPIO_Init+0x18c>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	f003 0308 	and.w	r3, r3, #8
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TRIG_HC_3_Pin|TRIG_HC_4_Pin|GPIO_PIN_7|GPIO_PIN_8
 800131e:	2200      	movs	r2, #0
 8001320:	f64f 719b 	movw	r1, #65435	; 0xff9b
 8001324:	4832      	ldr	r0, [pc, #200]	; (80013f0 <MX_GPIO_Init+0x190>)
 8001326:	f002 fd97 	bl	8003e58 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|TRIG_HC_1_Pin
                          |TRIG_HC_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 800132a:	2200      	movs	r2, #0
 800132c:	f44f 6101 	mov.w	r1, #2064	; 0x810
 8001330:	4830      	ldr	r0, [pc, #192]	; (80013f4 <MX_GPIO_Init+0x194>)
 8001332:	f002 fd91 	bl	8003e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001336:	2200      	movs	r2, #0
 8001338:	f24c 0103 	movw	r1, #49155	; 0xc003
 800133c:	482e      	ldr	r0, [pc, #184]	; (80013f8 <MX_GPIO_Init+0x198>)
 800133e:	f002 fd8b 	bl	8003e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001342:	2200      	movs	r2, #0
 8001344:	f643 711b 	movw	r1, #16155	; 0x3f1b
 8001348:	482c      	ldr	r0, [pc, #176]	; (80013fc <MX_GPIO_Init+0x19c>)
 800134a:	f002 fd85 	bl	8003e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PE7 PE8
                           PE9 PE10 PE11 PE12
                           PE13 PE14 PE15 PEPin
                           PEPin */
  GPIO_InitStruct.Pin = TRIG_HC_3_Pin|TRIG_HC_4_Pin|GPIO_PIN_7|GPIO_PIN_8
 800134e:	f64f 739b 	movw	r3, #65435	; 0xff9b
 8001352:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|TRIG_HC_1_Pin
                          |TRIG_HC_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001354:	2301      	movs	r3, #1
 8001356:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135c:	2300      	movs	r3, #0
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001360:	f107 031c 	add.w	r3, r7, #28
 8001364:	4619      	mov	r1, r3
 8001366:	4822      	ldr	r0, [pc, #136]	; (80013f0 <MX_GPIO_Init+0x190>)
 8001368:	f002 fbda 	bl	8003b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA11 */
  GPIO_InitStruct.Pin = Buzzer_Pin|GPIO_PIN_11;
 800136c:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8001370:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001372:	2301      	movs	r3, #1
 8001374:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137a:	2300      	movs	r3, #0
 800137c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137e:	f107 031c 	add.w	r3, r7, #28
 8001382:	4619      	mov	r1, r3
 8001384:	481b      	ldr	r0, [pc, #108]	; (80013f4 <MX_GPIO_Init+0x194>)
 8001386:	f002 fbcb 	bl	8003b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15;
 800138a:	f24c 0303 	movw	r3, #49155	; 0xc003
 800138e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001390:	2301      	movs	r3, #1
 8001392:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001398:	2300      	movs	r3, #0
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800139c:	f107 031c 	add.w	r3, r7, #28
 80013a0:	4619      	mov	r1, r3
 80013a2:	4815      	ldr	r0, [pc, #84]	; (80013f8 <MX_GPIO_Init+0x198>)
 80013a4:	f002 fbbc 	bl	8003b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80013a8:	f643 731b 	movw	r3, #16155	; 0x3f1b
 80013ac:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|MOTOR2_B_Pin|MOTOR2_A_Pin
                          |MOTOR1_B_Pin|MOTOR1_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ae:	2301      	movs	r3, #1
 80013b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b6:	2300      	movs	r3, #0
 80013b8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ba:	f107 031c 	add.w	r3, r7, #28
 80013be:	4619      	mov	r1, r3
 80013c0:	480e      	ldr	r0, [pc, #56]	; (80013fc <MX_GPIO_Init+0x19c>)
 80013c2:	f002 fbad 	bl	8003b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80013c6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80013ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013cc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013d6:	f107 031c 	add.w	r3, r7, #28
 80013da:	4619      	mov	r1, r3
 80013dc:	4807      	ldr	r0, [pc, #28]	; (80013fc <MX_GPIO_Init+0x19c>)
 80013de:	f002 fb9f 	bl	8003b20 <HAL_GPIO_Init>

}
 80013e2:	bf00      	nop
 80013e4:	3730      	adds	r7, #48	; 0x30
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40023800 	.word	0x40023800
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40020000 	.word	0x40020000
 80013f8:	40020400 	.word	0x40020400
 80013fc:	40020c00 	.word	0x40020c00

08001400 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001404:	4b12      	ldr	r3, [pc, #72]	; (8001450 <MX_I2C1_Init+0x50>)
 8001406:	4a13      	ldr	r2, [pc, #76]	; (8001454 <MX_I2C1_Init+0x54>)
 8001408:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800140a:	4b11      	ldr	r3, [pc, #68]	; (8001450 <MX_I2C1_Init+0x50>)
 800140c:	4a12      	ldr	r2, [pc, #72]	; (8001458 <MX_I2C1_Init+0x58>)
 800140e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001410:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <MX_I2C1_Init+0x50>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001416:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <MX_I2C1_Init+0x50>)
 8001418:	2200      	movs	r2, #0
 800141a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <MX_I2C1_Init+0x50>)
 800141e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001422:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001424:	4b0a      	ldr	r3, [pc, #40]	; (8001450 <MX_I2C1_Init+0x50>)
 8001426:	2200      	movs	r2, #0
 8001428:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <MX_I2C1_Init+0x50>)
 800142c:	2200      	movs	r2, #0
 800142e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001430:	4b07      	ldr	r3, [pc, #28]	; (8001450 <MX_I2C1_Init+0x50>)
 8001432:	2200      	movs	r2, #0
 8001434:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001436:	4b06      	ldr	r3, [pc, #24]	; (8001450 <MX_I2C1_Init+0x50>)
 8001438:	2200      	movs	r2, #0
 800143a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800143c:	4804      	ldr	r0, [pc, #16]	; (8001450 <MX_I2C1_Init+0x50>)
 800143e:	f002 fd25 	bl	8003e8c <HAL_I2C_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001448:	f000 fa3e 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000470 	.word	0x20000470
 8001454:	40005400 	.word	0x40005400
 8001458:	000186a0 	.word	0x000186a0

0800145c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001460:	4b12      	ldr	r3, [pc, #72]	; (80014ac <MX_I2C3_Init+0x50>)
 8001462:	4a13      	ldr	r2, [pc, #76]	; (80014b0 <MX_I2C3_Init+0x54>)
 8001464:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001466:	4b11      	ldr	r3, [pc, #68]	; (80014ac <MX_I2C3_Init+0x50>)
 8001468:	4a12      	ldr	r2, [pc, #72]	; (80014b4 <MX_I2C3_Init+0x58>)
 800146a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800146c:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <MX_I2C3_Init+0x50>)
 800146e:	2200      	movs	r2, #0
 8001470:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001472:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <MX_I2C3_Init+0x50>)
 8001474:	2200      	movs	r2, #0
 8001476:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001478:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <MX_I2C3_Init+0x50>)
 800147a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800147e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001480:	4b0a      	ldr	r3, [pc, #40]	; (80014ac <MX_I2C3_Init+0x50>)
 8001482:	2200      	movs	r2, #0
 8001484:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001486:	4b09      	ldr	r3, [pc, #36]	; (80014ac <MX_I2C3_Init+0x50>)
 8001488:	2200      	movs	r2, #0
 800148a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800148c:	4b07      	ldr	r3, [pc, #28]	; (80014ac <MX_I2C3_Init+0x50>)
 800148e:	2200      	movs	r2, #0
 8001490:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001492:	4b06      	ldr	r3, [pc, #24]	; (80014ac <MX_I2C3_Init+0x50>)
 8001494:	2200      	movs	r2, #0
 8001496:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001498:	4804      	ldr	r0, [pc, #16]	; (80014ac <MX_I2C3_Init+0x50>)
 800149a:	f002 fcf7 	bl	8003e8c <HAL_I2C_Init>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80014a4:	f000 fa10 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	200004c4 	.word	0x200004c4
 80014b0:	40005c00 	.word	0x40005c00
 80014b4:	000186a0 	.word	0x000186a0

080014b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08c      	sub	sp, #48	; 0x30
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f107 031c 	add.w	r3, r7, #28
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a42      	ldr	r2, [pc, #264]	; (80015e0 <HAL_I2C_MspInit+0x128>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d12c      	bne.n	8001534 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	61bb      	str	r3, [r7, #24]
 80014de:	4b41      	ldr	r3, [pc, #260]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a40      	ldr	r2, [pc, #256]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 80014e4:	f043 0302 	orr.w	r3, r3, #2
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b3e      	ldr	r3, [pc, #248]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	61bb      	str	r3, [r7, #24]
 80014f4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = JET_I2C_SCL_Pin|JET_I2C_SDA_Pin;
 80014f6:	23c0      	movs	r3, #192	; 0xc0
 80014f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014fa:	2312      	movs	r3, #18
 80014fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001502:	2303      	movs	r3, #3
 8001504:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001506:	2304      	movs	r3, #4
 8001508:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150a:	f107 031c 	add.w	r3, r7, #28
 800150e:	4619      	mov	r1, r3
 8001510:	4835      	ldr	r0, [pc, #212]	; (80015e8 <HAL_I2C_MspInit+0x130>)
 8001512:	f002 fb05 	bl	8003b20 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	4b32      	ldr	r3, [pc, #200]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	4a31      	ldr	r2, [pc, #196]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 8001520:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001524:	6413      	str	r3, [r2, #64]	; 0x40
 8001526:	4b2f      	ldr	r3, [pc, #188]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800152e:	617b      	str	r3, [r7, #20]
 8001530:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001532:	e050      	b.n	80015d6 <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a2c      	ldr	r2, [pc, #176]	; (80015ec <HAL_I2C_MspInit+0x134>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d14b      	bne.n	80015d6 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	613b      	str	r3, [r7, #16]
 8001542:	4b28      	ldr	r3, [pc, #160]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a27      	ldr	r2, [pc, #156]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 8001548:	f043 0304 	orr.w	r3, r3, #4
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b25      	ldr	r3, [pc, #148]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0304 	and.w	r3, r3, #4
 8001556:	613b      	str	r3, [r7, #16]
 8001558:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	4b21      	ldr	r3, [pc, #132]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4a20      	ldr	r2, [pc, #128]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6313      	str	r3, [r2, #48]	; 0x30
 800156a:	4b1e      	ldr	r3, [pc, #120]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUS_SDA_Pin;
 8001576:	f44f 7300 	mov.w	r3, #512	; 0x200
 800157a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800157c:	2312      	movs	r3, #18
 800157e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001584:	2303      	movs	r3, #3
 8001586:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001588:	2304      	movs	r3, #4
 800158a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUS_SDA_GPIO_Port, &GPIO_InitStruct);
 800158c:	f107 031c 	add.w	r3, r7, #28
 8001590:	4619      	mov	r1, r3
 8001592:	4817      	ldr	r0, [pc, #92]	; (80015f0 <HAL_I2C_MspInit+0x138>)
 8001594:	f002 fac4 	bl	8003b20 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BUS_SCL_Pin;
 8001598:	f44f 7380 	mov.w	r3, #256	; 0x100
 800159c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800159e:	2312      	movs	r3, #18
 80015a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a6:	2303      	movs	r3, #3
 80015a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80015aa:	2304      	movs	r3, #4
 80015ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUS_SCL_GPIO_Port, &GPIO_InitStruct);
 80015ae:	f107 031c 	add.w	r3, r7, #28
 80015b2:	4619      	mov	r1, r3
 80015b4:	480f      	ldr	r0, [pc, #60]	; (80015f4 <HAL_I2C_MspInit+0x13c>)
 80015b6:	f002 fab3 	bl	8003b20 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	60bb      	str	r3, [r7, #8]
 80015be:	4b09      	ldr	r3, [pc, #36]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c2:	4a08      	ldr	r2, [pc, #32]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 80015c4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80015c8:	6413      	str	r3, [r2, #64]	; 0x40
 80015ca:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <HAL_I2C_MspInit+0x12c>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	68bb      	ldr	r3, [r7, #8]
}
 80015d6:	bf00      	nop
 80015d8:	3730      	adds	r7, #48	; 0x30
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40005400 	.word	0x40005400
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40020400 	.word	0x40020400
 80015ec:	40005c00 	.word	0x40005c00
 80015f0:	40020800 	.word	0x40020800
 80015f4:	40020000 	.word	0x40020000

080015f8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001600:	1d39      	adds	r1, r7, #4
 8001602:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001606:	2201      	movs	r2, #1
 8001608:	4803      	ldr	r0, [pc, #12]	; (8001618 <__io_putchar+0x20>)
 800160a:	f004 ffea 	bl	80065e2 <HAL_UART_Transmit>

  return ch;
 800160e:	687b      	ldr	r3, [r7, #4]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	2000079c 	.word	0x2000079c

0800161c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800161c:	b590      	push	{r4, r7, lr}
 800161e:	b087      	sub	sp, #28
 8001620:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001622:	f001 fab9 	bl	8002b98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001626:	f000 f8a7 	bl	8001778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800162a:	f7ff fe19 	bl	8001260 <MX_GPIO_Init>
  MX_ADC1_Init();
 800162e:	f7ff fc8d 	bl	8000f4c <MX_ADC1_Init>
  MX_ETH_Init();
 8001632:	f7ff fd21 	bl	8001078 <MX_ETH_Init>
  MX_I2C1_Init();
 8001636:	f7ff fee3 	bl	8001400 <MX_I2C1_Init>
  MX_I2C3_Init();
 800163a:	f7ff ff0f 	bl	800145c <MX_I2C3_Init>
  MX_SPI2_Init();
 800163e:	f000 f9a3 	bl	8001988 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001642:	f000 f9d7 	bl	80019f4 <MX_SPI3_Init>
  MX_TIM2_Init();
 8001646:	f000 fc37 	bl	8001eb8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800164a:	f000 fc89 	bl	8001f60 <MX_TIM3_Init>
  MX_TIM4_Init();
 800164e:	f000 fcdb 	bl	8002008 <MX_TIM4_Init>
  MX_TIM8_Init();
 8001652:	f000 fd55 	bl	8002100 <MX_TIM8_Init>
  MX_TIM9_Init();
 8001656:	f000 fdff 	bl	8002258 <MX_TIM9_Init>
  MX_USART1_UART_Init();
 800165a:	f001 f93f 	bl	80028dc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800165e:	f001 f967 	bl	8002930 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001662:	f000 fbd9 	bl	8001e18 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  LRL_Delay_Init();			// TIMER Initialization for Delay us
 8001666:	f001 fa13 	bl	8002a90 <LRL_Delay_Init>
  LRL_US_Init(us_front); 	// TIMER Initialization for Ultrasonics
 800166a:	4b3a      	ldr	r3, [pc, #232]	; (8001754 <main+0x138>)
 800166c:	466c      	mov	r4, sp
 800166e:	f103 0210 	add.w	r2, r3, #16
 8001672:	ca07      	ldmia	r2, {r0, r1, r2}
 8001674:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001678:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800167a:	f000 ffcf 	bl	800261c <LRL_US_Init>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800167e:	2100      	movs	r1, #0
 8001680:	4835      	ldr	r0, [pc, #212]	; (8001758 <main+0x13c>)
 8001682:	f003 fb41 	bl	8004d08 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001686:	2104      	movs	r1, #4
 8001688:	4833      	ldr	r0, [pc, #204]	; (8001758 <main+0x13c>)
 800168a:	f003 fb3d 	bl	8004d08 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800168e:	213c      	movs	r1, #60	; 0x3c
 8001690:	4832      	ldr	r0, [pc, #200]	; (800175c <main+0x140>)
 8001692:	f003 fe1f 	bl	80052d4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001696:	213c      	movs	r1, #60	; 0x3c
 8001698:	4831      	ldr	r0, [pc, #196]	; (8001760 <main+0x144>)
 800169a:	f003 fe1b 	bl	80052d4 <HAL_TIM_Encoder_Start>

  //printf("Lenna Robotics Research Lab. \r\n");
  // HAL_Delay(1000);

  uint16_t enc_temp = 0 , enc_diff = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	80fb      	strh	r3, [r7, #6]
 80016a2:	2300      	movs	r3, #0
 80016a4:	80bb      	strh	r3, [r7, #4]
  TIM2->CNT = 0;
 80016a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016aa:	2200      	movs	r2, #0
 80016ac:	625a      	str	r2, [r3, #36]	; 0x24
  TIM3->CNT = 0;
 80016ae:	4b2d      	ldr	r3, [pc, #180]	; (8001764 <main+0x148>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	625a      	str	r2, [r3, #36]	; 0x24
  encoder_tick[0] = (TIM2->CNT);
 80016b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	4b2a      	ldr	r3, [pc, #168]	; (8001768 <main+0x14c>)
 80016be:	801a      	strh	r2, [r3, #0]
  encoder_tick[1] = (TIM3->CNT);
 80016c0:	4b28      	ldr	r3, [pc, #160]	; (8001764 <main+0x148>)
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	4b28      	ldr	r3, [pc, #160]	; (8001768 <main+0x14c>)
 80016c8:	805a      	strh	r2, [r3, #2]
  HAL_UART_Receive_IT(&huart1,&input_speed, 1);
 80016ca:	2201      	movs	r2, #1
 80016cc:	4927      	ldr	r1, [pc, #156]	; (800176c <main+0x150>)
 80016ce:	4828      	ldr	r0, [pc, #160]	; (8001770 <main+0x154>)
 80016d0:	f005 f819 	bl	8006706 <HAL_UART_Receive_IT>
//		  HAL_GPIO_TogglePin(BLINK_LED_PORT, BLINK_LED_PIN);
//		  HAL_Delay(100);
//		  LRL_Motor_Speed(motor_left, 0);
//	  }

	  LRL_Motor_Speed(motor_left, -1*input_speed);
 80016d4:	4b25      	ldr	r3, [pc, #148]	; (800176c <main+0x150>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	425b      	negs	r3, r3
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	b25a      	sxtb	r2, r3
 80016de:	4b25      	ldr	r3, [pc, #148]	; (8001774 <main+0x158>)
 80016e0:	9203      	str	r2, [sp, #12]
 80016e2:	466c      	mov	r4, sp
 80016e4:	f103 0210 	add.w	r2, r3, #16
 80016e8:	ca07      	ldmia	r2, {r0, r1, r2}
 80016ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80016ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016f0:	f000 f8f0 	bl	80018d4 <LRL_Motor_Speed>
//	  HAL_Delay(1000);
//	  LRL_Motor_Speed(motor_right, 0);
//	  LRL_Motor_Speed(motor_left, 0);
//	  HAL_Delay(1000);

	  encoder_tick[0] = (TIM2->CNT);
 80016f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	4b1a      	ldr	r3, [pc, #104]	; (8001768 <main+0x14c>)
 80016fe:	801a      	strh	r2, [r3, #0]
	  encoder_tick[1] = (TIM3->CNT);
 8001700:	4b18      	ldr	r3, [pc, #96]	; (8001764 <main+0x148>)
 8001702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001704:	b29a      	uxth	r2, r3
 8001706:	4b18      	ldr	r3, [pc, #96]	; (8001768 <main+0x14c>)
 8001708:	805a      	strh	r2, [r3, #2]
//		  LRL_Motion_Control(diff_robot, 0, 0);
//		  TIM2->CNT = 0;
//		  HAL_Delay(1000);
//	  }

	  if(encoder_tick[0] - enc_temp >= 0)
 800170a:	4b17      	ldr	r3, [pc, #92]	; (8001768 <main+0x14c>)
 800170c:	881b      	ldrh	r3, [r3, #0]
 800170e:	461a      	mov	r2, r3
 8001710:	88fb      	ldrh	r3, [r7, #6]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b00      	cmp	r3, #0
 8001716:	db06      	blt.n	8001726 <main+0x10a>
	  {
		  enc_diff = encoder_tick[0] - enc_temp;
 8001718:	4b13      	ldr	r3, [pc, #76]	; (8001768 <main+0x14c>)
 800171a:	881a      	ldrh	r2, [r3, #0]
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	b29b      	uxth	r3, r3
 8001722:	80bb      	strh	r3, [r7, #4]
 8001724:	e009      	b.n	800173a <main+0x11e>
	  }
	  else
	  {
		  enc_diff = (48960 - enc_temp) + encoder_tick[0];
 8001726:	4b10      	ldr	r3, [pc, #64]	; (8001768 <main+0x14c>)
 8001728:	881a      	ldrh	r2, [r3, #0]
 800172a:	88fb      	ldrh	r3, [r7, #6]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	b29b      	uxth	r3, r3
 8001730:	f5a3 4381 	sub.w	r3, r3, #16512	; 0x4080
 8001734:	3b40      	subs	r3, #64	; 0x40
 8001736:	b29b      	uxth	r3, r3
 8001738:	80bb      	strh	r3, [r7, #4]
	  }
	  enc_temp = encoder_tick[0];
 800173a:	4b0b      	ldr	r3, [pc, #44]	; (8001768 <main+0x14c>)
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	80fb      	strh	r3, [r7, #6]
	  //HAL_Delay(1000);


//	  	sprintf(MSG, "Distance:\t %d \r\n", i);
//	  	printf(i);
	  	HAL_UART_Transmit(&huart1, (uint8_t *)&enc_diff, 2, 100);
 8001740:	1d39      	adds	r1, r7, #4
 8001742:	2364      	movs	r3, #100	; 0x64
 8001744:	2202      	movs	r2, #2
 8001746:	480a      	ldr	r0, [pc, #40]	; (8001770 <main+0x154>)
 8001748:	f004 ff4b 	bl	80065e2 <HAL_UART_Transmit>
	  	HAL_Delay(8);
 800174c:	2008      	movs	r0, #8
 800174e:	f001 fa95 	bl	8002c7c <HAL_Delay>
	  LRL_Motor_Speed(motor_left, -1*input_speed);
 8001752:	e7bf      	b.n	80016d4 <main+0xb8>
 8001754:	0800a0fc 	.word	0x0800a0fc
 8001758:	200006f4 	.word	0x200006f4
 800175c:	20000664 	.word	0x20000664
 8001760:	2000061c 	.word	0x2000061c
 8001764:	40000400 	.word	0x40000400
 8001768:	2000051c 	.word	0x2000051c
 800176c:	20000518 	.word	0x20000518
 8001770:	2000079c 	.word	0x2000079c
 8001774:	0800a0e0 	.word	0x0800a0e0

08001778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b094      	sub	sp, #80	; 0x50
 800177c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800177e:	f107 0320 	add.w	r3, r7, #32
 8001782:	2230      	movs	r2, #48	; 0x30
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f005 ff80 	bl	800768c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800178c:	f107 030c 	add.w	r3, r7, #12
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
 800179a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800179c:	2300      	movs	r3, #0
 800179e:	60bb      	str	r3, [r7, #8]
 80017a0:	4b28      	ldr	r3, [pc, #160]	; (8001844 <SystemClock_Config+0xcc>)
 80017a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a4:	4a27      	ldr	r2, [pc, #156]	; (8001844 <SystemClock_Config+0xcc>)
 80017a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017aa:	6413      	str	r3, [r2, #64]	; 0x40
 80017ac:	4b25      	ldr	r3, [pc, #148]	; (8001844 <SystemClock_Config+0xcc>)
 80017ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b4:	60bb      	str	r3, [r7, #8]
 80017b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017b8:	2300      	movs	r3, #0
 80017ba:	607b      	str	r3, [r7, #4]
 80017bc:	4b22      	ldr	r3, [pc, #136]	; (8001848 <SystemClock_Config+0xd0>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a21      	ldr	r2, [pc, #132]	; (8001848 <SystemClock_Config+0xd0>)
 80017c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017c6:	6013      	str	r3, [r2, #0]
 80017c8:	4b1f      	ldr	r3, [pc, #124]	; (8001848 <SystemClock_Config+0xd0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017d4:	2301      	movs	r3, #1
 80017d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017de:	2302      	movs	r3, #2
 80017e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80017e8:	2319      	movs	r3, #25
 80017ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017ec:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80017f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017f2:	2302      	movs	r3, #2
 80017f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017f6:	2304      	movs	r3, #4
 80017f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017fa:	f107 0320 	add.w	r3, r7, #32
 80017fe:	4618      	mov	r0, r3
 8001800:	f002 fc88 	bl	8004114 <HAL_RCC_OscConfig>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800180a:	f000 f85d 	bl	80018c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800180e:	230f      	movs	r3, #15
 8001810:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001812:	2302      	movs	r3, #2
 8001814:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001816:	2300      	movs	r3, #0
 8001818:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800181a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800181e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001820:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001824:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001826:	f107 030c 	add.w	r3, r7, #12
 800182a:	2105      	movs	r1, #5
 800182c:	4618      	mov	r0, r3
 800182e:	f002 fee9 	bl	8004604 <HAL_RCC_ClockConfig>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001838:	f000 f846 	bl	80018c8 <Error_Handler>
  }
}
 800183c:	bf00      	nop
 800183e:	3750      	adds	r7, #80	; 0x50
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40023800 	.word	0x40023800
 8001848:	40007000 	.word	0x40007000

0800184c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800184c:	b5b0      	push	{r4, r5, r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af04      	add	r7, sp, #16
 8001852:	6078      	str	r0, [r7, #4]
	// TIMER Input Capture Callback
	LRL_US_TMR_IC_ISR(htim, us_front);
 8001854:	4c07      	ldr	r4, [pc, #28]	; (8001874 <HAL_TIM_IC_CaptureCallback+0x28>)
 8001856:	466d      	mov	r5, sp
 8001858:	f104 030c 	add.w	r3, r4, #12
 800185c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800185e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001862:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f000 ff0e 	bl	8002688 <LRL_US_TMR_IC_ISR>
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bdb0      	pop	{r4, r5, r7, pc}
 8001874:	0800a0fc 	.word	0x0800a0fc

08001878 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1,&input_speed, 1);
 8001880:	2201      	movs	r2, #1
 8001882:	4904      	ldr	r1, [pc, #16]	; (8001894 <HAL_UART_RxCpltCallback+0x1c>)
 8001884:	4804      	ldr	r0, [pc, #16]	; (8001898 <HAL_UART_RxCpltCallback+0x20>)
 8001886:	f004 ff3e 	bl	8006706 <HAL_UART_Receive_IT>
}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	20000518 	.word	0x20000518
 8001898:	2000079c 	.word	0x2000079c

0800189c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800189c:	b5b0      	push	{r4, r5, r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af04      	add	r7, sp, #16
 80018a2:	6078      	str	r0, [r7, #4]
	// TIMER Overflow Callback
	LRL_US_TMR_OVF_ISR(htim, us_front);
 80018a4:	4c07      	ldr	r4, [pc, #28]	; (80018c4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80018a6:	466d      	mov	r5, sp
 80018a8:	f104 030c 	add.w	r3, r4, #12
 80018ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018ae:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80018b2:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 fec8 	bl	800264c <LRL_US_TMR_OVF_ISR>
}
 80018bc:	bf00      	nop
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bdb0      	pop	{r4, r5, r7, pc}
 80018c4:	0800a0fc 	.word	0x0800a0fc

080018c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018cc:	b672      	cpsid	i
}
 80018ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018d0:	e7fe      	b.n	80018d0 <Error_Handler+0x8>
	...

080018d4 <LRL_Motor_Speed>:
//	HAL_TIM_Encoder_Start(motor_left.TIM_ENC_Handle, TIM_CHANNEL_ALL);
//	HAL_TIM_Encoder_Start(motor_right.TIM_ENC_Handle, TIM_CHANNEL_ALL);
//}

void LRL_Motor_Speed(motor_cfgType motor, int8_t duty_cycle)
{
 80018d4:	b084      	sub	sp, #16
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	f107 0c10 	add.w	ip, r7, #16
 80018e0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	bool dir;
	uint32_t motor_pwm;

	dir = (duty_cycle >> 7) & 0x01;	// if MSB is 1 -> neg
 80018e4:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 80018e8:	11db      	asrs	r3, r3, #7
 80018ea:	b25b      	sxtb	r3, r3
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	bf14      	ite	ne
 80018f6:	2301      	movne	r3, #1
 80018f8:	2300      	moveq	r3, #0
 80018fa:	71fb      	strb	r3, [r7, #7]
	duty_cycle = abs(duty_cycle);
 80018fc:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001900:	2b00      	cmp	r3, #0
 8001902:	bfb8      	it	lt
 8001904:	425b      	neglt	r3, r3
 8001906:	b2db      	uxtb	r3, r3
 8001908:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	motor_pwm = (uint32_t) ((motor.MAX_ARR * duty_cycle) / 100);
 800190c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800190e:	f997 202c 	ldrsb.w	r2, [r7, #44]	; 0x2c
 8001912:	fb02 f303 	mul.w	r3, r2, r3
 8001916:	4a1b      	ldr	r2, [pc, #108]	; (8001984 <LRL_Motor_Speed+0xb0>)
 8001918:	fba2 2303 	umull	r2, r3, r2, r3
 800191c:	095b      	lsrs	r3, r3, #5
 800191e:	603b      	str	r3, [r7, #0]

    HAL_GPIO_WritePin(motor.MOTOR_1_GPIO, motor.MOTOR_1_PIN, !dir);
 8001920:	6938      	ldr	r0, [r7, #16]
 8001922:	8ab9      	ldrh	r1, [r7, #20]
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	f083 0301 	eor.w	r3, r3, #1
 800192a:	b2db      	uxtb	r3, r3
 800192c:	461a      	mov	r2, r3
 800192e:	f002 fa93 	bl	8003e58 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor.MOTOR_2_GPIO, motor.MOTOR_2_PIN, dir);
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	8bb9      	ldrh	r1, [r7, #28]
 8001936:	79fa      	ldrb	r2, [r7, #7]
 8001938:	4618      	mov	r0, r3
 800193a:	f002 fa8d 	bl	8003e58 <HAL_GPIO_WritePin>

    if (motor.TIM_PWM_Channel == TIM_CHANNEL_1)
 800193e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001940:	2b00      	cmp	r3, #0
 8001942:	d104      	bne.n	800194e <LRL_Motor_Speed+0x7a>
    	motor.TIM_PWM_Handle->Instance->CCR1 = motor_pwm;
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	683a      	ldr	r2, [r7, #0]
 800194a:	635a      	str	r2, [r3, #52]	; 0x34
    	motor.TIM_PWM_Handle->Instance->CCR2 = motor_pwm;
    else if (motor.TIM_PWM_Channel == TIM_CHANNEL_3)
    	motor.TIM_PWM_Handle->Instance->CCR3 = motor_pwm;
    else
    	motor.TIM_PWM_Handle->Instance->CCR4 = motor_pwm;
}
 800194c:	e013      	b.n	8001976 <LRL_Motor_Speed+0xa2>
    else if (motor.TIM_PWM_Channel == TIM_CHANNEL_2)
 800194e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001950:	2b04      	cmp	r3, #4
 8001952:	d104      	bne.n	800195e <LRL_Motor_Speed+0x8a>
    	motor.TIM_PWM_Handle->Instance->CCR2 = motor_pwm;
 8001954:	6a3b      	ldr	r3, [r7, #32]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	683a      	ldr	r2, [r7, #0]
 800195a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800195c:	e00b      	b.n	8001976 <LRL_Motor_Speed+0xa2>
    else if (motor.TIM_PWM_Channel == TIM_CHANNEL_3)
 800195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001960:	2b08      	cmp	r3, #8
 8001962:	d104      	bne.n	800196e <LRL_Motor_Speed+0x9a>
    	motor.TIM_PWM_Handle->Instance->CCR3 = motor_pwm;
 8001964:	6a3b      	ldr	r3, [r7, #32]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800196c:	e003      	b.n	8001976 <LRL_Motor_Speed+0xa2>
    	motor.TIM_PWM_Handle->Instance->CCR4 = motor_pwm;
 800196e:	6a3b      	ldr	r3, [r7, #32]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	683a      	ldr	r2, [r7, #0]
 8001974:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001980:	b004      	add	sp, #16
 8001982:	4770      	bx	lr
 8001984:	51eb851f 	.word	0x51eb851f

08001988 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800198c:	4b17      	ldr	r3, [pc, #92]	; (80019ec <MX_SPI2_Init+0x64>)
 800198e:	4a18      	ldr	r2, [pc, #96]	; (80019f0 <MX_SPI2_Init+0x68>)
 8001990:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001992:	4b16      	ldr	r3, [pc, #88]	; (80019ec <MX_SPI2_Init+0x64>)
 8001994:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001998:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800199a:	4b14      	ldr	r3, [pc, #80]	; (80019ec <MX_SPI2_Init+0x64>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80019a0:	4b12      	ldr	r3, [pc, #72]	; (80019ec <MX_SPI2_Init+0x64>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019a6:	4b11      	ldr	r3, [pc, #68]	; (80019ec <MX_SPI2_Init+0x64>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019ac:	4b0f      	ldr	r3, [pc, #60]	; (80019ec <MX_SPI2_Init+0x64>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80019b2:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <MX_SPI2_Init+0x64>)
 80019b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019b8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019ba:	4b0c      	ldr	r3, [pc, #48]	; (80019ec <MX_SPI2_Init+0x64>)
 80019bc:	2200      	movs	r2, #0
 80019be:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019c0:	4b0a      	ldr	r3, [pc, #40]	; (80019ec <MX_SPI2_Init+0x64>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019c6:	4b09      	ldr	r3, [pc, #36]	; (80019ec <MX_SPI2_Init+0x64>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019cc:	4b07      	ldr	r3, [pc, #28]	; (80019ec <MX_SPI2_Init+0x64>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80019d2:	4b06      	ldr	r3, [pc, #24]	; (80019ec <MX_SPI2_Init+0x64>)
 80019d4:	220a      	movs	r2, #10
 80019d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80019d8:	4804      	ldr	r0, [pc, #16]	; (80019ec <MX_SPI2_Init+0x64>)
 80019da:	f002 fff3 	bl	80049c4 <HAL_SPI_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80019e4:	f7ff ff70 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80019e8:	bf00      	nop
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20000520 	.word	0x20000520
 80019f0:	40003800 	.word	0x40003800

080019f4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80019f8:	4b17      	ldr	r3, [pc, #92]	; (8001a58 <MX_SPI3_Init+0x64>)
 80019fa:	4a18      	ldr	r2, [pc, #96]	; (8001a5c <MX_SPI3_Init+0x68>)
 80019fc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80019fe:	4b16      	ldr	r3, [pc, #88]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a04:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a06:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a0c:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a12:	4b11      	ldr	r3, [pc, #68]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a18:	4b0f      	ldr	r3, [pc, #60]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a1e:	4b0e      	ldr	r3, [pc, #56]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a24:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a26:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a2c:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a32:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a38:	4b07      	ldr	r3, [pc, #28]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001a3e:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a40:	220a      	movs	r2, #10
 8001a42:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001a44:	4804      	ldr	r0, [pc, #16]	; (8001a58 <MX_SPI3_Init+0x64>)
 8001a46:	f002 ffbd 	bl	80049c4 <HAL_SPI_Init>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001a50:	f7ff ff3a 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000578 	.word	0x20000578
 8001a5c:	40003c00 	.word	0x40003c00

08001a60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08c      	sub	sp, #48	; 0x30
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a68:	f107 031c 	add.w	r3, r7, #28
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	60da      	str	r2, [r3, #12]
 8001a76:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a42      	ldr	r2, [pc, #264]	; (8001b88 <HAL_SPI_MspInit+0x128>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d14b      	bne.n	8001b1a <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	61bb      	str	r3, [r7, #24]
 8001a86:	4b41      	ldr	r3, [pc, #260]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	4a40      	ldr	r2, [pc, #256]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001a8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a90:	6413      	str	r3, [r2, #64]	; 0x40
 8001a92:	4b3e      	ldr	r3, [pc, #248]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a9a:	61bb      	str	r3, [r7, #24]
 8001a9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	617b      	str	r3, [r7, #20]
 8001aa2:	4b3a      	ldr	r3, [pc, #232]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	4a39      	ldr	r2, [pc, #228]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001aa8:	f043 0304 	orr.w	r3, r3, #4
 8001aac:	6313      	str	r3, [r2, #48]	; 0x30
 8001aae:	4b37      	ldr	r3, [pc, #220]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	f003 0304 	and.w	r3, r3, #4
 8001ab6:	617b      	str	r3, [r7, #20]
 8001ab8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
 8001abe:	4b33      	ldr	r3, [pc, #204]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	4a32      	ldr	r2, [pc, #200]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001ac4:	f043 0302 	orr.w	r3, r3, #2
 8001ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aca:	4b30      	ldr	r3, [pc, #192]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	613b      	str	r3, [r7, #16]
 8001ad4:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = JET_SPI_MISO_Pin|JET_SPI_MOSI_Pin;
 8001ad6:	230c      	movs	r3, #12
 8001ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ada:	2302      	movs	r3, #2
 8001adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ae6:	2305      	movs	r3, #5
 8001ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aea:	f107 031c 	add.w	r3, r7, #28
 8001aee:	4619      	mov	r1, r3
 8001af0:	4827      	ldr	r0, [pc, #156]	; (8001b90 <HAL_SPI_MspInit+0x130>)
 8001af2:	f002 f815 	bl	8003b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = JET_SPI_SCK_Pin;
 8001af6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afc:	2302      	movs	r3, #2
 8001afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b04:	2303      	movs	r3, #3
 8001b06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b08:	2305      	movs	r3, #5
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(JET_SPI_SCK_GPIO_Port, &GPIO_InitStruct);
 8001b0c:	f107 031c 	add.w	r3, r7, #28
 8001b10:	4619      	mov	r1, r3
 8001b12:	4820      	ldr	r0, [pc, #128]	; (8001b94 <HAL_SPI_MspInit+0x134>)
 8001b14:	f002 f804 	bl	8003b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001b18:	e031      	b.n	8001b7e <HAL_SPI_MspInit+0x11e>
  else if(spiHandle->Instance==SPI3)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a1e      	ldr	r2, [pc, #120]	; (8001b98 <HAL_SPI_MspInit+0x138>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d12c      	bne.n	8001b7e <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001b24:	2300      	movs	r3, #0
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	4b18      	ldr	r3, [pc, #96]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2c:	4a17      	ldr	r2, [pc, #92]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001b2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b32:	6413      	str	r3, [r2, #64]	; 0x40
 8001b34:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b40:	2300      	movs	r3, #0
 8001b42:	60bb      	str	r3, [r7, #8]
 8001b44:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b48:	4a10      	ldr	r2, [pc, #64]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001b4a:	f043 0304 	orr.w	r3, r3, #4
 8001b4e:	6313      	str	r3, [r2, #48]	; 0x30
 8001b50:	4b0e      	ldr	r3, [pc, #56]	; (8001b8c <HAL_SPI_MspInit+0x12c>)
 8001b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001b5c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b62:	2302      	movs	r3, #2
 8001b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b66:	2300      	movs	r3, #0
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b6e:	2306      	movs	r3, #6
 8001b70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b72:	f107 031c 	add.w	r3, r7, #28
 8001b76:	4619      	mov	r1, r3
 8001b78:	4805      	ldr	r0, [pc, #20]	; (8001b90 <HAL_SPI_MspInit+0x130>)
 8001b7a:	f001 ffd1 	bl	8003b20 <HAL_GPIO_Init>
}
 8001b7e:	bf00      	nop
 8001b80:	3730      	adds	r7, #48	; 0x30
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40003800 	.word	0x40003800
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40020800 	.word	0x40020800
 8001b94:	40020400 	.word	0x40020400
 8001b98:	40003c00 	.word	0x40003c00

08001b9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
 8001ba6:	4b10      	ldr	r3, [pc, #64]	; (8001be8 <HAL_MspInit+0x4c>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	4a0f      	ldr	r2, [pc, #60]	; (8001be8 <HAL_MspInit+0x4c>)
 8001bac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	; (8001be8 <HAL_MspInit+0x4c>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bba:	607b      	str	r3, [r7, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	603b      	str	r3, [r7, #0]
 8001bc2:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <HAL_MspInit+0x4c>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	4a08      	ldr	r2, [pc, #32]	; (8001be8 <HAL_MspInit+0x4c>)
 8001bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bce:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <HAL_MspInit+0x4c>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd6:	603b      	str	r3, [r7, #0]
 8001bd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	40023800 	.word	0x40023800

08001bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bf0:	e7fe      	b.n	8001bf0 <NMI_Handler+0x4>

08001bf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bf6:	e7fe      	b.n	8001bf6 <HardFault_Handler+0x4>

08001bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bfc:	e7fe      	b.n	8001bfc <MemManage_Handler+0x4>

08001bfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c02:	e7fe      	b.n	8001c02 <BusFault_Handler+0x4>

08001c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c08:	e7fe      	b.n	8001c08 <UsageFault_Handler+0x4>

08001c0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr

08001c26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c26:	b480      	push	{r7}
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c38:	f001 f800 	bl	8002c3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c3c:	bf00      	nop
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001c44:	4802      	ldr	r0, [pc, #8]	; (8001c50 <TIM4_IRQHandler+0x10>)
 8001c46:	f003 fbd3 	bl	80053f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200006ac 	.word	0x200006ac

08001c54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c58:	4802      	ldr	r0, [pc, #8]	; (8001c64 <USART1_IRQHandler+0x10>)
 8001c5a:	f004 fd85 	bl	8006768 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	2000079c 	.word	0x2000079c

08001c68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
	return 1;
 8001c6c:	2301      	movs	r3, #1
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <_kill>:

int _kill(int pid, int sig)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c82:	f005 fcd9 	bl	8007638 <__errno>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2216      	movs	r2, #22
 8001c8a:	601a      	str	r2, [r3, #0]
	return -1;
 8001c8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <_exit>:

void _exit (int status)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff ffe7 	bl	8001c78 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001caa:	e7fe      	b.n	8001caa <_exit+0x12>

08001cac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	e00a      	b.n	8001cd4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cbe:	f3af 8000 	nop.w
 8001cc2:	4601      	mov	r1, r0
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	1c5a      	adds	r2, r3, #1
 8001cc8:	60ba      	str	r2, [r7, #8]
 8001cca:	b2ca      	uxtb	r2, r1
 8001ccc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	dbf0      	blt.n	8001cbe <_read+0x12>
	}

return len;
 8001cdc:	687b      	ldr	r3, [r7, #4]
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3718      	adds	r7, #24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b086      	sub	sp, #24
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	60f8      	str	r0, [r7, #12]
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	e009      	b.n	8001d0c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	1c5a      	adds	r2, r3, #1
 8001cfc:	60ba      	str	r2, [r7, #8]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff fc79 	bl	80015f8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	617b      	str	r3, [r7, #20]
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	dbf1      	blt.n	8001cf8 <_write+0x12>
	}
	return len;
 8001d14:	687b      	ldr	r3, [r7, #4]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <_close>:

int _close(int file)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	b083      	sub	sp, #12
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
	return -1;
 8001d26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d36:	b480      	push	{r7}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d46:	605a      	str	r2, [r3, #4]
	return 0;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <_isatty>:

int _isatty(int file)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
	return 1;
 8001d5e:	2301      	movs	r3, #1
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
	return 0;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3714      	adds	r7, #20
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
	...

08001d88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d90:	4a14      	ldr	r2, [pc, #80]	; (8001de4 <_sbrk+0x5c>)
 8001d92:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <_sbrk+0x60>)
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d9c:	4b13      	ldr	r3, [pc, #76]	; (8001dec <_sbrk+0x64>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d102      	bne.n	8001daa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da4:	4b11      	ldr	r3, [pc, #68]	; (8001dec <_sbrk+0x64>)
 8001da6:	4a12      	ldr	r2, [pc, #72]	; (8001df0 <_sbrk+0x68>)
 8001da8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001daa:	4b10      	ldr	r3, [pc, #64]	; (8001dec <_sbrk+0x64>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d207      	bcs.n	8001dc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001db8:	f005 fc3e 	bl	8007638 <__errno>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	220c      	movs	r2, #12
 8001dc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	e009      	b.n	8001ddc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc8:	4b08      	ldr	r3, [pc, #32]	; (8001dec <_sbrk+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dce:	4b07      	ldr	r3, [pc, #28]	; (8001dec <_sbrk+0x64>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	4a05      	ldr	r2, [pc, #20]	; (8001dec <_sbrk+0x64>)
 8001dd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dda:	68fb      	ldr	r3, [r7, #12]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	20020000 	.word	0x20020000
 8001de8:	00000400 	.word	0x00000400
 8001dec:	200005d0 	.word	0x200005d0
 8001df0:	20000838 	.word	0x20000838

08001df4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001df8:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <SystemInit+0x20>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dfe:	4a05      	ldr	r2, [pc, #20]	; (8001e14 <SystemInit+0x20>)
 8001e00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e1e:	f107 0308 	add.w	r3, r7, #8
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	605a      	str	r2, [r3, #4]
 8001e28:	609a      	str	r2, [r3, #8]
 8001e2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e2c:	463b      	mov	r3, r7
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e34:	4b1e      	ldr	r3, [pc, #120]	; (8001eb0 <MX_TIM1_Init+0x98>)
 8001e36:	4a1f      	ldr	r2, [pc, #124]	; (8001eb4 <MX_TIM1_Init+0x9c>)
 8001e38:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8001e3a:	4b1d      	ldr	r3, [pc, #116]	; (8001eb0 <MX_TIM1_Init+0x98>)
 8001e3c:	22a7      	movs	r2, #167	; 0xa7
 8001e3e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e40:	4b1b      	ldr	r3, [pc, #108]	; (8001eb0 <MX_TIM1_Init+0x98>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001e46:	4b1a      	ldr	r3, [pc, #104]	; (8001eb0 <MX_TIM1_Init+0x98>)
 8001e48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e4c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e4e:	4b18      	ldr	r3, [pc, #96]	; (8001eb0 <MX_TIM1_Init+0x98>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e54:	4b16      	ldr	r3, [pc, #88]	; (8001eb0 <MX_TIM1_Init+0x98>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e5a:	4b15      	ldr	r3, [pc, #84]	; (8001eb0 <MX_TIM1_Init+0x98>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e60:	4813      	ldr	r0, [pc, #76]	; (8001eb0 <MX_TIM1_Init+0x98>)
 8001e62:	f002 fe38 	bl	8004ad6 <HAL_TIM_Base_Init>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001e6c:	f7ff fd2c 	bl	80018c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e74:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e76:	f107 0308 	add.w	r3, r7, #8
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	480c      	ldr	r0, [pc, #48]	; (8001eb0 <MX_TIM1_Init+0x98>)
 8001e7e:	f003 fd1d 	bl	80058bc <HAL_TIM_ConfigClockSource>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001e88:	f7ff fd1e 	bl	80018c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e94:	463b      	mov	r3, r7
 8001e96:	4619      	mov	r1, r3
 8001e98:	4805      	ldr	r0, [pc, #20]	; (8001eb0 <MX_TIM1_Init+0x98>)
 8001e9a:	f004 fa73 	bl	8006384 <HAL_TIMEx_MasterConfigSynchronization>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001ea4:	f7ff fd10 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ea8:	bf00      	nop
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	200005d4 	.word	0x200005d4
 8001eb4:	40010000 	.word	0x40010000

08001eb8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b08c      	sub	sp, #48	; 0x30
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ebe:	f107 030c 	add.w	r3, r7, #12
 8001ec2:	2224      	movs	r2, #36	; 0x24
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f005 fbe0 	bl	800768c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ecc:	1d3b      	adds	r3, r7, #4
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ed4:	4b21      	ldr	r3, [pc, #132]	; (8001f5c <MX_TIM2_Init+0xa4>)
 8001ed6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001eda:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001edc:	4b1f      	ldr	r3, [pc, #124]	; (8001f5c <MX_TIM2_Init+0xa4>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee2:	4b1e      	ldr	r3, [pc, #120]	; (8001f5c <MX_TIM2_Init+0xa4>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 48960;
 8001ee8:	4b1c      	ldr	r3, [pc, #112]	; (8001f5c <MX_TIM2_Init+0xa4>)
 8001eea:	f64b 7240 	movw	r2, #48960	; 0xbf40
 8001eee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef0:	4b1a      	ldr	r3, [pc, #104]	; (8001f5c <MX_TIM2_Init+0xa4>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ef6:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <MX_TIM2_Init+0xa4>)
 8001ef8:	2280      	movs	r2, #128	; 0x80
 8001efa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001efc:	2303      	movs	r3, #3
 8001efe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f00:	2300      	movs	r3, #0
 8001f02:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f04:	2301      	movs	r3, #1
 8001f06:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001f0c:	230a      	movs	r3, #10
 8001f0e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f10:	2300      	movs	r3, #0
 8001f12:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f14:	2301      	movs	r3, #1
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001f1c:	230a      	movs	r3, #10
 8001f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001f20:	f107 030c 	add.w	r3, r7, #12
 8001f24:	4619      	mov	r1, r3
 8001f26:	480d      	ldr	r0, [pc, #52]	; (8001f5c <MX_TIM2_Init+0xa4>)
 8001f28:	f003 f92e 	bl	8005188 <HAL_TIM_Encoder_Init>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001f32:	f7ff fcc9 	bl	80018c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f36:	2300      	movs	r3, #0
 8001f38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f3e:	1d3b      	adds	r3, r7, #4
 8001f40:	4619      	mov	r1, r3
 8001f42:	4806      	ldr	r0, [pc, #24]	; (8001f5c <MX_TIM2_Init+0xa4>)
 8001f44:	f004 fa1e 	bl	8006384 <HAL_TIMEx_MasterConfigSynchronization>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001f4e:	f7ff fcbb 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f52:	bf00      	nop
 8001f54:	3730      	adds	r7, #48	; 0x30
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	2000061c 	.word	0x2000061c

08001f60 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b08c      	sub	sp, #48	; 0x30
 8001f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f66:	f107 030c 	add.w	r3, r7, #12
 8001f6a:	2224      	movs	r2, #36	; 0x24
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f005 fb8c 	bl	800768c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f7c:	4b20      	ldr	r3, [pc, #128]	; (8002000 <MX_TIM3_Init+0xa0>)
 8001f7e:	4a21      	ldr	r2, [pc, #132]	; (8002004 <MX_TIM3_Init+0xa4>)
 8001f80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f82:	4b1f      	ldr	r3, [pc, #124]	; (8002000 <MX_TIM3_Init+0xa0>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f88:	4b1d      	ldr	r3, [pc, #116]	; (8002000 <MX_TIM3_Init+0xa0>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 48960;
 8001f8e:	4b1c      	ldr	r3, [pc, #112]	; (8002000 <MX_TIM3_Init+0xa0>)
 8001f90:	f64b 7240 	movw	r2, #48960	; 0xbf40
 8001f94:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f96:	4b1a      	ldr	r3, [pc, #104]	; (8002000 <MX_TIM3_Init+0xa0>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f9c:	4b18      	ldr	r3, [pc, #96]	; (8002000 <MX_TIM3_Init+0xa0>)
 8001f9e:	2280      	movs	r2, #128	; 0x80
 8001fa0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001faa:	2301      	movs	r3, #1
 8001fac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001fb2:	230a      	movs	r3, #10
 8001fb4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001fc2:	230a      	movs	r3, #10
 8001fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001fc6:	f107 030c 	add.w	r3, r7, #12
 8001fca:	4619      	mov	r1, r3
 8001fcc:	480c      	ldr	r0, [pc, #48]	; (8002000 <MX_TIM3_Init+0xa0>)
 8001fce:	f003 f8db 	bl	8005188 <HAL_TIM_Encoder_Init>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001fd8:	f7ff fc76 	bl	80018c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fe4:	1d3b      	adds	r3, r7, #4
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4805      	ldr	r0, [pc, #20]	; (8002000 <MX_TIM3_Init+0xa0>)
 8001fea:	f004 f9cb 	bl	8006384 <HAL_TIMEx_MasterConfigSynchronization>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001ff4:	f7ff fc68 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ff8:	bf00      	nop
 8001ffa:	3730      	adds	r7, #48	; 0x30
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20000664 	.word	0x20000664
 8002004:	40000400 	.word	0x40000400

08002008 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08a      	sub	sp, #40	; 0x28
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800200e:	f107 0318 	add.w	r3, r7, #24
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]
 8002018:	609a      	str	r2, [r3, #8]
 800201a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201c:	f107 0310 	add.w	r3, r7, #16
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002026:	463b      	mov	r3, r7
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	605a      	str	r2, [r3, #4]
 800202e:	609a      	str	r2, [r3, #8]
 8002030:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002032:	4b31      	ldr	r3, [pc, #196]	; (80020f8 <MX_TIM4_Init+0xf0>)
 8002034:	4a31      	ldr	r2, [pc, #196]	; (80020fc <MX_TIM4_Init+0xf4>)
 8002036:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002038:	4b2f      	ldr	r3, [pc, #188]	; (80020f8 <MX_TIM4_Init+0xf0>)
 800203a:	2200      	movs	r2, #0
 800203c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800203e:	4b2e      	ldr	r3, [pc, #184]	; (80020f8 <MX_TIM4_Init+0xf0>)
 8002040:	2200      	movs	r2, #0
 8002042:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002044:	4b2c      	ldr	r3, [pc, #176]	; (80020f8 <MX_TIM4_Init+0xf0>)
 8002046:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800204a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204c:	4b2a      	ldr	r3, [pc, #168]	; (80020f8 <MX_TIM4_Init+0xf0>)
 800204e:	2200      	movs	r2, #0
 8002050:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002052:	4b29      	ldr	r3, [pc, #164]	; (80020f8 <MX_TIM4_Init+0xf0>)
 8002054:	2200      	movs	r2, #0
 8002056:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002058:	4827      	ldr	r0, [pc, #156]	; (80020f8 <MX_TIM4_Init+0xf0>)
 800205a:	f002 fd3c 	bl	8004ad6 <HAL_TIM_Base_Init>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8002064:	f7ff fc30 	bl	80018c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002068:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800206c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800206e:	f107 0318 	add.w	r3, r7, #24
 8002072:	4619      	mov	r1, r3
 8002074:	4820      	ldr	r0, [pc, #128]	; (80020f8 <MX_TIM4_Init+0xf0>)
 8002076:	f003 fc21 	bl	80058bc <HAL_TIM_ConfigClockSource>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002080:	f7ff fc22 	bl	80018c8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002084:	481c      	ldr	r0, [pc, #112]	; (80020f8 <MX_TIM4_Init+0xf0>)
 8002086:	f002 ff07 	bl	8004e98 <HAL_TIM_IC_Init>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002090:	f7ff fc1a 	bl	80018c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002094:	2300      	movs	r3, #0
 8002096:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800209c:	f107 0310 	add.w	r3, r7, #16
 80020a0:	4619      	mov	r1, r3
 80020a2:	4815      	ldr	r0, [pc, #84]	; (80020f8 <MX_TIM4_Init+0xf0>)
 80020a4:	f004 f96e 	bl	8006384 <HAL_TIMEx_MasterConfigSynchronization>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80020ae:	f7ff fc0b 	bl	80018c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80020b2:	2300      	movs	r3, #0
 80020b4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80020b6:	2301      	movs	r3, #1
 80020b8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80020ba:	2300      	movs	r3, #0
 80020bc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80020be:	2300      	movs	r3, #0
 80020c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80020c2:	463b      	mov	r3, r7
 80020c4:	2208      	movs	r2, #8
 80020c6:	4619      	mov	r1, r3
 80020c8:	480b      	ldr	r0, [pc, #44]	; (80020f8 <MX_TIM4_Init+0xf0>)
 80020ca:	f003 fa99 	bl	8005600 <HAL_TIM_IC_ConfigChannel>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 80020d4:	f7ff fbf8 	bl	80018c8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80020d8:	463b      	mov	r3, r7
 80020da:	220c      	movs	r2, #12
 80020dc:	4619      	mov	r1, r3
 80020de:	4806      	ldr	r0, [pc, #24]	; (80020f8 <MX_TIM4_Init+0xf0>)
 80020e0:	f003 fa8e 	bl	8005600 <HAL_TIM_IC_ConfigChannel>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 80020ea:	f7ff fbed 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80020ee:	bf00      	nop
 80020f0:	3728      	adds	r7, #40	; 0x28
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	200006ac 	.word	0x200006ac
 80020fc:	40000800 	.word	0x40000800

08002100 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b096      	sub	sp, #88	; 0x58
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002106:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	605a      	str	r2, [r3, #4]
 8002110:	609a      	str	r2, [r3, #8]
 8002112:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002114:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800211e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	609a      	str	r2, [r3, #8]
 800212a:	60da      	str	r2, [r3, #12]
 800212c:	611a      	str	r2, [r3, #16]
 800212e:	615a      	str	r2, [r3, #20]
 8002130:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002132:	1d3b      	adds	r3, r7, #4
 8002134:	2220      	movs	r2, #32
 8002136:	2100      	movs	r1, #0
 8002138:	4618      	mov	r0, r3
 800213a:	f005 faa7 	bl	800768c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800213e:	4b44      	ldr	r3, [pc, #272]	; (8002250 <MX_TIM8_Init+0x150>)
 8002140:	4a44      	ldr	r2, [pc, #272]	; (8002254 <MX_TIM8_Init+0x154>)
 8002142:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 8-1;
 8002144:	4b42      	ldr	r3, [pc, #264]	; (8002250 <MX_TIM8_Init+0x150>)
 8002146:	2207      	movs	r2, #7
 8002148:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214a:	4b41      	ldr	r3, [pc, #260]	; (8002250 <MX_TIM8_Init+0x150>)
 800214c:	2200      	movs	r2, #0
 800214e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 8002150:	4b3f      	ldr	r3, [pc, #252]	; (8002250 <MX_TIM8_Init+0x150>)
 8002152:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002156:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002158:	4b3d      	ldr	r3, [pc, #244]	; (8002250 <MX_TIM8_Init+0x150>)
 800215a:	2200      	movs	r2, #0
 800215c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800215e:	4b3c      	ldr	r3, [pc, #240]	; (8002250 <MX_TIM8_Init+0x150>)
 8002160:	2200      	movs	r2, #0
 8002162:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002164:	4b3a      	ldr	r3, [pc, #232]	; (8002250 <MX_TIM8_Init+0x150>)
 8002166:	2280      	movs	r2, #128	; 0x80
 8002168:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800216a:	4839      	ldr	r0, [pc, #228]	; (8002250 <MX_TIM8_Init+0x150>)
 800216c:	f002 fcb3 	bl	8004ad6 <HAL_TIM_Base_Init>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8002176:	f7ff fba7 	bl	80018c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800217a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800217e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002180:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002184:	4619      	mov	r1, r3
 8002186:	4832      	ldr	r0, [pc, #200]	; (8002250 <MX_TIM8_Init+0x150>)
 8002188:	f003 fb98 	bl	80058bc <HAL_TIM_ConfigClockSource>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002192:	f7ff fb99 	bl	80018c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002196:	482e      	ldr	r0, [pc, #184]	; (8002250 <MX_TIM8_Init+0x150>)
 8002198:	f002 fd5c 	bl	8004c54 <HAL_TIM_PWM_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80021a2:	f7ff fb91 	bl	80018c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a6:	2300      	movs	r3, #0
 80021a8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021aa:	2300      	movs	r3, #0
 80021ac:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80021ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021b2:	4619      	mov	r1, r3
 80021b4:	4826      	ldr	r0, [pc, #152]	; (8002250 <MX_TIM8_Init+0x150>)
 80021b6:	f004 f8e5 	bl	8006384 <HAL_TIMEx_MasterConfigSynchronization>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80021c0:	f7ff fb82 	bl	80018c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021c4:	2360      	movs	r3, #96	; 0x60
 80021c6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80021c8:	2300      	movs	r3, #0
 80021ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021cc:	2300      	movs	r3, #0
 80021ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80021d0:	2300      	movs	r3, #0
 80021d2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021d4:	2300      	movs	r3, #0
 80021d6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80021d8:	2300      	movs	r3, #0
 80021da:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80021dc:	2300      	movs	r3, #0
 80021de:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021e4:	2200      	movs	r2, #0
 80021e6:	4619      	mov	r1, r3
 80021e8:	4819      	ldr	r0, [pc, #100]	; (8002250 <MX_TIM8_Init+0x150>)
 80021ea:	f003 faa5 	bl	8005738 <HAL_TIM_PWM_ConfigChannel>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80021f4:	f7ff fb68 	bl	80018c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021fc:	2204      	movs	r2, #4
 80021fe:	4619      	mov	r1, r3
 8002200:	4813      	ldr	r0, [pc, #76]	; (8002250 <MX_TIM8_Init+0x150>)
 8002202:	f003 fa99 	bl	8005738 <HAL_TIM_PWM_ConfigChannel>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 800220c:	f7ff fb5c 	bl	80018c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002210:	2300      	movs	r3, #0
 8002212:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002214:	2300      	movs	r3, #0
 8002216:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002224:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002228:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800222a:	2300      	movs	r3, #0
 800222c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800222e:	1d3b      	adds	r3, r7, #4
 8002230:	4619      	mov	r1, r3
 8002232:	4807      	ldr	r0, [pc, #28]	; (8002250 <MX_TIM8_Init+0x150>)
 8002234:	f004 f922 	bl	800647c <HAL_TIMEx_ConfigBreakDeadTime>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800223e:	f7ff fb43 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002242:	4803      	ldr	r0, [pc, #12]	; (8002250 <MX_TIM8_Init+0x150>)
 8002244:	f000 f9b0 	bl	80025a8 <HAL_TIM_MspPostInit>

}
 8002248:	bf00      	nop
 800224a:	3758      	adds	r7, #88	; 0x58
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	200006f4 	.word	0x200006f4
 8002254:	40010400 	.word	0x40010400

08002258 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 800225e:	463b      	mov	r3, r7
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800226a:	4b1e      	ldr	r3, [pc, #120]	; (80022e4 <MX_TIM9_Init+0x8c>)
 800226c:	4a1e      	ldr	r2, [pc, #120]	; (80022e8 <MX_TIM9_Init+0x90>)
 800226e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8002270:	4b1c      	ldr	r3, [pc, #112]	; (80022e4 <MX_TIM9_Init+0x8c>)
 8002272:	2200      	movs	r2, #0
 8002274:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002276:	4b1b      	ldr	r3, [pc, #108]	; (80022e4 <MX_TIM9_Init+0x8c>)
 8002278:	2200      	movs	r2, #0
 800227a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 800227c:	4b19      	ldr	r3, [pc, #100]	; (80022e4 <MX_TIM9_Init+0x8c>)
 800227e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002282:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002284:	4b17      	ldr	r3, [pc, #92]	; (80022e4 <MX_TIM9_Init+0x8c>)
 8002286:	2200      	movs	r2, #0
 8002288:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800228a:	4b16      	ldr	r3, [pc, #88]	; (80022e4 <MX_TIM9_Init+0x8c>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8002290:	4814      	ldr	r0, [pc, #80]	; (80022e4 <MX_TIM9_Init+0x8c>)
 8002292:	f002 fe01 	bl	8004e98 <HAL_TIM_IC_Init>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 800229c:	f7ff fb14 	bl	80018c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80022a0:	2300      	movs	r3, #0
 80022a2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80022a4:	2301      	movs	r3, #1
 80022a6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80022a8:	2300      	movs	r3, #0
 80022aa:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80022b0:	463b      	mov	r3, r7
 80022b2:	2200      	movs	r2, #0
 80022b4:	4619      	mov	r1, r3
 80022b6:	480b      	ldr	r0, [pc, #44]	; (80022e4 <MX_TIM9_Init+0x8c>)
 80022b8:	f003 f9a2 	bl	8005600 <HAL_TIM_IC_ConfigChannel>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <MX_TIM9_Init+0x6e>
  {
    Error_Handler();
 80022c2:	f7ff fb01 	bl	80018c8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80022c6:	463b      	mov	r3, r7
 80022c8:	2204      	movs	r2, #4
 80022ca:	4619      	mov	r1, r3
 80022cc:	4805      	ldr	r0, [pc, #20]	; (80022e4 <MX_TIM9_Init+0x8c>)
 80022ce:	f003 f997 	bl	8005600 <HAL_TIM_IC_ConfigChannel>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_TIM9_Init+0x84>
  {
    Error_Handler();
 80022d8:	f7ff faf6 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80022dc:	bf00      	nop
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	2000073c 	.word	0x2000073c
 80022e8:	40014000 	.word	0x40014000

080022ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b08c      	sub	sp, #48	; 0x30
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f4:	f107 031c 	add.w	r3, r7, #28
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	60da      	str	r2, [r3, #12]
 8002302:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a31      	ldr	r2, [pc, #196]	; (80023d0 <HAL_TIM_Base_MspInit+0xe4>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d10e      	bne.n	800232c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800230e:	2300      	movs	r3, #0
 8002310:	61bb      	str	r3, [r7, #24]
 8002312:	4b30      	ldr	r3, [pc, #192]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 8002314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002316:	4a2f      	ldr	r2, [pc, #188]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 8002318:	f043 0301 	orr.w	r3, r3, #1
 800231c:	6453      	str	r3, [r2, #68]	; 0x44
 800231e:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 8002320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002322:	f003 0301 	and.w	r3, r3, #1
 8002326:	61bb      	str	r3, [r7, #24]
 8002328:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800232a:	e04d      	b.n	80023c8 <HAL_TIM_Base_MspInit+0xdc>
  else if(tim_baseHandle->Instance==TIM4)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a29      	ldr	r2, [pc, #164]	; (80023d8 <HAL_TIM_Base_MspInit+0xec>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d135      	bne.n	80023a2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	617b      	str	r3, [r7, #20]
 800233a:	4b26      	ldr	r3, [pc, #152]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 800233c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233e:	4a25      	ldr	r2, [pc, #148]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 8002340:	f043 0304 	orr.w	r3, r3, #4
 8002344:	6413      	str	r3, [r2, #64]	; 0x40
 8002346:	4b23      	ldr	r3, [pc, #140]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 8002348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234a:	f003 0304 	and.w	r3, r3, #4
 800234e:	617b      	str	r3, [r7, #20]
 8002350:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
 8002356:	4b1f      	ldr	r3, [pc, #124]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	4a1e      	ldr	r2, [pc, #120]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 800235c:	f043 0302 	orr.w	r3, r3, #2
 8002360:	6313      	str	r3, [r2, #48]	; 0x30
 8002362:	4b1c      	ldr	r3, [pc, #112]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	613b      	str	r3, [r7, #16]
 800236c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_HC_1_Pin|ECHO_HC_2_Pin;
 800236e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002374:	2302      	movs	r3, #2
 8002376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237c:	2300      	movs	r3, #0
 800237e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002380:	2302      	movs	r3, #2
 8002382:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002384:	f107 031c 	add.w	r3, r7, #28
 8002388:	4619      	mov	r1, r3
 800238a:	4814      	ldr	r0, [pc, #80]	; (80023dc <HAL_TIM_Base_MspInit+0xf0>)
 800238c:	f001 fbc8 	bl	8003b20 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002390:	2200      	movs	r2, #0
 8002392:	2100      	movs	r1, #0
 8002394:	201e      	movs	r0, #30
 8002396:	f000 ffd2 	bl	800333e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800239a:	201e      	movs	r0, #30
 800239c:	f000 ffeb 	bl	8003376 <HAL_NVIC_EnableIRQ>
}
 80023a0:	e012      	b.n	80023c8 <HAL_TIM_Base_MspInit+0xdc>
  else if(tim_baseHandle->Instance==TIM8)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a0e      	ldr	r2, [pc, #56]	; (80023e0 <HAL_TIM_Base_MspInit+0xf4>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d10d      	bne.n	80023c8 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80023ac:	2300      	movs	r3, #0
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	4b08      	ldr	r3, [pc, #32]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 80023b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b4:	4a07      	ldr	r2, [pc, #28]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 80023b6:	f043 0302 	orr.w	r3, r3, #2
 80023ba:	6453      	str	r3, [r2, #68]	; 0x44
 80023bc:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <HAL_TIM_Base_MspInit+0xe8>)
 80023be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	68fb      	ldr	r3, [r7, #12]
}
 80023c8:	bf00      	nop
 80023ca:	3730      	adds	r7, #48	; 0x30
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40010000 	.word	0x40010000
 80023d4:	40023800 	.word	0x40023800
 80023d8:	40000800 	.word	0x40000800
 80023dc:	40020400 	.word	0x40020400
 80023e0:	40010400 	.word	0x40010400

080023e4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b08c      	sub	sp, #48	; 0x30
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ec:	f107 031c 	add.w	r3, r7, #28
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	605a      	str	r2, [r3, #4]
 80023f6:	609a      	str	r2, [r3, #8]
 80023f8:	60da      	str	r2, [r3, #12]
 80023fa:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002404:	d14b      	bne.n	800249e <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	61bb      	str	r3, [r7, #24]
 800240a:	4b3f      	ldr	r3, [pc, #252]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 800240c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240e:	4a3e      	ldr	r2, [pc, #248]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	6413      	str	r3, [r2, #64]	; 0x40
 8002416:	4b3c      	ldr	r3, [pc, #240]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 8002418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	61bb      	str	r3, [r7, #24]
 8002420:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	617b      	str	r3, [r7, #20]
 8002426:	4b38      	ldr	r3, [pc, #224]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	4a37      	ldr	r2, [pc, #220]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 800242c:	f043 0301 	orr.w	r3, r3, #1
 8002430:	6313      	str	r3, [r2, #48]	; 0x30
 8002432:	4b35      	ldr	r3, [pc, #212]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	617b      	str	r3, [r7, #20]
 800243c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800243e:	2300      	movs	r3, #0
 8002440:	613b      	str	r3, [r7, #16]
 8002442:	4b31      	ldr	r3, [pc, #196]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002446:	4a30      	ldr	r2, [pc, #192]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 8002448:	f043 0302 	orr.w	r3, r3, #2
 800244c:	6313      	str	r3, [r2, #48]	; 0x30
 800244e:	4b2e      	ldr	r3, [pc, #184]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 8002450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	613b      	str	r3, [r7, #16]
 8002458:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER2_A_Pin;
 800245a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800245e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002460:	2302      	movs	r3, #2
 8002462:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002464:	2300      	movs	r3, #0
 8002466:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002468:	2300      	movs	r3, #0
 800246a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800246c:	2301      	movs	r3, #1
 800246e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENCODER2_A_GPIO_Port, &GPIO_InitStruct);
 8002470:	f107 031c 	add.w	r3, r7, #28
 8002474:	4619      	mov	r1, r3
 8002476:	4825      	ldr	r0, [pc, #148]	; (800250c <HAL_TIM_Encoder_MspInit+0x128>)
 8002478:	f001 fb52 	bl	8003b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER2_B_Pin;
 800247c:	2308      	movs	r3, #8
 800247e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002480:	2302      	movs	r3, #2
 8002482:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002484:	2300      	movs	r3, #0
 8002486:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002488:	2300      	movs	r3, #0
 800248a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800248c:	2301      	movs	r3, #1
 800248e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENCODER2_B_GPIO_Port, &GPIO_InitStruct);
 8002490:	f107 031c 	add.w	r3, r7, #28
 8002494:	4619      	mov	r1, r3
 8002496:	481e      	ldr	r0, [pc, #120]	; (8002510 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002498:	f001 fb42 	bl	8003b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800249c:	e030      	b.n	8002500 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(tim_encoderHandle->Instance==TIM3)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a1c      	ldr	r2, [pc, #112]	; (8002514 <HAL_TIM_Encoder_MspInit+0x130>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d12b      	bne.n	8002500 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024a8:	2300      	movs	r3, #0
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	4b16      	ldr	r3, [pc, #88]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 80024ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b0:	4a15      	ldr	r2, [pc, #84]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 80024b2:	f043 0302 	orr.w	r3, r3, #2
 80024b6:	6413      	str	r3, [r2, #64]	; 0x40
 80024b8:	4b13      	ldr	r3, [pc, #76]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 80024ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	60fb      	str	r3, [r7, #12]
 80024c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c4:	2300      	movs	r3, #0
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	4b0f      	ldr	r3, [pc, #60]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 80024ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024cc:	4a0e      	ldr	r2, [pc, #56]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 80024ce:	f043 0302 	orr.w	r3, r3, #2
 80024d2:	6313      	str	r3, [r2, #48]	; 0x30
 80024d4:	4b0c      	ldr	r3, [pc, #48]	; (8002508 <HAL_TIM_Encoder_MspInit+0x124>)
 80024d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	60bb      	str	r3, [r7, #8]
 80024de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER1_A_Pin|ENCODER1_B_Pin;
 80024e0:	2330      	movs	r3, #48	; 0x30
 80024e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e4:	2302      	movs	r3, #2
 80024e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ec:	2300      	movs	r3, #0
 80024ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024f0:	2302      	movs	r3, #2
 80024f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024f4:	f107 031c 	add.w	r3, r7, #28
 80024f8:	4619      	mov	r1, r3
 80024fa:	4805      	ldr	r0, [pc, #20]	; (8002510 <HAL_TIM_Encoder_MspInit+0x12c>)
 80024fc:	f001 fb10 	bl	8003b20 <HAL_GPIO_Init>
}
 8002500:	bf00      	nop
 8002502:	3730      	adds	r7, #48	; 0x30
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	40023800 	.word	0x40023800
 800250c:	40020000 	.word	0x40020000
 8002510:	40020400 	.word	0x40020400
 8002514:	40000400 	.word	0x40000400

08002518 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08a      	sub	sp, #40	; 0x28
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002520:	f107 0314 	add.w	r3, r7, #20
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	609a      	str	r2, [r3, #8]
 800252c:	60da      	str	r2, [r3, #12]
 800252e:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM9)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a19      	ldr	r2, [pc, #100]	; (800259c <HAL_TIM_IC_MspInit+0x84>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d12b      	bne.n	8002592 <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 800253a:	2300      	movs	r3, #0
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	4b18      	ldr	r3, [pc, #96]	; (80025a0 <HAL_TIM_IC_MspInit+0x88>)
 8002540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002542:	4a17      	ldr	r2, [pc, #92]	; (80025a0 <HAL_TIM_IC_MspInit+0x88>)
 8002544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002548:	6453      	str	r3, [r2, #68]	; 0x44
 800254a:	4b15      	ldr	r3, [pc, #84]	; (80025a0 <HAL_TIM_IC_MspInit+0x88>)
 800254c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002552:	613b      	str	r3, [r7, #16]
 8002554:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	60fb      	str	r3, [r7, #12]
 800255a:	4b11      	ldr	r3, [pc, #68]	; (80025a0 <HAL_TIM_IC_MspInit+0x88>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	4a10      	ldr	r2, [pc, #64]	; (80025a0 <HAL_TIM_IC_MspInit+0x88>)
 8002560:	f043 0310 	orr.w	r3, r3, #16
 8002564:	6313      	str	r3, [r2, #48]	; 0x30
 8002566:	4b0e      	ldr	r3, [pc, #56]	; (80025a0 <HAL_TIM_IC_MspInit+0x88>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	f003 0310 	and.w	r3, r3, #16
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = ECHO_HC_3_Pin|ECHO_HC_4_Pin;
 8002572:	2360      	movs	r3, #96	; 0x60
 8002574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002576:	2302      	movs	r3, #2
 8002578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257a:	2300      	movs	r3, #0
 800257c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257e:	2300      	movs	r3, #0
 8002580:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002582:	2303      	movs	r3, #3
 8002584:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	4619      	mov	r1, r3
 800258c:	4805      	ldr	r0, [pc, #20]	; (80025a4 <HAL_TIM_IC_MspInit+0x8c>)
 800258e:	f001 fac7 	bl	8003b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8002592:	bf00      	nop
 8002594:	3728      	adds	r7, #40	; 0x28
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	40014000 	.word	0x40014000
 80025a0:	40023800 	.word	0x40023800
 80025a4:	40021000 	.word	0x40021000

080025a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b088      	sub	sp, #32
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b0:	f107 030c 	add.w	r3, r7, #12
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	605a      	str	r2, [r3, #4]
 80025ba:	609a      	str	r2, [r3, #8]
 80025bc:	60da      	str	r2, [r3, #12]
 80025be:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a12      	ldr	r2, [pc, #72]	; (8002610 <HAL_TIM_MspPostInit+0x68>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d11d      	bne.n	8002606 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ca:	2300      	movs	r3, #0
 80025cc:	60bb      	str	r3, [r7, #8]
 80025ce:	4b11      	ldr	r3, [pc, #68]	; (8002614 <HAL_TIM_MspPostInit+0x6c>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d2:	4a10      	ldr	r2, [pc, #64]	; (8002614 <HAL_TIM_MspPostInit+0x6c>)
 80025d4:	f043 0304 	orr.w	r3, r3, #4
 80025d8:	6313      	str	r3, [r2, #48]	; 0x30
 80025da:	4b0e      	ldr	r3, [pc, #56]	; (8002614 <HAL_TIM_MspPostInit+0x6c>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	f003 0304 	and.w	r3, r3, #4
 80025e2:	60bb      	str	r3, [r7, #8]
 80025e4:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin|MOTOR2_PWM_Pin;
 80025e6:	23c0      	movs	r3, #192	; 0xc0
 80025e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ea:	2302      	movs	r3, #2
 80025ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f2:	2300      	movs	r3, #0
 80025f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80025f6:	2303      	movs	r3, #3
 80025f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025fa:	f107 030c 	add.w	r3, r7, #12
 80025fe:	4619      	mov	r1, r3
 8002600:	4805      	ldr	r0, [pc, #20]	; (8002618 <HAL_TIM_MspPostInit+0x70>)
 8002602:	f001 fa8d 	bl	8003b20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002606:	bf00      	nop
 8002608:	3720      	adds	r7, #32
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	40010400 	.word	0x40010400
 8002614:	40023800 	.word	0x40023800
 8002618:	40020800 	.word	0x40020800

0800261c <LRL_US_Init>:

static ultrasonic_info us_info = {0};

/* LRL Ultrasonics Functions --------------------------------------------------*/
void LRL_US_Init(ultrasonic_cfgType us)
{
 800261c:	b084      	sub	sp, #16
 800261e:	b580      	push	{r7, lr}
 8002620:	af00      	add	r7, sp, #0
 8002622:	f107 0c08 	add.w	ip, r7, #8
 8002626:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	 * WARNING:
	 * Always Remember to Start the Timer in Interrupt Mode!
	 */

	// Start the TIM generation
	HAL_TIM_Base_Start_IT(us.TIM_Handle);
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	4618      	mov	r0, r3
 800262e:	f002 faa1 	bl	8004b74 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(us.TIM_Handle, us.IC_TIM_CH);
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4611      	mov	r1, r2
 8002638:	4618      	mov	r0, r3
 800263a:	f002 fc7d 	bl	8004f38 <HAL_TIM_IC_Start_IT>
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002646:	b004      	add	sp, #16
 8002648:	4770      	bx	lr
	...

0800264c <LRL_US_TMR_OVF_ISR>:
	// One Might Also Enable the Interrupt Mode After Triggering
	// and Disable It Eventually When It is Fully Captured.
}

void LRL_US_TMR_OVF_ISR(TIM_HandleTypeDef* htim, ultrasonic_cfgType us)
{
 800264c:	b084      	sub	sp, #16
 800264e:	b480      	push	{r7}
 8002650:	b083      	sub	sp, #12
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
 8002656:	f107 0014 	add.w	r0, r7, #20
 800265a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if(htim->Instance == us.TIM_Instance)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	6a3b      	ldr	r3, [r7, #32]
 8002664:	429a      	cmp	r2, r3
 8002666:	d105      	bne.n	8002674 <LRL_US_TMR_OVF_ISR+0x28>
	{
		us_info.TMR_OVC++;
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <LRL_US_TMR_OVF_ISR+0x38>)
 800266a:	885b      	ldrh	r3, [r3, #2]
 800266c:	3301      	adds	r3, #1
 800266e:	b29a      	uxth	r2, r3
 8002670:	4b04      	ldr	r3, [pc, #16]	; (8002684 <LRL_US_TMR_OVF_ISR+0x38>)
 8002672:	805a      	strh	r2, [r3, #2]
	}
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	b004      	add	sp, #16
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	20000784 	.word	0x20000784

08002688 <LRL_US_TMR_IC_ISR>:

void LRL_US_TMR_IC_ISR(TIM_HandleTypeDef* htim, ultrasonic_cfgType us)
{
 8002688:	b084      	sub	sp, #16
 800268a:	b5b0      	push	{r4, r5, r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
 8002692:	f107 001c 	add.w	r0, r7, #28
 8002696:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if ((htim->Instance == us.TIM_Instance) && (htim->Channel == us.IC_TIM_CH))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a0:	429a      	cmp	r2, r3
 80026a2:	f040 810d 	bne.w	80028c0 <LRL_US_TMR_IC_ISR+0x238>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	7f1b      	ldrb	r3, [r3, #28]
 80026aa:	461a      	mov	r2, r3
 80026ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ae:	429a      	cmp	r2, r3
 80026b0:	f040 8106 	bne.w	80028c0 <LRL_US_TMR_IC_ISR+0x238>
	{
		if (!us_info.FIRST_CAPTURED)
 80026b4:	4b88      	ldr	r3, [pc, #544]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	f083 0301 	eor.w	r3, r3, #1
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d066      	beq.n	8002790 <LRL_US_TMR_IC_ISR+0x108>
		{
			us_info.T1 = HAL_TIM_ReadCapturedValue(htim, us.IC_TIM_CH);
 80026c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026c4:	4619      	mov	r1, r3
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f003 f9c0 	bl	8005a4c <HAL_TIM_ReadCapturedValue>
 80026cc:	4603      	mov	r3, r0
 80026ce:	4a82      	ldr	r2, [pc, #520]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80026d0:	6093      	str	r3, [r2, #8]
			us_info.FIRST_CAPTURED = 1;		// the Echo Signal is Captured
 80026d2:	4b81      	ldr	r3, [pc, #516]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80026d4:	2201      	movs	r2, #1
 80026d6:	701a      	strb	r2, [r3, #0]
			us_info.TMR_OVC = 0;			// Reset the Overflow Counter:
 80026d8:	4b7f      	ldr	r3, [pc, #508]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80026da:	2200      	movs	r2, #0
 80026dc:	805a      	strh	r2, [r3, #2]
											// this counter is used to evaluate T2
											// and time difference if it overflows
											// the Counter Period (Max. ARR)

			// Reverse the Polarity for Capturing the Incoming Signal
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 80026de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d108      	bne.n	80026f6 <LRL_US_TMR_IC_ISR+0x6e>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6a1a      	ldr	r2, [r3, #32]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 020a 	bic.w	r2, r2, #10
 80026f2:	621a      	str	r2, [r3, #32]
 80026f4:	e01f      	b.n	8002736 <LRL_US_TMR_IC_ISR+0xae>
 80026f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026f8:	2b04      	cmp	r3, #4
 80026fa:	d108      	bne.n	800270e <LRL_US_TMR_IC_ISR+0x86>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6a1b      	ldr	r3, [r3, #32]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800270a:	6213      	str	r3, [r2, #32]
 800270c:	e013      	b.n	8002736 <LRL_US_TMR_IC_ISR+0xae>
 800270e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002710:	2b08      	cmp	r3, #8
 8002712:	d108      	bne.n	8002726 <LRL_US_TMR_IC_ISR+0x9e>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6a1b      	ldr	r3, [r3, #32]
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8002722:	6213      	str	r3, [r2, #32]
 8002724:	e007      	b.n	8002736 <LRL_US_TMR_IC_ISR+0xae>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6a1b      	ldr	r3, [r3, #32]
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002734:	6213      	str	r3, [r2, #32]
 8002736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002738:	2b00      	cmp	r3, #0
 800273a:	d108      	bne.n	800274e <LRL_US_TMR_IC_ISR+0xc6>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6a1a      	ldr	r2, [r3, #32]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f042 0202 	orr.w	r2, r2, #2
 800274a:	621a      	str	r2, [r3, #32]

			// one might disable the interrupt mode after capturing the time difference.
			// if so, REMEMBER to enable it when waiting for an echo; e.g. after triggering
		}
	}
}
 800274c:	e0b8      	b.n	80028c0 <LRL_US_TMR_IC_ISR+0x238>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 800274e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002750:	2b04      	cmp	r3, #4
 8002752:	d108      	bne.n	8002766 <LRL_US_TMR_IC_ISR+0xde>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	6812      	ldr	r2, [r2, #0]
 800275e:	f043 0320 	orr.w	r3, r3, #32
 8002762:	6213      	str	r3, [r2, #32]
 8002764:	e0ac      	b.n	80028c0 <LRL_US_TMR_IC_ISR+0x238>
 8002766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002768:	2b08      	cmp	r3, #8
 800276a:	d108      	bne.n	800277e <LRL_US_TMR_IC_ISR+0xf6>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	6a1b      	ldr	r3, [r3, #32]
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	6812      	ldr	r2, [r2, #0]
 8002776:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800277a:	6213      	str	r3, [r2, #32]
 800277c:	e0a0      	b.n	80028c0 <LRL_US_TMR_IC_ISR+0x238>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6812      	ldr	r2, [r2, #0]
 8002788:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800278c:	6213      	str	r3, [r2, #32]
}
 800278e:	e097      	b.n	80028c0 <LRL_US_TMR_IC_ISR+0x238>
			us_info.T2 = HAL_TIM_ReadCapturedValue(htim, us.IC_TIM_CH);
 8002790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002792:	4619      	mov	r1, r3
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f003 f959 	bl	8005a4c <HAL_TIM_ReadCapturedValue>
 800279a:	4603      	mov	r3, r0
 800279c:	4a4e      	ldr	r2, [pc, #312]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 800279e:	60d3      	str	r3, [r2, #12]
			us_info.TMR_ARR = us.TIM_Instance->ARR; 				// Check for the ARR Value
 80027a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a4:	4a4c      	ldr	r2, [pc, #304]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80027a6:	6053      	str	r3, [r2, #4]
			us_info.T2 += (us_info.TMR_OVC * (us_info.TMR_ARR+1));	// Estimate T2 When It Overflows the ARR
 80027a8:	4b4b      	ldr	r3, [pc, #300]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80027aa:	68da      	ldr	r2, [r3, #12]
 80027ac:	4b4a      	ldr	r3, [pc, #296]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80027ae:	885b      	ldrh	r3, [r3, #2]
 80027b0:	4619      	mov	r1, r3
 80027b2:	4b49      	ldr	r3, [pc, #292]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	3301      	adds	r3, #1
 80027b8:	fb01 f303 	mul.w	r3, r1, r3
 80027bc:	4413      	add	r3, r2
 80027be:	4a46      	ldr	r2, [pc, #280]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80027c0:	60d3      	str	r3, [r2, #12]
			us_info.DIFF = us_info.T2 - us_info.T1;
 80027c2:	4b45      	ldr	r3, [pc, #276]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	4b44      	ldr	r3, [pc, #272]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	4a42      	ldr	r2, [pc, #264]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80027ce:	6113      	str	r3, [r2, #16]
			us_info.DISTANCE = ((us_info.DIFF * 0.017) / (us.TIM_CLK_MHz / us.TIM_PSC));
 80027d0:	4b41      	ldr	r3, [pc, #260]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7fd fe95 	bl	8000504 <__aeabi_ui2d>
 80027da:	a33d      	add	r3, pc, #244	; (adr r3, 80028d0 <LRL_US_TMR_IC_ISR+0x248>)
 80027dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e0:	f7fd ff0a 	bl	80005f8 <__aeabi_dmul>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	4614      	mov	r4, r2
 80027ea:	461d      	mov	r5, r3
 80027ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7fd fe85 	bl	8000504 <__aeabi_ui2d>
 80027fa:	4602      	mov	r2, r0
 80027fc:	460b      	mov	r3, r1
 80027fe:	4620      	mov	r0, r4
 8002800:	4629      	mov	r1, r5
 8002802:	f7fe f823 	bl	800084c <__aeabi_ddiv>
 8002806:	4602      	mov	r2, r0
 8002808:	460b      	mov	r3, r1
 800280a:	4610      	mov	r0, r2
 800280c:	4619      	mov	r1, r3
 800280e:	f7fe f9cb 	bl	8000ba8 <__aeabi_d2f>
 8002812:	4603      	mov	r3, r0
 8002814:	4a30      	ldr	r2, [pc, #192]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 8002816:	6153      	str	r3, [r2, #20]
			us_info.FIRST_CAPTURED = 0;		// the Echo Signal is Fully Captured
 8002818:	4b2f      	ldr	r3, [pc, #188]	; (80028d8 <LRL_US_TMR_IC_ISR+0x250>)
 800281a:	2200      	movs	r2, #0
 800281c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 800281e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002820:	2b00      	cmp	r3, #0
 8002822:	d108      	bne.n	8002836 <LRL_US_TMR_IC_ISR+0x1ae>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6a1a      	ldr	r2, [r3, #32]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 020a 	bic.w	r2, r2, #10
 8002832:	621a      	str	r2, [r3, #32]
 8002834:	e01f      	b.n	8002876 <LRL_US_TMR_IC_ISR+0x1ee>
 8002836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002838:	2b04      	cmp	r3, #4
 800283a:	d108      	bne.n	800284e <LRL_US_TMR_IC_ISR+0x1c6>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	6812      	ldr	r2, [r2, #0]
 8002846:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800284a:	6213      	str	r3, [r2, #32]
 800284c:	e013      	b.n	8002876 <LRL_US_TMR_IC_ISR+0x1ee>
 800284e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002850:	2b08      	cmp	r3, #8
 8002852:	d108      	bne.n	8002866 <LRL_US_TMR_IC_ISR+0x1de>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6812      	ldr	r2, [r2, #0]
 800285e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8002862:	6213      	str	r3, [r2, #32]
 8002864:	e007      	b.n	8002876 <LRL_US_TMR_IC_ISR+0x1ee>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6812      	ldr	r2, [r2, #0]
 8002870:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002874:	6213      	str	r3, [r2, #32]
 8002876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002878:	2b00      	cmp	r3, #0
 800287a:	d106      	bne.n	800288a <LRL_US_TMR_IC_ISR+0x202>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	6a12      	ldr	r2, [r2, #32]
 8002886:	621a      	str	r2, [r3, #32]
}
 8002888:	e01a      	b.n	80028c0 <LRL_US_TMR_IC_ISR+0x238>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 800288a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800288c:	2b04      	cmp	r3, #4
 800288e:	d106      	bne.n	800289e <LRL_US_TMR_IC_ISR+0x216>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	6812      	ldr	r2, [r2, #0]
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	6213      	str	r3, [r2, #32]
}
 800289c:	e010      	b.n	80028c0 <LRL_US_TMR_IC_ISR+0x238>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 800289e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d106      	bne.n	80028b2 <LRL_US_TMR_IC_ISR+0x22a>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	6812      	ldr	r2, [r2, #0]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	6213      	str	r3, [r2, #32]
}
 80028b0:	e006      	b.n	80028c0 <LRL_US_TMR_IC_ISR+0x238>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	6812      	ldr	r2, [r2, #0]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	6213      	str	r3, [r2, #32]
}
 80028be:	e7ff      	b.n	80028c0 <LRL_US_TMR_IC_ISR+0x238>
 80028c0:	bf00      	nop
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80028ca:	b004      	add	sp, #16
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	b020c49c 	.word	0xb020c49c
 80028d4:	3f916872 	.word	0x3f916872
 80028d8:	20000784 	.word	0x20000784

080028dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028e0:	4b11      	ldr	r3, [pc, #68]	; (8002928 <MX_USART1_UART_Init+0x4c>)
 80028e2:	4a12      	ldr	r2, [pc, #72]	; (800292c <MX_USART1_UART_Init+0x50>)
 80028e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80028e6:	4b10      	ldr	r3, [pc, #64]	; (8002928 <MX_USART1_UART_Init+0x4c>)
 80028e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028ee:	4b0e      	ldr	r3, [pc, #56]	; (8002928 <MX_USART1_UART_Init+0x4c>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028f4:	4b0c      	ldr	r3, [pc, #48]	; (8002928 <MX_USART1_UART_Init+0x4c>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028fa:	4b0b      	ldr	r3, [pc, #44]	; (8002928 <MX_USART1_UART_Init+0x4c>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002900:	4b09      	ldr	r3, [pc, #36]	; (8002928 <MX_USART1_UART_Init+0x4c>)
 8002902:	220c      	movs	r2, #12
 8002904:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002906:	4b08      	ldr	r3, [pc, #32]	; (8002928 <MX_USART1_UART_Init+0x4c>)
 8002908:	2200      	movs	r2, #0
 800290a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800290c:	4b06      	ldr	r3, [pc, #24]	; (8002928 <MX_USART1_UART_Init+0x4c>)
 800290e:	2200      	movs	r2, #0
 8002910:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002912:	4805      	ldr	r0, [pc, #20]	; (8002928 <MX_USART1_UART_Init+0x4c>)
 8002914:	f003 fe18 	bl	8006548 <HAL_UART_Init>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800291e:	f7fe ffd3 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	2000079c 	.word	0x2000079c
 800292c:	40011000 	.word	0x40011000

08002930 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002934:	4b11      	ldr	r3, [pc, #68]	; (800297c <MX_USART2_UART_Init+0x4c>)
 8002936:	4a12      	ldr	r2, [pc, #72]	; (8002980 <MX_USART2_UART_Init+0x50>)
 8002938:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800293a:	4b10      	ldr	r3, [pc, #64]	; (800297c <MX_USART2_UART_Init+0x4c>)
 800293c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002940:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002942:	4b0e      	ldr	r3, [pc, #56]	; (800297c <MX_USART2_UART_Init+0x4c>)
 8002944:	2200      	movs	r2, #0
 8002946:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002948:	4b0c      	ldr	r3, [pc, #48]	; (800297c <MX_USART2_UART_Init+0x4c>)
 800294a:	2200      	movs	r2, #0
 800294c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800294e:	4b0b      	ldr	r3, [pc, #44]	; (800297c <MX_USART2_UART_Init+0x4c>)
 8002950:	2200      	movs	r2, #0
 8002952:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002954:	4b09      	ldr	r3, [pc, #36]	; (800297c <MX_USART2_UART_Init+0x4c>)
 8002956:	220c      	movs	r2, #12
 8002958:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800295a:	4b08      	ldr	r3, [pc, #32]	; (800297c <MX_USART2_UART_Init+0x4c>)
 800295c:	2200      	movs	r2, #0
 800295e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002960:	4b06      	ldr	r3, [pc, #24]	; (800297c <MX_USART2_UART_Init+0x4c>)
 8002962:	2200      	movs	r2, #0
 8002964:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002966:	4805      	ldr	r0, [pc, #20]	; (800297c <MX_USART2_UART_Init+0x4c>)
 8002968:	f003 fdee 	bl	8006548 <HAL_UART_Init>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002972:	f7fe ffa9 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	200007e0 	.word	0x200007e0
 8002980:	40004400 	.word	0x40004400

08002984 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08c      	sub	sp, #48	; 0x30
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800298c:	f107 031c 	add.w	r3, r7, #28
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	605a      	str	r2, [r3, #4]
 8002996:	609a      	str	r2, [r3, #8]
 8002998:	60da      	str	r2, [r3, #12]
 800299a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a36      	ldr	r2, [pc, #216]	; (8002a7c <HAL_UART_MspInit+0xf8>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d135      	bne.n	8002a12 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	61bb      	str	r3, [r7, #24]
 80029aa:	4b35      	ldr	r3, [pc, #212]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 80029ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ae:	4a34      	ldr	r2, [pc, #208]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 80029b0:	f043 0310 	orr.w	r3, r3, #16
 80029b4:	6453      	str	r3, [r2, #68]	; 0x44
 80029b6:	4b32      	ldr	r3, [pc, #200]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 80029b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ba:	f003 0310 	and.w	r3, r3, #16
 80029be:	61bb      	str	r3, [r7, #24]
 80029c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029c2:	2300      	movs	r3, #0
 80029c4:	617b      	str	r3, [r7, #20]
 80029c6:	4b2e      	ldr	r3, [pc, #184]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ca:	4a2d      	ldr	r2, [pc, #180]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 80029cc:	f043 0301 	orr.w	r3, r3, #1
 80029d0:	6313      	str	r3, [r2, #48]	; 0x30
 80029d2:	4b2b      	ldr	r3, [pc, #172]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	617b      	str	r3, [r7, #20]
 80029dc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USB2Serial_TX_Pin|USB2Serial_RX_Pin;
 80029de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80029e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e4:	2302      	movs	r3, #2
 80029e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ec:	2303      	movs	r3, #3
 80029ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029f0:	2307      	movs	r3, #7
 80029f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f4:	f107 031c 	add.w	r3, r7, #28
 80029f8:	4619      	mov	r1, r3
 80029fa:	4822      	ldr	r0, [pc, #136]	; (8002a84 <HAL_UART_MspInit+0x100>)
 80029fc:	f001 f890 	bl	8003b20 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a00:	2200      	movs	r2, #0
 8002a02:	2100      	movs	r1, #0
 8002a04:	2025      	movs	r0, #37	; 0x25
 8002a06:	f000 fc9a 	bl	800333e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a0a:	2025      	movs	r0, #37	; 0x25
 8002a0c:	f000 fcb3 	bl	8003376 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a10:	e030      	b.n	8002a74 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a1c      	ldr	r2, [pc, #112]	; (8002a88 <HAL_UART_MspInit+0x104>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d12b      	bne.n	8002a74 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	613b      	str	r3, [r7, #16]
 8002a20:	4b17      	ldr	r3, [pc, #92]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	4a16      	ldr	r2, [pc, #88]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 8002a26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a2a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a2c:	4b14      	ldr	r3, [pc, #80]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	4b10      	ldr	r3, [pc, #64]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 8002a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a40:	4a0f      	ldr	r2, [pc, #60]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 8002a42:	f043 0308 	orr.w	r3, r3, #8
 8002a46:	6313      	str	r3, [r2, #48]	; 0x30
 8002a48:	4b0d      	ldr	r3, [pc, #52]	; (8002a80 <HAL_UART_MspInit+0xfc>)
 8002a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4c:	f003 0308 	and.w	r3, r3, #8
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002a54:	2360      	movs	r3, #96	; 0x60
 8002a56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a60:	2303      	movs	r3, #3
 8002a62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a64:	2307      	movs	r3, #7
 8002a66:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a68:	f107 031c 	add.w	r3, r7, #28
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4807      	ldr	r0, [pc, #28]	; (8002a8c <HAL_UART_MspInit+0x108>)
 8002a70:	f001 f856 	bl	8003b20 <HAL_GPIO_Init>
}
 8002a74:	bf00      	nop
 8002a76:	3730      	adds	r7, #48	; 0x30
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	40011000 	.word	0x40011000
 8002a80:	40023800 	.word	0x40023800
 8002a84:	40020000 	.word	0x40020000
 8002a88:	40004400 	.word	0x40004400
 8002a8c:	40020c00 	.word	0x40020c00

08002a90 <LRL_Delay_Init>:
 */

#include "utilities.h"

void LRL_Delay_Init()
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a96:	f107 0308 	add.w	r3, r7, #8
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	601a      	str	r2, [r3, #0]
 8002a9e:	605a      	str	r2, [r3, #4]
 8002aa0:	609a      	str	r2, [r3, #8]
 8002aa2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002aa4:	463b      	mov	r3, r7
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	DELAY_TIM_HANDLE.Instance = DELAY_TIM_INISTANCE;
 8002aac:	4b22      	ldr	r3, [pc, #136]	; (8002b38 <LRL_Delay_Init+0xa8>)
 8002aae:	4a23      	ldr	r2, [pc, #140]	; (8002b3c <LRL_Delay_Init+0xac>)
 8002ab0:	601a      	str	r2, [r3, #0]
	DELAY_TIM_HANDLE.Init.Prescaler = (HAL_RCC_GetHCLKFreq() / 1000000)-1;
 8002ab2:	f001 ff53 	bl	800495c <HAL_RCC_GetHCLKFreq>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	4a21      	ldr	r2, [pc, #132]	; (8002b40 <LRL_Delay_Init+0xb0>)
 8002aba:	fba2 2303 	umull	r2, r3, r2, r3
 8002abe:	0c9b      	lsrs	r3, r3, #18
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	4a1d      	ldr	r2, [pc, #116]	; (8002b38 <LRL_Delay_Init+0xa8>)
 8002ac4:	6053      	str	r3, [r2, #4]
	DELAY_TIM_HANDLE.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ac6:	4b1c      	ldr	r3, [pc, #112]	; (8002b38 <LRL_Delay_Init+0xa8>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	609a      	str	r2, [r3, #8]
	DELAY_TIM_HANDLE.Init.Period = 65535;
 8002acc:	4b1a      	ldr	r3, [pc, #104]	; (8002b38 <LRL_Delay_Init+0xa8>)
 8002ace:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ad2:	60da      	str	r2, [r3, #12]
	DELAY_TIM_HANDLE.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ad4:	4b18      	ldr	r3, [pc, #96]	; (8002b38 <LRL_Delay_Init+0xa8>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	611a      	str	r2, [r3, #16]
	DELAY_TIM_HANDLE.Init.RepetitionCounter = 0;
 8002ada:	4b17      	ldr	r3, [pc, #92]	; (8002b38 <LRL_Delay_Init+0xa8>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	615a      	str	r2, [r3, #20]
	DELAY_TIM_HANDLE.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ae0:	4b15      	ldr	r3, [pc, #84]	; (8002b38 <LRL_Delay_Init+0xa8>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&DELAY_TIM_HANDLE) != HAL_OK)
 8002ae6:	4814      	ldr	r0, [pc, #80]	; (8002b38 <LRL_Delay_Init+0xa8>)
 8002ae8:	f001 fff5 	bl	8004ad6 <HAL_TIM_Base_Init>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <LRL_Delay_Init+0x66>
	{
		Error_Handler();
 8002af2:	f7fe fee9 	bl	80018c8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002af6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002afa:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&DELAY_TIM_HANDLE, &sClockSourceConfig) != HAL_OK)
 8002afc:	f107 0308 	add.w	r3, r7, #8
 8002b00:	4619      	mov	r1, r3
 8002b02:	480d      	ldr	r0, [pc, #52]	; (8002b38 <LRL_Delay_Init+0xa8>)
 8002b04:	f002 feda 	bl	80058bc <HAL_TIM_ConfigClockSource>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <LRL_Delay_Init+0x82>
	{
		Error_Handler();
 8002b0e:	f7fe fedb 	bl	80018c8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b12:	2300      	movs	r3, #0
 8002b14:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b16:	2300      	movs	r3, #0
 8002b18:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&DELAY_TIM_HANDLE, &sMasterConfig) != HAL_OK)
 8002b1a:	463b      	mov	r3, r7
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4806      	ldr	r0, [pc, #24]	; (8002b38 <LRL_Delay_Init+0xa8>)
 8002b20:	f003 fc30 	bl	8006384 <HAL_TIMEx_MasterConfigSynchronization>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <LRL_Delay_Init+0x9e>
	{
		Error_Handler();
 8002b2a:	f7fe fecd 	bl	80018c8 <Error_Handler>
	}
}
 8002b2e:	bf00      	nop
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	200005d4 	.word	0x200005d4
 8002b3c:	40010000 	.word	0x40010000
 8002b40:	431bde83 	.word	0x431bde83

08002b44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002b44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b7c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b48:	480d      	ldr	r0, [pc, #52]	; (8002b80 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b4a:	490e      	ldr	r1, [pc, #56]	; (8002b84 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b4c:	4a0e      	ldr	r2, [pc, #56]	; (8002b88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b50:	e002      	b.n	8002b58 <LoopCopyDataInit>

08002b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b56:	3304      	adds	r3, #4

08002b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b5c:	d3f9      	bcc.n	8002b52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b5e:	4a0b      	ldr	r2, [pc, #44]	; (8002b8c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b60:	4c0b      	ldr	r4, [pc, #44]	; (8002b90 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b64:	e001      	b.n	8002b6a <LoopFillZerobss>

08002b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b68:	3204      	adds	r2, #4

08002b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b6c:	d3fb      	bcc.n	8002b66 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b6e:	f7ff f941 	bl	8001df4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b72:	f004 fd67 	bl	8007644 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b76:	f7fe fd51 	bl	800161c <main>
  bx  lr    
 8002b7a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002b7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b84:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002b88:	0800a51c 	.word	0x0800a51c
  ldr r2, =_sbss
 8002b8c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002b90:	20000838 	.word	0x20000838

08002b94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b94:	e7fe      	b.n	8002b94 <ADC_IRQHandler>
	...

08002b98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b9c:	4b0e      	ldr	r3, [pc, #56]	; (8002bd8 <HAL_Init+0x40>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a0d      	ldr	r2, [pc, #52]	; (8002bd8 <HAL_Init+0x40>)
 8002ba2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ba6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ba8:	4b0b      	ldr	r3, [pc, #44]	; (8002bd8 <HAL_Init+0x40>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a0a      	ldr	r2, [pc, #40]	; (8002bd8 <HAL_Init+0x40>)
 8002bae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bb4:	4b08      	ldr	r3, [pc, #32]	; (8002bd8 <HAL_Init+0x40>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a07      	ldr	r2, [pc, #28]	; (8002bd8 <HAL_Init+0x40>)
 8002bba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bc0:	2003      	movs	r0, #3
 8002bc2:	f000 fbb1 	bl	8003328 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bc6:	200f      	movs	r0, #15
 8002bc8:	f000 f808 	bl	8002bdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bcc:	f7fe ffe6 	bl	8001b9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023c00 	.word	0x40023c00

08002bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002be4:	4b12      	ldr	r3, [pc, #72]	; (8002c30 <HAL_InitTick+0x54>)
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	4b12      	ldr	r3, [pc, #72]	; (8002c34 <HAL_InitTick+0x58>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	4619      	mov	r1, r3
 8002bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f000 fbc9 	bl	8003392 <HAL_SYSTICK_Config>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e00e      	b.n	8002c28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2b0f      	cmp	r3, #15
 8002c0e:	d80a      	bhi.n	8002c26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c10:	2200      	movs	r2, #0
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	f04f 30ff 	mov.w	r0, #4294967295
 8002c18:	f000 fb91 	bl	800333e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c1c:	4a06      	ldr	r2, [pc, #24]	; (8002c38 <HAL_InitTick+0x5c>)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
 8002c24:	e000      	b.n	8002c28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000000 	.word	0x20000000
 8002c34:	20000008 	.word	0x20000008
 8002c38:	20000004 	.word	0x20000004

08002c3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c40:	4b06      	ldr	r3, [pc, #24]	; (8002c5c <HAL_IncTick+0x20>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	461a      	mov	r2, r3
 8002c46:	4b06      	ldr	r3, [pc, #24]	; (8002c60 <HAL_IncTick+0x24>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	4a04      	ldr	r2, [pc, #16]	; (8002c60 <HAL_IncTick+0x24>)
 8002c4e:	6013      	str	r3, [r2, #0]
}
 8002c50:	bf00      	nop
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	20000008 	.word	0x20000008
 8002c60:	20000824 	.word	0x20000824

08002c64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return uwTick;
 8002c68:	4b03      	ldr	r3, [pc, #12]	; (8002c78 <HAL_GetTick+0x14>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	20000824 	.word	0x20000824

08002c7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c84:	f7ff ffee 	bl	8002c64 <HAL_GetTick>
 8002c88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c94:	d005      	beq.n	8002ca2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c96:	4b0a      	ldr	r3, [pc, #40]	; (8002cc0 <HAL_Delay+0x44>)
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ca2:	bf00      	nop
 8002ca4:	f7ff ffde 	bl	8002c64 <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d8f7      	bhi.n	8002ca4 <HAL_Delay+0x28>
  {
  }
}
 8002cb4:	bf00      	nop
 8002cb6:	bf00      	nop
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20000008 	.word	0x20000008

08002cc4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e033      	b.n	8002d42 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d109      	bne.n	8002cf6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7fe f984 	bl	8000ff0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	f003 0310 	and.w	r3, r3, #16
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d118      	bne.n	8002d34 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d0a:	f023 0302 	bic.w	r3, r3, #2
 8002d0e:	f043 0202 	orr.w	r2, r3, #2
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 f93a 	bl	8002f90 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d26:	f023 0303 	bic.w	r3, r3, #3
 8002d2a:	f043 0201 	orr.w	r2, r3, #1
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	641a      	str	r2, [r3, #64]	; 0x40
 8002d32:	e001      	b.n	8002d38 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3710      	adds	r7, #16
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
	...

08002d4c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d101      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0x1c>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e105      	b.n	8002f74 <HAL_ADC_ConfigChannel+0x228>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2b09      	cmp	r3, #9
 8002d76:	d925      	bls.n	8002dc4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68d9      	ldr	r1, [r3, #12]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	461a      	mov	r2, r3
 8002d86:	4613      	mov	r3, r2
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	4413      	add	r3, r2
 8002d8c:	3b1e      	subs	r3, #30
 8002d8e:	2207      	movs	r2, #7
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	43da      	mvns	r2, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	400a      	ands	r2, r1
 8002d9c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	68d9      	ldr	r1, [r3, #12]
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	689a      	ldr	r2, [r3, #8]
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	4618      	mov	r0, r3
 8002db0:	4603      	mov	r3, r0
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	4403      	add	r3, r0
 8002db6:	3b1e      	subs	r3, #30
 8002db8:	409a      	lsls	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	60da      	str	r2, [r3, #12]
 8002dc2:	e022      	b.n	8002e0a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6919      	ldr	r1, [r3, #16]
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	4413      	add	r3, r2
 8002dd8:	2207      	movs	r2, #7
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	43da      	mvns	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	400a      	ands	r2, r1
 8002de6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6919      	ldr	r1, [r3, #16]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	4618      	mov	r0, r3
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	4403      	add	r3, r0
 8002e00:	409a      	lsls	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2b06      	cmp	r3, #6
 8002e10:	d824      	bhi.n	8002e5c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	3b05      	subs	r3, #5
 8002e24:	221f      	movs	r2, #31
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43da      	mvns	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	400a      	ands	r2, r1
 8002e32:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	4618      	mov	r0, r3
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	4613      	mov	r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3b05      	subs	r3, #5
 8002e4e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	635a      	str	r2, [r3, #52]	; 0x34
 8002e5a:	e04c      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b0c      	cmp	r3, #12
 8002e62:	d824      	bhi.n	8002eae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	4413      	add	r3, r2
 8002e74:	3b23      	subs	r3, #35	; 0x23
 8002e76:	221f      	movs	r2, #31
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	43da      	mvns	r2, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	400a      	ands	r2, r1
 8002e84:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	4618      	mov	r0, r3
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4413      	add	r3, r2
 8002e9e:	3b23      	subs	r3, #35	; 0x23
 8002ea0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	631a      	str	r2, [r3, #48]	; 0x30
 8002eac:	e023      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	4413      	add	r3, r2
 8002ebe:	3b41      	subs	r3, #65	; 0x41
 8002ec0:	221f      	movs	r2, #31
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	43da      	mvns	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	400a      	ands	r2, r1
 8002ece:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	4618      	mov	r0, r3
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	4413      	add	r3, r2
 8002ee8:	3b41      	subs	r3, #65	; 0x41
 8002eea:	fa00 f203 	lsl.w	r2, r0, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ef6:	4b22      	ldr	r3, [pc, #136]	; (8002f80 <HAL_ADC_ConfigChannel+0x234>)
 8002ef8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a21      	ldr	r2, [pc, #132]	; (8002f84 <HAL_ADC_ConfigChannel+0x238>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d109      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1cc>
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b12      	cmp	r3, #18
 8002f0a:	d105      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a19      	ldr	r2, [pc, #100]	; (8002f84 <HAL_ADC_ConfigChannel+0x238>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d123      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x21e>
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2b10      	cmp	r3, #16
 8002f28:	d003      	beq.n	8002f32 <HAL_ADC_ConfigChannel+0x1e6>
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2b11      	cmp	r3, #17
 8002f30:	d11b      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2b10      	cmp	r3, #16
 8002f44:	d111      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f46:	4b10      	ldr	r3, [pc, #64]	; (8002f88 <HAL_ADC_ConfigChannel+0x23c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a10      	ldr	r2, [pc, #64]	; (8002f8c <HAL_ADC_ConfigChannel+0x240>)
 8002f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f50:	0c9a      	lsrs	r2, r3, #18
 8002f52:	4613      	mov	r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4413      	add	r3, r2
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f5c:	e002      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	3b01      	subs	r3, #1
 8002f62:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1f9      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3714      	adds	r7, #20
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	40012300 	.word	0x40012300
 8002f84:	40012000 	.word	0x40012000
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	431bde83 	.word	0x431bde83

08002f90 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f98:	4b79      	ldr	r3, [pc, #484]	; (8003180 <ADC_Init+0x1f0>)
 8002f9a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	431a      	orrs	r2, r3
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6859      	ldr	r1, [r3, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	021a      	lsls	r2, r3, #8
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002fe8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6859      	ldr	r1, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689a      	ldr	r2, [r3, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800300a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6899      	ldr	r1, [r3, #8]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003022:	4a58      	ldr	r2, [pc, #352]	; (8003184 <ADC_Init+0x1f4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d022      	beq.n	800306e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003036:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6899      	ldr	r1, [r3, #8]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003058:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6899      	ldr	r1, [r3, #8]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	e00f      	b.n	800308e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800307c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800308c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f022 0202 	bic.w	r2, r2, #2
 800309c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	6899      	ldr	r1, [r3, #8]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	7e1b      	ldrb	r3, [r3, #24]
 80030a8:	005a      	lsls	r2, r3, #1
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d01b      	beq.n	80030f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80030da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6859      	ldr	r1, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e6:	3b01      	subs	r3, #1
 80030e8:	035a      	lsls	r2, r3, #13
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	605a      	str	r2, [r3, #4]
 80030f2:	e007      	b.n	8003104 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003102:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003112:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	3b01      	subs	r3, #1
 8003120:	051a      	lsls	r2, r3, #20
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003138:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6899      	ldr	r1, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003146:	025a      	lsls	r2, r3, #9
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	430a      	orrs	r2, r1
 800314e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800315e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6899      	ldr	r1, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	029a      	lsls	r2, r3, #10
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	430a      	orrs	r2, r1
 8003172:	609a      	str	r2, [r3, #8]
}
 8003174:	bf00      	nop
 8003176:	3714      	adds	r7, #20
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	40012300 	.word	0x40012300
 8003184:	0f000001 	.word	0x0f000001

08003188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003198:	4b0c      	ldr	r3, [pc, #48]	; (80031cc <__NVIC_SetPriorityGrouping+0x44>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800319e:	68ba      	ldr	r2, [r7, #8]
 80031a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031a4:	4013      	ands	r3, r2
 80031a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ba:	4a04      	ldr	r2, [pc, #16]	; (80031cc <__NVIC_SetPriorityGrouping+0x44>)
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	60d3      	str	r3, [r2, #12]
}
 80031c0:	bf00      	nop
 80031c2:	3714      	adds	r7, #20
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	e000ed00 	.word	0xe000ed00

080031d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d4:	4b04      	ldr	r3, [pc, #16]	; (80031e8 <__NVIC_GetPriorityGrouping+0x18>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	0a1b      	lsrs	r3, r3, #8
 80031da:	f003 0307 	and.w	r3, r3, #7
}
 80031de:	4618      	mov	r0, r3
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	db0b      	blt.n	8003216 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	f003 021f 	and.w	r2, r3, #31
 8003204:	4907      	ldr	r1, [pc, #28]	; (8003224 <__NVIC_EnableIRQ+0x38>)
 8003206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320a:	095b      	lsrs	r3, r3, #5
 800320c:	2001      	movs	r0, #1
 800320e:	fa00 f202 	lsl.w	r2, r0, r2
 8003212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	e000e100 	.word	0xe000e100

08003228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	6039      	str	r1, [r7, #0]
 8003232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003238:	2b00      	cmp	r3, #0
 800323a:	db0a      	blt.n	8003252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	b2da      	uxtb	r2, r3
 8003240:	490c      	ldr	r1, [pc, #48]	; (8003274 <__NVIC_SetPriority+0x4c>)
 8003242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003246:	0112      	lsls	r2, r2, #4
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	440b      	add	r3, r1
 800324c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003250:	e00a      	b.n	8003268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	b2da      	uxtb	r2, r3
 8003256:	4908      	ldr	r1, [pc, #32]	; (8003278 <__NVIC_SetPriority+0x50>)
 8003258:	79fb      	ldrb	r3, [r7, #7]
 800325a:	f003 030f 	and.w	r3, r3, #15
 800325e:	3b04      	subs	r3, #4
 8003260:	0112      	lsls	r2, r2, #4
 8003262:	b2d2      	uxtb	r2, r2
 8003264:	440b      	add	r3, r1
 8003266:	761a      	strb	r2, [r3, #24]
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	e000e100 	.word	0xe000e100
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800327c:	b480      	push	{r7}
 800327e:	b089      	sub	sp, #36	; 0x24
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f1c3 0307 	rsb	r3, r3, #7
 8003296:	2b04      	cmp	r3, #4
 8003298:	bf28      	it	cs
 800329a:	2304      	movcs	r3, #4
 800329c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	3304      	adds	r3, #4
 80032a2:	2b06      	cmp	r3, #6
 80032a4:	d902      	bls.n	80032ac <NVIC_EncodePriority+0x30>
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	3b03      	subs	r3, #3
 80032aa:	e000      	b.n	80032ae <NVIC_EncodePriority+0x32>
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b0:	f04f 32ff 	mov.w	r2, #4294967295
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43da      	mvns	r2, r3
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	401a      	ands	r2, r3
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032c4:	f04f 31ff 	mov.w	r1, #4294967295
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	fa01 f303 	lsl.w	r3, r1, r3
 80032ce:	43d9      	mvns	r1, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d4:	4313      	orrs	r3, r2
         );
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3724      	adds	r7, #36	; 0x24
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
	...

080032e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3b01      	subs	r3, #1
 80032f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032f4:	d301      	bcc.n	80032fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032f6:	2301      	movs	r3, #1
 80032f8:	e00f      	b.n	800331a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032fa:	4a0a      	ldr	r2, [pc, #40]	; (8003324 <SysTick_Config+0x40>)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3b01      	subs	r3, #1
 8003300:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003302:	210f      	movs	r1, #15
 8003304:	f04f 30ff 	mov.w	r0, #4294967295
 8003308:	f7ff ff8e 	bl	8003228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800330c:	4b05      	ldr	r3, [pc, #20]	; (8003324 <SysTick_Config+0x40>)
 800330e:	2200      	movs	r2, #0
 8003310:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003312:	4b04      	ldr	r3, [pc, #16]	; (8003324 <SysTick_Config+0x40>)
 8003314:	2207      	movs	r2, #7
 8003316:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	e000e010 	.word	0xe000e010

08003328 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f7ff ff29 	bl	8003188 <__NVIC_SetPriorityGrouping>
}
 8003336:	bf00      	nop
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800333e:	b580      	push	{r7, lr}
 8003340:	b086      	sub	sp, #24
 8003342:	af00      	add	r7, sp, #0
 8003344:	4603      	mov	r3, r0
 8003346:	60b9      	str	r1, [r7, #8]
 8003348:	607a      	str	r2, [r7, #4]
 800334a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003350:	f7ff ff3e 	bl	80031d0 <__NVIC_GetPriorityGrouping>
 8003354:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	68b9      	ldr	r1, [r7, #8]
 800335a:	6978      	ldr	r0, [r7, #20]
 800335c:	f7ff ff8e 	bl	800327c <NVIC_EncodePriority>
 8003360:	4602      	mov	r2, r0
 8003362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003366:	4611      	mov	r1, r2
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff ff5d 	bl	8003228 <__NVIC_SetPriority>
}
 800336e:	bf00      	nop
 8003370:	3718      	adds	r7, #24
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b082      	sub	sp, #8
 800337a:	af00      	add	r7, sp, #0
 800337c:	4603      	mov	r3, r0
 800337e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff ff31 	bl	80031ec <__NVIC_EnableIRQ>
}
 800338a:	bf00      	nop
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b082      	sub	sp, #8
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7ff ffa2 	bl	80032e4 <SysTick_Config>
 80033a0:	4603      	mov	r3, r0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b084      	sub	sp, #16
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033b8:	f7ff fc54 	bl	8002c64 <HAL_GetTick>
 80033bc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d008      	beq.n	80033dc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2280      	movs	r2, #128	; 0x80
 80033ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e052      	b.n	8003482 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0216 	bic.w	r2, r2, #22
 80033ea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	695a      	ldr	r2, [r3, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033fa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003400:	2b00      	cmp	r3, #0
 8003402:	d103      	bne.n	800340c <HAL_DMA_Abort+0x62>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003408:	2b00      	cmp	r3, #0
 800340a:	d007      	beq.n	800341c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 0208 	bic.w	r2, r2, #8
 800341a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0201 	bic.w	r2, r2, #1
 800342a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800342c:	e013      	b.n	8003456 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800342e:	f7ff fc19 	bl	8002c64 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b05      	cmp	r3, #5
 800343a:	d90c      	bls.n	8003456 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2220      	movs	r2, #32
 8003440:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2203      	movs	r2, #3
 8003446:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e015      	b.n	8003482 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1e4      	bne.n	800342e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003468:	223f      	movs	r2, #63	; 0x3f
 800346a:	409a      	lsls	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3710      	adds	r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d004      	beq.n	80034a8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2280      	movs	r2, #128	; 0x80
 80034a2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e00c      	b.n	80034c2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2205      	movs	r2, #5
 80034ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0201 	bic.w	r2, r2, #1
 80034be:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
	...

080034d0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e06c      	b.n	80035bc <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d106      	bne.n	80034fa <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2223      	movs	r2, #35	; 0x23
 80034f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f7fd fe0d 	bl	8001114 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	60bb      	str	r3, [r7, #8]
 80034fe:	4b31      	ldr	r3, [pc, #196]	; (80035c4 <HAL_ETH_Init+0xf4>)
 8003500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003502:	4a30      	ldr	r2, [pc, #192]	; (80035c4 <HAL_ETH_Init+0xf4>)
 8003504:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003508:	6453      	str	r3, [r2, #68]	; 0x44
 800350a:	4b2e      	ldr	r3, [pc, #184]	; (80035c4 <HAL_ETH_Init+0xf4>)
 800350c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003512:	60bb      	str	r3, [r7, #8]
 8003514:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003516:	4b2c      	ldr	r3, [pc, #176]	; (80035c8 <HAL_ETH_Init+0xf8>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	4a2b      	ldr	r2, [pc, #172]	; (80035c8 <HAL_ETH_Init+0xf8>)
 800351c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003520:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003522:	4b29      	ldr	r3, [pc, #164]	; (80035c8 <HAL_ETH_Init+0xf8>)
 8003524:	685a      	ldr	r2, [r3, #4]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	4927      	ldr	r1, [pc, #156]	; (80035c8 <HAL_ETH_Init+0xf8>)
 800352c:	4313      	orrs	r3, r2
 800352e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003530:	4b25      	ldr	r3, [pc, #148]	; (80035c8 <HAL_ETH_Init+0xf8>)
 8003532:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	6812      	ldr	r2, [r2, #0]
 8003542:	f043 0301 	orr.w	r3, r3, #1
 8003546:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800354a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800354c:	f7ff fb8a 	bl	8002c64 <HAL_GetTick>
 8003550:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003552:	e011      	b.n	8003578 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003554:	f7ff fb86 	bl	8002c64 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003562:	d909      	bls.n	8003578 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2204      	movs	r2, #4
 8003568:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	22e0      	movs	r2, #224	; 0xe0
 8003570:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e021      	b.n	80035bc <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1e4      	bne.n	8003554 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 f958 	bl	8003840 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f000 f9ff 	bl	8003994 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 fa55 	bl	8003a46 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	461a      	mov	r2, r3
 80035a2:	2100      	movs	r1, #0
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f9bd 	bl	8003924 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2210      	movs	r2, #16
 80035b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3710      	adds	r7, #16
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	40023800 	.word	0x40023800
 80035c8:	40013800 	.word	0x40013800

080035cc <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	4b51      	ldr	r3, [pc, #324]	; (8003728 <ETH_SetMACConfig+0x15c>)
 80035e2:	4013      	ands	r3, r2
 80035e4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	7c1b      	ldrb	r3, [r3, #16]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d102      	bne.n	80035f4 <ETH_SetMACConfig+0x28>
 80035ee:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80035f2:	e000      	b.n	80035f6 <ETH_SetMACConfig+0x2a>
 80035f4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	7c5b      	ldrb	r3, [r3, #17]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d102      	bne.n	8003604 <ETH_SetMACConfig+0x38>
 80035fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003602:	e000      	b.n	8003606 <ETH_SetMACConfig+0x3a>
 8003604:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003606:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800360c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	7fdb      	ldrb	r3, [r3, #31]
 8003612:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003614:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800361a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	7f92      	ldrb	r2, [r2, #30]
 8003620:	2a00      	cmp	r2, #0
 8003622:	d102      	bne.n	800362a <ETH_SetMACConfig+0x5e>
 8003624:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003628:	e000      	b.n	800362c <ETH_SetMACConfig+0x60>
 800362a:	2200      	movs	r2, #0
                        macconf->Speed |
 800362c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	7f1b      	ldrb	r3, [r3, #28]
 8003632:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003634:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800363a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	791b      	ldrb	r3, [r3, #4]
 8003640:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003642:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003644:	683a      	ldr	r2, [r7, #0]
 8003646:	f892 2020 	ldrb.w	r2, [r2, #32]
 800364a:	2a00      	cmp	r2, #0
 800364c:	d102      	bne.n	8003654 <ETH_SetMACConfig+0x88>
 800364e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003652:	e000      	b.n	8003656 <ETH_SetMACConfig+0x8a>
 8003654:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003656:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	7bdb      	ldrb	r3, [r3, #15]
 800365c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800365e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003664:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800366c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800366e:	4313      	orrs	r3, r2
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	4313      	orrs	r3, r2
 8003674:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003686:	2001      	movs	r0, #1
 8003688:	f7ff faf8 	bl	8002c7c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68fa      	ldr	r2, [r7, #12]
 8003692:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	f64f 7341 	movw	r3, #65345	; 0xff41
 80036a2:	4013      	ands	r3, r2
 80036a4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036aa:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80036ac:	683a      	ldr	r2, [r7, #0]
 80036ae:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80036b2:	2a00      	cmp	r2, #0
 80036b4:	d101      	bne.n	80036ba <ETH_SetMACConfig+0xee>
 80036b6:	2280      	movs	r2, #128	; 0x80
 80036b8:	e000      	b.n	80036bc <ETH_SetMACConfig+0xf0>
 80036ba:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80036bc:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80036c2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80036ca:	2a01      	cmp	r2, #1
 80036cc:	d101      	bne.n	80036d2 <ETH_SetMACConfig+0x106>
 80036ce:	2208      	movs	r2, #8
 80036d0:	e000      	b.n	80036d4 <ETH_SetMACConfig+0x108>
 80036d2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80036d4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80036dc:	2a01      	cmp	r2, #1
 80036de:	d101      	bne.n	80036e4 <ETH_SetMACConfig+0x118>
 80036e0:	2204      	movs	r2, #4
 80036e2:	e000      	b.n	80036e6 <ETH_SetMACConfig+0x11a>
 80036e4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80036e6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80036ee:	2a01      	cmp	r2, #1
 80036f0:	d101      	bne.n	80036f6 <ETH_SetMACConfig+0x12a>
 80036f2:	2202      	movs	r2, #2
 80036f4:	e000      	b.n	80036f8 <ETH_SetMACConfig+0x12c>
 80036f6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80036f8:	4313      	orrs	r3, r2
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003710:	2001      	movs	r0, #1
 8003712:	f7ff fab3 	bl	8002c7c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	619a      	str	r2, [r3, #24]
}
 800371e:	bf00      	nop
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	ff20810f 	.word	0xff20810f

0800372c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800373e:	699b      	ldr	r3, [r3, #24]
 8003740:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003742:	68fa      	ldr	r2, [r7, #12]
 8003744:	4b3d      	ldr	r3, [pc, #244]	; (800383c <ETH_SetDMAConfig+0x110>)
 8003746:	4013      	ands	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	7b1b      	ldrb	r3, [r3, #12]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d102      	bne.n	8003758 <ETH_SetDMAConfig+0x2c>
 8003752:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003756:	e000      	b.n	800375a <ETH_SetDMAConfig+0x2e>
 8003758:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	7b5b      	ldrb	r3, [r3, #13]
 800375e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003760:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003762:	683a      	ldr	r2, [r7, #0]
 8003764:	7f52      	ldrb	r2, [r2, #29]
 8003766:	2a00      	cmp	r2, #0
 8003768:	d102      	bne.n	8003770 <ETH_SetDMAConfig+0x44>
 800376a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800376e:	e000      	b.n	8003772 <ETH_SetDMAConfig+0x46>
 8003770:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003772:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	7b9b      	ldrb	r3, [r3, #14]
 8003778:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800377a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003780:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	7f1b      	ldrb	r3, [r3, #28]
 8003786:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003788:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	7f9b      	ldrb	r3, [r3, #30]
 800378e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003790:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003796:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800379e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80037a0:	4313      	orrs	r3, r2
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037b0:	461a      	mov	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80037c2:	2001      	movs	r0, #1
 80037c4:	f7ff fa5a 	bl	8002c7c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037d0:	461a      	mov	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	791b      	ldrb	r3, [r3, #4]
 80037da:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80037e0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80037e6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80037ec:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037f4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80037f6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037fc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80037fe:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003804:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	6812      	ldr	r2, [r2, #0]
 800380a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800380e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003812:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003820:	2001      	movs	r0, #1
 8003822:	f7ff fa2b 	bl	8002c7c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800382e:	461a      	mov	r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6013      	str	r3, [r2, #0]
}
 8003834:	bf00      	nop
 8003836:	3710      	adds	r7, #16
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	f8de3f23 	.word	0xf8de3f23

08003840 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b0a6      	sub	sp, #152	; 0x98
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003848:	2301      	movs	r3, #1
 800384a:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 800384e:	2301      	movs	r3, #1
 8003850:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003854:	2300      	movs	r3, #0
 8003856:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003858:	2300      	movs	r3, #0
 800385a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800385e:	2301      	movs	r3, #1
 8003860:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003864:	2300      	movs	r3, #0
 8003866:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800386a:	2301      	movs	r3, #1
 800386c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003870:	2300      	movs	r3, #0
 8003872:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003876:	2300      	movs	r3, #0
 8003878:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800387c:	2300      	movs	r3, #0
 800387e:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003880:	2300      	movs	r3, #0
 8003882:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003886:	2300      	movs	r3, #0
 8003888:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800388a:	2300      	movs	r3, #0
 800388c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003890:	2300      	movs	r3, #0
 8003892:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003896:	2300      	movs	r3, #0
 8003898:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800389c:	2300      	movs	r3, #0
 800389e:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80038a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80038a6:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80038a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80038ae:	2300      	movs	r3, #0
 80038b0:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80038b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80038b8:	4619      	mov	r1, r3
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f7ff fe86 	bl	80035cc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80038c0:	2301      	movs	r3, #1
 80038c2:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80038c4:	2301      	movs	r3, #1
 80038c6:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80038c8:	2301      	movs	r3, #1
 80038ca:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80038ce:	2301      	movs	r3, #1
 80038d0:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80038d2:	2300      	movs	r3, #0
 80038d4:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80038d6:	2300      	movs	r3, #0
 80038d8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80038dc:	2300      	movs	r3, #0
 80038de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80038e2:	2300      	movs	r3, #0
 80038e4:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80038e6:	2301      	movs	r3, #1
 80038e8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80038ec:	2301      	movs	r3, #1
 80038ee:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80038f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038f4:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80038f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80038fa:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80038fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003900:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003902:	2301      	movs	r3, #1
 8003904:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003908:	2300      	movs	r3, #0
 800390a:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800390c:	2300      	movs	r3, #0
 800390e:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003910:	f107 0308 	add.w	r3, r7, #8
 8003914:	4619      	mov	r1, r3
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7ff ff08 	bl	800372c <ETH_SetDMAConfig>
}
 800391c:	bf00      	nop
 800391e:	3798      	adds	r7, #152	; 0x98
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003924:	b480      	push	{r7}
 8003926:	b087      	sub	sp, #28
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	3305      	adds	r3, #5
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	021b      	lsls	r3, r3, #8
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	3204      	adds	r2, #4
 800393c:	7812      	ldrb	r2, [r2, #0]
 800393e:	4313      	orrs	r3, r2
 8003940:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	4b11      	ldr	r3, [pc, #68]	; (800398c <ETH_MACAddressConfig+0x68>)
 8003946:	4413      	add	r3, r2
 8003948:	461a      	mov	r2, r3
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	3303      	adds	r3, #3
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	061a      	lsls	r2, r3, #24
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	3302      	adds	r3, #2
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	041b      	lsls	r3, r3, #16
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3301      	adds	r3, #1
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	021b      	lsls	r3, r3, #8
 8003968:	4313      	orrs	r3, r2
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	7812      	ldrb	r2, [r2, #0]
 800396e:	4313      	orrs	r3, r2
 8003970:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	4b06      	ldr	r3, [pc, #24]	; (8003990 <ETH_MACAddressConfig+0x6c>)
 8003976:	4413      	add	r3, r2
 8003978:	461a      	mov	r2, r3
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	6013      	str	r3, [r2, #0]
}
 800397e:	bf00      	nop
 8003980:	371c      	adds	r7, #28
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	40028040 	.word	0x40028040
 8003990:	40028044 	.word	0x40028044

08003994 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800399c:	2300      	movs	r3, #0
 800399e:	60fb      	str	r3, [r7, #12]
 80039a0:	e03e      	b.n	8003a20 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68d9      	ldr	r1, [r3, #12]
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	4613      	mov	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	4413      	add	r3, r2
 80039ae:	00db      	lsls	r3, r3, #3
 80039b0:	440b      	add	r3, r1
 80039b2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2200      	movs	r2, #0
 80039b8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2200      	movs	r2, #0
 80039be:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	2200      	movs	r2, #0
 80039c4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	2200      	movs	r2, #0
 80039ca:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80039cc:	68b9      	ldr	r1, [r7, #8]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	3206      	adds	r2, #6
 80039d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d80c      	bhi.n	8003a04 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68d9      	ldr	r1, [r3, #12]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	1c5a      	adds	r2, r3, #1
 80039f2:	4613      	mov	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4413      	add	r3, r2
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	440b      	add	r3, r1
 80039fc:	461a      	mov	r2, r3
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	60da      	str	r2, [r3, #12]
 8003a02:	e004      	b.n	8003a0e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	461a      	mov	r2, r3
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	60fb      	str	r3, [r7, #12]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2b03      	cmp	r3, #3
 8003a24:	d9bd      	bls.n	80039a2 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68da      	ldr	r2, [r3, #12]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a38:	611a      	str	r2, [r3, #16]
}
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b085      	sub	sp, #20
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003a4e:	2300      	movs	r3, #0
 8003a50:	60fb      	str	r3, [r7, #12]
 8003a52:	e046      	b.n	8003ae2 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6919      	ldr	r1, [r3, #16]
 8003a58:	68fa      	ldr	r2, [r7, #12]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	440b      	add	r3, r1
 8003a64:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2200      	movs	r2, #0
 8003a76:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	2200      	movs	r2, #0
 8003a82:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	2200      	movs	r2, #0
 8003a88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003a90:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	f244 52f8 	movw	r2, #17912	; 0x45f8
 8003a98:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003aa6:	68b9      	ldr	r1, [r7, #8]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	3212      	adds	r2, #18
 8003aae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d80c      	bhi.n	8003ad2 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6919      	ldr	r1, [r3, #16]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	1c5a      	adds	r2, r3, #1
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	4413      	add	r3, r2
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	440b      	add	r3, r1
 8003aca:	461a      	mov	r2, r3
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	60da      	str	r2, [r3, #12]
 8003ad0:	e004      	b.n	8003adc <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	60fb      	str	r3, [r7, #12]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2b03      	cmp	r3, #3
 8003ae6:	d9b5      	bls.n	8003a54 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691a      	ldr	r2, [r3, #16]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b12:	60da      	str	r2, [r3, #12]
}
 8003b14:	bf00      	nop
 8003b16:	3714      	adds	r7, #20
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b089      	sub	sp, #36	; 0x24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b32:	2300      	movs	r3, #0
 8003b34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b36:	2300      	movs	r3, #0
 8003b38:	61fb      	str	r3, [r7, #28]
 8003b3a:	e16b      	b.n	8003e14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	f040 815a 	bne.w	8003e0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f003 0303 	and.w	r3, r3, #3
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d005      	beq.n	8003b72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d130      	bne.n	8003bd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	005b      	lsls	r3, r3, #1
 8003b7c:	2203      	movs	r2, #3
 8003b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b82:	43db      	mvns	r3, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4013      	ands	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	68da      	ldr	r2, [r3, #12]
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	005b      	lsls	r3, r3, #1
 8003b92:	fa02 f303 	lsl.w	r3, r2, r3
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ba8:	2201      	movs	r2, #1
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb0:	43db      	mvns	r3, r3
 8003bb2:	69ba      	ldr	r2, [r7, #24]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	091b      	lsrs	r3, r3, #4
 8003bbe:	f003 0201 	and.w	r2, r3, #1
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f003 0303 	and.w	r3, r3, #3
 8003bdc:	2b03      	cmp	r3, #3
 8003bde:	d017      	beq.n	8003c10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	2203      	movs	r2, #3
 8003bec:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf0:	43db      	mvns	r3, r3
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	005b      	lsls	r3, r3, #1
 8003c00:	fa02 f303 	lsl.w	r3, r2, r3
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f003 0303 	and.w	r3, r3, #3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d123      	bne.n	8003c64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	08da      	lsrs	r2, r3, #3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	3208      	adds	r2, #8
 8003c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	220f      	movs	r2, #15
 8003c34:	fa02 f303 	lsl.w	r3, r2, r3
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	691a      	ldr	r2, [r3, #16]
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	f003 0307 	and.w	r3, r3, #7
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	08da      	lsrs	r2, r3, #3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	3208      	adds	r2, #8
 8003c5e:	69b9      	ldr	r1, [r7, #24]
 8003c60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	2203      	movs	r2, #3
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	43db      	mvns	r3, r3
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	4013      	ands	r3, r2
 8003c7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f003 0203 	and.w	r2, r3, #3
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	005b      	lsls	r3, r3, #1
 8003c88:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	69ba      	ldr	r2, [r7, #24]
 8003c96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 80b4 	beq.w	8003e0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60fb      	str	r3, [r7, #12]
 8003caa:	4b60      	ldr	r3, [pc, #384]	; (8003e2c <HAL_GPIO_Init+0x30c>)
 8003cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cae:	4a5f      	ldr	r2, [pc, #380]	; (8003e2c <HAL_GPIO_Init+0x30c>)
 8003cb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8003cb6:	4b5d      	ldr	r3, [pc, #372]	; (8003e2c <HAL_GPIO_Init+0x30c>)
 8003cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cc2:	4a5b      	ldr	r2, [pc, #364]	; (8003e30 <HAL_GPIO_Init+0x310>)
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	089b      	lsrs	r3, r3, #2
 8003cc8:	3302      	adds	r3, #2
 8003cca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	f003 0303 	and.w	r3, r3, #3
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	220f      	movs	r2, #15
 8003cda:	fa02 f303 	lsl.w	r3, r2, r3
 8003cde:	43db      	mvns	r3, r3
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a52      	ldr	r2, [pc, #328]	; (8003e34 <HAL_GPIO_Init+0x314>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d02b      	beq.n	8003d46 <HAL_GPIO_Init+0x226>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a51      	ldr	r2, [pc, #324]	; (8003e38 <HAL_GPIO_Init+0x318>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d025      	beq.n	8003d42 <HAL_GPIO_Init+0x222>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a50      	ldr	r2, [pc, #320]	; (8003e3c <HAL_GPIO_Init+0x31c>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d01f      	beq.n	8003d3e <HAL_GPIO_Init+0x21e>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a4f      	ldr	r2, [pc, #316]	; (8003e40 <HAL_GPIO_Init+0x320>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d019      	beq.n	8003d3a <HAL_GPIO_Init+0x21a>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a4e      	ldr	r2, [pc, #312]	; (8003e44 <HAL_GPIO_Init+0x324>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d013      	beq.n	8003d36 <HAL_GPIO_Init+0x216>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a4d      	ldr	r2, [pc, #308]	; (8003e48 <HAL_GPIO_Init+0x328>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d00d      	beq.n	8003d32 <HAL_GPIO_Init+0x212>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a4c      	ldr	r2, [pc, #304]	; (8003e4c <HAL_GPIO_Init+0x32c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d007      	beq.n	8003d2e <HAL_GPIO_Init+0x20e>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a4b      	ldr	r2, [pc, #300]	; (8003e50 <HAL_GPIO_Init+0x330>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d101      	bne.n	8003d2a <HAL_GPIO_Init+0x20a>
 8003d26:	2307      	movs	r3, #7
 8003d28:	e00e      	b.n	8003d48 <HAL_GPIO_Init+0x228>
 8003d2a:	2308      	movs	r3, #8
 8003d2c:	e00c      	b.n	8003d48 <HAL_GPIO_Init+0x228>
 8003d2e:	2306      	movs	r3, #6
 8003d30:	e00a      	b.n	8003d48 <HAL_GPIO_Init+0x228>
 8003d32:	2305      	movs	r3, #5
 8003d34:	e008      	b.n	8003d48 <HAL_GPIO_Init+0x228>
 8003d36:	2304      	movs	r3, #4
 8003d38:	e006      	b.n	8003d48 <HAL_GPIO_Init+0x228>
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e004      	b.n	8003d48 <HAL_GPIO_Init+0x228>
 8003d3e:	2302      	movs	r3, #2
 8003d40:	e002      	b.n	8003d48 <HAL_GPIO_Init+0x228>
 8003d42:	2301      	movs	r3, #1
 8003d44:	e000      	b.n	8003d48 <HAL_GPIO_Init+0x228>
 8003d46:	2300      	movs	r3, #0
 8003d48:	69fa      	ldr	r2, [r7, #28]
 8003d4a:	f002 0203 	and.w	r2, r2, #3
 8003d4e:	0092      	lsls	r2, r2, #2
 8003d50:	4093      	lsls	r3, r2
 8003d52:	69ba      	ldr	r2, [r7, #24]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d58:	4935      	ldr	r1, [pc, #212]	; (8003e30 <HAL_GPIO_Init+0x310>)
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	089b      	lsrs	r3, r3, #2
 8003d5e:	3302      	adds	r3, #2
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d66:	4b3b      	ldr	r3, [pc, #236]	; (8003e54 <HAL_GPIO_Init+0x334>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	43db      	mvns	r3, r3
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	4013      	ands	r3, r2
 8003d74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d003      	beq.n	8003d8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d8a:	4a32      	ldr	r2, [pc, #200]	; (8003e54 <HAL_GPIO_Init+0x334>)
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d90:	4b30      	ldr	r3, [pc, #192]	; (8003e54 <HAL_GPIO_Init+0x334>)
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d003      	beq.n	8003db4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003db4:	4a27      	ldr	r2, [pc, #156]	; (8003e54 <HAL_GPIO_Init+0x334>)
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dba:	4b26      	ldr	r3, [pc, #152]	; (8003e54 <HAL_GPIO_Init+0x334>)
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	43db      	mvns	r3, r3
 8003dc4:	69ba      	ldr	r2, [r7, #24]
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d003      	beq.n	8003dde <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003dd6:	69ba      	ldr	r2, [r7, #24]
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dde:	4a1d      	ldr	r2, [pc, #116]	; (8003e54 <HAL_GPIO_Init+0x334>)
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003de4:	4b1b      	ldr	r3, [pc, #108]	; (8003e54 <HAL_GPIO_Init+0x334>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	43db      	mvns	r3, r3
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	4013      	ands	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d003      	beq.n	8003e08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003e00:	69ba      	ldr	r2, [r7, #24]
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e08:	4a12      	ldr	r2, [pc, #72]	; (8003e54 <HAL_GPIO_Init+0x334>)
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	3301      	adds	r3, #1
 8003e12:	61fb      	str	r3, [r7, #28]
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	2b0f      	cmp	r3, #15
 8003e18:	f67f ae90 	bls.w	8003b3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e1c:	bf00      	nop
 8003e1e:	bf00      	nop
 8003e20:	3724      	adds	r7, #36	; 0x24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	40013800 	.word	0x40013800
 8003e34:	40020000 	.word	0x40020000
 8003e38:	40020400 	.word	0x40020400
 8003e3c:	40020800 	.word	0x40020800
 8003e40:	40020c00 	.word	0x40020c00
 8003e44:	40021000 	.word	0x40021000
 8003e48:	40021400 	.word	0x40021400
 8003e4c:	40021800 	.word	0x40021800
 8003e50:	40021c00 	.word	0x40021c00
 8003e54:	40013c00 	.word	0x40013c00

08003e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	460b      	mov	r3, r1
 8003e62:	807b      	strh	r3, [r7, #2]
 8003e64:	4613      	mov	r3, r2
 8003e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e68:	787b      	ldrb	r3, [r7, #1]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e6e:	887a      	ldrh	r2, [r7, #2]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e74:	e003      	b.n	8003e7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e76:	887b      	ldrh	r3, [r7, #2]
 8003e78:	041a      	lsls	r2, r3, #16
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	619a      	str	r2, [r3, #24]
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
	...

08003e8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e12b      	b.n	80040f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d106      	bne.n	8003eb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f7fd fb00 	bl	80014b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2224      	movs	r2, #36	; 0x24
 8003ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f022 0201 	bic.w	r2, r2, #1
 8003ece:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ede:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003eee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ef0:	f000 fd40 	bl	8004974 <HAL_RCC_GetPCLK1Freq>
 8003ef4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	4a81      	ldr	r2, [pc, #516]	; (8004100 <HAL_I2C_Init+0x274>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d807      	bhi.n	8003f10 <HAL_I2C_Init+0x84>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	4a80      	ldr	r2, [pc, #512]	; (8004104 <HAL_I2C_Init+0x278>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	bf94      	ite	ls
 8003f08:	2301      	movls	r3, #1
 8003f0a:	2300      	movhi	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	e006      	b.n	8003f1e <HAL_I2C_Init+0x92>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4a7d      	ldr	r2, [pc, #500]	; (8004108 <HAL_I2C_Init+0x27c>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	bf94      	ite	ls
 8003f18:	2301      	movls	r3, #1
 8003f1a:	2300      	movhi	r3, #0
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d001      	beq.n	8003f26 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e0e7      	b.n	80040f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	4a78      	ldr	r2, [pc, #480]	; (800410c <HAL_I2C_Init+0x280>)
 8003f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2e:	0c9b      	lsrs	r3, r3, #18
 8003f30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68ba      	ldr	r2, [r7, #8]
 8003f42:	430a      	orrs	r2, r1
 8003f44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	4a6a      	ldr	r2, [pc, #424]	; (8004100 <HAL_I2C_Init+0x274>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d802      	bhi.n	8003f60 <HAL_I2C_Init+0xd4>
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	e009      	b.n	8003f74 <HAL_I2C_Init+0xe8>
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003f66:	fb02 f303 	mul.w	r3, r2, r3
 8003f6a:	4a69      	ldr	r2, [pc, #420]	; (8004110 <HAL_I2C_Init+0x284>)
 8003f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f70:	099b      	lsrs	r3, r3, #6
 8003f72:	3301      	adds	r3, #1
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6812      	ldr	r2, [r2, #0]
 8003f78:	430b      	orrs	r3, r1
 8003f7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003f86:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	495c      	ldr	r1, [pc, #368]	; (8004100 <HAL_I2C_Init+0x274>)
 8003f90:	428b      	cmp	r3, r1
 8003f92:	d819      	bhi.n	8003fc8 <HAL_I2C_Init+0x13c>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	1e59      	subs	r1, r3, #1
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	005b      	lsls	r3, r3, #1
 8003f9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fa2:	1c59      	adds	r1, r3, #1
 8003fa4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003fa8:	400b      	ands	r3, r1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00a      	beq.n	8003fc4 <HAL_I2C_Init+0x138>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	1e59      	subs	r1, r3, #1
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	005b      	lsls	r3, r3, #1
 8003fb8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fc2:	e051      	b.n	8004068 <HAL_I2C_Init+0x1dc>
 8003fc4:	2304      	movs	r3, #4
 8003fc6:	e04f      	b.n	8004068 <HAL_I2C_Init+0x1dc>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d111      	bne.n	8003ff4 <HAL_I2C_Init+0x168>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	1e58      	subs	r0, r3, #1
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6859      	ldr	r1, [r3, #4]
 8003fd8:	460b      	mov	r3, r1
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	440b      	add	r3, r1
 8003fde:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	bf0c      	ite	eq
 8003fec:	2301      	moveq	r3, #1
 8003fee:	2300      	movne	r3, #0
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	e012      	b.n	800401a <HAL_I2C_Init+0x18e>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	1e58      	subs	r0, r3, #1
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6859      	ldr	r1, [r3, #4]
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	440b      	add	r3, r1
 8004002:	0099      	lsls	r1, r3, #2
 8004004:	440b      	add	r3, r1
 8004006:	fbb0 f3f3 	udiv	r3, r0, r3
 800400a:	3301      	adds	r3, #1
 800400c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004010:	2b00      	cmp	r3, #0
 8004012:	bf0c      	ite	eq
 8004014:	2301      	moveq	r3, #1
 8004016:	2300      	movne	r3, #0
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <HAL_I2C_Init+0x196>
 800401e:	2301      	movs	r3, #1
 8004020:	e022      	b.n	8004068 <HAL_I2C_Init+0x1dc>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10e      	bne.n	8004048 <HAL_I2C_Init+0x1bc>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	1e58      	subs	r0, r3, #1
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6859      	ldr	r1, [r3, #4]
 8004032:	460b      	mov	r3, r1
 8004034:	005b      	lsls	r3, r3, #1
 8004036:	440b      	add	r3, r1
 8004038:	fbb0 f3f3 	udiv	r3, r0, r3
 800403c:	3301      	adds	r3, #1
 800403e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004042:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004046:	e00f      	b.n	8004068 <HAL_I2C_Init+0x1dc>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	1e58      	subs	r0, r3, #1
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6859      	ldr	r1, [r3, #4]
 8004050:	460b      	mov	r3, r1
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	440b      	add	r3, r1
 8004056:	0099      	lsls	r1, r3, #2
 8004058:	440b      	add	r3, r1
 800405a:	fbb0 f3f3 	udiv	r3, r0, r3
 800405e:	3301      	adds	r3, #1
 8004060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004064:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004068:	6879      	ldr	r1, [r7, #4]
 800406a:	6809      	ldr	r1, [r1, #0]
 800406c:	4313      	orrs	r3, r2
 800406e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	69da      	ldr	r2, [r3, #28]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a1b      	ldr	r3, [r3, #32]
 8004082:	431a      	orrs	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	430a      	orrs	r2, r1
 800408a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004096:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	6911      	ldr	r1, [r2, #16]
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	68d2      	ldr	r2, [r2, #12]
 80040a2:	4311      	orrs	r1, r2
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6812      	ldr	r2, [r2, #0]
 80040a8:	430b      	orrs	r3, r1
 80040aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	695a      	ldr	r2, [r3, #20]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f042 0201 	orr.w	r2, r2, #1
 80040d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2220      	movs	r2, #32
 80040e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	000186a0 	.word	0x000186a0
 8004104:	001e847f 	.word	0x001e847f
 8004108:	003d08ff 	.word	0x003d08ff
 800410c:	431bde83 	.word	0x431bde83
 8004110:	10624dd3 	.word	0x10624dd3

08004114 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e267      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d075      	beq.n	800421e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004132:	4b88      	ldr	r3, [pc, #544]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f003 030c 	and.w	r3, r3, #12
 800413a:	2b04      	cmp	r3, #4
 800413c:	d00c      	beq.n	8004158 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800413e:	4b85      	ldr	r3, [pc, #532]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004146:	2b08      	cmp	r3, #8
 8004148:	d112      	bne.n	8004170 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800414a:	4b82      	ldr	r3, [pc, #520]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004152:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004156:	d10b      	bne.n	8004170 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004158:	4b7e      	ldr	r3, [pc, #504]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d05b      	beq.n	800421c <HAL_RCC_OscConfig+0x108>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d157      	bne.n	800421c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e242      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004178:	d106      	bne.n	8004188 <HAL_RCC_OscConfig+0x74>
 800417a:	4b76      	ldr	r3, [pc, #472]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a75      	ldr	r2, [pc, #468]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004184:	6013      	str	r3, [r2, #0]
 8004186:	e01d      	b.n	80041c4 <HAL_RCC_OscConfig+0xb0>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004190:	d10c      	bne.n	80041ac <HAL_RCC_OscConfig+0x98>
 8004192:	4b70      	ldr	r3, [pc, #448]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a6f      	ldr	r2, [pc, #444]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004198:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800419c:	6013      	str	r3, [r2, #0]
 800419e:	4b6d      	ldr	r3, [pc, #436]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a6c      	ldr	r2, [pc, #432]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	e00b      	b.n	80041c4 <HAL_RCC_OscConfig+0xb0>
 80041ac:	4b69      	ldr	r3, [pc, #420]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a68      	ldr	r2, [pc, #416]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041b6:	6013      	str	r3, [r2, #0]
 80041b8:	4b66      	ldr	r3, [pc, #408]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a65      	ldr	r2, [pc, #404]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d013      	beq.n	80041f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041cc:	f7fe fd4a 	bl	8002c64 <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d2:	e008      	b.n	80041e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041d4:	f7fe fd46 	bl	8002c64 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b64      	cmp	r3, #100	; 0x64
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e207      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041e6:	4b5b      	ldr	r3, [pc, #364]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d0f0      	beq.n	80041d4 <HAL_RCC_OscConfig+0xc0>
 80041f2:	e014      	b.n	800421e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f4:	f7fe fd36 	bl	8002c64 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041fc:	f7fe fd32 	bl	8002c64 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b64      	cmp	r3, #100	; 0x64
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e1f3      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800420e:	4b51      	ldr	r3, [pc, #324]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f0      	bne.n	80041fc <HAL_RCC_OscConfig+0xe8>
 800421a:	e000      	b.n	800421e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800421c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d063      	beq.n	80042f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800422a:	4b4a      	ldr	r3, [pc, #296]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f003 030c 	and.w	r3, r3, #12
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00b      	beq.n	800424e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004236:	4b47      	ldr	r3, [pc, #284]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800423e:	2b08      	cmp	r3, #8
 8004240:	d11c      	bne.n	800427c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004242:	4b44      	ldr	r3, [pc, #272]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d116      	bne.n	800427c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800424e:	4b41      	ldr	r3, [pc, #260]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d005      	beq.n	8004266 <HAL_RCC_OscConfig+0x152>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d001      	beq.n	8004266 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e1c7      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004266:	4b3b      	ldr	r3, [pc, #236]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	00db      	lsls	r3, r3, #3
 8004274:	4937      	ldr	r1, [pc, #220]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004276:	4313      	orrs	r3, r2
 8004278:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800427a:	e03a      	b.n	80042f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d020      	beq.n	80042c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004284:	4b34      	ldr	r3, [pc, #208]	; (8004358 <HAL_RCC_OscConfig+0x244>)
 8004286:	2201      	movs	r2, #1
 8004288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800428a:	f7fe fceb 	bl	8002c64 <HAL_GetTick>
 800428e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004292:	f7fe fce7 	bl	8002c64 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e1a8      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042a4:	4b2b      	ldr	r3, [pc, #172]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0f0      	beq.n	8004292 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042b0:	4b28      	ldr	r3, [pc, #160]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	4925      	ldr	r1, [pc, #148]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	600b      	str	r3, [r1, #0]
 80042c4:	e015      	b.n	80042f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042c6:	4b24      	ldr	r3, [pc, #144]	; (8004358 <HAL_RCC_OscConfig+0x244>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042cc:	f7fe fcca 	bl	8002c64 <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042d2:	e008      	b.n	80042e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042d4:	f7fe fcc6 	bl	8002c64 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e187      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042e6:	4b1b      	ldr	r3, [pc, #108]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1f0      	bne.n	80042d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0308 	and.w	r3, r3, #8
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d036      	beq.n	800436c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d016      	beq.n	8004334 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004306:	4b15      	ldr	r3, [pc, #84]	; (800435c <HAL_RCC_OscConfig+0x248>)
 8004308:	2201      	movs	r2, #1
 800430a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800430c:	f7fe fcaa 	bl	8002c64 <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004314:	f7fe fca6 	bl	8002c64 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e167      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004326:	4b0b      	ldr	r3, [pc, #44]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004328:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0f0      	beq.n	8004314 <HAL_RCC_OscConfig+0x200>
 8004332:	e01b      	b.n	800436c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004334:	4b09      	ldr	r3, [pc, #36]	; (800435c <HAL_RCC_OscConfig+0x248>)
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800433a:	f7fe fc93 	bl	8002c64 <HAL_GetTick>
 800433e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004340:	e00e      	b.n	8004360 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004342:	f7fe fc8f 	bl	8002c64 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b02      	cmp	r3, #2
 800434e:	d907      	bls.n	8004360 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e150      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
 8004354:	40023800 	.word	0x40023800
 8004358:	42470000 	.word	0x42470000
 800435c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004360:	4b88      	ldr	r3, [pc, #544]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004362:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1ea      	bne.n	8004342 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 8097 	beq.w	80044a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800437a:	2300      	movs	r3, #0
 800437c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800437e:	4b81      	ldr	r3, [pc, #516]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10f      	bne.n	80043aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800438a:	2300      	movs	r3, #0
 800438c:	60bb      	str	r3, [r7, #8]
 800438e:	4b7d      	ldr	r3, [pc, #500]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	4a7c      	ldr	r2, [pc, #496]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004394:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004398:	6413      	str	r3, [r2, #64]	; 0x40
 800439a:	4b7a      	ldr	r3, [pc, #488]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043a2:	60bb      	str	r3, [r7, #8]
 80043a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043a6:	2301      	movs	r3, #1
 80043a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043aa:	4b77      	ldr	r3, [pc, #476]	; (8004588 <HAL_RCC_OscConfig+0x474>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d118      	bne.n	80043e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043b6:	4b74      	ldr	r3, [pc, #464]	; (8004588 <HAL_RCC_OscConfig+0x474>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a73      	ldr	r2, [pc, #460]	; (8004588 <HAL_RCC_OscConfig+0x474>)
 80043bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043c2:	f7fe fc4f 	bl	8002c64 <HAL_GetTick>
 80043c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043c8:	e008      	b.n	80043dc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ca:	f7fe fc4b 	bl	8002c64 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d901      	bls.n	80043dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e10c      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043dc:	4b6a      	ldr	r3, [pc, #424]	; (8004588 <HAL_RCC_OscConfig+0x474>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0f0      	beq.n	80043ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d106      	bne.n	80043fe <HAL_RCC_OscConfig+0x2ea>
 80043f0:	4b64      	ldr	r3, [pc, #400]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 80043f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f4:	4a63      	ldr	r2, [pc, #396]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 80043f6:	f043 0301 	orr.w	r3, r3, #1
 80043fa:	6713      	str	r3, [r2, #112]	; 0x70
 80043fc:	e01c      	b.n	8004438 <HAL_RCC_OscConfig+0x324>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	2b05      	cmp	r3, #5
 8004404:	d10c      	bne.n	8004420 <HAL_RCC_OscConfig+0x30c>
 8004406:	4b5f      	ldr	r3, [pc, #380]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800440a:	4a5e      	ldr	r2, [pc, #376]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800440c:	f043 0304 	orr.w	r3, r3, #4
 8004410:	6713      	str	r3, [r2, #112]	; 0x70
 8004412:	4b5c      	ldr	r3, [pc, #368]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004416:	4a5b      	ldr	r2, [pc, #364]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004418:	f043 0301 	orr.w	r3, r3, #1
 800441c:	6713      	str	r3, [r2, #112]	; 0x70
 800441e:	e00b      	b.n	8004438 <HAL_RCC_OscConfig+0x324>
 8004420:	4b58      	ldr	r3, [pc, #352]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004422:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004424:	4a57      	ldr	r2, [pc, #348]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004426:	f023 0301 	bic.w	r3, r3, #1
 800442a:	6713      	str	r3, [r2, #112]	; 0x70
 800442c:	4b55      	ldr	r3, [pc, #340]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800442e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004430:	4a54      	ldr	r2, [pc, #336]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004432:	f023 0304 	bic.w	r3, r3, #4
 8004436:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d015      	beq.n	800446c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004440:	f7fe fc10 	bl	8002c64 <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004446:	e00a      	b.n	800445e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004448:	f7fe fc0c 	bl	8002c64 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	f241 3288 	movw	r2, #5000	; 0x1388
 8004456:	4293      	cmp	r3, r2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e0cb      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800445e:	4b49      	ldr	r3, [pc, #292]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004462:	f003 0302 	and.w	r3, r3, #2
 8004466:	2b00      	cmp	r3, #0
 8004468:	d0ee      	beq.n	8004448 <HAL_RCC_OscConfig+0x334>
 800446a:	e014      	b.n	8004496 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800446c:	f7fe fbfa 	bl	8002c64 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004472:	e00a      	b.n	800448a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004474:	f7fe fbf6 	bl	8002c64 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004482:	4293      	cmp	r3, r2
 8004484:	d901      	bls.n	800448a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e0b5      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800448a:	4b3e      	ldr	r3, [pc, #248]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800448c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d1ee      	bne.n	8004474 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004496:	7dfb      	ldrb	r3, [r7, #23]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d105      	bne.n	80044a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800449c:	4b39      	ldr	r3, [pc, #228]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800449e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a0:	4a38      	ldr	r2, [pc, #224]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 80044a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	f000 80a1 	beq.w	80045f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044b2:	4b34      	ldr	r3, [pc, #208]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 030c 	and.w	r3, r3, #12
 80044ba:	2b08      	cmp	r3, #8
 80044bc:	d05c      	beq.n	8004578 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d141      	bne.n	800454a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044c6:	4b31      	ldr	r3, [pc, #196]	; (800458c <HAL_RCC_OscConfig+0x478>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044cc:	f7fe fbca 	bl	8002c64 <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044d4:	f7fe fbc6 	bl	8002c64 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e087      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044e6:	4b27      	ldr	r3, [pc, #156]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1f0      	bne.n	80044d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	69da      	ldr	r2, [r3, #28]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	431a      	orrs	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004500:	019b      	lsls	r3, r3, #6
 8004502:	431a      	orrs	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004508:	085b      	lsrs	r3, r3, #1
 800450a:	3b01      	subs	r3, #1
 800450c:	041b      	lsls	r3, r3, #16
 800450e:	431a      	orrs	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004514:	061b      	lsls	r3, r3, #24
 8004516:	491b      	ldr	r1, [pc, #108]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004518:	4313      	orrs	r3, r2
 800451a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800451c:	4b1b      	ldr	r3, [pc, #108]	; (800458c <HAL_RCC_OscConfig+0x478>)
 800451e:	2201      	movs	r2, #1
 8004520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004522:	f7fe fb9f 	bl	8002c64 <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800452a:	f7fe fb9b 	bl	8002c64 <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e05c      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800453c:	4b11      	ldr	r3, [pc, #68]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0f0      	beq.n	800452a <HAL_RCC_OscConfig+0x416>
 8004548:	e054      	b.n	80045f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800454a:	4b10      	ldr	r3, [pc, #64]	; (800458c <HAL_RCC_OscConfig+0x478>)
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004550:	f7fe fb88 	bl	8002c64 <HAL_GetTick>
 8004554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004556:	e008      	b.n	800456a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004558:	f7fe fb84 	bl	8002c64 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b02      	cmp	r3, #2
 8004564:	d901      	bls.n	800456a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e045      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800456a:	4b06      	ldr	r3, [pc, #24]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1f0      	bne.n	8004558 <HAL_RCC_OscConfig+0x444>
 8004576:	e03d      	b.n	80045f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d107      	bne.n	8004590 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e038      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
 8004584:	40023800 	.word	0x40023800
 8004588:	40007000 	.word	0x40007000
 800458c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004590:	4b1b      	ldr	r3, [pc, #108]	; (8004600 <HAL_RCC_OscConfig+0x4ec>)
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d028      	beq.n	80045f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d121      	bne.n	80045f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d11a      	bne.n	80045f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80045c0:	4013      	ands	r3, r2
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80045c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d111      	bne.n	80045f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d6:	085b      	lsrs	r3, r3, #1
 80045d8:	3b01      	subs	r3, #1
 80045da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045dc:	429a      	cmp	r2, r3
 80045de:	d107      	bne.n	80045f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d001      	beq.n	80045f4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e000      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3718      	adds	r7, #24
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	40023800 	.word	0x40023800

08004604 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e0cc      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004618:	4b68      	ldr	r3, [pc, #416]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d90c      	bls.n	8004640 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004626:	4b65      	ldr	r3, [pc, #404]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800462e:	4b63      	ldr	r3, [pc, #396]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0307 	and.w	r3, r3, #7
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	429a      	cmp	r2, r3
 800463a:	d001      	beq.n	8004640 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e0b8      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0302 	and.w	r3, r3, #2
 8004648:	2b00      	cmp	r3, #0
 800464a:	d020      	beq.n	800468e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	2b00      	cmp	r3, #0
 8004656:	d005      	beq.n	8004664 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004658:	4b59      	ldr	r3, [pc, #356]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	4a58      	ldr	r2, [pc, #352]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 800465e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004662:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0308 	and.w	r3, r3, #8
 800466c:	2b00      	cmp	r3, #0
 800466e:	d005      	beq.n	800467c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004670:	4b53      	ldr	r3, [pc, #332]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	4a52      	ldr	r2, [pc, #328]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004676:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800467a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800467c:	4b50      	ldr	r3, [pc, #320]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	494d      	ldr	r1, [pc, #308]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 800468a:	4313      	orrs	r3, r2
 800468c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	2b00      	cmp	r3, #0
 8004698:	d044      	beq.n	8004724 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d107      	bne.n	80046b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046a2:	4b47      	ldr	r3, [pc, #284]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d119      	bne.n	80046e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e07f      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d003      	beq.n	80046c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046be:	2b03      	cmp	r3, #3
 80046c0:	d107      	bne.n	80046d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046c2:	4b3f      	ldr	r3, [pc, #252]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d109      	bne.n	80046e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e06f      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046d2:	4b3b      	ldr	r3, [pc, #236]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e067      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046e2:	4b37      	ldr	r3, [pc, #220]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	f023 0203 	bic.w	r2, r3, #3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	4934      	ldr	r1, [pc, #208]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046f4:	f7fe fab6 	bl	8002c64 <HAL_GetTick>
 80046f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046fa:	e00a      	b.n	8004712 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046fc:	f7fe fab2 	bl	8002c64 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	f241 3288 	movw	r2, #5000	; 0x1388
 800470a:	4293      	cmp	r3, r2
 800470c:	d901      	bls.n	8004712 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e04f      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004712:	4b2b      	ldr	r3, [pc, #172]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f003 020c 	and.w	r2, r3, #12
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	429a      	cmp	r2, r3
 8004722:	d1eb      	bne.n	80046fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004724:	4b25      	ldr	r3, [pc, #148]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0307 	and.w	r3, r3, #7
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	429a      	cmp	r2, r3
 8004730:	d20c      	bcs.n	800474c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004732:	4b22      	ldr	r3, [pc, #136]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	b2d2      	uxtb	r2, r2
 8004738:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800473a:	4b20      	ldr	r3, [pc, #128]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0307 	and.w	r3, r3, #7
 8004742:	683a      	ldr	r2, [r7, #0]
 8004744:	429a      	cmp	r2, r3
 8004746:	d001      	beq.n	800474c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e032      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0304 	and.w	r3, r3, #4
 8004754:	2b00      	cmp	r3, #0
 8004756:	d008      	beq.n	800476a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004758:	4b19      	ldr	r3, [pc, #100]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	4916      	ldr	r1, [pc, #88]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004766:	4313      	orrs	r3, r2
 8004768:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	d009      	beq.n	800478a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004776:	4b12      	ldr	r3, [pc, #72]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	00db      	lsls	r3, r3, #3
 8004784:	490e      	ldr	r1, [pc, #56]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004786:	4313      	orrs	r3, r2
 8004788:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800478a:	f000 f821 	bl	80047d0 <HAL_RCC_GetSysClockFreq>
 800478e:	4602      	mov	r2, r0
 8004790:	4b0b      	ldr	r3, [pc, #44]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	091b      	lsrs	r3, r3, #4
 8004796:	f003 030f 	and.w	r3, r3, #15
 800479a:	490a      	ldr	r1, [pc, #40]	; (80047c4 <HAL_RCC_ClockConfig+0x1c0>)
 800479c:	5ccb      	ldrb	r3, [r1, r3]
 800479e:	fa22 f303 	lsr.w	r3, r2, r3
 80047a2:	4a09      	ldr	r2, [pc, #36]	; (80047c8 <HAL_RCC_ClockConfig+0x1c4>)
 80047a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80047a6:	4b09      	ldr	r3, [pc, #36]	; (80047cc <HAL_RCC_ClockConfig+0x1c8>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fe fa16 	bl	8002bdc <HAL_InitTick>

  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	40023c00 	.word	0x40023c00
 80047c0:	40023800 	.word	0x40023800
 80047c4:	0800a118 	.word	0x0800a118
 80047c8:	20000000 	.word	0x20000000
 80047cc:	20000004 	.word	0x20000004

080047d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047d4:	b090      	sub	sp, #64	; 0x40
 80047d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80047d8:	2300      	movs	r3, #0
 80047da:	637b      	str	r3, [r7, #52]	; 0x34
 80047dc:	2300      	movs	r3, #0
 80047de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047e0:	2300      	movs	r3, #0
 80047e2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80047e4:	2300      	movs	r3, #0
 80047e6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047e8:	4b59      	ldr	r3, [pc, #356]	; (8004950 <HAL_RCC_GetSysClockFreq+0x180>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f003 030c 	and.w	r3, r3, #12
 80047f0:	2b08      	cmp	r3, #8
 80047f2:	d00d      	beq.n	8004810 <HAL_RCC_GetSysClockFreq+0x40>
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	f200 80a1 	bhi.w	800493c <HAL_RCC_GetSysClockFreq+0x16c>
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <HAL_RCC_GetSysClockFreq+0x34>
 80047fe:	2b04      	cmp	r3, #4
 8004800:	d003      	beq.n	800480a <HAL_RCC_GetSysClockFreq+0x3a>
 8004802:	e09b      	b.n	800493c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004804:	4b53      	ldr	r3, [pc, #332]	; (8004954 <HAL_RCC_GetSysClockFreq+0x184>)
 8004806:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004808:	e09b      	b.n	8004942 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800480a:	4b53      	ldr	r3, [pc, #332]	; (8004958 <HAL_RCC_GetSysClockFreq+0x188>)
 800480c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800480e:	e098      	b.n	8004942 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004810:	4b4f      	ldr	r3, [pc, #316]	; (8004950 <HAL_RCC_GetSysClockFreq+0x180>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004818:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800481a:	4b4d      	ldr	r3, [pc, #308]	; (8004950 <HAL_RCC_GetSysClockFreq+0x180>)
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d028      	beq.n	8004878 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004826:	4b4a      	ldr	r3, [pc, #296]	; (8004950 <HAL_RCC_GetSysClockFreq+0x180>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	099b      	lsrs	r3, r3, #6
 800482c:	2200      	movs	r2, #0
 800482e:	623b      	str	r3, [r7, #32]
 8004830:	627a      	str	r2, [r7, #36]	; 0x24
 8004832:	6a3b      	ldr	r3, [r7, #32]
 8004834:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004838:	2100      	movs	r1, #0
 800483a:	4b47      	ldr	r3, [pc, #284]	; (8004958 <HAL_RCC_GetSysClockFreq+0x188>)
 800483c:	fb03 f201 	mul.w	r2, r3, r1
 8004840:	2300      	movs	r3, #0
 8004842:	fb00 f303 	mul.w	r3, r0, r3
 8004846:	4413      	add	r3, r2
 8004848:	4a43      	ldr	r2, [pc, #268]	; (8004958 <HAL_RCC_GetSysClockFreq+0x188>)
 800484a:	fba0 1202 	umull	r1, r2, r0, r2
 800484e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004850:	460a      	mov	r2, r1
 8004852:	62ba      	str	r2, [r7, #40]	; 0x28
 8004854:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004856:	4413      	add	r3, r2
 8004858:	62fb      	str	r3, [r7, #44]	; 0x2c
 800485a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800485c:	2200      	movs	r2, #0
 800485e:	61bb      	str	r3, [r7, #24]
 8004860:	61fa      	str	r2, [r7, #28]
 8004862:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004866:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800486a:	f7fc f9ed 	bl	8000c48 <__aeabi_uldivmod>
 800486e:	4602      	mov	r2, r0
 8004870:	460b      	mov	r3, r1
 8004872:	4613      	mov	r3, r2
 8004874:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004876:	e053      	b.n	8004920 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004878:	4b35      	ldr	r3, [pc, #212]	; (8004950 <HAL_RCC_GetSysClockFreq+0x180>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	099b      	lsrs	r3, r3, #6
 800487e:	2200      	movs	r2, #0
 8004880:	613b      	str	r3, [r7, #16]
 8004882:	617a      	str	r2, [r7, #20]
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800488a:	f04f 0b00 	mov.w	fp, #0
 800488e:	4652      	mov	r2, sl
 8004890:	465b      	mov	r3, fp
 8004892:	f04f 0000 	mov.w	r0, #0
 8004896:	f04f 0100 	mov.w	r1, #0
 800489a:	0159      	lsls	r1, r3, #5
 800489c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048a0:	0150      	lsls	r0, r2, #5
 80048a2:	4602      	mov	r2, r0
 80048a4:	460b      	mov	r3, r1
 80048a6:	ebb2 080a 	subs.w	r8, r2, sl
 80048aa:	eb63 090b 	sbc.w	r9, r3, fp
 80048ae:	f04f 0200 	mov.w	r2, #0
 80048b2:	f04f 0300 	mov.w	r3, #0
 80048b6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80048ba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80048be:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80048c2:	ebb2 0408 	subs.w	r4, r2, r8
 80048c6:	eb63 0509 	sbc.w	r5, r3, r9
 80048ca:	f04f 0200 	mov.w	r2, #0
 80048ce:	f04f 0300 	mov.w	r3, #0
 80048d2:	00eb      	lsls	r3, r5, #3
 80048d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048d8:	00e2      	lsls	r2, r4, #3
 80048da:	4614      	mov	r4, r2
 80048dc:	461d      	mov	r5, r3
 80048de:	eb14 030a 	adds.w	r3, r4, sl
 80048e2:	603b      	str	r3, [r7, #0]
 80048e4:	eb45 030b 	adc.w	r3, r5, fp
 80048e8:	607b      	str	r3, [r7, #4]
 80048ea:	f04f 0200 	mov.w	r2, #0
 80048ee:	f04f 0300 	mov.w	r3, #0
 80048f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048f6:	4629      	mov	r1, r5
 80048f8:	028b      	lsls	r3, r1, #10
 80048fa:	4621      	mov	r1, r4
 80048fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004900:	4621      	mov	r1, r4
 8004902:	028a      	lsls	r2, r1, #10
 8004904:	4610      	mov	r0, r2
 8004906:	4619      	mov	r1, r3
 8004908:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800490a:	2200      	movs	r2, #0
 800490c:	60bb      	str	r3, [r7, #8]
 800490e:	60fa      	str	r2, [r7, #12]
 8004910:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004914:	f7fc f998 	bl	8000c48 <__aeabi_uldivmod>
 8004918:	4602      	mov	r2, r0
 800491a:	460b      	mov	r3, r1
 800491c:	4613      	mov	r3, r2
 800491e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004920:	4b0b      	ldr	r3, [pc, #44]	; (8004950 <HAL_RCC_GetSysClockFreq+0x180>)
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	0c1b      	lsrs	r3, r3, #16
 8004926:	f003 0303 	and.w	r3, r3, #3
 800492a:	3301      	adds	r3, #1
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004930:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004934:	fbb2 f3f3 	udiv	r3, r2, r3
 8004938:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800493a:	e002      	b.n	8004942 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800493c:	4b05      	ldr	r3, [pc, #20]	; (8004954 <HAL_RCC_GetSysClockFreq+0x184>)
 800493e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004940:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004944:	4618      	mov	r0, r3
 8004946:	3740      	adds	r7, #64	; 0x40
 8004948:	46bd      	mov	sp, r7
 800494a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800494e:	bf00      	nop
 8004950:	40023800 	.word	0x40023800
 8004954:	00f42400 	.word	0x00f42400
 8004958:	017d7840 	.word	0x017d7840

0800495c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800495c:	b480      	push	{r7}
 800495e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004960:	4b03      	ldr	r3, [pc, #12]	; (8004970 <HAL_RCC_GetHCLKFreq+0x14>)
 8004962:	681b      	ldr	r3, [r3, #0]
}
 8004964:	4618      	mov	r0, r3
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	20000000 	.word	0x20000000

08004974 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004978:	f7ff fff0 	bl	800495c <HAL_RCC_GetHCLKFreq>
 800497c:	4602      	mov	r2, r0
 800497e:	4b05      	ldr	r3, [pc, #20]	; (8004994 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	0a9b      	lsrs	r3, r3, #10
 8004984:	f003 0307 	and.w	r3, r3, #7
 8004988:	4903      	ldr	r1, [pc, #12]	; (8004998 <HAL_RCC_GetPCLK1Freq+0x24>)
 800498a:	5ccb      	ldrb	r3, [r1, r3]
 800498c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004990:	4618      	mov	r0, r3
 8004992:	bd80      	pop	{r7, pc}
 8004994:	40023800 	.word	0x40023800
 8004998:	0800a128 	.word	0x0800a128

0800499c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80049a0:	f7ff ffdc 	bl	800495c <HAL_RCC_GetHCLKFreq>
 80049a4:	4602      	mov	r2, r0
 80049a6:	4b05      	ldr	r3, [pc, #20]	; (80049bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	0b5b      	lsrs	r3, r3, #13
 80049ac:	f003 0307 	and.w	r3, r3, #7
 80049b0:	4903      	ldr	r1, [pc, #12]	; (80049c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049b2:	5ccb      	ldrb	r3, [r1, r3]
 80049b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	40023800 	.word	0x40023800
 80049c0:	0800a128 	.word	0x0800a128

080049c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e07b      	b.n	8004ace <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d108      	bne.n	80049f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049e6:	d009      	beq.n	80049fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	61da      	str	r2, [r3, #28]
 80049ee:	e005      	b.n	80049fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d106      	bne.n	8004a1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f7fd f822 	bl	8001a60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2202      	movs	r2, #2
 8004a20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a32:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a44:	431a      	orrs	r2, r3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a4e:	431a      	orrs	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	f003 0302 	and.w	r3, r3, #2
 8004a58:	431a      	orrs	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	431a      	orrs	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a76:	431a      	orrs	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a80:	ea42 0103 	orr.w	r1, r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a88:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	430a      	orrs	r2, r1
 8004a92:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	0c1b      	lsrs	r3, r3, #16
 8004a9a:	f003 0104 	and.w	r1, r3, #4
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa2:	f003 0210 	and.w	r2, r3, #16
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	69da      	ldr	r2, [r3, #28]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004abc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3708      	adds	r7, #8
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}

08004ad6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ad6:	b580      	push	{r7, lr}
 8004ad8:	b082      	sub	sp, #8
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e041      	b.n	8004b6c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d106      	bne.n	8004b02 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f7fd fbf5 	bl	80022ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2202      	movs	r2, #2
 8004b06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	3304      	adds	r3, #4
 8004b12:	4619      	mov	r1, r3
 8004b14:	4610      	mov	r0, r2
 8004b16:	f000 fffb 	bl	8005b10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b6a:	2300      	movs	r3, #0
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3708      	adds	r7, #8
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d001      	beq.n	8004b8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e04e      	b.n	8004c2a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2202      	movs	r2, #2
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68da      	ldr	r2, [r3, #12]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f042 0201 	orr.w	r2, r2, #1
 8004ba2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a23      	ldr	r2, [pc, #140]	; (8004c38 <HAL_TIM_Base_Start_IT+0xc4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d022      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x80>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bb6:	d01d      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x80>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a1f      	ldr	r2, [pc, #124]	; (8004c3c <HAL_TIM_Base_Start_IT+0xc8>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d018      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x80>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a1e      	ldr	r2, [pc, #120]	; (8004c40 <HAL_TIM_Base_Start_IT+0xcc>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d013      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x80>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a1c      	ldr	r2, [pc, #112]	; (8004c44 <HAL_TIM_Base_Start_IT+0xd0>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d00e      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x80>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a1b      	ldr	r2, [pc, #108]	; (8004c48 <HAL_TIM_Base_Start_IT+0xd4>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d009      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x80>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a19      	ldr	r2, [pc, #100]	; (8004c4c <HAL_TIM_Base_Start_IT+0xd8>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d004      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x80>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a18      	ldr	r2, [pc, #96]	; (8004c50 <HAL_TIM_Base_Start_IT+0xdc>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d111      	bne.n	8004c18 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f003 0307 	and.w	r3, r3, #7
 8004bfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2b06      	cmp	r3, #6
 8004c04:	d010      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f042 0201 	orr.w	r2, r2, #1
 8004c14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c16:	e007      	b.n	8004c28 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f042 0201 	orr.w	r2, r2, #1
 8004c26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3714      	adds	r7, #20
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	40010000 	.word	0x40010000
 8004c3c:	40000400 	.word	0x40000400
 8004c40:	40000800 	.word	0x40000800
 8004c44:	40000c00 	.word	0x40000c00
 8004c48:	40010400 	.word	0x40010400
 8004c4c:	40014000 	.word	0x40014000
 8004c50:	40001800 	.word	0x40001800

08004c54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e041      	b.n	8004cea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d106      	bne.n	8004c80 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 f839 	bl	8004cf2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	3304      	adds	r3, #4
 8004c90:	4619      	mov	r1, r3
 8004c92:	4610      	mov	r0, r2
 8004c94:	f000 ff3c 	bl	8005b10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b083      	sub	sp, #12
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004cfa:	bf00      	nop
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
	...

08004d08 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d109      	bne.n	8004d2c <HAL_TIM_PWM_Start+0x24>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	bf14      	ite	ne
 8004d24:	2301      	movne	r3, #1
 8004d26:	2300      	moveq	r3, #0
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	e022      	b.n	8004d72 <HAL_TIM_PWM_Start+0x6a>
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	2b04      	cmp	r3, #4
 8004d30:	d109      	bne.n	8004d46 <HAL_TIM_PWM_Start+0x3e>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	bf14      	ite	ne
 8004d3e:	2301      	movne	r3, #1
 8004d40:	2300      	moveq	r3, #0
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	e015      	b.n	8004d72 <HAL_TIM_PWM_Start+0x6a>
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	2b08      	cmp	r3, #8
 8004d4a:	d109      	bne.n	8004d60 <HAL_TIM_PWM_Start+0x58>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	bf14      	ite	ne
 8004d58:	2301      	movne	r3, #1
 8004d5a:	2300      	moveq	r3, #0
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	e008      	b.n	8004d72 <HAL_TIM_PWM_Start+0x6a>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	bf14      	ite	ne
 8004d6c:	2301      	movne	r3, #1
 8004d6e:	2300      	moveq	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e07c      	b.n	8004e74 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d104      	bne.n	8004d8a <HAL_TIM_PWM_Start+0x82>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2202      	movs	r2, #2
 8004d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d88:	e013      	b.n	8004db2 <HAL_TIM_PWM_Start+0xaa>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b04      	cmp	r3, #4
 8004d8e:	d104      	bne.n	8004d9a <HAL_TIM_PWM_Start+0x92>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d98:	e00b      	b.n	8004db2 <HAL_TIM_PWM_Start+0xaa>
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	2b08      	cmp	r3, #8
 8004d9e:	d104      	bne.n	8004daa <HAL_TIM_PWM_Start+0xa2>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2202      	movs	r2, #2
 8004da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004da8:	e003      	b.n	8004db2 <HAL_TIM_PWM_Start+0xaa>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2202      	movs	r2, #2
 8004dae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2201      	movs	r2, #1
 8004db8:	6839      	ldr	r1, [r7, #0]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f001 fabc 	bl	8006338 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a2d      	ldr	r2, [pc, #180]	; (8004e7c <HAL_TIM_PWM_Start+0x174>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d004      	beq.n	8004dd4 <HAL_TIM_PWM_Start+0xcc>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a2c      	ldr	r2, [pc, #176]	; (8004e80 <HAL_TIM_PWM_Start+0x178>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d101      	bne.n	8004dd8 <HAL_TIM_PWM_Start+0xd0>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e000      	b.n	8004dda <HAL_TIM_PWM_Start+0xd2>
 8004dd8:	2300      	movs	r3, #0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d007      	beq.n	8004dee <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004dec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a22      	ldr	r2, [pc, #136]	; (8004e7c <HAL_TIM_PWM_Start+0x174>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d022      	beq.n	8004e3e <HAL_TIM_PWM_Start+0x136>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e00:	d01d      	beq.n	8004e3e <HAL_TIM_PWM_Start+0x136>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a1f      	ldr	r2, [pc, #124]	; (8004e84 <HAL_TIM_PWM_Start+0x17c>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d018      	beq.n	8004e3e <HAL_TIM_PWM_Start+0x136>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a1d      	ldr	r2, [pc, #116]	; (8004e88 <HAL_TIM_PWM_Start+0x180>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d013      	beq.n	8004e3e <HAL_TIM_PWM_Start+0x136>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a1c      	ldr	r2, [pc, #112]	; (8004e8c <HAL_TIM_PWM_Start+0x184>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d00e      	beq.n	8004e3e <HAL_TIM_PWM_Start+0x136>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a16      	ldr	r2, [pc, #88]	; (8004e80 <HAL_TIM_PWM_Start+0x178>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d009      	beq.n	8004e3e <HAL_TIM_PWM_Start+0x136>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a18      	ldr	r2, [pc, #96]	; (8004e90 <HAL_TIM_PWM_Start+0x188>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d004      	beq.n	8004e3e <HAL_TIM_PWM_Start+0x136>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a16      	ldr	r2, [pc, #88]	; (8004e94 <HAL_TIM_PWM_Start+0x18c>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d111      	bne.n	8004e62 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f003 0307 	and.w	r3, r3, #7
 8004e48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2b06      	cmp	r3, #6
 8004e4e:	d010      	beq.n	8004e72 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f042 0201 	orr.w	r2, r2, #1
 8004e5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e60:	e007      	b.n	8004e72 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f042 0201 	orr.w	r2, r2, #1
 8004e70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	40010000 	.word	0x40010000
 8004e80:	40010400 	.word	0x40010400
 8004e84:	40000400 	.word	0x40000400
 8004e88:	40000800 	.word	0x40000800
 8004e8c:	40000c00 	.word	0x40000c00
 8004e90:	40014000 	.word	0x40014000
 8004e94:	40001800 	.word	0x40001800

08004e98 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e041      	b.n	8004f2e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d106      	bne.n	8004ec4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f7fd fb2a 	bl	8002518 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2202      	movs	r2, #2
 8004ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	3304      	adds	r3, #4
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	4610      	mov	r0, r2
 8004ed8:	f000 fe1a 	bl	8005b10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3708      	adds	r7, #8
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
	...

08004f38 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f42:	2300      	movs	r3, #0
 8004f44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d104      	bne.n	8004f56 <HAL_TIM_IC_Start_IT+0x1e>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	e013      	b.n	8004f7e <HAL_TIM_IC_Start_IT+0x46>
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	2b04      	cmp	r3, #4
 8004f5a:	d104      	bne.n	8004f66 <HAL_TIM_IC_Start_IT+0x2e>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	e00b      	b.n	8004f7e <HAL_TIM_IC_Start_IT+0x46>
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	2b08      	cmp	r3, #8
 8004f6a:	d104      	bne.n	8004f76 <HAL_TIM_IC_Start_IT+0x3e>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	e003      	b.n	8004f7e <HAL_TIM_IC_Start_IT+0x46>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d104      	bne.n	8004f90 <HAL_TIM_IC_Start_IT+0x58>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	e013      	b.n	8004fb8 <HAL_TIM_IC_Start_IT+0x80>
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	2b04      	cmp	r3, #4
 8004f94:	d104      	bne.n	8004fa0 <HAL_TIM_IC_Start_IT+0x68>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	e00b      	b.n	8004fb8 <HAL_TIM_IC_Start_IT+0x80>
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	2b08      	cmp	r3, #8
 8004fa4:	d104      	bne.n	8004fb0 <HAL_TIM_IC_Start_IT+0x78>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	e003      	b.n	8004fb8 <HAL_TIM_IC_Start_IT+0x80>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004fba:	7bbb      	ldrb	r3, [r7, #14]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d102      	bne.n	8004fc6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004fc0:	7b7b      	ldrb	r3, [r7, #13]
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d001      	beq.n	8004fca <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e0cc      	b.n	8005164 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d104      	bne.n	8004fda <HAL_TIM_IC_Start_IT+0xa2>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fd8:	e013      	b.n	8005002 <HAL_TIM_IC_Start_IT+0xca>
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b04      	cmp	r3, #4
 8004fde:	d104      	bne.n	8004fea <HAL_TIM_IC_Start_IT+0xb2>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fe8:	e00b      	b.n	8005002 <HAL_TIM_IC_Start_IT+0xca>
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	2b08      	cmp	r3, #8
 8004fee:	d104      	bne.n	8004ffa <HAL_TIM_IC_Start_IT+0xc2>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2202      	movs	r2, #2
 8004ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ff8:	e003      	b.n	8005002 <HAL_TIM_IC_Start_IT+0xca>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2202      	movs	r2, #2
 8004ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d104      	bne.n	8005012 <HAL_TIM_IC_Start_IT+0xda>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2202      	movs	r2, #2
 800500c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005010:	e013      	b.n	800503a <HAL_TIM_IC_Start_IT+0x102>
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	2b04      	cmp	r3, #4
 8005016:	d104      	bne.n	8005022 <HAL_TIM_IC_Start_IT+0xea>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2202      	movs	r2, #2
 800501c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005020:	e00b      	b.n	800503a <HAL_TIM_IC_Start_IT+0x102>
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	2b08      	cmp	r3, #8
 8005026:	d104      	bne.n	8005032 <HAL_TIM_IC_Start_IT+0xfa>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2202      	movs	r2, #2
 800502c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005030:	e003      	b.n	800503a <HAL_TIM_IC_Start_IT+0x102>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2202      	movs	r2, #2
 8005036:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	2b0c      	cmp	r3, #12
 800503e:	d841      	bhi.n	80050c4 <HAL_TIM_IC_Start_IT+0x18c>
 8005040:	a201      	add	r2, pc, #4	; (adr r2, 8005048 <HAL_TIM_IC_Start_IT+0x110>)
 8005042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005046:	bf00      	nop
 8005048:	0800507d 	.word	0x0800507d
 800504c:	080050c5 	.word	0x080050c5
 8005050:	080050c5 	.word	0x080050c5
 8005054:	080050c5 	.word	0x080050c5
 8005058:	0800508f 	.word	0x0800508f
 800505c:	080050c5 	.word	0x080050c5
 8005060:	080050c5 	.word	0x080050c5
 8005064:	080050c5 	.word	0x080050c5
 8005068:	080050a1 	.word	0x080050a1
 800506c:	080050c5 	.word	0x080050c5
 8005070:	080050c5 	.word	0x080050c5
 8005074:	080050c5 	.word	0x080050c5
 8005078:	080050b3 	.word	0x080050b3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68da      	ldr	r2, [r3, #12]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f042 0202 	orr.w	r2, r2, #2
 800508a:	60da      	str	r2, [r3, #12]
      break;
 800508c:	e01d      	b.n	80050ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68da      	ldr	r2, [r3, #12]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f042 0204 	orr.w	r2, r2, #4
 800509c:	60da      	str	r2, [r3, #12]
      break;
 800509e:	e014      	b.n	80050ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68da      	ldr	r2, [r3, #12]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f042 0208 	orr.w	r2, r2, #8
 80050ae:	60da      	str	r2, [r3, #12]
      break;
 80050b0:	e00b      	b.n	80050ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	68da      	ldr	r2, [r3, #12]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f042 0210 	orr.w	r2, r2, #16
 80050c0:	60da      	str	r2, [r3, #12]
      break;
 80050c2:	e002      	b.n	80050ca <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	73fb      	strb	r3, [r7, #15]
      break;
 80050c8:	bf00      	nop
  }

  if (status == HAL_OK)
 80050ca:	7bfb      	ldrb	r3, [r7, #15]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d148      	bne.n	8005162 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2201      	movs	r2, #1
 80050d6:	6839      	ldr	r1, [r7, #0]
 80050d8:	4618      	mov	r0, r3
 80050da:	f001 f92d 	bl	8006338 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a22      	ldr	r2, [pc, #136]	; (800516c <HAL_TIM_IC_Start_IT+0x234>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d022      	beq.n	800512e <HAL_TIM_IC_Start_IT+0x1f6>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050f0:	d01d      	beq.n	800512e <HAL_TIM_IC_Start_IT+0x1f6>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a1e      	ldr	r2, [pc, #120]	; (8005170 <HAL_TIM_IC_Start_IT+0x238>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d018      	beq.n	800512e <HAL_TIM_IC_Start_IT+0x1f6>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a1c      	ldr	r2, [pc, #112]	; (8005174 <HAL_TIM_IC_Start_IT+0x23c>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d013      	beq.n	800512e <HAL_TIM_IC_Start_IT+0x1f6>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a1b      	ldr	r2, [pc, #108]	; (8005178 <HAL_TIM_IC_Start_IT+0x240>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d00e      	beq.n	800512e <HAL_TIM_IC_Start_IT+0x1f6>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a19      	ldr	r2, [pc, #100]	; (800517c <HAL_TIM_IC_Start_IT+0x244>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d009      	beq.n	800512e <HAL_TIM_IC_Start_IT+0x1f6>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a18      	ldr	r2, [pc, #96]	; (8005180 <HAL_TIM_IC_Start_IT+0x248>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d004      	beq.n	800512e <HAL_TIM_IC_Start_IT+0x1f6>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a16      	ldr	r2, [pc, #88]	; (8005184 <HAL_TIM_IC_Start_IT+0x24c>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d111      	bne.n	8005152 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f003 0307 	and.w	r3, r3, #7
 8005138:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2b06      	cmp	r3, #6
 800513e:	d010      	beq.n	8005162 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f042 0201 	orr.w	r2, r2, #1
 800514e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005150:	e007      	b.n	8005162 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f042 0201 	orr.w	r2, r2, #1
 8005160:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005162:	7bfb      	ldrb	r3, [r7, #15]
}
 8005164:	4618      	mov	r0, r3
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	40010000 	.word	0x40010000
 8005170:	40000400 	.word	0x40000400
 8005174:	40000800 	.word	0x40000800
 8005178:	40000c00 	.word	0x40000c00
 800517c:	40010400 	.word	0x40010400
 8005180:	40014000 	.word	0x40014000
 8005184:	40001800 	.word	0x40001800

08005188 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b086      	sub	sp, #24
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d101      	bne.n	800519c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e097      	b.n	80052cc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d106      	bne.n	80051b6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f7fd f917 	bl	80023e4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2202      	movs	r2, #2
 80051ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	6812      	ldr	r2, [r2, #0]
 80051c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051cc:	f023 0307 	bic.w	r3, r3, #7
 80051d0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	3304      	adds	r3, #4
 80051da:	4619      	mov	r1, r3
 80051dc:	4610      	mov	r0, r2
 80051de:	f000 fc97 	bl	8005b10 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	4313      	orrs	r3, r2
 8005202:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800520a:	f023 0303 	bic.w	r3, r3, #3
 800520e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	021b      	lsls	r3, r3, #8
 800521a:	4313      	orrs	r3, r2
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	4313      	orrs	r3, r2
 8005220:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005228:	f023 030c 	bic.w	r3, r3, #12
 800522c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005234:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005238:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	69db      	ldr	r3, [r3, #28]
 8005242:	021b      	lsls	r3, r3, #8
 8005244:	4313      	orrs	r3, r2
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	4313      	orrs	r3, r2
 800524a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	011a      	lsls	r2, r3, #4
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	031b      	lsls	r3, r3, #12
 8005258:	4313      	orrs	r3, r2
 800525a:	693a      	ldr	r2, [r7, #16]
 800525c:	4313      	orrs	r3, r2
 800525e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005266:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800526e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	685a      	ldr	r2, [r3, #4]
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	011b      	lsls	r3, r3, #4
 800527a:	4313      	orrs	r3, r2
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	4313      	orrs	r3, r2
 8005280:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	693a      	ldr	r2, [r7, #16]
 8005290:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2201      	movs	r2, #1
 800529e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2201      	movs	r2, #1
 80052a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2201      	movs	r2, #1
 80052b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2201      	movs	r2, #1
 80052be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2201      	movs	r2, #1
 80052c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052ca:	2300      	movs	r3, #0
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3718      	adds	r7, #24
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052e4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80052ec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80052f4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80052fc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d110      	bne.n	8005326 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005304:	7bfb      	ldrb	r3, [r7, #15]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d102      	bne.n	8005310 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800530a:	7b7b      	ldrb	r3, [r7, #13]
 800530c:	2b01      	cmp	r3, #1
 800530e:	d001      	beq.n	8005314 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e069      	b.n	80053e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2202      	movs	r2, #2
 8005320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005324:	e031      	b.n	800538a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b04      	cmp	r3, #4
 800532a:	d110      	bne.n	800534e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800532c:	7bbb      	ldrb	r3, [r7, #14]
 800532e:	2b01      	cmp	r3, #1
 8005330:	d102      	bne.n	8005338 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005332:	7b3b      	ldrb	r3, [r7, #12]
 8005334:	2b01      	cmp	r3, #1
 8005336:	d001      	beq.n	800533c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e055      	b.n	80053e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2202      	movs	r2, #2
 8005340:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2202      	movs	r2, #2
 8005348:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800534c:	e01d      	b.n	800538a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800534e:	7bfb      	ldrb	r3, [r7, #15]
 8005350:	2b01      	cmp	r3, #1
 8005352:	d108      	bne.n	8005366 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005354:	7bbb      	ldrb	r3, [r7, #14]
 8005356:	2b01      	cmp	r3, #1
 8005358:	d105      	bne.n	8005366 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800535a:	7b7b      	ldrb	r3, [r7, #13]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d102      	bne.n	8005366 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005360:	7b3b      	ldrb	r3, [r7, #12]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d001      	beq.n	800536a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e03e      	b.n	80053e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2202      	movs	r2, #2
 800536e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2202      	movs	r2, #2
 8005376:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2202      	movs	r2, #2
 800537e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2202      	movs	r2, #2
 8005386:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d003      	beq.n	8005398 <HAL_TIM_Encoder_Start+0xc4>
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	2b04      	cmp	r3, #4
 8005394:	d008      	beq.n	80053a8 <HAL_TIM_Encoder_Start+0xd4>
 8005396:	e00f      	b.n	80053b8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2201      	movs	r2, #1
 800539e:	2100      	movs	r1, #0
 80053a0:	4618      	mov	r0, r3
 80053a2:	f000 ffc9 	bl	8006338 <TIM_CCxChannelCmd>
      break;
 80053a6:	e016      	b.n	80053d6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2201      	movs	r2, #1
 80053ae:	2104      	movs	r1, #4
 80053b0:	4618      	mov	r0, r3
 80053b2:	f000 ffc1 	bl	8006338 <TIM_CCxChannelCmd>
      break;
 80053b6:	e00e      	b.n	80053d6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	2201      	movs	r2, #1
 80053be:	2100      	movs	r1, #0
 80053c0:	4618      	mov	r0, r3
 80053c2:	f000 ffb9 	bl	8006338 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2201      	movs	r2, #1
 80053cc:	2104      	movs	r1, #4
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 ffb2 	bl	8006338 <TIM_CCxChannelCmd>
      break;
 80053d4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f042 0201 	orr.w	r2, r2, #1
 80053e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b082      	sub	sp, #8
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	f003 0302 	and.w	r3, r3, #2
 8005402:	2b02      	cmp	r3, #2
 8005404:	d122      	bne.n	800544c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b02      	cmp	r3, #2
 8005412:	d11b      	bne.n	800544c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f06f 0202 	mvn.w	r2, #2
 800541c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2201      	movs	r2, #1
 8005422:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	f003 0303 	and.w	r3, r3, #3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d003      	beq.n	800543a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f7fc fa0a 	bl	800184c <HAL_TIM_IC_CaptureCallback>
 8005438:	e005      	b.n	8005446 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fb4a 	bl	8005ad4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 fb51 	bl	8005ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	f003 0304 	and.w	r3, r3, #4
 8005456:	2b04      	cmp	r3, #4
 8005458:	d122      	bne.n	80054a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	f003 0304 	and.w	r3, r3, #4
 8005464:	2b04      	cmp	r3, #4
 8005466:	d11b      	bne.n	80054a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f06f 0204 	mvn.w	r2, #4
 8005470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2202      	movs	r2, #2
 8005476:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005482:	2b00      	cmp	r3, #0
 8005484:	d003      	beq.n	800548e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f7fc f9e0 	bl	800184c <HAL_TIM_IC_CaptureCallback>
 800548c:	e005      	b.n	800549a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 fb20 	bl	8005ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 fb27 	bl	8005ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	f003 0308 	and.w	r3, r3, #8
 80054aa:	2b08      	cmp	r3, #8
 80054ac:	d122      	bne.n	80054f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	f003 0308 	and.w	r3, r3, #8
 80054b8:	2b08      	cmp	r3, #8
 80054ba:	d11b      	bne.n	80054f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f06f 0208 	mvn.w	r2, #8
 80054c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2204      	movs	r2, #4
 80054ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	69db      	ldr	r3, [r3, #28]
 80054d2:	f003 0303 	and.w	r3, r3, #3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f7fc f9b6 	bl	800184c <HAL_TIM_IC_CaptureCallback>
 80054e0:	e005      	b.n	80054ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f000 faf6 	bl	8005ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 fafd 	bl	8005ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	f003 0310 	and.w	r3, r3, #16
 80054fe:	2b10      	cmp	r3, #16
 8005500:	d122      	bne.n	8005548 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	f003 0310 	and.w	r3, r3, #16
 800550c:	2b10      	cmp	r3, #16
 800550e:	d11b      	bne.n	8005548 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f06f 0210 	mvn.w	r2, #16
 8005518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2208      	movs	r2, #8
 800551e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	69db      	ldr	r3, [r3, #28]
 8005526:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800552a:	2b00      	cmp	r3, #0
 800552c:	d003      	beq.n	8005536 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f7fc f98c 	bl	800184c <HAL_TIM_IC_CaptureCallback>
 8005534:	e005      	b.n	8005542 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 facc 	bl	8005ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 fad3 	bl	8005ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	2b01      	cmp	r3, #1
 8005554:	d10e      	bne.n	8005574 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f003 0301 	and.w	r3, r3, #1
 8005560:	2b01      	cmp	r3, #1
 8005562:	d107      	bne.n	8005574 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f06f 0201 	mvn.w	r2, #1
 800556c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f7fc f994 	bl	800189c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800557e:	2b80      	cmp	r3, #128	; 0x80
 8005580:	d10e      	bne.n	80055a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800558c:	2b80      	cmp	r3, #128	; 0x80
 800558e:	d107      	bne.n	80055a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 ffca 	bl	8006534 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055aa:	2b40      	cmp	r3, #64	; 0x40
 80055ac:	d10e      	bne.n	80055cc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055b8:	2b40      	cmp	r3, #64	; 0x40
 80055ba:	d107      	bne.n	80055cc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 fa98 	bl	8005afc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	f003 0320 	and.w	r3, r3, #32
 80055d6:	2b20      	cmp	r3, #32
 80055d8:	d10e      	bne.n	80055f8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	f003 0320 	and.w	r3, r3, #32
 80055e4:	2b20      	cmp	r3, #32
 80055e6:	d107      	bne.n	80055f8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f06f 0220 	mvn.w	r2, #32
 80055f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f000 ff94 	bl	8006520 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055f8:	bf00      	nop
 80055fa:	3708      	adds	r7, #8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b086      	sub	sp, #24
 8005604:	af00      	add	r7, sp, #0
 8005606:	60f8      	str	r0, [r7, #12]
 8005608:	60b9      	str	r1, [r7, #8]
 800560a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800560c:	2300      	movs	r3, #0
 800560e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005616:	2b01      	cmp	r3, #1
 8005618:	d101      	bne.n	800561e <HAL_TIM_IC_ConfigChannel+0x1e>
 800561a:	2302      	movs	r3, #2
 800561c:	e088      	b.n	8005730 <HAL_TIM_IC_ConfigChannel+0x130>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d11b      	bne.n	8005664 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6818      	ldr	r0, [r3, #0]
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	6819      	ldr	r1, [r3, #0]
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	f000 fcb8 	bl	8005fb0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	699a      	ldr	r2, [r3, #24]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f022 020c 	bic.w	r2, r2, #12
 800564e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6999      	ldr	r1, [r3, #24]
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	689a      	ldr	r2, [r3, #8]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	430a      	orrs	r2, r1
 8005660:	619a      	str	r2, [r3, #24]
 8005662:	e060      	b.n	8005726 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b04      	cmp	r3, #4
 8005668:	d11c      	bne.n	80056a4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6818      	ldr	r0, [r3, #0]
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	6819      	ldr	r1, [r3, #0]
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	685a      	ldr	r2, [r3, #4]
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	f000 fd3c 	bl	80060f6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	699a      	ldr	r2, [r3, #24]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800568c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	6999      	ldr	r1, [r3, #24]
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	021a      	lsls	r2, r3, #8
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	619a      	str	r2, [r3, #24]
 80056a2:	e040      	b.n	8005726 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2b08      	cmp	r3, #8
 80056a8:	d11b      	bne.n	80056e2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6818      	ldr	r0, [r3, #0]
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	6819      	ldr	r1, [r3, #0]
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	685a      	ldr	r2, [r3, #4]
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	f000 fd89 	bl	80061d0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69da      	ldr	r2, [r3, #28]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f022 020c 	bic.w	r2, r2, #12
 80056cc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	69d9      	ldr	r1, [r3, #28]
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	689a      	ldr	r2, [r3, #8]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	430a      	orrs	r2, r1
 80056de:	61da      	str	r2, [r3, #28]
 80056e0:	e021      	b.n	8005726 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2b0c      	cmp	r3, #12
 80056e6:	d11c      	bne.n	8005722 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6818      	ldr	r0, [r3, #0]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	6819      	ldr	r1, [r3, #0]
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	f000 fda6 	bl	8006248 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	69da      	ldr	r2, [r3, #28]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800570a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	69d9      	ldr	r1, [r3, #28]
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	021a      	lsls	r2, r3, #8
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	430a      	orrs	r2, r1
 800571e:	61da      	str	r2, [r3, #28]
 8005720:	e001      	b.n	8005726 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800572e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005730:	4618      	mov	r0, r3
 8005732:	3718      	adds	r7, #24
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b086      	sub	sp, #24
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005744:	2300      	movs	r3, #0
 8005746:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800574e:	2b01      	cmp	r3, #1
 8005750:	d101      	bne.n	8005756 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005752:	2302      	movs	r3, #2
 8005754:	e0ae      	b.n	80058b4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2b0c      	cmp	r3, #12
 8005762:	f200 809f 	bhi.w	80058a4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005766:	a201      	add	r2, pc, #4	; (adr r2, 800576c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576c:	080057a1 	.word	0x080057a1
 8005770:	080058a5 	.word	0x080058a5
 8005774:	080058a5 	.word	0x080058a5
 8005778:	080058a5 	.word	0x080058a5
 800577c:	080057e1 	.word	0x080057e1
 8005780:	080058a5 	.word	0x080058a5
 8005784:	080058a5 	.word	0x080058a5
 8005788:	080058a5 	.word	0x080058a5
 800578c:	08005823 	.word	0x08005823
 8005790:	080058a5 	.word	0x080058a5
 8005794:	080058a5 	.word	0x080058a5
 8005798:	080058a5 	.word	0x080058a5
 800579c:	08005863 	.word	0x08005863
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68b9      	ldr	r1, [r7, #8]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 fa52 	bl	8005c50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	699a      	ldr	r2, [r3, #24]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f042 0208 	orr.w	r2, r2, #8
 80057ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	699a      	ldr	r2, [r3, #24]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f022 0204 	bic.w	r2, r2, #4
 80057ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6999      	ldr	r1, [r3, #24]
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	691a      	ldr	r2, [r3, #16]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	430a      	orrs	r2, r1
 80057dc:	619a      	str	r2, [r3, #24]
      break;
 80057de:	e064      	b.n	80058aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68b9      	ldr	r1, [r7, #8]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 faa2 	bl	8005d30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	699a      	ldr	r2, [r3, #24]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699a      	ldr	r2, [r3, #24]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800580a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6999      	ldr	r1, [r3, #24]
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	021a      	lsls	r2, r3, #8
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	430a      	orrs	r2, r1
 800581e:	619a      	str	r2, [r3, #24]
      break;
 8005820:	e043      	b.n	80058aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68b9      	ldr	r1, [r7, #8]
 8005828:	4618      	mov	r0, r3
 800582a:	f000 faf7 	bl	8005e1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	69da      	ldr	r2, [r3, #28]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f042 0208 	orr.w	r2, r2, #8
 800583c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	69da      	ldr	r2, [r3, #28]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 0204 	bic.w	r2, r2, #4
 800584c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	69d9      	ldr	r1, [r3, #28]
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	691a      	ldr	r2, [r3, #16]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	61da      	str	r2, [r3, #28]
      break;
 8005860:	e023      	b.n	80058aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68b9      	ldr	r1, [r7, #8]
 8005868:	4618      	mov	r0, r3
 800586a:	f000 fb4b 	bl	8005f04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	69da      	ldr	r2, [r3, #28]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800587c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	69da      	ldr	r2, [r3, #28]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800588c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	69d9      	ldr	r1, [r3, #28]
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	021a      	lsls	r2, r3, #8
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	61da      	str	r2, [r3, #28]
      break;
 80058a2:	e002      	b.n	80058aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	75fb      	strb	r3, [r7, #23]
      break;
 80058a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80058b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3718      	adds	r7, #24
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058c6:	2300      	movs	r3, #0
 80058c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d101      	bne.n	80058d8 <HAL_TIM_ConfigClockSource+0x1c>
 80058d4:	2302      	movs	r3, #2
 80058d6:	e0b4      	b.n	8005a42 <HAL_TIM_ConfigClockSource+0x186>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2202      	movs	r2, #2
 80058e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80058f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005910:	d03e      	beq.n	8005990 <HAL_TIM_ConfigClockSource+0xd4>
 8005912:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005916:	f200 8087 	bhi.w	8005a28 <HAL_TIM_ConfigClockSource+0x16c>
 800591a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800591e:	f000 8086 	beq.w	8005a2e <HAL_TIM_ConfigClockSource+0x172>
 8005922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005926:	d87f      	bhi.n	8005a28 <HAL_TIM_ConfigClockSource+0x16c>
 8005928:	2b70      	cmp	r3, #112	; 0x70
 800592a:	d01a      	beq.n	8005962 <HAL_TIM_ConfigClockSource+0xa6>
 800592c:	2b70      	cmp	r3, #112	; 0x70
 800592e:	d87b      	bhi.n	8005a28 <HAL_TIM_ConfigClockSource+0x16c>
 8005930:	2b60      	cmp	r3, #96	; 0x60
 8005932:	d050      	beq.n	80059d6 <HAL_TIM_ConfigClockSource+0x11a>
 8005934:	2b60      	cmp	r3, #96	; 0x60
 8005936:	d877      	bhi.n	8005a28 <HAL_TIM_ConfigClockSource+0x16c>
 8005938:	2b50      	cmp	r3, #80	; 0x50
 800593a:	d03c      	beq.n	80059b6 <HAL_TIM_ConfigClockSource+0xfa>
 800593c:	2b50      	cmp	r3, #80	; 0x50
 800593e:	d873      	bhi.n	8005a28 <HAL_TIM_ConfigClockSource+0x16c>
 8005940:	2b40      	cmp	r3, #64	; 0x40
 8005942:	d058      	beq.n	80059f6 <HAL_TIM_ConfigClockSource+0x13a>
 8005944:	2b40      	cmp	r3, #64	; 0x40
 8005946:	d86f      	bhi.n	8005a28 <HAL_TIM_ConfigClockSource+0x16c>
 8005948:	2b30      	cmp	r3, #48	; 0x30
 800594a:	d064      	beq.n	8005a16 <HAL_TIM_ConfigClockSource+0x15a>
 800594c:	2b30      	cmp	r3, #48	; 0x30
 800594e:	d86b      	bhi.n	8005a28 <HAL_TIM_ConfigClockSource+0x16c>
 8005950:	2b20      	cmp	r3, #32
 8005952:	d060      	beq.n	8005a16 <HAL_TIM_ConfigClockSource+0x15a>
 8005954:	2b20      	cmp	r3, #32
 8005956:	d867      	bhi.n	8005a28 <HAL_TIM_ConfigClockSource+0x16c>
 8005958:	2b00      	cmp	r3, #0
 800595a:	d05c      	beq.n	8005a16 <HAL_TIM_ConfigClockSource+0x15a>
 800595c:	2b10      	cmp	r3, #16
 800595e:	d05a      	beq.n	8005a16 <HAL_TIM_ConfigClockSource+0x15a>
 8005960:	e062      	b.n	8005a28 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6818      	ldr	r0, [r3, #0]
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	6899      	ldr	r1, [r3, #8]
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	f000 fcc1 	bl	80062f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005984:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68ba      	ldr	r2, [r7, #8]
 800598c:	609a      	str	r2, [r3, #8]
      break;
 800598e:	e04f      	b.n	8005a30 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6818      	ldr	r0, [r3, #0]
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	6899      	ldr	r1, [r3, #8]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f000 fcaa 	bl	80062f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	689a      	ldr	r2, [r3, #8]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059b2:	609a      	str	r2, [r3, #8]
      break;
 80059b4:	e03c      	b.n	8005a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6818      	ldr	r0, [r3, #0]
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	6859      	ldr	r1, [r3, #4]
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	461a      	mov	r2, r3
 80059c4:	f000 fb68 	bl	8006098 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2150      	movs	r1, #80	; 0x50
 80059ce:	4618      	mov	r0, r3
 80059d0:	f000 fc77 	bl	80062c2 <TIM_ITRx_SetConfig>
      break;
 80059d4:	e02c      	b.n	8005a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6818      	ldr	r0, [r3, #0]
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	6859      	ldr	r1, [r3, #4]
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	461a      	mov	r2, r3
 80059e4:	f000 fbc4 	bl	8006170 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2160      	movs	r1, #96	; 0x60
 80059ee:	4618      	mov	r0, r3
 80059f0:	f000 fc67 	bl	80062c2 <TIM_ITRx_SetConfig>
      break;
 80059f4:	e01c      	b.n	8005a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6818      	ldr	r0, [r3, #0]
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	6859      	ldr	r1, [r3, #4]
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	461a      	mov	r2, r3
 8005a04:	f000 fb48 	bl	8006098 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2140      	movs	r1, #64	; 0x40
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f000 fc57 	bl	80062c2 <TIM_ITRx_SetConfig>
      break;
 8005a14:	e00c      	b.n	8005a30 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4619      	mov	r1, r3
 8005a20:	4610      	mov	r0, r2
 8005a22:	f000 fc4e 	bl	80062c2 <TIM_ITRx_SetConfig>
      break;
 8005a26:	e003      	b.n	8005a30 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a2c:	e000      	b.n	8005a30 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005a2e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
	...

08005a4c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005a56:	2300      	movs	r3, #0
 8005a58:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	2b0c      	cmp	r3, #12
 8005a5e:	d831      	bhi.n	8005ac4 <HAL_TIM_ReadCapturedValue+0x78>
 8005a60:	a201      	add	r2, pc, #4	; (adr r2, 8005a68 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a66:	bf00      	nop
 8005a68:	08005a9d 	.word	0x08005a9d
 8005a6c:	08005ac5 	.word	0x08005ac5
 8005a70:	08005ac5 	.word	0x08005ac5
 8005a74:	08005ac5 	.word	0x08005ac5
 8005a78:	08005aa7 	.word	0x08005aa7
 8005a7c:	08005ac5 	.word	0x08005ac5
 8005a80:	08005ac5 	.word	0x08005ac5
 8005a84:	08005ac5 	.word	0x08005ac5
 8005a88:	08005ab1 	.word	0x08005ab1
 8005a8c:	08005ac5 	.word	0x08005ac5
 8005a90:	08005ac5 	.word	0x08005ac5
 8005a94:	08005ac5 	.word	0x08005ac5
 8005a98:	08005abb 	.word	0x08005abb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa2:	60fb      	str	r3, [r7, #12]

      break;
 8005aa4:	e00f      	b.n	8005ac6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aac:	60fb      	str	r3, [r7, #12]

      break;
 8005aae:	e00a      	b.n	8005ac6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ab6:	60fb      	str	r3, [r7, #12]

      break;
 8005ab8:	e005      	b.n	8005ac6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac0:	60fb      	str	r3, [r7, #12]

      break;
 8005ac2:	e000      	b.n	8005ac6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005ac4:	bf00      	nop
  }

  return tmpreg;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3714      	adds	r7, #20
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005adc:	bf00      	nop
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b04:	bf00      	nop
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a40      	ldr	r2, [pc, #256]	; (8005c24 <TIM_Base_SetConfig+0x114>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d013      	beq.n	8005b50 <TIM_Base_SetConfig+0x40>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b2e:	d00f      	beq.n	8005b50 <TIM_Base_SetConfig+0x40>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a3d      	ldr	r2, [pc, #244]	; (8005c28 <TIM_Base_SetConfig+0x118>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d00b      	beq.n	8005b50 <TIM_Base_SetConfig+0x40>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a3c      	ldr	r2, [pc, #240]	; (8005c2c <TIM_Base_SetConfig+0x11c>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d007      	beq.n	8005b50 <TIM_Base_SetConfig+0x40>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a3b      	ldr	r2, [pc, #236]	; (8005c30 <TIM_Base_SetConfig+0x120>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d003      	beq.n	8005b50 <TIM_Base_SetConfig+0x40>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	4a3a      	ldr	r2, [pc, #232]	; (8005c34 <TIM_Base_SetConfig+0x124>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d108      	bne.n	8005b62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a2f      	ldr	r2, [pc, #188]	; (8005c24 <TIM_Base_SetConfig+0x114>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d02b      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b70:	d027      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a2c      	ldr	r2, [pc, #176]	; (8005c28 <TIM_Base_SetConfig+0x118>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d023      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a2b      	ldr	r2, [pc, #172]	; (8005c2c <TIM_Base_SetConfig+0x11c>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d01f      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a2a      	ldr	r2, [pc, #168]	; (8005c30 <TIM_Base_SetConfig+0x120>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d01b      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a29      	ldr	r2, [pc, #164]	; (8005c34 <TIM_Base_SetConfig+0x124>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d017      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a28      	ldr	r2, [pc, #160]	; (8005c38 <TIM_Base_SetConfig+0x128>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d013      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a27      	ldr	r2, [pc, #156]	; (8005c3c <TIM_Base_SetConfig+0x12c>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d00f      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a26      	ldr	r2, [pc, #152]	; (8005c40 <TIM_Base_SetConfig+0x130>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d00b      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a25      	ldr	r2, [pc, #148]	; (8005c44 <TIM_Base_SetConfig+0x134>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d007      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a24      	ldr	r2, [pc, #144]	; (8005c48 <TIM_Base_SetConfig+0x138>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d003      	beq.n	8005bc2 <TIM_Base_SetConfig+0xb2>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a23      	ldr	r2, [pc, #140]	; (8005c4c <TIM_Base_SetConfig+0x13c>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d108      	bne.n	8005bd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	68fa      	ldr	r2, [r7, #12]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	689a      	ldr	r2, [r3, #8]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a0a      	ldr	r2, [pc, #40]	; (8005c24 <TIM_Base_SetConfig+0x114>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d003      	beq.n	8005c08 <TIM_Base_SetConfig+0xf8>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a0c      	ldr	r2, [pc, #48]	; (8005c34 <TIM_Base_SetConfig+0x124>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d103      	bne.n	8005c10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	691a      	ldr	r2, [r3, #16]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	615a      	str	r2, [r3, #20]
}
 8005c16:	bf00      	nop
 8005c18:	3714      	adds	r7, #20
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	40010000 	.word	0x40010000
 8005c28:	40000400 	.word	0x40000400
 8005c2c:	40000800 	.word	0x40000800
 8005c30:	40000c00 	.word	0x40000c00
 8005c34:	40010400 	.word	0x40010400
 8005c38:	40014000 	.word	0x40014000
 8005c3c:	40014400 	.word	0x40014400
 8005c40:	40014800 	.word	0x40014800
 8005c44:	40001800 	.word	0x40001800
 8005c48:	40001c00 	.word	0x40001c00
 8005c4c:	40002000 	.word	0x40002000

08005c50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	f023 0201 	bic.w	r2, r3, #1
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f023 0303 	bic.w	r3, r3, #3
 8005c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f023 0302 	bic.w	r3, r3, #2
 8005c98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a20      	ldr	r2, [pc, #128]	; (8005d28 <TIM_OC1_SetConfig+0xd8>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d003      	beq.n	8005cb4 <TIM_OC1_SetConfig+0x64>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a1f      	ldr	r2, [pc, #124]	; (8005d2c <TIM_OC1_SetConfig+0xdc>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d10c      	bne.n	8005cce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	f023 0308 	bic.w	r3, r3, #8
 8005cba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	697a      	ldr	r2, [r7, #20]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f023 0304 	bic.w	r3, r3, #4
 8005ccc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a15      	ldr	r2, [pc, #84]	; (8005d28 <TIM_OC1_SetConfig+0xd8>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d003      	beq.n	8005cde <TIM_OC1_SetConfig+0x8e>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a14      	ldr	r2, [pc, #80]	; (8005d2c <TIM_OC1_SetConfig+0xdc>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d111      	bne.n	8005d02 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ce4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	693a      	ldr	r2, [r7, #16]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	693a      	ldr	r2, [r7, #16]
 8005d06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	685a      	ldr	r2, [r3, #4]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	621a      	str	r2, [r3, #32]
}
 8005d1c:	bf00      	nop
 8005d1e:	371c      	adds	r7, #28
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	40010000 	.word	0x40010000
 8005d2c:	40010400 	.word	0x40010400

08005d30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b087      	sub	sp, #28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	f023 0210 	bic.w	r2, r3, #16
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	021b      	lsls	r3, r3, #8
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	f023 0320 	bic.w	r3, r3, #32
 8005d7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	011b      	lsls	r3, r3, #4
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a22      	ldr	r2, [pc, #136]	; (8005e14 <TIM_OC2_SetConfig+0xe4>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d003      	beq.n	8005d98 <TIM_OC2_SetConfig+0x68>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4a21      	ldr	r2, [pc, #132]	; (8005e18 <TIM_OC2_SetConfig+0xe8>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d10d      	bne.n	8005db4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	011b      	lsls	r3, r3, #4
 8005da6:	697a      	ldr	r2, [r7, #20]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005db2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a17      	ldr	r2, [pc, #92]	; (8005e14 <TIM_OC2_SetConfig+0xe4>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d003      	beq.n	8005dc4 <TIM_OC2_SetConfig+0x94>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a16      	ldr	r2, [pc, #88]	; (8005e18 <TIM_OC2_SetConfig+0xe8>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d113      	bne.n	8005dec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005dca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005dd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	695b      	ldr	r3, [r3, #20]
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	693a      	ldr	r2, [r7, #16]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	699b      	ldr	r3, [r3, #24]
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	685a      	ldr	r2, [r3, #4]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	697a      	ldr	r2, [r7, #20]
 8005e04:	621a      	str	r2, [r3, #32]
}
 8005e06:	bf00      	nop
 8005e08:	371c      	adds	r7, #28
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	40010000 	.word	0x40010000
 8005e18:	40010400 	.word	0x40010400

08005e1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b087      	sub	sp, #28
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6a1b      	ldr	r3, [r3, #32]
 8005e36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	69db      	ldr	r3, [r3, #28]
 8005e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f023 0303 	bic.w	r3, r3, #3
 8005e52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	68fa      	ldr	r2, [r7, #12]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	021b      	lsls	r3, r3, #8
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a21      	ldr	r2, [pc, #132]	; (8005efc <TIM_OC3_SetConfig+0xe0>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d003      	beq.n	8005e82 <TIM_OC3_SetConfig+0x66>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a20      	ldr	r2, [pc, #128]	; (8005f00 <TIM_OC3_SetConfig+0xe4>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d10d      	bne.n	8005e9e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	021b      	lsls	r3, r3, #8
 8005e90:	697a      	ldr	r2, [r7, #20]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a16      	ldr	r2, [pc, #88]	; (8005efc <TIM_OC3_SetConfig+0xe0>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d003      	beq.n	8005eae <TIM_OC3_SetConfig+0x92>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a15      	ldr	r2, [pc, #84]	; (8005f00 <TIM_OC3_SetConfig+0xe4>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d113      	bne.n	8005ed6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005eb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ebc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	695b      	ldr	r3, [r3, #20]
 8005ec2:	011b      	lsls	r3, r3, #4
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	699b      	ldr	r3, [r3, #24]
 8005ece:	011b      	lsls	r3, r3, #4
 8005ed0:	693a      	ldr	r2, [r7, #16]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	68fa      	ldr	r2, [r7, #12]
 8005ee0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	685a      	ldr	r2, [r3, #4]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	621a      	str	r2, [r3, #32]
}
 8005ef0:	bf00      	nop
 8005ef2:	371c      	adds	r7, #28
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr
 8005efc:	40010000 	.word	0x40010000
 8005f00:	40010400 	.word	0x40010400

08005f04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b087      	sub	sp, #28
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
 8005f12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a1b      	ldr	r3, [r3, #32]
 8005f1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	69db      	ldr	r3, [r3, #28]
 8005f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	021b      	lsls	r3, r3, #8
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	031b      	lsls	r3, r3, #12
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a12      	ldr	r2, [pc, #72]	; (8005fa8 <TIM_OC4_SetConfig+0xa4>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d003      	beq.n	8005f6c <TIM_OC4_SetConfig+0x68>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a11      	ldr	r2, [pc, #68]	; (8005fac <TIM_OC4_SetConfig+0xa8>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d109      	bne.n	8005f80 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	695b      	ldr	r3, [r3, #20]
 8005f78:	019b      	lsls	r3, r3, #6
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	685a      	ldr	r2, [r3, #4]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	621a      	str	r2, [r3, #32]
}
 8005f9a:	bf00      	nop
 8005f9c:	371c      	adds	r7, #28
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
 8005fa6:	bf00      	nop
 8005fa8:	40010000 	.word	0x40010000
 8005fac:	40010400 	.word	0x40010400

08005fb0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b087      	sub	sp, #28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	607a      	str	r2, [r7, #4]
 8005fbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	f023 0201 	bic.w	r2, r3, #1
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	4a28      	ldr	r2, [pc, #160]	; (800607c <TIM_TI1_SetConfig+0xcc>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d01b      	beq.n	8006016 <TIM_TI1_SetConfig+0x66>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fe4:	d017      	beq.n	8006016 <TIM_TI1_SetConfig+0x66>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	4a25      	ldr	r2, [pc, #148]	; (8006080 <TIM_TI1_SetConfig+0xd0>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d013      	beq.n	8006016 <TIM_TI1_SetConfig+0x66>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	4a24      	ldr	r2, [pc, #144]	; (8006084 <TIM_TI1_SetConfig+0xd4>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d00f      	beq.n	8006016 <TIM_TI1_SetConfig+0x66>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	4a23      	ldr	r2, [pc, #140]	; (8006088 <TIM_TI1_SetConfig+0xd8>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d00b      	beq.n	8006016 <TIM_TI1_SetConfig+0x66>
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	4a22      	ldr	r2, [pc, #136]	; (800608c <TIM_TI1_SetConfig+0xdc>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d007      	beq.n	8006016 <TIM_TI1_SetConfig+0x66>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	4a21      	ldr	r2, [pc, #132]	; (8006090 <TIM_TI1_SetConfig+0xe0>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d003      	beq.n	8006016 <TIM_TI1_SetConfig+0x66>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	4a20      	ldr	r2, [pc, #128]	; (8006094 <TIM_TI1_SetConfig+0xe4>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d101      	bne.n	800601a <TIM_TI1_SetConfig+0x6a>
 8006016:	2301      	movs	r3, #1
 8006018:	e000      	b.n	800601c <TIM_TI1_SetConfig+0x6c>
 800601a:	2300      	movs	r3, #0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d008      	beq.n	8006032 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	f023 0303 	bic.w	r3, r3, #3
 8006026:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006028:	697a      	ldr	r2, [r7, #20]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4313      	orrs	r3, r2
 800602e:	617b      	str	r3, [r7, #20]
 8006030:	e003      	b.n	800603a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f043 0301 	orr.w	r3, r3, #1
 8006038:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006040:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	011b      	lsls	r3, r3, #4
 8006046:	b2db      	uxtb	r3, r3
 8006048:	697a      	ldr	r2, [r7, #20]
 800604a:	4313      	orrs	r3, r2
 800604c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	f023 030a 	bic.w	r3, r3, #10
 8006054:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f003 030a 	and.w	r3, r3, #10
 800605c:	693a      	ldr	r2, [r7, #16]
 800605e:	4313      	orrs	r3, r2
 8006060:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	621a      	str	r2, [r3, #32]
}
 800606e:	bf00      	nop
 8006070:	371c      	adds	r7, #28
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr
 800607a:	bf00      	nop
 800607c:	40010000 	.word	0x40010000
 8006080:	40000400 	.word	0x40000400
 8006084:	40000800 	.word	0x40000800
 8006088:	40000c00 	.word	0x40000c00
 800608c:	40010400 	.word	0x40010400
 8006090:	40014000 	.word	0x40014000
 8006094:	40001800 	.word	0x40001800

08006098 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006098:	b480      	push	{r7}
 800609a:	b087      	sub	sp, #28
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6a1b      	ldr	r3, [r3, #32]
 80060a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	f023 0201 	bic.w	r2, r3, #1
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	011b      	lsls	r3, r3, #4
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	f023 030a 	bic.w	r3, r3, #10
 80060d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060d6:	697a      	ldr	r2, [r7, #20]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	4313      	orrs	r3, r2
 80060dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	621a      	str	r2, [r3, #32]
}
 80060ea:	bf00      	nop
 80060ec:	371c      	adds	r7, #28
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b087      	sub	sp, #28
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	60f8      	str	r0, [r7, #12]
 80060fe:	60b9      	str	r1, [r7, #8]
 8006100:	607a      	str	r2, [r7, #4]
 8006102:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	f023 0210 	bic.w	r2, r3, #16
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006122:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	021b      	lsls	r3, r3, #8
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	4313      	orrs	r3, r2
 800612c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006134:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	031b      	lsls	r3, r3, #12
 800613a:	b29b      	uxth	r3, r3
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	4313      	orrs	r3, r2
 8006140:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006148:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	011b      	lsls	r3, r3, #4
 800614e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006152:	693a      	ldr	r2, [r7, #16]
 8006154:	4313      	orrs	r3, r2
 8006156:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	693a      	ldr	r2, [r7, #16]
 8006162:	621a      	str	r2, [r3, #32]
}
 8006164:	bf00      	nop
 8006166:	371c      	adds	r7, #28
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006170:	b480      	push	{r7}
 8006172:	b087      	sub	sp, #28
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6a1b      	ldr	r3, [r3, #32]
 8006180:	f023 0210 	bic.w	r2, r3, #16
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	6a1b      	ldr	r3, [r3, #32]
 8006192:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800619a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	031b      	lsls	r3, r3, #12
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80061ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	011b      	lsls	r3, r3, #4
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	697a      	ldr	r2, [r7, #20]
 80061bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	621a      	str	r2, [r3, #32]
}
 80061c4:	bf00      	nop
 80061c6:	371c      	adds	r7, #28
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b087      	sub	sp, #28
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	607a      	str	r2, [r7, #4]
 80061dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	69db      	ldr	r3, [r3, #28]
 80061ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6a1b      	ldr	r3, [r3, #32]
 80061f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	f023 0303 	bic.w	r3, r3, #3
 80061fc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4313      	orrs	r3, r2
 8006204:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800620c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	011b      	lsls	r3, r3, #4
 8006212:	b2db      	uxtb	r3, r3
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	4313      	orrs	r3, r2
 8006218:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006220:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	021b      	lsls	r3, r3, #8
 8006226:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800622a:	693a      	ldr	r2, [r7, #16]
 800622c:	4313      	orrs	r3, r2
 800622e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	697a      	ldr	r2, [r7, #20]
 8006234:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	693a      	ldr	r2, [r7, #16]
 800623a:	621a      	str	r2, [r3, #32]
}
 800623c:	bf00      	nop
 800623e:	371c      	adds	r7, #28
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006248:	b480      	push	{r7}
 800624a:	b087      	sub	sp, #28
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
 8006254:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	69db      	ldr	r3, [r3, #28]
 8006266:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6a1b      	ldr	r3, [r3, #32]
 800626c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006274:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	021b      	lsls	r3, r3, #8
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	4313      	orrs	r3, r2
 800627e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006286:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	031b      	lsls	r3, r3, #12
 800628c:	b29b      	uxth	r3, r3
 800628e:	697a      	ldr	r2, [r7, #20]
 8006290:	4313      	orrs	r3, r2
 8006292:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800629a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	031b      	lsls	r3, r3, #12
 80062a0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80062a4:	693a      	ldr	r2, [r7, #16]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	621a      	str	r2, [r3, #32]
}
 80062b6:	bf00      	nop
 80062b8:	371c      	adds	r7, #28
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr

080062c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062c2:	b480      	push	{r7}
 80062c4:	b085      	sub	sp, #20
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
 80062ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062da:	683a      	ldr	r2, [r7, #0]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	4313      	orrs	r3, r2
 80062e0:	f043 0307 	orr.w	r3, r3, #7
 80062e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	609a      	str	r2, [r3, #8]
}
 80062ec:	bf00      	nop
 80062ee:	3714      	adds	r7, #20
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b087      	sub	sp, #28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	607a      	str	r2, [r7, #4]
 8006304:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006312:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	021a      	lsls	r2, r3, #8
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	431a      	orrs	r2, r3
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	4313      	orrs	r3, r2
 8006320:	697a      	ldr	r2, [r7, #20]
 8006322:	4313      	orrs	r3, r2
 8006324:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	697a      	ldr	r2, [r7, #20]
 800632a:	609a      	str	r2, [r3, #8]
}
 800632c:	bf00      	nop
 800632e:	371c      	adds	r7, #28
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006338:	b480      	push	{r7}
 800633a:	b087      	sub	sp, #28
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	f003 031f 	and.w	r3, r3, #31
 800634a:	2201      	movs	r2, #1
 800634c:	fa02 f303 	lsl.w	r3, r2, r3
 8006350:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6a1a      	ldr	r2, [r3, #32]
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	43db      	mvns	r3, r3
 800635a:	401a      	ands	r2, r3
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6a1a      	ldr	r2, [r3, #32]
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	f003 031f 	and.w	r3, r3, #31
 800636a:	6879      	ldr	r1, [r7, #4]
 800636c:	fa01 f303 	lsl.w	r3, r1, r3
 8006370:	431a      	orrs	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	621a      	str	r2, [r3, #32]
}
 8006376:	bf00      	nop
 8006378:	371c      	adds	r7, #28
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
	...

08006384 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006394:	2b01      	cmp	r3, #1
 8006396:	d101      	bne.n	800639c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006398:	2302      	movs	r3, #2
 800639a:	e05a      	b.n	8006452 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2202      	movs	r2, #2
 80063a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a21      	ldr	r2, [pc, #132]	; (8006460 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d022      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063e8:	d01d      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a1d      	ldr	r2, [pc, #116]	; (8006464 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d018      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a1b      	ldr	r2, [pc, #108]	; (8006468 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d013      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a1a      	ldr	r2, [pc, #104]	; (800646c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d00e      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a18      	ldr	r2, [pc, #96]	; (8006470 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d009      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a17      	ldr	r2, [pc, #92]	; (8006474 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d004      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a15      	ldr	r2, [pc, #84]	; (8006478 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d10c      	bne.n	8006440 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800642c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	4313      	orrs	r3, r2
 8006436:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68ba      	ldr	r2, [r7, #8]
 800643e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3714      	adds	r7, #20
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	40010000 	.word	0x40010000
 8006464:	40000400 	.word	0x40000400
 8006468:	40000800 	.word	0x40000800
 800646c:	40000c00 	.word	0x40000c00
 8006470:	40010400 	.word	0x40010400
 8006474:	40014000 	.word	0x40014000
 8006478:	40001800 	.word	0x40001800

0800647c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006486:	2300      	movs	r3, #0
 8006488:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006490:	2b01      	cmp	r3, #1
 8006492:	d101      	bne.n	8006498 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006494:	2302      	movs	r3, #2
 8006496:	e03d      	b.n	8006514 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	69db      	ldr	r3, [r3, #28]
 80064fe:	4313      	orrs	r3, r2
 8006500:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	4618      	mov	r0, r3
 8006516:	3714      	adds	r7, #20
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr

08006520 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006528:	bf00      	nop
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800653c:	bf00      	nop
 800653e:	370c      	adds	r7, #12
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b082      	sub	sp, #8
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d101      	bne.n	800655a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e03f      	b.n	80065da <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d106      	bne.n	8006574 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f7fc fa08 	bl	8002984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2224      	movs	r2, #36	; 0x24
 8006578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68da      	ldr	r2, [r3, #12]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800658a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f000 fddf 	bl	8007150 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	691a      	ldr	r2, [r3, #16]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80065a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	695a      	ldr	r2, [r3, #20]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80065b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68da      	ldr	r2, [r3, #12]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2220      	movs	r2, #32
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2220      	movs	r2, #32
 80065d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3708      	adds	r7, #8
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b08a      	sub	sp, #40	; 0x28
 80065e6:	af02      	add	r7, sp, #8
 80065e8:	60f8      	str	r0, [r7, #12]
 80065ea:	60b9      	str	r1, [r7, #8]
 80065ec:	603b      	str	r3, [r7, #0]
 80065ee:	4613      	mov	r3, r2
 80065f0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80065f2:	2300      	movs	r3, #0
 80065f4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	2b20      	cmp	r3, #32
 8006600:	d17c      	bne.n	80066fc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d002      	beq.n	800660e <HAL_UART_Transmit+0x2c>
 8006608:	88fb      	ldrh	r3, [r7, #6]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e075      	b.n	80066fe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006618:	2b01      	cmp	r3, #1
 800661a:	d101      	bne.n	8006620 <HAL_UART_Transmit+0x3e>
 800661c:	2302      	movs	r3, #2
 800661e:	e06e      	b.n	80066fe <HAL_UART_Transmit+0x11c>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2200      	movs	r2, #0
 800662c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2221      	movs	r2, #33	; 0x21
 8006632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006636:	f7fc fb15 	bl	8002c64 <HAL_GetTick>
 800663a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	88fa      	ldrh	r2, [r7, #6]
 8006640:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	88fa      	ldrh	r2, [r7, #6]
 8006646:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006650:	d108      	bne.n	8006664 <HAL_UART_Transmit+0x82>
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	691b      	ldr	r3, [r3, #16]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d104      	bne.n	8006664 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800665a:	2300      	movs	r3, #0
 800665c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	61bb      	str	r3, [r7, #24]
 8006662:	e003      	b.n	800666c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006668:	2300      	movs	r3, #0
 800666a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2200      	movs	r2, #0
 8006670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006674:	e02a      	b.n	80066cc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	9300      	str	r3, [sp, #0]
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2200      	movs	r2, #0
 800667e:	2180      	movs	r1, #128	; 0x80
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f000 fb1f 	bl	8006cc4 <UART_WaitOnFlagUntilTimeout>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d001      	beq.n	8006690 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e036      	b.n	80066fe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d10b      	bne.n	80066ae <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	881b      	ldrh	r3, [r3, #0]
 800669a:	461a      	mov	r2, r3
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	3302      	adds	r3, #2
 80066aa:	61bb      	str	r3, [r7, #24]
 80066ac:	e007      	b.n	80066be <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	781a      	ldrb	r2, [r3, #0]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	3301      	adds	r3, #1
 80066bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	3b01      	subs	r3, #1
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1cf      	bne.n	8006676 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	9300      	str	r3, [sp, #0]
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	2200      	movs	r2, #0
 80066de:	2140      	movs	r1, #64	; 0x40
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f000 faef 	bl	8006cc4 <UART_WaitOnFlagUntilTimeout>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d001      	beq.n	80066f0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e006      	b.n	80066fe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2220      	movs	r2, #32
 80066f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80066f8:	2300      	movs	r3, #0
 80066fa:	e000      	b.n	80066fe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80066fc:	2302      	movs	r3, #2
  }
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3720      	adds	r7, #32
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b084      	sub	sp, #16
 800670a:	af00      	add	r7, sp, #0
 800670c:	60f8      	str	r0, [r7, #12]
 800670e:	60b9      	str	r1, [r7, #8]
 8006710:	4613      	mov	r3, r2
 8006712:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800671a:	b2db      	uxtb	r3, r3
 800671c:	2b20      	cmp	r3, #32
 800671e:	d11d      	bne.n	800675c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d002      	beq.n	800672c <HAL_UART_Receive_IT+0x26>
 8006726:	88fb      	ldrh	r3, [r7, #6]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d101      	bne.n	8006730 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e016      	b.n	800675e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006736:	2b01      	cmp	r3, #1
 8006738:	d101      	bne.n	800673e <HAL_UART_Receive_IT+0x38>
 800673a:	2302      	movs	r3, #2
 800673c:	e00f      	b.n	800675e <HAL_UART_Receive_IT+0x58>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2200      	movs	r2, #0
 800674a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800674c:	88fb      	ldrh	r3, [r7, #6]
 800674e:	461a      	mov	r2, r3
 8006750:	68b9      	ldr	r1, [r7, #8]
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f000 fb24 	bl	8006da0 <UART_Start_Receive_IT>
 8006758:	4603      	mov	r3, r0
 800675a:	e000      	b.n	800675e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800675c:	2302      	movs	r3, #2
  }
}
 800675e:	4618      	mov	r0, r3
 8006760:	3710      	adds	r7, #16
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
	...

08006768 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b0ba      	sub	sp, #232	; 0xe8
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800678e:	2300      	movs	r3, #0
 8006790:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006794:	2300      	movs	r3, #0
 8006796:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800679a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800679e:	f003 030f 	and.w	r3, r3, #15
 80067a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80067a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d10f      	bne.n	80067ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067b2:	f003 0320 	and.w	r3, r3, #32
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d009      	beq.n	80067ce <HAL_UART_IRQHandler+0x66>
 80067ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067be:	f003 0320 	and.w	r3, r3, #32
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 fc07 	bl	8006fda <UART_Receive_IT>
      return;
 80067cc:	e256      	b.n	8006c7c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80067ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	f000 80de 	beq.w	8006994 <HAL_UART_IRQHandler+0x22c>
 80067d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067dc:	f003 0301 	and.w	r3, r3, #1
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d106      	bne.n	80067f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80067e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067e8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f000 80d1 	beq.w	8006994 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80067f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00b      	beq.n	8006816 <HAL_UART_IRQHandler+0xae>
 80067fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006806:	2b00      	cmp	r3, #0
 8006808:	d005      	beq.n	8006816 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680e:	f043 0201 	orr.w	r2, r3, #1
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800681a:	f003 0304 	and.w	r3, r3, #4
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00b      	beq.n	800683a <HAL_UART_IRQHandler+0xd2>
 8006822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	2b00      	cmp	r3, #0
 800682c:	d005      	beq.n	800683a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006832:	f043 0202 	orr.w	r2, r3, #2
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800683a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800683e:	f003 0302 	and.w	r3, r3, #2
 8006842:	2b00      	cmp	r3, #0
 8006844:	d00b      	beq.n	800685e <HAL_UART_IRQHandler+0xf6>
 8006846:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	d005      	beq.n	800685e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006856:	f043 0204 	orr.w	r2, r3, #4
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800685e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006862:	f003 0308 	and.w	r3, r3, #8
 8006866:	2b00      	cmp	r3, #0
 8006868:	d011      	beq.n	800688e <HAL_UART_IRQHandler+0x126>
 800686a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800686e:	f003 0320 	and.w	r3, r3, #32
 8006872:	2b00      	cmp	r3, #0
 8006874:	d105      	bne.n	8006882 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800687a:	f003 0301 	and.w	r3, r3, #1
 800687e:	2b00      	cmp	r3, #0
 8006880:	d005      	beq.n	800688e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006886:	f043 0208 	orr.w	r2, r3, #8
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006892:	2b00      	cmp	r3, #0
 8006894:	f000 81ed 	beq.w	8006c72 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006898:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800689c:	f003 0320 	and.w	r3, r3, #32
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d008      	beq.n	80068b6 <HAL_UART_IRQHandler+0x14e>
 80068a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068a8:	f003 0320 	and.w	r3, r3, #32
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d002      	beq.n	80068b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 fb92 	bl	8006fda <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	695b      	ldr	r3, [r3, #20]
 80068bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068c0:	2b40      	cmp	r3, #64	; 0x40
 80068c2:	bf0c      	ite	eq
 80068c4:	2301      	moveq	r3, #1
 80068c6:	2300      	movne	r3, #0
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d2:	f003 0308 	and.w	r3, r3, #8
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d103      	bne.n	80068e2 <HAL_UART_IRQHandler+0x17a>
 80068da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d04f      	beq.n	8006982 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 fa9a 	bl	8006e1c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f2:	2b40      	cmp	r3, #64	; 0x40
 80068f4:	d141      	bne.n	800697a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	3314      	adds	r3, #20
 80068fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006900:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006904:	e853 3f00 	ldrex	r3, [r3]
 8006908:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800690c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006910:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006914:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	3314      	adds	r3, #20
 800691e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006922:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006926:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800692e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006932:	e841 2300 	strex	r3, r2, [r1]
 8006936:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800693a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1d9      	bne.n	80068f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006946:	2b00      	cmp	r3, #0
 8006948:	d013      	beq.n	8006972 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800694e:	4a7d      	ldr	r2, [pc, #500]	; (8006b44 <HAL_UART_IRQHandler+0x3dc>)
 8006950:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006956:	4618      	mov	r0, r3
 8006958:	f7fc fd97 	bl	800348a <HAL_DMA_Abort_IT>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d016      	beq.n	8006990 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006966:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800696c:	4610      	mov	r0, r2
 800696e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006970:	e00e      	b.n	8006990 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f990 	bl	8006c98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006978:	e00a      	b.n	8006990 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 f98c 	bl	8006c98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006980:	e006      	b.n	8006990 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 f988 	bl	8006c98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2200      	movs	r2, #0
 800698c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800698e:	e170      	b.n	8006c72 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006990:	bf00      	nop
    return;
 8006992:	e16e      	b.n	8006c72 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006998:	2b01      	cmp	r3, #1
 800699a:	f040 814a 	bne.w	8006c32 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800699e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069a2:	f003 0310 	and.w	r3, r3, #16
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f000 8143 	beq.w	8006c32 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80069ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069b0:	f003 0310 	and.w	r3, r3, #16
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 813c 	beq.w	8006c32 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069ba:	2300      	movs	r3, #0
 80069bc:	60bb      	str	r3, [r7, #8]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	60bb      	str	r3, [r7, #8]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	60bb      	str	r3, [r7, #8]
 80069ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	695b      	ldr	r3, [r3, #20]
 80069d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069da:	2b40      	cmp	r3, #64	; 0x40
 80069dc:	f040 80b4 	bne.w	8006b48 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80069ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	f000 8140 	beq.w	8006c76 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80069fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80069fe:	429a      	cmp	r2, r3
 8006a00:	f080 8139 	bcs.w	8006c76 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a0a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a10:	69db      	ldr	r3, [r3, #28]
 8006a12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a16:	f000 8088 	beq.w	8006b2a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	330c      	adds	r3, #12
 8006a20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a24:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006a28:	e853 3f00 	ldrex	r3, [r3]
 8006a2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006a30:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	330c      	adds	r3, #12
 8006a42:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006a46:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a4e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006a52:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006a56:	e841 2300 	strex	r3, r2, [r1]
 8006a5a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006a5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d1d9      	bne.n	8006a1a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	3314      	adds	r3, #20
 8006a6c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a70:	e853 3f00 	ldrex	r3, [r3]
 8006a74:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006a76:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a78:	f023 0301 	bic.w	r3, r3, #1
 8006a7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	3314      	adds	r3, #20
 8006a86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006a8a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006a8e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a90:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006a92:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006a96:	e841 2300 	strex	r3, r2, [r1]
 8006a9a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006a9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1e1      	bne.n	8006a66 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	3314      	adds	r3, #20
 8006aa8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aaa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006aac:	e853 3f00 	ldrex	r3, [r3]
 8006ab0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006ab2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ab4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ab8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	3314      	adds	r3, #20
 8006ac2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006ac6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006ac8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006acc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006ace:	e841 2300 	strex	r3, r2, [r1]
 8006ad2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006ad4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1e3      	bne.n	8006aa2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2220      	movs	r2, #32
 8006ade:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	330c      	adds	r3, #12
 8006aee:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006af2:	e853 3f00 	ldrex	r3, [r3]
 8006af6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006af8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006afa:	f023 0310 	bic.w	r3, r3, #16
 8006afe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	330c      	adds	r3, #12
 8006b08:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006b0c:	65ba      	str	r2, [r7, #88]	; 0x58
 8006b0e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b10:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b12:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b14:	e841 2300 	strex	r3, r2, [r1]
 8006b18:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006b1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d1e3      	bne.n	8006ae8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b24:	4618      	mov	r0, r3
 8006b26:	f7fc fc40 	bl	80033aa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	4619      	mov	r1, r3
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 f8b6 	bl	8006cac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b40:	e099      	b.n	8006c76 <HAL_UART_IRQHandler+0x50e>
 8006b42:	bf00      	nop
 8006b44:	08006ee3 	.word	0x08006ee3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	f000 808b 	beq.w	8006c7a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006b64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f000 8086 	beq.w	8006c7a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	330c      	adds	r3, #12
 8006b74:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b78:	e853 3f00 	ldrex	r3, [r3]
 8006b7c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b80:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	330c      	adds	r3, #12
 8006b8e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006b92:	647a      	str	r2, [r7, #68]	; 0x44
 8006b94:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b96:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006b98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b9a:	e841 2300 	strex	r3, r2, [r1]
 8006b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d1e3      	bne.n	8006b6e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	3314      	adds	r3, #20
 8006bac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb0:	e853 3f00 	ldrex	r3, [r3]
 8006bb4:	623b      	str	r3, [r7, #32]
   return(result);
 8006bb6:	6a3b      	ldr	r3, [r7, #32]
 8006bb8:	f023 0301 	bic.w	r3, r3, #1
 8006bbc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	3314      	adds	r3, #20
 8006bc6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006bca:	633a      	str	r2, [r7, #48]	; 0x30
 8006bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006bd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bd2:	e841 2300 	strex	r3, r2, [r1]
 8006bd6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1e3      	bne.n	8006ba6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2220      	movs	r2, #32
 8006be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	330c      	adds	r3, #12
 8006bf2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	e853 3f00 	ldrex	r3, [r3]
 8006bfa:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f023 0310 	bic.w	r3, r3, #16
 8006c02:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	330c      	adds	r3, #12
 8006c0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006c10:	61fa      	str	r2, [r7, #28]
 8006c12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c14:	69b9      	ldr	r1, [r7, #24]
 8006c16:	69fa      	ldr	r2, [r7, #28]
 8006c18:	e841 2300 	strex	r3, r2, [r1]
 8006c1c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d1e3      	bne.n	8006bec <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c28:	4619      	mov	r1, r3
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 f83e 	bl	8006cac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c30:	e023      	b.n	8006c7a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d009      	beq.n	8006c52 <HAL_UART_IRQHandler+0x4ea>
 8006c3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d003      	beq.n	8006c52 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f95d 	bl	8006f0a <UART_Transmit_IT>
    return;
 8006c50:	e014      	b.n	8006c7c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00e      	beq.n	8006c7c <HAL_UART_IRQHandler+0x514>
 8006c5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d008      	beq.n	8006c7c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 f99d 	bl	8006faa <UART_EndTransmit_IT>
    return;
 8006c70:	e004      	b.n	8006c7c <HAL_UART_IRQHandler+0x514>
    return;
 8006c72:	bf00      	nop
 8006c74:	e002      	b.n	8006c7c <HAL_UART_IRQHandler+0x514>
      return;
 8006c76:	bf00      	nop
 8006c78:	e000      	b.n	8006c7c <HAL_UART_IRQHandler+0x514>
      return;
 8006c7a:	bf00      	nop
  }
}
 8006c7c:	37e8      	adds	r7, #232	; 0xe8
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop

08006c84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006cb8:	bf00      	nop
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b090      	sub	sp, #64	; 0x40
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	603b      	str	r3, [r7, #0]
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cd4:	e050      	b.n	8006d78 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cdc:	d04c      	beq.n	8006d78 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006cde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d007      	beq.n	8006cf4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006ce4:	f7fb ffbe 	bl	8002c64 <HAL_GetTick>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	1ad3      	subs	r3, r2, r3
 8006cee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d241      	bcs.n	8006d78 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	330c      	adds	r3, #12
 8006cfa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cfe:	e853 3f00 	ldrex	r3, [r3]
 8006d02:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d06:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	330c      	adds	r3, #12
 8006d12:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006d14:	637a      	str	r2, [r7, #52]	; 0x34
 8006d16:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d18:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d1c:	e841 2300 	strex	r3, r2, [r1]
 8006d20:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1e5      	bne.n	8006cf4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	3314      	adds	r3, #20
 8006d2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	e853 3f00 	ldrex	r3, [r3]
 8006d36:	613b      	str	r3, [r7, #16]
   return(result);
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	f023 0301 	bic.w	r3, r3, #1
 8006d3e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	3314      	adds	r3, #20
 8006d46:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d48:	623a      	str	r2, [r7, #32]
 8006d4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4c:	69f9      	ldr	r1, [r7, #28]
 8006d4e:	6a3a      	ldr	r2, [r7, #32]
 8006d50:	e841 2300 	strex	r3, r2, [r1]
 8006d54:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1e5      	bne.n	8006d28 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2220      	movs	r2, #32
 8006d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006d74:	2303      	movs	r3, #3
 8006d76:	e00f      	b.n	8006d98 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	4013      	ands	r3, r2
 8006d82:	68ba      	ldr	r2, [r7, #8]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	bf0c      	ite	eq
 8006d88:	2301      	moveq	r3, #1
 8006d8a:	2300      	movne	r3, #0
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	461a      	mov	r2, r3
 8006d90:	79fb      	ldrb	r3, [r7, #7]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d09f      	beq.n	8006cd6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d96:	2300      	movs	r3, #0
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3740      	adds	r7, #64	; 0x40
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b085      	sub	sp, #20
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	4613      	mov	r3, r2
 8006dac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	68ba      	ldr	r2, [r7, #8]
 8006db2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	88fa      	ldrh	r2, [r7, #6]
 8006db8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	88fa      	ldrh	r2, [r7, #6]
 8006dbe:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2222      	movs	r2, #34	; 0x22
 8006dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	691b      	ldr	r3, [r3, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d007      	beq.n	8006dee <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68da      	ldr	r2, [r3, #12]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006dec:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	695a      	ldr	r2, [r3, #20]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f042 0201 	orr.w	r2, r2, #1
 8006dfc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	68da      	ldr	r2, [r3, #12]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f042 0220 	orr.w	r2, r2, #32
 8006e0c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b095      	sub	sp, #84	; 0x54
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	330c      	adds	r3, #12
 8006e2a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e2e:	e853 3f00 	ldrex	r3, [r3]
 8006e32:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e36:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	330c      	adds	r3, #12
 8006e42:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e44:	643a      	str	r2, [r7, #64]	; 0x40
 8006e46:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e48:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e4a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e4c:	e841 2300 	strex	r3, r2, [r1]
 8006e50:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d1e5      	bne.n	8006e24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	3314      	adds	r3, #20
 8006e5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e60:	6a3b      	ldr	r3, [r7, #32]
 8006e62:	e853 3f00 	ldrex	r3, [r3]
 8006e66:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	f023 0301 	bic.w	r3, r3, #1
 8006e6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3314      	adds	r3, #20
 8006e76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e78:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e80:	e841 2300 	strex	r3, r2, [r1]
 8006e84:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1e5      	bne.n	8006e58 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d119      	bne.n	8006ec8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	330c      	adds	r3, #12
 8006e9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	e853 3f00 	ldrex	r3, [r3]
 8006ea2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	f023 0310 	bic.w	r3, r3, #16
 8006eaa:	647b      	str	r3, [r7, #68]	; 0x44
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	330c      	adds	r3, #12
 8006eb2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006eb4:	61ba      	str	r2, [r7, #24]
 8006eb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb8:	6979      	ldr	r1, [r7, #20]
 8006eba:	69ba      	ldr	r2, [r7, #24]
 8006ebc:	e841 2300 	strex	r3, r2, [r1]
 8006ec0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d1e5      	bne.n	8006e94 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2220      	movs	r2, #32
 8006ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006ed6:	bf00      	nop
 8006ed8:	3754      	adds	r7, #84	; 0x54
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr

08006ee2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b084      	sub	sp, #16
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f7ff fecb 	bl	8006c98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f02:	bf00      	nop
 8006f04:	3710      	adds	r7, #16
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b085      	sub	sp, #20
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	2b21      	cmp	r3, #33	; 0x21
 8006f1c:	d13e      	bne.n	8006f9c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f26:	d114      	bne.n	8006f52 <UART_Transmit_IT+0x48>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d110      	bne.n	8006f52 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6a1b      	ldr	r3, [r3, #32]
 8006f34:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	881b      	ldrh	r3, [r3, #0]
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f44:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6a1b      	ldr	r3, [r3, #32]
 8006f4a:	1c9a      	adds	r2, r3, #2
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	621a      	str	r2, [r3, #32]
 8006f50:	e008      	b.n	8006f64 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a1b      	ldr	r3, [r3, #32]
 8006f56:	1c59      	adds	r1, r3, #1
 8006f58:	687a      	ldr	r2, [r7, #4]
 8006f5a:	6211      	str	r1, [r2, #32]
 8006f5c:	781a      	ldrb	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	4619      	mov	r1, r3
 8006f72:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d10f      	bne.n	8006f98 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68da      	ldr	r2, [r3, #12]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f86:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68da      	ldr	r2, [r3, #12]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f96:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	e000      	b.n	8006f9e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f9c:	2302      	movs	r3, #2
  }
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3714      	adds	r7, #20
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006faa:	b580      	push	{r7, lr}
 8006fac:	b082      	sub	sp, #8
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68da      	ldr	r2, [r3, #12]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fc0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2220      	movs	r2, #32
 8006fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7ff fe5a 	bl	8006c84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3708      	adds	r7, #8
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}

08006fda <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b08c      	sub	sp, #48	; 0x30
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	2b22      	cmp	r3, #34	; 0x22
 8006fec:	f040 80ab 	bne.w	8007146 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ff8:	d117      	bne.n	800702a <UART_Receive_IT+0x50>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d113      	bne.n	800702a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007002:	2300      	movs	r3, #0
 8007004:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800700a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	b29b      	uxth	r3, r3
 8007014:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007018:	b29a      	uxth	r2, r3
 800701a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800701c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007022:	1c9a      	adds	r2, r3, #2
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	629a      	str	r2, [r3, #40]	; 0x28
 8007028:	e026      	b.n	8007078 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800702e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007030:	2300      	movs	r3, #0
 8007032:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800703c:	d007      	beq.n	800704e <UART_Receive_IT+0x74>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d10a      	bne.n	800705c <UART_Receive_IT+0x82>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	691b      	ldr	r3, [r3, #16]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d106      	bne.n	800705c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	b2da      	uxtb	r2, r3
 8007056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007058:	701a      	strb	r2, [r3, #0]
 800705a:	e008      	b.n	800706e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	b2db      	uxtb	r3, r3
 8007064:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007068:	b2da      	uxtb	r2, r3
 800706a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800706c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007072:	1c5a      	adds	r2, r3, #1
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800707c:	b29b      	uxth	r3, r3
 800707e:	3b01      	subs	r3, #1
 8007080:	b29b      	uxth	r3, r3
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	4619      	mov	r1, r3
 8007086:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007088:	2b00      	cmp	r3, #0
 800708a:	d15a      	bne.n	8007142 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68da      	ldr	r2, [r3, #12]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0220 	bic.w	r2, r2, #32
 800709a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	68da      	ldr	r2, [r3, #12]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80070aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	695a      	ldr	r2, [r3, #20]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f022 0201 	bic.w	r2, r2, #1
 80070ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2220      	movs	r2, #32
 80070c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d135      	bne.n	8007138 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	330c      	adds	r3, #12
 80070d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	e853 3f00 	ldrex	r3, [r3]
 80070e0:	613b      	str	r3, [r7, #16]
   return(result);
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	f023 0310 	bic.w	r3, r3, #16
 80070e8:	627b      	str	r3, [r7, #36]	; 0x24
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	330c      	adds	r3, #12
 80070f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070f2:	623a      	str	r2, [r7, #32]
 80070f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f6:	69f9      	ldr	r1, [r7, #28]
 80070f8:	6a3a      	ldr	r2, [r7, #32]
 80070fa:	e841 2300 	strex	r3, r2, [r1]
 80070fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d1e5      	bne.n	80070d2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0310 	and.w	r3, r3, #16
 8007110:	2b10      	cmp	r3, #16
 8007112:	d10a      	bne.n	800712a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007114:	2300      	movs	r3, #0
 8007116:	60fb      	str	r3, [r7, #12]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	60fb      	str	r3, [r7, #12]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	60fb      	str	r3, [r7, #12]
 8007128:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800712e:	4619      	mov	r1, r3
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f7ff fdbb 	bl	8006cac <HAL_UARTEx_RxEventCallback>
 8007136:	e002      	b.n	800713e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f7fa fb9d 	bl	8001878 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800713e:	2300      	movs	r3, #0
 8007140:	e002      	b.n	8007148 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007142:	2300      	movs	r3, #0
 8007144:	e000      	b.n	8007148 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007146:	2302      	movs	r3, #2
  }
}
 8007148:	4618      	mov	r0, r3
 800714a:	3730      	adds	r7, #48	; 0x30
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007150:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007154:	b0c0      	sub	sp, #256	; 0x100
 8007156:	af00      	add	r7, sp, #0
 8007158:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800715c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	691b      	ldr	r3, [r3, #16]
 8007164:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800716c:	68d9      	ldr	r1, [r3, #12]
 800716e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	ea40 0301 	orr.w	r3, r0, r1
 8007178:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800717a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800717e:	689a      	ldr	r2, [r3, #8]
 8007180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	431a      	orrs	r2, r3
 8007188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800718c:	695b      	ldr	r3, [r3, #20]
 800718e:	431a      	orrs	r2, r3
 8007190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007194:	69db      	ldr	r3, [r3, #28]
 8007196:	4313      	orrs	r3, r2
 8007198:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800719c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80071a8:	f021 010c 	bic.w	r1, r1, #12
 80071ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80071b6:	430b      	orrs	r3, r1
 80071b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80071ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	695b      	ldr	r3, [r3, #20]
 80071c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80071c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ca:	6999      	ldr	r1, [r3, #24]
 80071cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	ea40 0301 	orr.w	r3, r0, r1
 80071d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80071d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	4b8f      	ldr	r3, [pc, #572]	; (800741c <UART_SetConfig+0x2cc>)
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d005      	beq.n	80071f0 <UART_SetConfig+0xa0>
 80071e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071e8:	681a      	ldr	r2, [r3, #0]
 80071ea:	4b8d      	ldr	r3, [pc, #564]	; (8007420 <UART_SetConfig+0x2d0>)
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d104      	bne.n	80071fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80071f0:	f7fd fbd4 	bl	800499c <HAL_RCC_GetPCLK2Freq>
 80071f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80071f8:	e003      	b.n	8007202 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80071fa:	f7fd fbbb 	bl	8004974 <HAL_RCC_GetPCLK1Freq>
 80071fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007206:	69db      	ldr	r3, [r3, #28]
 8007208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800720c:	f040 810c 	bne.w	8007428 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007210:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007214:	2200      	movs	r2, #0
 8007216:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800721a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800721e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007222:	4622      	mov	r2, r4
 8007224:	462b      	mov	r3, r5
 8007226:	1891      	adds	r1, r2, r2
 8007228:	65b9      	str	r1, [r7, #88]	; 0x58
 800722a:	415b      	adcs	r3, r3
 800722c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800722e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007232:	4621      	mov	r1, r4
 8007234:	eb12 0801 	adds.w	r8, r2, r1
 8007238:	4629      	mov	r1, r5
 800723a:	eb43 0901 	adc.w	r9, r3, r1
 800723e:	f04f 0200 	mov.w	r2, #0
 8007242:	f04f 0300 	mov.w	r3, #0
 8007246:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800724a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800724e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007252:	4690      	mov	r8, r2
 8007254:	4699      	mov	r9, r3
 8007256:	4623      	mov	r3, r4
 8007258:	eb18 0303 	adds.w	r3, r8, r3
 800725c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007260:	462b      	mov	r3, r5
 8007262:	eb49 0303 	adc.w	r3, r9, r3
 8007266:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800726a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007276:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800727a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800727e:	460b      	mov	r3, r1
 8007280:	18db      	adds	r3, r3, r3
 8007282:	653b      	str	r3, [r7, #80]	; 0x50
 8007284:	4613      	mov	r3, r2
 8007286:	eb42 0303 	adc.w	r3, r2, r3
 800728a:	657b      	str	r3, [r7, #84]	; 0x54
 800728c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007290:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007294:	f7f9 fcd8 	bl	8000c48 <__aeabi_uldivmod>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	4b61      	ldr	r3, [pc, #388]	; (8007424 <UART_SetConfig+0x2d4>)
 800729e:	fba3 2302 	umull	r2, r3, r3, r2
 80072a2:	095b      	lsrs	r3, r3, #5
 80072a4:	011c      	lsls	r4, r3, #4
 80072a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072aa:	2200      	movs	r2, #0
 80072ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072b0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80072b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80072b8:	4642      	mov	r2, r8
 80072ba:	464b      	mov	r3, r9
 80072bc:	1891      	adds	r1, r2, r2
 80072be:	64b9      	str	r1, [r7, #72]	; 0x48
 80072c0:	415b      	adcs	r3, r3
 80072c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80072c8:	4641      	mov	r1, r8
 80072ca:	eb12 0a01 	adds.w	sl, r2, r1
 80072ce:	4649      	mov	r1, r9
 80072d0:	eb43 0b01 	adc.w	fp, r3, r1
 80072d4:	f04f 0200 	mov.w	r2, #0
 80072d8:	f04f 0300 	mov.w	r3, #0
 80072dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80072e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072e8:	4692      	mov	sl, r2
 80072ea:	469b      	mov	fp, r3
 80072ec:	4643      	mov	r3, r8
 80072ee:	eb1a 0303 	adds.w	r3, sl, r3
 80072f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072f6:	464b      	mov	r3, r9
 80072f8:	eb4b 0303 	adc.w	r3, fp, r3
 80072fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800730c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007310:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007314:	460b      	mov	r3, r1
 8007316:	18db      	adds	r3, r3, r3
 8007318:	643b      	str	r3, [r7, #64]	; 0x40
 800731a:	4613      	mov	r3, r2
 800731c:	eb42 0303 	adc.w	r3, r2, r3
 8007320:	647b      	str	r3, [r7, #68]	; 0x44
 8007322:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007326:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800732a:	f7f9 fc8d 	bl	8000c48 <__aeabi_uldivmod>
 800732e:	4602      	mov	r2, r0
 8007330:	460b      	mov	r3, r1
 8007332:	4611      	mov	r1, r2
 8007334:	4b3b      	ldr	r3, [pc, #236]	; (8007424 <UART_SetConfig+0x2d4>)
 8007336:	fba3 2301 	umull	r2, r3, r3, r1
 800733a:	095b      	lsrs	r3, r3, #5
 800733c:	2264      	movs	r2, #100	; 0x64
 800733e:	fb02 f303 	mul.w	r3, r2, r3
 8007342:	1acb      	subs	r3, r1, r3
 8007344:	00db      	lsls	r3, r3, #3
 8007346:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800734a:	4b36      	ldr	r3, [pc, #216]	; (8007424 <UART_SetConfig+0x2d4>)
 800734c:	fba3 2302 	umull	r2, r3, r3, r2
 8007350:	095b      	lsrs	r3, r3, #5
 8007352:	005b      	lsls	r3, r3, #1
 8007354:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007358:	441c      	add	r4, r3
 800735a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800735e:	2200      	movs	r2, #0
 8007360:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007364:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007368:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800736c:	4642      	mov	r2, r8
 800736e:	464b      	mov	r3, r9
 8007370:	1891      	adds	r1, r2, r2
 8007372:	63b9      	str	r1, [r7, #56]	; 0x38
 8007374:	415b      	adcs	r3, r3
 8007376:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007378:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800737c:	4641      	mov	r1, r8
 800737e:	1851      	adds	r1, r2, r1
 8007380:	6339      	str	r1, [r7, #48]	; 0x30
 8007382:	4649      	mov	r1, r9
 8007384:	414b      	adcs	r3, r1
 8007386:	637b      	str	r3, [r7, #52]	; 0x34
 8007388:	f04f 0200 	mov.w	r2, #0
 800738c:	f04f 0300 	mov.w	r3, #0
 8007390:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007394:	4659      	mov	r1, fp
 8007396:	00cb      	lsls	r3, r1, #3
 8007398:	4651      	mov	r1, sl
 800739a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800739e:	4651      	mov	r1, sl
 80073a0:	00ca      	lsls	r2, r1, #3
 80073a2:	4610      	mov	r0, r2
 80073a4:	4619      	mov	r1, r3
 80073a6:	4603      	mov	r3, r0
 80073a8:	4642      	mov	r2, r8
 80073aa:	189b      	adds	r3, r3, r2
 80073ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80073b0:	464b      	mov	r3, r9
 80073b2:	460a      	mov	r2, r1
 80073b4:	eb42 0303 	adc.w	r3, r2, r3
 80073b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80073bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80073c8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80073cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80073d0:	460b      	mov	r3, r1
 80073d2:	18db      	adds	r3, r3, r3
 80073d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80073d6:	4613      	mov	r3, r2
 80073d8:	eb42 0303 	adc.w	r3, r2, r3
 80073dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80073e6:	f7f9 fc2f 	bl	8000c48 <__aeabi_uldivmod>
 80073ea:	4602      	mov	r2, r0
 80073ec:	460b      	mov	r3, r1
 80073ee:	4b0d      	ldr	r3, [pc, #52]	; (8007424 <UART_SetConfig+0x2d4>)
 80073f0:	fba3 1302 	umull	r1, r3, r3, r2
 80073f4:	095b      	lsrs	r3, r3, #5
 80073f6:	2164      	movs	r1, #100	; 0x64
 80073f8:	fb01 f303 	mul.w	r3, r1, r3
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	00db      	lsls	r3, r3, #3
 8007400:	3332      	adds	r3, #50	; 0x32
 8007402:	4a08      	ldr	r2, [pc, #32]	; (8007424 <UART_SetConfig+0x2d4>)
 8007404:	fba2 2303 	umull	r2, r3, r2, r3
 8007408:	095b      	lsrs	r3, r3, #5
 800740a:	f003 0207 	and.w	r2, r3, #7
 800740e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4422      	add	r2, r4
 8007416:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007418:	e105      	b.n	8007626 <UART_SetConfig+0x4d6>
 800741a:	bf00      	nop
 800741c:	40011000 	.word	0x40011000
 8007420:	40011400 	.word	0x40011400
 8007424:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007428:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800742c:	2200      	movs	r2, #0
 800742e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007432:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007436:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800743a:	4642      	mov	r2, r8
 800743c:	464b      	mov	r3, r9
 800743e:	1891      	adds	r1, r2, r2
 8007440:	6239      	str	r1, [r7, #32]
 8007442:	415b      	adcs	r3, r3
 8007444:	627b      	str	r3, [r7, #36]	; 0x24
 8007446:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800744a:	4641      	mov	r1, r8
 800744c:	1854      	adds	r4, r2, r1
 800744e:	4649      	mov	r1, r9
 8007450:	eb43 0501 	adc.w	r5, r3, r1
 8007454:	f04f 0200 	mov.w	r2, #0
 8007458:	f04f 0300 	mov.w	r3, #0
 800745c:	00eb      	lsls	r3, r5, #3
 800745e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007462:	00e2      	lsls	r2, r4, #3
 8007464:	4614      	mov	r4, r2
 8007466:	461d      	mov	r5, r3
 8007468:	4643      	mov	r3, r8
 800746a:	18e3      	adds	r3, r4, r3
 800746c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007470:	464b      	mov	r3, r9
 8007472:	eb45 0303 	adc.w	r3, r5, r3
 8007476:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800747a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007486:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800748a:	f04f 0200 	mov.w	r2, #0
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007496:	4629      	mov	r1, r5
 8007498:	008b      	lsls	r3, r1, #2
 800749a:	4621      	mov	r1, r4
 800749c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074a0:	4621      	mov	r1, r4
 80074a2:	008a      	lsls	r2, r1, #2
 80074a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80074a8:	f7f9 fbce 	bl	8000c48 <__aeabi_uldivmod>
 80074ac:	4602      	mov	r2, r0
 80074ae:	460b      	mov	r3, r1
 80074b0:	4b60      	ldr	r3, [pc, #384]	; (8007634 <UART_SetConfig+0x4e4>)
 80074b2:	fba3 2302 	umull	r2, r3, r3, r2
 80074b6:	095b      	lsrs	r3, r3, #5
 80074b8:	011c      	lsls	r4, r3, #4
 80074ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074be:	2200      	movs	r2, #0
 80074c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80074c4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80074c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80074cc:	4642      	mov	r2, r8
 80074ce:	464b      	mov	r3, r9
 80074d0:	1891      	adds	r1, r2, r2
 80074d2:	61b9      	str	r1, [r7, #24]
 80074d4:	415b      	adcs	r3, r3
 80074d6:	61fb      	str	r3, [r7, #28]
 80074d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074dc:	4641      	mov	r1, r8
 80074de:	1851      	adds	r1, r2, r1
 80074e0:	6139      	str	r1, [r7, #16]
 80074e2:	4649      	mov	r1, r9
 80074e4:	414b      	adcs	r3, r1
 80074e6:	617b      	str	r3, [r7, #20]
 80074e8:	f04f 0200 	mov.w	r2, #0
 80074ec:	f04f 0300 	mov.w	r3, #0
 80074f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074f4:	4659      	mov	r1, fp
 80074f6:	00cb      	lsls	r3, r1, #3
 80074f8:	4651      	mov	r1, sl
 80074fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074fe:	4651      	mov	r1, sl
 8007500:	00ca      	lsls	r2, r1, #3
 8007502:	4610      	mov	r0, r2
 8007504:	4619      	mov	r1, r3
 8007506:	4603      	mov	r3, r0
 8007508:	4642      	mov	r2, r8
 800750a:	189b      	adds	r3, r3, r2
 800750c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007510:	464b      	mov	r3, r9
 8007512:	460a      	mov	r2, r1
 8007514:	eb42 0303 	adc.w	r3, r2, r3
 8007518:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800751c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	67bb      	str	r3, [r7, #120]	; 0x78
 8007526:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007528:	f04f 0200 	mov.w	r2, #0
 800752c:	f04f 0300 	mov.w	r3, #0
 8007530:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007534:	4649      	mov	r1, r9
 8007536:	008b      	lsls	r3, r1, #2
 8007538:	4641      	mov	r1, r8
 800753a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800753e:	4641      	mov	r1, r8
 8007540:	008a      	lsls	r2, r1, #2
 8007542:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007546:	f7f9 fb7f 	bl	8000c48 <__aeabi_uldivmod>
 800754a:	4602      	mov	r2, r0
 800754c:	460b      	mov	r3, r1
 800754e:	4b39      	ldr	r3, [pc, #228]	; (8007634 <UART_SetConfig+0x4e4>)
 8007550:	fba3 1302 	umull	r1, r3, r3, r2
 8007554:	095b      	lsrs	r3, r3, #5
 8007556:	2164      	movs	r1, #100	; 0x64
 8007558:	fb01 f303 	mul.w	r3, r1, r3
 800755c:	1ad3      	subs	r3, r2, r3
 800755e:	011b      	lsls	r3, r3, #4
 8007560:	3332      	adds	r3, #50	; 0x32
 8007562:	4a34      	ldr	r2, [pc, #208]	; (8007634 <UART_SetConfig+0x4e4>)
 8007564:	fba2 2303 	umull	r2, r3, r2, r3
 8007568:	095b      	lsrs	r3, r3, #5
 800756a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800756e:	441c      	add	r4, r3
 8007570:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007574:	2200      	movs	r2, #0
 8007576:	673b      	str	r3, [r7, #112]	; 0x70
 8007578:	677a      	str	r2, [r7, #116]	; 0x74
 800757a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800757e:	4642      	mov	r2, r8
 8007580:	464b      	mov	r3, r9
 8007582:	1891      	adds	r1, r2, r2
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	415b      	adcs	r3, r3
 8007588:	60fb      	str	r3, [r7, #12]
 800758a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800758e:	4641      	mov	r1, r8
 8007590:	1851      	adds	r1, r2, r1
 8007592:	6039      	str	r1, [r7, #0]
 8007594:	4649      	mov	r1, r9
 8007596:	414b      	adcs	r3, r1
 8007598:	607b      	str	r3, [r7, #4]
 800759a:	f04f 0200 	mov.w	r2, #0
 800759e:	f04f 0300 	mov.w	r3, #0
 80075a2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80075a6:	4659      	mov	r1, fp
 80075a8:	00cb      	lsls	r3, r1, #3
 80075aa:	4651      	mov	r1, sl
 80075ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075b0:	4651      	mov	r1, sl
 80075b2:	00ca      	lsls	r2, r1, #3
 80075b4:	4610      	mov	r0, r2
 80075b6:	4619      	mov	r1, r3
 80075b8:	4603      	mov	r3, r0
 80075ba:	4642      	mov	r2, r8
 80075bc:	189b      	adds	r3, r3, r2
 80075be:	66bb      	str	r3, [r7, #104]	; 0x68
 80075c0:	464b      	mov	r3, r9
 80075c2:	460a      	mov	r2, r1
 80075c4:	eb42 0303 	adc.w	r3, r2, r3
 80075c8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80075ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	663b      	str	r3, [r7, #96]	; 0x60
 80075d4:	667a      	str	r2, [r7, #100]	; 0x64
 80075d6:	f04f 0200 	mov.w	r2, #0
 80075da:	f04f 0300 	mov.w	r3, #0
 80075de:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80075e2:	4649      	mov	r1, r9
 80075e4:	008b      	lsls	r3, r1, #2
 80075e6:	4641      	mov	r1, r8
 80075e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075ec:	4641      	mov	r1, r8
 80075ee:	008a      	lsls	r2, r1, #2
 80075f0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80075f4:	f7f9 fb28 	bl	8000c48 <__aeabi_uldivmod>
 80075f8:	4602      	mov	r2, r0
 80075fa:	460b      	mov	r3, r1
 80075fc:	4b0d      	ldr	r3, [pc, #52]	; (8007634 <UART_SetConfig+0x4e4>)
 80075fe:	fba3 1302 	umull	r1, r3, r3, r2
 8007602:	095b      	lsrs	r3, r3, #5
 8007604:	2164      	movs	r1, #100	; 0x64
 8007606:	fb01 f303 	mul.w	r3, r1, r3
 800760a:	1ad3      	subs	r3, r2, r3
 800760c:	011b      	lsls	r3, r3, #4
 800760e:	3332      	adds	r3, #50	; 0x32
 8007610:	4a08      	ldr	r2, [pc, #32]	; (8007634 <UART_SetConfig+0x4e4>)
 8007612:	fba2 2303 	umull	r2, r3, r2, r3
 8007616:	095b      	lsrs	r3, r3, #5
 8007618:	f003 020f 	and.w	r2, r3, #15
 800761c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4422      	add	r2, r4
 8007624:	609a      	str	r2, [r3, #8]
}
 8007626:	bf00      	nop
 8007628:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800762c:	46bd      	mov	sp, r7
 800762e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007632:	bf00      	nop
 8007634:	51eb851f 	.word	0x51eb851f

08007638 <__errno>:
 8007638:	4b01      	ldr	r3, [pc, #4]	; (8007640 <__errno+0x8>)
 800763a:	6818      	ldr	r0, [r3, #0]
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	2000000c 	.word	0x2000000c

08007644 <__libc_init_array>:
 8007644:	b570      	push	{r4, r5, r6, lr}
 8007646:	4d0d      	ldr	r5, [pc, #52]	; (800767c <__libc_init_array+0x38>)
 8007648:	4c0d      	ldr	r4, [pc, #52]	; (8007680 <__libc_init_array+0x3c>)
 800764a:	1b64      	subs	r4, r4, r5
 800764c:	10a4      	asrs	r4, r4, #2
 800764e:	2600      	movs	r6, #0
 8007650:	42a6      	cmp	r6, r4
 8007652:	d109      	bne.n	8007668 <__libc_init_array+0x24>
 8007654:	4d0b      	ldr	r5, [pc, #44]	; (8007684 <__libc_init_array+0x40>)
 8007656:	4c0c      	ldr	r4, [pc, #48]	; (8007688 <__libc_init_array+0x44>)
 8007658:	f002 fd36 	bl	800a0c8 <_init>
 800765c:	1b64      	subs	r4, r4, r5
 800765e:	10a4      	asrs	r4, r4, #2
 8007660:	2600      	movs	r6, #0
 8007662:	42a6      	cmp	r6, r4
 8007664:	d105      	bne.n	8007672 <__libc_init_array+0x2e>
 8007666:	bd70      	pop	{r4, r5, r6, pc}
 8007668:	f855 3b04 	ldr.w	r3, [r5], #4
 800766c:	4798      	blx	r3
 800766e:	3601      	adds	r6, #1
 8007670:	e7ee      	b.n	8007650 <__libc_init_array+0xc>
 8007672:	f855 3b04 	ldr.w	r3, [r5], #4
 8007676:	4798      	blx	r3
 8007678:	3601      	adds	r6, #1
 800767a:	e7f2      	b.n	8007662 <__libc_init_array+0x1e>
 800767c:	0800a514 	.word	0x0800a514
 8007680:	0800a514 	.word	0x0800a514
 8007684:	0800a514 	.word	0x0800a514
 8007688:	0800a518 	.word	0x0800a518

0800768c <memset>:
 800768c:	4402      	add	r2, r0
 800768e:	4603      	mov	r3, r0
 8007690:	4293      	cmp	r3, r2
 8007692:	d100      	bne.n	8007696 <memset+0xa>
 8007694:	4770      	bx	lr
 8007696:	f803 1b01 	strb.w	r1, [r3], #1
 800769a:	e7f9      	b.n	8007690 <memset+0x4>

0800769c <__cvt>:
 800769c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076a0:	ec55 4b10 	vmov	r4, r5, d0
 80076a4:	2d00      	cmp	r5, #0
 80076a6:	460e      	mov	r6, r1
 80076a8:	4619      	mov	r1, r3
 80076aa:	462b      	mov	r3, r5
 80076ac:	bfbb      	ittet	lt
 80076ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80076b2:	461d      	movlt	r5, r3
 80076b4:	2300      	movge	r3, #0
 80076b6:	232d      	movlt	r3, #45	; 0x2d
 80076b8:	700b      	strb	r3, [r1, #0]
 80076ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80076c0:	4691      	mov	r9, r2
 80076c2:	f023 0820 	bic.w	r8, r3, #32
 80076c6:	bfbc      	itt	lt
 80076c8:	4622      	movlt	r2, r4
 80076ca:	4614      	movlt	r4, r2
 80076cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80076d0:	d005      	beq.n	80076de <__cvt+0x42>
 80076d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80076d6:	d100      	bne.n	80076da <__cvt+0x3e>
 80076d8:	3601      	adds	r6, #1
 80076da:	2102      	movs	r1, #2
 80076dc:	e000      	b.n	80076e0 <__cvt+0x44>
 80076de:	2103      	movs	r1, #3
 80076e0:	ab03      	add	r3, sp, #12
 80076e2:	9301      	str	r3, [sp, #4]
 80076e4:	ab02      	add	r3, sp, #8
 80076e6:	9300      	str	r3, [sp, #0]
 80076e8:	ec45 4b10 	vmov	d0, r4, r5
 80076ec:	4653      	mov	r3, sl
 80076ee:	4632      	mov	r2, r6
 80076f0:	f000 fcca 	bl	8008088 <_dtoa_r>
 80076f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80076f8:	4607      	mov	r7, r0
 80076fa:	d102      	bne.n	8007702 <__cvt+0x66>
 80076fc:	f019 0f01 	tst.w	r9, #1
 8007700:	d022      	beq.n	8007748 <__cvt+0xac>
 8007702:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007706:	eb07 0906 	add.w	r9, r7, r6
 800770a:	d110      	bne.n	800772e <__cvt+0x92>
 800770c:	783b      	ldrb	r3, [r7, #0]
 800770e:	2b30      	cmp	r3, #48	; 0x30
 8007710:	d10a      	bne.n	8007728 <__cvt+0x8c>
 8007712:	2200      	movs	r2, #0
 8007714:	2300      	movs	r3, #0
 8007716:	4620      	mov	r0, r4
 8007718:	4629      	mov	r1, r5
 800771a:	f7f9 f9d5 	bl	8000ac8 <__aeabi_dcmpeq>
 800771e:	b918      	cbnz	r0, 8007728 <__cvt+0x8c>
 8007720:	f1c6 0601 	rsb	r6, r6, #1
 8007724:	f8ca 6000 	str.w	r6, [sl]
 8007728:	f8da 3000 	ldr.w	r3, [sl]
 800772c:	4499      	add	r9, r3
 800772e:	2200      	movs	r2, #0
 8007730:	2300      	movs	r3, #0
 8007732:	4620      	mov	r0, r4
 8007734:	4629      	mov	r1, r5
 8007736:	f7f9 f9c7 	bl	8000ac8 <__aeabi_dcmpeq>
 800773a:	b108      	cbz	r0, 8007740 <__cvt+0xa4>
 800773c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007740:	2230      	movs	r2, #48	; 0x30
 8007742:	9b03      	ldr	r3, [sp, #12]
 8007744:	454b      	cmp	r3, r9
 8007746:	d307      	bcc.n	8007758 <__cvt+0xbc>
 8007748:	9b03      	ldr	r3, [sp, #12]
 800774a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800774c:	1bdb      	subs	r3, r3, r7
 800774e:	4638      	mov	r0, r7
 8007750:	6013      	str	r3, [r2, #0]
 8007752:	b004      	add	sp, #16
 8007754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007758:	1c59      	adds	r1, r3, #1
 800775a:	9103      	str	r1, [sp, #12]
 800775c:	701a      	strb	r2, [r3, #0]
 800775e:	e7f0      	b.n	8007742 <__cvt+0xa6>

08007760 <__exponent>:
 8007760:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007762:	4603      	mov	r3, r0
 8007764:	2900      	cmp	r1, #0
 8007766:	bfb8      	it	lt
 8007768:	4249      	neglt	r1, r1
 800776a:	f803 2b02 	strb.w	r2, [r3], #2
 800776e:	bfb4      	ite	lt
 8007770:	222d      	movlt	r2, #45	; 0x2d
 8007772:	222b      	movge	r2, #43	; 0x2b
 8007774:	2909      	cmp	r1, #9
 8007776:	7042      	strb	r2, [r0, #1]
 8007778:	dd2a      	ble.n	80077d0 <__exponent+0x70>
 800777a:	f10d 0407 	add.w	r4, sp, #7
 800777e:	46a4      	mov	ip, r4
 8007780:	270a      	movs	r7, #10
 8007782:	46a6      	mov	lr, r4
 8007784:	460a      	mov	r2, r1
 8007786:	fb91 f6f7 	sdiv	r6, r1, r7
 800778a:	fb07 1516 	mls	r5, r7, r6, r1
 800778e:	3530      	adds	r5, #48	; 0x30
 8007790:	2a63      	cmp	r2, #99	; 0x63
 8007792:	f104 34ff 	add.w	r4, r4, #4294967295
 8007796:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800779a:	4631      	mov	r1, r6
 800779c:	dcf1      	bgt.n	8007782 <__exponent+0x22>
 800779e:	3130      	adds	r1, #48	; 0x30
 80077a0:	f1ae 0502 	sub.w	r5, lr, #2
 80077a4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80077a8:	1c44      	adds	r4, r0, #1
 80077aa:	4629      	mov	r1, r5
 80077ac:	4561      	cmp	r1, ip
 80077ae:	d30a      	bcc.n	80077c6 <__exponent+0x66>
 80077b0:	f10d 0209 	add.w	r2, sp, #9
 80077b4:	eba2 020e 	sub.w	r2, r2, lr
 80077b8:	4565      	cmp	r5, ip
 80077ba:	bf88      	it	hi
 80077bc:	2200      	movhi	r2, #0
 80077be:	4413      	add	r3, r2
 80077c0:	1a18      	subs	r0, r3, r0
 80077c2:	b003      	add	sp, #12
 80077c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077ca:	f804 2f01 	strb.w	r2, [r4, #1]!
 80077ce:	e7ed      	b.n	80077ac <__exponent+0x4c>
 80077d0:	2330      	movs	r3, #48	; 0x30
 80077d2:	3130      	adds	r1, #48	; 0x30
 80077d4:	7083      	strb	r3, [r0, #2]
 80077d6:	70c1      	strb	r1, [r0, #3]
 80077d8:	1d03      	adds	r3, r0, #4
 80077da:	e7f1      	b.n	80077c0 <__exponent+0x60>

080077dc <_printf_float>:
 80077dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e0:	ed2d 8b02 	vpush	{d8}
 80077e4:	b08d      	sub	sp, #52	; 0x34
 80077e6:	460c      	mov	r4, r1
 80077e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80077ec:	4616      	mov	r6, r2
 80077ee:	461f      	mov	r7, r3
 80077f0:	4605      	mov	r5, r0
 80077f2:	f001 fa37 	bl	8008c64 <_localeconv_r>
 80077f6:	f8d0 a000 	ldr.w	sl, [r0]
 80077fa:	4650      	mov	r0, sl
 80077fc:	f7f8 fce8 	bl	80001d0 <strlen>
 8007800:	2300      	movs	r3, #0
 8007802:	930a      	str	r3, [sp, #40]	; 0x28
 8007804:	6823      	ldr	r3, [r4, #0]
 8007806:	9305      	str	r3, [sp, #20]
 8007808:	f8d8 3000 	ldr.w	r3, [r8]
 800780c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007810:	3307      	adds	r3, #7
 8007812:	f023 0307 	bic.w	r3, r3, #7
 8007816:	f103 0208 	add.w	r2, r3, #8
 800781a:	f8c8 2000 	str.w	r2, [r8]
 800781e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007822:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007826:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800782a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800782e:	9307      	str	r3, [sp, #28]
 8007830:	f8cd 8018 	str.w	r8, [sp, #24]
 8007834:	ee08 0a10 	vmov	s16, r0
 8007838:	4b9f      	ldr	r3, [pc, #636]	; (8007ab8 <_printf_float+0x2dc>)
 800783a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800783e:	f04f 32ff 	mov.w	r2, #4294967295
 8007842:	f7f9 f973 	bl	8000b2c <__aeabi_dcmpun>
 8007846:	bb88      	cbnz	r0, 80078ac <_printf_float+0xd0>
 8007848:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800784c:	4b9a      	ldr	r3, [pc, #616]	; (8007ab8 <_printf_float+0x2dc>)
 800784e:	f04f 32ff 	mov.w	r2, #4294967295
 8007852:	f7f9 f94d 	bl	8000af0 <__aeabi_dcmple>
 8007856:	bb48      	cbnz	r0, 80078ac <_printf_float+0xd0>
 8007858:	2200      	movs	r2, #0
 800785a:	2300      	movs	r3, #0
 800785c:	4640      	mov	r0, r8
 800785e:	4649      	mov	r1, r9
 8007860:	f7f9 f93c 	bl	8000adc <__aeabi_dcmplt>
 8007864:	b110      	cbz	r0, 800786c <_printf_float+0x90>
 8007866:	232d      	movs	r3, #45	; 0x2d
 8007868:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800786c:	4b93      	ldr	r3, [pc, #588]	; (8007abc <_printf_float+0x2e0>)
 800786e:	4894      	ldr	r0, [pc, #592]	; (8007ac0 <_printf_float+0x2e4>)
 8007870:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007874:	bf94      	ite	ls
 8007876:	4698      	movls	r8, r3
 8007878:	4680      	movhi	r8, r0
 800787a:	2303      	movs	r3, #3
 800787c:	6123      	str	r3, [r4, #16]
 800787e:	9b05      	ldr	r3, [sp, #20]
 8007880:	f023 0204 	bic.w	r2, r3, #4
 8007884:	6022      	str	r2, [r4, #0]
 8007886:	f04f 0900 	mov.w	r9, #0
 800788a:	9700      	str	r7, [sp, #0]
 800788c:	4633      	mov	r3, r6
 800788e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007890:	4621      	mov	r1, r4
 8007892:	4628      	mov	r0, r5
 8007894:	f000 f9d8 	bl	8007c48 <_printf_common>
 8007898:	3001      	adds	r0, #1
 800789a:	f040 8090 	bne.w	80079be <_printf_float+0x1e2>
 800789e:	f04f 30ff 	mov.w	r0, #4294967295
 80078a2:	b00d      	add	sp, #52	; 0x34
 80078a4:	ecbd 8b02 	vpop	{d8}
 80078a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ac:	4642      	mov	r2, r8
 80078ae:	464b      	mov	r3, r9
 80078b0:	4640      	mov	r0, r8
 80078b2:	4649      	mov	r1, r9
 80078b4:	f7f9 f93a 	bl	8000b2c <__aeabi_dcmpun>
 80078b8:	b140      	cbz	r0, 80078cc <_printf_float+0xf0>
 80078ba:	464b      	mov	r3, r9
 80078bc:	2b00      	cmp	r3, #0
 80078be:	bfbc      	itt	lt
 80078c0:	232d      	movlt	r3, #45	; 0x2d
 80078c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80078c6:	487f      	ldr	r0, [pc, #508]	; (8007ac4 <_printf_float+0x2e8>)
 80078c8:	4b7f      	ldr	r3, [pc, #508]	; (8007ac8 <_printf_float+0x2ec>)
 80078ca:	e7d1      	b.n	8007870 <_printf_float+0x94>
 80078cc:	6863      	ldr	r3, [r4, #4]
 80078ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80078d2:	9206      	str	r2, [sp, #24]
 80078d4:	1c5a      	adds	r2, r3, #1
 80078d6:	d13f      	bne.n	8007958 <_printf_float+0x17c>
 80078d8:	2306      	movs	r3, #6
 80078da:	6063      	str	r3, [r4, #4]
 80078dc:	9b05      	ldr	r3, [sp, #20]
 80078de:	6861      	ldr	r1, [r4, #4]
 80078e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80078e4:	2300      	movs	r3, #0
 80078e6:	9303      	str	r3, [sp, #12]
 80078e8:	ab0a      	add	r3, sp, #40	; 0x28
 80078ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 80078ee:	ab09      	add	r3, sp, #36	; 0x24
 80078f0:	ec49 8b10 	vmov	d0, r8, r9
 80078f4:	9300      	str	r3, [sp, #0]
 80078f6:	6022      	str	r2, [r4, #0]
 80078f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80078fc:	4628      	mov	r0, r5
 80078fe:	f7ff fecd 	bl	800769c <__cvt>
 8007902:	9b06      	ldr	r3, [sp, #24]
 8007904:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007906:	2b47      	cmp	r3, #71	; 0x47
 8007908:	4680      	mov	r8, r0
 800790a:	d108      	bne.n	800791e <_printf_float+0x142>
 800790c:	1cc8      	adds	r0, r1, #3
 800790e:	db02      	blt.n	8007916 <_printf_float+0x13a>
 8007910:	6863      	ldr	r3, [r4, #4]
 8007912:	4299      	cmp	r1, r3
 8007914:	dd41      	ble.n	800799a <_printf_float+0x1be>
 8007916:	f1ab 0b02 	sub.w	fp, fp, #2
 800791a:	fa5f fb8b 	uxtb.w	fp, fp
 800791e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007922:	d820      	bhi.n	8007966 <_printf_float+0x18a>
 8007924:	3901      	subs	r1, #1
 8007926:	465a      	mov	r2, fp
 8007928:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800792c:	9109      	str	r1, [sp, #36]	; 0x24
 800792e:	f7ff ff17 	bl	8007760 <__exponent>
 8007932:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007934:	1813      	adds	r3, r2, r0
 8007936:	2a01      	cmp	r2, #1
 8007938:	4681      	mov	r9, r0
 800793a:	6123      	str	r3, [r4, #16]
 800793c:	dc02      	bgt.n	8007944 <_printf_float+0x168>
 800793e:	6822      	ldr	r2, [r4, #0]
 8007940:	07d2      	lsls	r2, r2, #31
 8007942:	d501      	bpl.n	8007948 <_printf_float+0x16c>
 8007944:	3301      	adds	r3, #1
 8007946:	6123      	str	r3, [r4, #16]
 8007948:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800794c:	2b00      	cmp	r3, #0
 800794e:	d09c      	beq.n	800788a <_printf_float+0xae>
 8007950:	232d      	movs	r3, #45	; 0x2d
 8007952:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007956:	e798      	b.n	800788a <_printf_float+0xae>
 8007958:	9a06      	ldr	r2, [sp, #24]
 800795a:	2a47      	cmp	r2, #71	; 0x47
 800795c:	d1be      	bne.n	80078dc <_printf_float+0x100>
 800795e:	2b00      	cmp	r3, #0
 8007960:	d1bc      	bne.n	80078dc <_printf_float+0x100>
 8007962:	2301      	movs	r3, #1
 8007964:	e7b9      	b.n	80078da <_printf_float+0xfe>
 8007966:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800796a:	d118      	bne.n	800799e <_printf_float+0x1c2>
 800796c:	2900      	cmp	r1, #0
 800796e:	6863      	ldr	r3, [r4, #4]
 8007970:	dd0b      	ble.n	800798a <_printf_float+0x1ae>
 8007972:	6121      	str	r1, [r4, #16]
 8007974:	b913      	cbnz	r3, 800797c <_printf_float+0x1a0>
 8007976:	6822      	ldr	r2, [r4, #0]
 8007978:	07d0      	lsls	r0, r2, #31
 800797a:	d502      	bpl.n	8007982 <_printf_float+0x1a6>
 800797c:	3301      	adds	r3, #1
 800797e:	440b      	add	r3, r1
 8007980:	6123      	str	r3, [r4, #16]
 8007982:	65a1      	str	r1, [r4, #88]	; 0x58
 8007984:	f04f 0900 	mov.w	r9, #0
 8007988:	e7de      	b.n	8007948 <_printf_float+0x16c>
 800798a:	b913      	cbnz	r3, 8007992 <_printf_float+0x1b6>
 800798c:	6822      	ldr	r2, [r4, #0]
 800798e:	07d2      	lsls	r2, r2, #31
 8007990:	d501      	bpl.n	8007996 <_printf_float+0x1ba>
 8007992:	3302      	adds	r3, #2
 8007994:	e7f4      	b.n	8007980 <_printf_float+0x1a4>
 8007996:	2301      	movs	r3, #1
 8007998:	e7f2      	b.n	8007980 <_printf_float+0x1a4>
 800799a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800799e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079a0:	4299      	cmp	r1, r3
 80079a2:	db05      	blt.n	80079b0 <_printf_float+0x1d4>
 80079a4:	6823      	ldr	r3, [r4, #0]
 80079a6:	6121      	str	r1, [r4, #16]
 80079a8:	07d8      	lsls	r0, r3, #31
 80079aa:	d5ea      	bpl.n	8007982 <_printf_float+0x1a6>
 80079ac:	1c4b      	adds	r3, r1, #1
 80079ae:	e7e7      	b.n	8007980 <_printf_float+0x1a4>
 80079b0:	2900      	cmp	r1, #0
 80079b2:	bfd4      	ite	le
 80079b4:	f1c1 0202 	rsble	r2, r1, #2
 80079b8:	2201      	movgt	r2, #1
 80079ba:	4413      	add	r3, r2
 80079bc:	e7e0      	b.n	8007980 <_printf_float+0x1a4>
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	055a      	lsls	r2, r3, #21
 80079c2:	d407      	bmi.n	80079d4 <_printf_float+0x1f8>
 80079c4:	6923      	ldr	r3, [r4, #16]
 80079c6:	4642      	mov	r2, r8
 80079c8:	4631      	mov	r1, r6
 80079ca:	4628      	mov	r0, r5
 80079cc:	47b8      	blx	r7
 80079ce:	3001      	adds	r0, #1
 80079d0:	d12c      	bne.n	8007a2c <_printf_float+0x250>
 80079d2:	e764      	b.n	800789e <_printf_float+0xc2>
 80079d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80079d8:	f240 80e0 	bls.w	8007b9c <_printf_float+0x3c0>
 80079dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80079e0:	2200      	movs	r2, #0
 80079e2:	2300      	movs	r3, #0
 80079e4:	f7f9 f870 	bl	8000ac8 <__aeabi_dcmpeq>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	d034      	beq.n	8007a56 <_printf_float+0x27a>
 80079ec:	4a37      	ldr	r2, [pc, #220]	; (8007acc <_printf_float+0x2f0>)
 80079ee:	2301      	movs	r3, #1
 80079f0:	4631      	mov	r1, r6
 80079f2:	4628      	mov	r0, r5
 80079f4:	47b8      	blx	r7
 80079f6:	3001      	adds	r0, #1
 80079f8:	f43f af51 	beq.w	800789e <_printf_float+0xc2>
 80079fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a00:	429a      	cmp	r2, r3
 8007a02:	db02      	blt.n	8007a0a <_printf_float+0x22e>
 8007a04:	6823      	ldr	r3, [r4, #0]
 8007a06:	07d8      	lsls	r0, r3, #31
 8007a08:	d510      	bpl.n	8007a2c <_printf_float+0x250>
 8007a0a:	ee18 3a10 	vmov	r3, s16
 8007a0e:	4652      	mov	r2, sl
 8007a10:	4631      	mov	r1, r6
 8007a12:	4628      	mov	r0, r5
 8007a14:	47b8      	blx	r7
 8007a16:	3001      	adds	r0, #1
 8007a18:	f43f af41 	beq.w	800789e <_printf_float+0xc2>
 8007a1c:	f04f 0800 	mov.w	r8, #0
 8007a20:	f104 091a 	add.w	r9, r4, #26
 8007a24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a26:	3b01      	subs	r3, #1
 8007a28:	4543      	cmp	r3, r8
 8007a2a:	dc09      	bgt.n	8007a40 <_printf_float+0x264>
 8007a2c:	6823      	ldr	r3, [r4, #0]
 8007a2e:	079b      	lsls	r3, r3, #30
 8007a30:	f100 8105 	bmi.w	8007c3e <_printf_float+0x462>
 8007a34:	68e0      	ldr	r0, [r4, #12]
 8007a36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a38:	4298      	cmp	r0, r3
 8007a3a:	bfb8      	it	lt
 8007a3c:	4618      	movlt	r0, r3
 8007a3e:	e730      	b.n	80078a2 <_printf_float+0xc6>
 8007a40:	2301      	movs	r3, #1
 8007a42:	464a      	mov	r2, r9
 8007a44:	4631      	mov	r1, r6
 8007a46:	4628      	mov	r0, r5
 8007a48:	47b8      	blx	r7
 8007a4a:	3001      	adds	r0, #1
 8007a4c:	f43f af27 	beq.w	800789e <_printf_float+0xc2>
 8007a50:	f108 0801 	add.w	r8, r8, #1
 8007a54:	e7e6      	b.n	8007a24 <_printf_float+0x248>
 8007a56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	dc39      	bgt.n	8007ad0 <_printf_float+0x2f4>
 8007a5c:	4a1b      	ldr	r2, [pc, #108]	; (8007acc <_printf_float+0x2f0>)
 8007a5e:	2301      	movs	r3, #1
 8007a60:	4631      	mov	r1, r6
 8007a62:	4628      	mov	r0, r5
 8007a64:	47b8      	blx	r7
 8007a66:	3001      	adds	r0, #1
 8007a68:	f43f af19 	beq.w	800789e <_printf_float+0xc2>
 8007a6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a70:	4313      	orrs	r3, r2
 8007a72:	d102      	bne.n	8007a7a <_printf_float+0x29e>
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	07d9      	lsls	r1, r3, #31
 8007a78:	d5d8      	bpl.n	8007a2c <_printf_float+0x250>
 8007a7a:	ee18 3a10 	vmov	r3, s16
 8007a7e:	4652      	mov	r2, sl
 8007a80:	4631      	mov	r1, r6
 8007a82:	4628      	mov	r0, r5
 8007a84:	47b8      	blx	r7
 8007a86:	3001      	adds	r0, #1
 8007a88:	f43f af09 	beq.w	800789e <_printf_float+0xc2>
 8007a8c:	f04f 0900 	mov.w	r9, #0
 8007a90:	f104 0a1a 	add.w	sl, r4, #26
 8007a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a96:	425b      	negs	r3, r3
 8007a98:	454b      	cmp	r3, r9
 8007a9a:	dc01      	bgt.n	8007aa0 <_printf_float+0x2c4>
 8007a9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a9e:	e792      	b.n	80079c6 <_printf_float+0x1ea>
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	4652      	mov	r2, sl
 8007aa4:	4631      	mov	r1, r6
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	47b8      	blx	r7
 8007aaa:	3001      	adds	r0, #1
 8007aac:	f43f aef7 	beq.w	800789e <_printf_float+0xc2>
 8007ab0:	f109 0901 	add.w	r9, r9, #1
 8007ab4:	e7ee      	b.n	8007a94 <_printf_float+0x2b8>
 8007ab6:	bf00      	nop
 8007ab8:	7fefffff 	.word	0x7fefffff
 8007abc:	0800a134 	.word	0x0800a134
 8007ac0:	0800a138 	.word	0x0800a138
 8007ac4:	0800a140 	.word	0x0800a140
 8007ac8:	0800a13c 	.word	0x0800a13c
 8007acc:	0800a144 	.word	0x0800a144
 8007ad0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ad2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	bfa8      	it	ge
 8007ad8:	461a      	movge	r2, r3
 8007ada:	2a00      	cmp	r2, #0
 8007adc:	4691      	mov	r9, r2
 8007ade:	dc37      	bgt.n	8007b50 <_printf_float+0x374>
 8007ae0:	f04f 0b00 	mov.w	fp, #0
 8007ae4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ae8:	f104 021a 	add.w	r2, r4, #26
 8007aec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007aee:	9305      	str	r3, [sp, #20]
 8007af0:	eba3 0309 	sub.w	r3, r3, r9
 8007af4:	455b      	cmp	r3, fp
 8007af6:	dc33      	bgt.n	8007b60 <_printf_float+0x384>
 8007af8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007afc:	429a      	cmp	r2, r3
 8007afe:	db3b      	blt.n	8007b78 <_printf_float+0x39c>
 8007b00:	6823      	ldr	r3, [r4, #0]
 8007b02:	07da      	lsls	r2, r3, #31
 8007b04:	d438      	bmi.n	8007b78 <_printf_float+0x39c>
 8007b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b08:	9a05      	ldr	r2, [sp, #20]
 8007b0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b0c:	1a9a      	subs	r2, r3, r2
 8007b0e:	eba3 0901 	sub.w	r9, r3, r1
 8007b12:	4591      	cmp	r9, r2
 8007b14:	bfa8      	it	ge
 8007b16:	4691      	movge	r9, r2
 8007b18:	f1b9 0f00 	cmp.w	r9, #0
 8007b1c:	dc35      	bgt.n	8007b8a <_printf_float+0x3ae>
 8007b1e:	f04f 0800 	mov.w	r8, #0
 8007b22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b26:	f104 0a1a 	add.w	sl, r4, #26
 8007b2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b2e:	1a9b      	subs	r3, r3, r2
 8007b30:	eba3 0309 	sub.w	r3, r3, r9
 8007b34:	4543      	cmp	r3, r8
 8007b36:	f77f af79 	ble.w	8007a2c <_printf_float+0x250>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	4652      	mov	r2, sl
 8007b3e:	4631      	mov	r1, r6
 8007b40:	4628      	mov	r0, r5
 8007b42:	47b8      	blx	r7
 8007b44:	3001      	adds	r0, #1
 8007b46:	f43f aeaa 	beq.w	800789e <_printf_float+0xc2>
 8007b4a:	f108 0801 	add.w	r8, r8, #1
 8007b4e:	e7ec      	b.n	8007b2a <_printf_float+0x34e>
 8007b50:	4613      	mov	r3, r2
 8007b52:	4631      	mov	r1, r6
 8007b54:	4642      	mov	r2, r8
 8007b56:	4628      	mov	r0, r5
 8007b58:	47b8      	blx	r7
 8007b5a:	3001      	adds	r0, #1
 8007b5c:	d1c0      	bne.n	8007ae0 <_printf_float+0x304>
 8007b5e:	e69e      	b.n	800789e <_printf_float+0xc2>
 8007b60:	2301      	movs	r3, #1
 8007b62:	4631      	mov	r1, r6
 8007b64:	4628      	mov	r0, r5
 8007b66:	9205      	str	r2, [sp, #20]
 8007b68:	47b8      	blx	r7
 8007b6a:	3001      	adds	r0, #1
 8007b6c:	f43f ae97 	beq.w	800789e <_printf_float+0xc2>
 8007b70:	9a05      	ldr	r2, [sp, #20]
 8007b72:	f10b 0b01 	add.w	fp, fp, #1
 8007b76:	e7b9      	b.n	8007aec <_printf_float+0x310>
 8007b78:	ee18 3a10 	vmov	r3, s16
 8007b7c:	4652      	mov	r2, sl
 8007b7e:	4631      	mov	r1, r6
 8007b80:	4628      	mov	r0, r5
 8007b82:	47b8      	blx	r7
 8007b84:	3001      	adds	r0, #1
 8007b86:	d1be      	bne.n	8007b06 <_printf_float+0x32a>
 8007b88:	e689      	b.n	800789e <_printf_float+0xc2>
 8007b8a:	9a05      	ldr	r2, [sp, #20]
 8007b8c:	464b      	mov	r3, r9
 8007b8e:	4442      	add	r2, r8
 8007b90:	4631      	mov	r1, r6
 8007b92:	4628      	mov	r0, r5
 8007b94:	47b8      	blx	r7
 8007b96:	3001      	adds	r0, #1
 8007b98:	d1c1      	bne.n	8007b1e <_printf_float+0x342>
 8007b9a:	e680      	b.n	800789e <_printf_float+0xc2>
 8007b9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b9e:	2a01      	cmp	r2, #1
 8007ba0:	dc01      	bgt.n	8007ba6 <_printf_float+0x3ca>
 8007ba2:	07db      	lsls	r3, r3, #31
 8007ba4:	d538      	bpl.n	8007c18 <_printf_float+0x43c>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	4642      	mov	r2, r8
 8007baa:	4631      	mov	r1, r6
 8007bac:	4628      	mov	r0, r5
 8007bae:	47b8      	blx	r7
 8007bb0:	3001      	adds	r0, #1
 8007bb2:	f43f ae74 	beq.w	800789e <_printf_float+0xc2>
 8007bb6:	ee18 3a10 	vmov	r3, s16
 8007bba:	4652      	mov	r2, sl
 8007bbc:	4631      	mov	r1, r6
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	47b8      	blx	r7
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	f43f ae6b 	beq.w	800789e <_printf_float+0xc2>
 8007bc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007bcc:	2200      	movs	r2, #0
 8007bce:	2300      	movs	r3, #0
 8007bd0:	f7f8 ff7a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bd4:	b9d8      	cbnz	r0, 8007c0e <_printf_float+0x432>
 8007bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bd8:	f108 0201 	add.w	r2, r8, #1
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	4631      	mov	r1, r6
 8007be0:	4628      	mov	r0, r5
 8007be2:	47b8      	blx	r7
 8007be4:	3001      	adds	r0, #1
 8007be6:	d10e      	bne.n	8007c06 <_printf_float+0x42a>
 8007be8:	e659      	b.n	800789e <_printf_float+0xc2>
 8007bea:	2301      	movs	r3, #1
 8007bec:	4652      	mov	r2, sl
 8007bee:	4631      	mov	r1, r6
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	47b8      	blx	r7
 8007bf4:	3001      	adds	r0, #1
 8007bf6:	f43f ae52 	beq.w	800789e <_printf_float+0xc2>
 8007bfa:	f108 0801 	add.w	r8, r8, #1
 8007bfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c00:	3b01      	subs	r3, #1
 8007c02:	4543      	cmp	r3, r8
 8007c04:	dcf1      	bgt.n	8007bea <_printf_float+0x40e>
 8007c06:	464b      	mov	r3, r9
 8007c08:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007c0c:	e6dc      	b.n	80079c8 <_printf_float+0x1ec>
 8007c0e:	f04f 0800 	mov.w	r8, #0
 8007c12:	f104 0a1a 	add.w	sl, r4, #26
 8007c16:	e7f2      	b.n	8007bfe <_printf_float+0x422>
 8007c18:	2301      	movs	r3, #1
 8007c1a:	4642      	mov	r2, r8
 8007c1c:	e7df      	b.n	8007bde <_printf_float+0x402>
 8007c1e:	2301      	movs	r3, #1
 8007c20:	464a      	mov	r2, r9
 8007c22:	4631      	mov	r1, r6
 8007c24:	4628      	mov	r0, r5
 8007c26:	47b8      	blx	r7
 8007c28:	3001      	adds	r0, #1
 8007c2a:	f43f ae38 	beq.w	800789e <_printf_float+0xc2>
 8007c2e:	f108 0801 	add.w	r8, r8, #1
 8007c32:	68e3      	ldr	r3, [r4, #12]
 8007c34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c36:	1a5b      	subs	r3, r3, r1
 8007c38:	4543      	cmp	r3, r8
 8007c3a:	dcf0      	bgt.n	8007c1e <_printf_float+0x442>
 8007c3c:	e6fa      	b.n	8007a34 <_printf_float+0x258>
 8007c3e:	f04f 0800 	mov.w	r8, #0
 8007c42:	f104 0919 	add.w	r9, r4, #25
 8007c46:	e7f4      	b.n	8007c32 <_printf_float+0x456>

08007c48 <_printf_common>:
 8007c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c4c:	4616      	mov	r6, r2
 8007c4e:	4699      	mov	r9, r3
 8007c50:	688a      	ldr	r2, [r1, #8]
 8007c52:	690b      	ldr	r3, [r1, #16]
 8007c54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	bfb8      	it	lt
 8007c5c:	4613      	movlt	r3, r2
 8007c5e:	6033      	str	r3, [r6, #0]
 8007c60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c64:	4607      	mov	r7, r0
 8007c66:	460c      	mov	r4, r1
 8007c68:	b10a      	cbz	r2, 8007c6e <_printf_common+0x26>
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	6033      	str	r3, [r6, #0]
 8007c6e:	6823      	ldr	r3, [r4, #0]
 8007c70:	0699      	lsls	r1, r3, #26
 8007c72:	bf42      	ittt	mi
 8007c74:	6833      	ldrmi	r3, [r6, #0]
 8007c76:	3302      	addmi	r3, #2
 8007c78:	6033      	strmi	r3, [r6, #0]
 8007c7a:	6825      	ldr	r5, [r4, #0]
 8007c7c:	f015 0506 	ands.w	r5, r5, #6
 8007c80:	d106      	bne.n	8007c90 <_printf_common+0x48>
 8007c82:	f104 0a19 	add.w	sl, r4, #25
 8007c86:	68e3      	ldr	r3, [r4, #12]
 8007c88:	6832      	ldr	r2, [r6, #0]
 8007c8a:	1a9b      	subs	r3, r3, r2
 8007c8c:	42ab      	cmp	r3, r5
 8007c8e:	dc26      	bgt.n	8007cde <_printf_common+0x96>
 8007c90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007c94:	1e13      	subs	r3, r2, #0
 8007c96:	6822      	ldr	r2, [r4, #0]
 8007c98:	bf18      	it	ne
 8007c9a:	2301      	movne	r3, #1
 8007c9c:	0692      	lsls	r2, r2, #26
 8007c9e:	d42b      	bmi.n	8007cf8 <_printf_common+0xb0>
 8007ca0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ca4:	4649      	mov	r1, r9
 8007ca6:	4638      	mov	r0, r7
 8007ca8:	47c0      	blx	r8
 8007caa:	3001      	adds	r0, #1
 8007cac:	d01e      	beq.n	8007cec <_printf_common+0xa4>
 8007cae:	6823      	ldr	r3, [r4, #0]
 8007cb0:	68e5      	ldr	r5, [r4, #12]
 8007cb2:	6832      	ldr	r2, [r6, #0]
 8007cb4:	f003 0306 	and.w	r3, r3, #6
 8007cb8:	2b04      	cmp	r3, #4
 8007cba:	bf08      	it	eq
 8007cbc:	1aad      	subeq	r5, r5, r2
 8007cbe:	68a3      	ldr	r3, [r4, #8]
 8007cc0:	6922      	ldr	r2, [r4, #16]
 8007cc2:	bf0c      	ite	eq
 8007cc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cc8:	2500      	movne	r5, #0
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	bfc4      	itt	gt
 8007cce:	1a9b      	subgt	r3, r3, r2
 8007cd0:	18ed      	addgt	r5, r5, r3
 8007cd2:	2600      	movs	r6, #0
 8007cd4:	341a      	adds	r4, #26
 8007cd6:	42b5      	cmp	r5, r6
 8007cd8:	d11a      	bne.n	8007d10 <_printf_common+0xc8>
 8007cda:	2000      	movs	r0, #0
 8007cdc:	e008      	b.n	8007cf0 <_printf_common+0xa8>
 8007cde:	2301      	movs	r3, #1
 8007ce0:	4652      	mov	r2, sl
 8007ce2:	4649      	mov	r1, r9
 8007ce4:	4638      	mov	r0, r7
 8007ce6:	47c0      	blx	r8
 8007ce8:	3001      	adds	r0, #1
 8007cea:	d103      	bne.n	8007cf4 <_printf_common+0xac>
 8007cec:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cf4:	3501      	adds	r5, #1
 8007cf6:	e7c6      	b.n	8007c86 <_printf_common+0x3e>
 8007cf8:	18e1      	adds	r1, r4, r3
 8007cfa:	1c5a      	adds	r2, r3, #1
 8007cfc:	2030      	movs	r0, #48	; 0x30
 8007cfe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d02:	4422      	add	r2, r4
 8007d04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d0c:	3302      	adds	r3, #2
 8007d0e:	e7c7      	b.n	8007ca0 <_printf_common+0x58>
 8007d10:	2301      	movs	r3, #1
 8007d12:	4622      	mov	r2, r4
 8007d14:	4649      	mov	r1, r9
 8007d16:	4638      	mov	r0, r7
 8007d18:	47c0      	blx	r8
 8007d1a:	3001      	adds	r0, #1
 8007d1c:	d0e6      	beq.n	8007cec <_printf_common+0xa4>
 8007d1e:	3601      	adds	r6, #1
 8007d20:	e7d9      	b.n	8007cd6 <_printf_common+0x8e>
	...

08007d24 <_printf_i>:
 8007d24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d28:	7e0f      	ldrb	r7, [r1, #24]
 8007d2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d2c:	2f78      	cmp	r7, #120	; 0x78
 8007d2e:	4691      	mov	r9, r2
 8007d30:	4680      	mov	r8, r0
 8007d32:	460c      	mov	r4, r1
 8007d34:	469a      	mov	sl, r3
 8007d36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007d3a:	d807      	bhi.n	8007d4c <_printf_i+0x28>
 8007d3c:	2f62      	cmp	r7, #98	; 0x62
 8007d3e:	d80a      	bhi.n	8007d56 <_printf_i+0x32>
 8007d40:	2f00      	cmp	r7, #0
 8007d42:	f000 80d8 	beq.w	8007ef6 <_printf_i+0x1d2>
 8007d46:	2f58      	cmp	r7, #88	; 0x58
 8007d48:	f000 80a3 	beq.w	8007e92 <_printf_i+0x16e>
 8007d4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007d54:	e03a      	b.n	8007dcc <_printf_i+0xa8>
 8007d56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007d5a:	2b15      	cmp	r3, #21
 8007d5c:	d8f6      	bhi.n	8007d4c <_printf_i+0x28>
 8007d5e:	a101      	add	r1, pc, #4	; (adr r1, 8007d64 <_printf_i+0x40>)
 8007d60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d64:	08007dbd 	.word	0x08007dbd
 8007d68:	08007dd1 	.word	0x08007dd1
 8007d6c:	08007d4d 	.word	0x08007d4d
 8007d70:	08007d4d 	.word	0x08007d4d
 8007d74:	08007d4d 	.word	0x08007d4d
 8007d78:	08007d4d 	.word	0x08007d4d
 8007d7c:	08007dd1 	.word	0x08007dd1
 8007d80:	08007d4d 	.word	0x08007d4d
 8007d84:	08007d4d 	.word	0x08007d4d
 8007d88:	08007d4d 	.word	0x08007d4d
 8007d8c:	08007d4d 	.word	0x08007d4d
 8007d90:	08007edd 	.word	0x08007edd
 8007d94:	08007e01 	.word	0x08007e01
 8007d98:	08007ebf 	.word	0x08007ebf
 8007d9c:	08007d4d 	.word	0x08007d4d
 8007da0:	08007d4d 	.word	0x08007d4d
 8007da4:	08007eff 	.word	0x08007eff
 8007da8:	08007d4d 	.word	0x08007d4d
 8007dac:	08007e01 	.word	0x08007e01
 8007db0:	08007d4d 	.word	0x08007d4d
 8007db4:	08007d4d 	.word	0x08007d4d
 8007db8:	08007ec7 	.word	0x08007ec7
 8007dbc:	682b      	ldr	r3, [r5, #0]
 8007dbe:	1d1a      	adds	r2, r3, #4
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	602a      	str	r2, [r5, #0]
 8007dc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007dc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007dcc:	2301      	movs	r3, #1
 8007dce:	e0a3      	b.n	8007f18 <_printf_i+0x1f4>
 8007dd0:	6820      	ldr	r0, [r4, #0]
 8007dd2:	6829      	ldr	r1, [r5, #0]
 8007dd4:	0606      	lsls	r6, r0, #24
 8007dd6:	f101 0304 	add.w	r3, r1, #4
 8007dda:	d50a      	bpl.n	8007df2 <_printf_i+0xce>
 8007ddc:	680e      	ldr	r6, [r1, #0]
 8007dde:	602b      	str	r3, [r5, #0]
 8007de0:	2e00      	cmp	r6, #0
 8007de2:	da03      	bge.n	8007dec <_printf_i+0xc8>
 8007de4:	232d      	movs	r3, #45	; 0x2d
 8007de6:	4276      	negs	r6, r6
 8007de8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007dec:	485e      	ldr	r0, [pc, #376]	; (8007f68 <_printf_i+0x244>)
 8007dee:	230a      	movs	r3, #10
 8007df0:	e019      	b.n	8007e26 <_printf_i+0x102>
 8007df2:	680e      	ldr	r6, [r1, #0]
 8007df4:	602b      	str	r3, [r5, #0]
 8007df6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007dfa:	bf18      	it	ne
 8007dfc:	b236      	sxthne	r6, r6
 8007dfe:	e7ef      	b.n	8007de0 <_printf_i+0xbc>
 8007e00:	682b      	ldr	r3, [r5, #0]
 8007e02:	6820      	ldr	r0, [r4, #0]
 8007e04:	1d19      	adds	r1, r3, #4
 8007e06:	6029      	str	r1, [r5, #0]
 8007e08:	0601      	lsls	r1, r0, #24
 8007e0a:	d501      	bpl.n	8007e10 <_printf_i+0xec>
 8007e0c:	681e      	ldr	r6, [r3, #0]
 8007e0e:	e002      	b.n	8007e16 <_printf_i+0xf2>
 8007e10:	0646      	lsls	r6, r0, #25
 8007e12:	d5fb      	bpl.n	8007e0c <_printf_i+0xe8>
 8007e14:	881e      	ldrh	r6, [r3, #0]
 8007e16:	4854      	ldr	r0, [pc, #336]	; (8007f68 <_printf_i+0x244>)
 8007e18:	2f6f      	cmp	r7, #111	; 0x6f
 8007e1a:	bf0c      	ite	eq
 8007e1c:	2308      	moveq	r3, #8
 8007e1e:	230a      	movne	r3, #10
 8007e20:	2100      	movs	r1, #0
 8007e22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e26:	6865      	ldr	r5, [r4, #4]
 8007e28:	60a5      	str	r5, [r4, #8]
 8007e2a:	2d00      	cmp	r5, #0
 8007e2c:	bfa2      	ittt	ge
 8007e2e:	6821      	ldrge	r1, [r4, #0]
 8007e30:	f021 0104 	bicge.w	r1, r1, #4
 8007e34:	6021      	strge	r1, [r4, #0]
 8007e36:	b90e      	cbnz	r6, 8007e3c <_printf_i+0x118>
 8007e38:	2d00      	cmp	r5, #0
 8007e3a:	d04d      	beq.n	8007ed8 <_printf_i+0x1b4>
 8007e3c:	4615      	mov	r5, r2
 8007e3e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007e42:	fb03 6711 	mls	r7, r3, r1, r6
 8007e46:	5dc7      	ldrb	r7, [r0, r7]
 8007e48:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007e4c:	4637      	mov	r7, r6
 8007e4e:	42bb      	cmp	r3, r7
 8007e50:	460e      	mov	r6, r1
 8007e52:	d9f4      	bls.n	8007e3e <_printf_i+0x11a>
 8007e54:	2b08      	cmp	r3, #8
 8007e56:	d10b      	bne.n	8007e70 <_printf_i+0x14c>
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	07de      	lsls	r6, r3, #31
 8007e5c:	d508      	bpl.n	8007e70 <_printf_i+0x14c>
 8007e5e:	6923      	ldr	r3, [r4, #16]
 8007e60:	6861      	ldr	r1, [r4, #4]
 8007e62:	4299      	cmp	r1, r3
 8007e64:	bfde      	ittt	le
 8007e66:	2330      	movle	r3, #48	; 0x30
 8007e68:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007e6c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007e70:	1b52      	subs	r2, r2, r5
 8007e72:	6122      	str	r2, [r4, #16]
 8007e74:	f8cd a000 	str.w	sl, [sp]
 8007e78:	464b      	mov	r3, r9
 8007e7a:	aa03      	add	r2, sp, #12
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	4640      	mov	r0, r8
 8007e80:	f7ff fee2 	bl	8007c48 <_printf_common>
 8007e84:	3001      	adds	r0, #1
 8007e86:	d14c      	bne.n	8007f22 <_printf_i+0x1fe>
 8007e88:	f04f 30ff 	mov.w	r0, #4294967295
 8007e8c:	b004      	add	sp, #16
 8007e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e92:	4835      	ldr	r0, [pc, #212]	; (8007f68 <_printf_i+0x244>)
 8007e94:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007e98:	6829      	ldr	r1, [r5, #0]
 8007e9a:	6823      	ldr	r3, [r4, #0]
 8007e9c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007ea0:	6029      	str	r1, [r5, #0]
 8007ea2:	061d      	lsls	r5, r3, #24
 8007ea4:	d514      	bpl.n	8007ed0 <_printf_i+0x1ac>
 8007ea6:	07df      	lsls	r7, r3, #31
 8007ea8:	bf44      	itt	mi
 8007eaa:	f043 0320 	orrmi.w	r3, r3, #32
 8007eae:	6023      	strmi	r3, [r4, #0]
 8007eb0:	b91e      	cbnz	r6, 8007eba <_printf_i+0x196>
 8007eb2:	6823      	ldr	r3, [r4, #0]
 8007eb4:	f023 0320 	bic.w	r3, r3, #32
 8007eb8:	6023      	str	r3, [r4, #0]
 8007eba:	2310      	movs	r3, #16
 8007ebc:	e7b0      	b.n	8007e20 <_printf_i+0xfc>
 8007ebe:	6823      	ldr	r3, [r4, #0]
 8007ec0:	f043 0320 	orr.w	r3, r3, #32
 8007ec4:	6023      	str	r3, [r4, #0]
 8007ec6:	2378      	movs	r3, #120	; 0x78
 8007ec8:	4828      	ldr	r0, [pc, #160]	; (8007f6c <_printf_i+0x248>)
 8007eca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ece:	e7e3      	b.n	8007e98 <_printf_i+0x174>
 8007ed0:	0659      	lsls	r1, r3, #25
 8007ed2:	bf48      	it	mi
 8007ed4:	b2b6      	uxthmi	r6, r6
 8007ed6:	e7e6      	b.n	8007ea6 <_printf_i+0x182>
 8007ed8:	4615      	mov	r5, r2
 8007eda:	e7bb      	b.n	8007e54 <_printf_i+0x130>
 8007edc:	682b      	ldr	r3, [r5, #0]
 8007ede:	6826      	ldr	r6, [r4, #0]
 8007ee0:	6961      	ldr	r1, [r4, #20]
 8007ee2:	1d18      	adds	r0, r3, #4
 8007ee4:	6028      	str	r0, [r5, #0]
 8007ee6:	0635      	lsls	r5, r6, #24
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	d501      	bpl.n	8007ef0 <_printf_i+0x1cc>
 8007eec:	6019      	str	r1, [r3, #0]
 8007eee:	e002      	b.n	8007ef6 <_printf_i+0x1d2>
 8007ef0:	0670      	lsls	r0, r6, #25
 8007ef2:	d5fb      	bpl.n	8007eec <_printf_i+0x1c8>
 8007ef4:	8019      	strh	r1, [r3, #0]
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	6123      	str	r3, [r4, #16]
 8007efa:	4615      	mov	r5, r2
 8007efc:	e7ba      	b.n	8007e74 <_printf_i+0x150>
 8007efe:	682b      	ldr	r3, [r5, #0]
 8007f00:	1d1a      	adds	r2, r3, #4
 8007f02:	602a      	str	r2, [r5, #0]
 8007f04:	681d      	ldr	r5, [r3, #0]
 8007f06:	6862      	ldr	r2, [r4, #4]
 8007f08:	2100      	movs	r1, #0
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	f7f8 f968 	bl	80001e0 <memchr>
 8007f10:	b108      	cbz	r0, 8007f16 <_printf_i+0x1f2>
 8007f12:	1b40      	subs	r0, r0, r5
 8007f14:	6060      	str	r0, [r4, #4]
 8007f16:	6863      	ldr	r3, [r4, #4]
 8007f18:	6123      	str	r3, [r4, #16]
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f20:	e7a8      	b.n	8007e74 <_printf_i+0x150>
 8007f22:	6923      	ldr	r3, [r4, #16]
 8007f24:	462a      	mov	r2, r5
 8007f26:	4649      	mov	r1, r9
 8007f28:	4640      	mov	r0, r8
 8007f2a:	47d0      	blx	sl
 8007f2c:	3001      	adds	r0, #1
 8007f2e:	d0ab      	beq.n	8007e88 <_printf_i+0x164>
 8007f30:	6823      	ldr	r3, [r4, #0]
 8007f32:	079b      	lsls	r3, r3, #30
 8007f34:	d413      	bmi.n	8007f5e <_printf_i+0x23a>
 8007f36:	68e0      	ldr	r0, [r4, #12]
 8007f38:	9b03      	ldr	r3, [sp, #12]
 8007f3a:	4298      	cmp	r0, r3
 8007f3c:	bfb8      	it	lt
 8007f3e:	4618      	movlt	r0, r3
 8007f40:	e7a4      	b.n	8007e8c <_printf_i+0x168>
 8007f42:	2301      	movs	r3, #1
 8007f44:	4632      	mov	r2, r6
 8007f46:	4649      	mov	r1, r9
 8007f48:	4640      	mov	r0, r8
 8007f4a:	47d0      	blx	sl
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	d09b      	beq.n	8007e88 <_printf_i+0x164>
 8007f50:	3501      	adds	r5, #1
 8007f52:	68e3      	ldr	r3, [r4, #12]
 8007f54:	9903      	ldr	r1, [sp, #12]
 8007f56:	1a5b      	subs	r3, r3, r1
 8007f58:	42ab      	cmp	r3, r5
 8007f5a:	dcf2      	bgt.n	8007f42 <_printf_i+0x21e>
 8007f5c:	e7eb      	b.n	8007f36 <_printf_i+0x212>
 8007f5e:	2500      	movs	r5, #0
 8007f60:	f104 0619 	add.w	r6, r4, #25
 8007f64:	e7f5      	b.n	8007f52 <_printf_i+0x22e>
 8007f66:	bf00      	nop
 8007f68:	0800a146 	.word	0x0800a146
 8007f6c:	0800a157 	.word	0x0800a157

08007f70 <quorem>:
 8007f70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f74:	6903      	ldr	r3, [r0, #16]
 8007f76:	690c      	ldr	r4, [r1, #16]
 8007f78:	42a3      	cmp	r3, r4
 8007f7a:	4607      	mov	r7, r0
 8007f7c:	f2c0 8081 	blt.w	8008082 <quorem+0x112>
 8007f80:	3c01      	subs	r4, #1
 8007f82:	f101 0814 	add.w	r8, r1, #20
 8007f86:	f100 0514 	add.w	r5, r0, #20
 8007f8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f8e:	9301      	str	r3, [sp, #4]
 8007f90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007f94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007fa0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007fa4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fa8:	d331      	bcc.n	800800e <quorem+0x9e>
 8007faa:	f04f 0e00 	mov.w	lr, #0
 8007fae:	4640      	mov	r0, r8
 8007fb0:	46ac      	mov	ip, r5
 8007fb2:	46f2      	mov	sl, lr
 8007fb4:	f850 2b04 	ldr.w	r2, [r0], #4
 8007fb8:	b293      	uxth	r3, r2
 8007fba:	fb06 e303 	mla	r3, r6, r3, lr
 8007fbe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	ebaa 0303 	sub.w	r3, sl, r3
 8007fc8:	f8dc a000 	ldr.w	sl, [ip]
 8007fcc:	0c12      	lsrs	r2, r2, #16
 8007fce:	fa13 f38a 	uxtah	r3, r3, sl
 8007fd2:	fb06 e202 	mla	r2, r6, r2, lr
 8007fd6:	9300      	str	r3, [sp, #0]
 8007fd8:	9b00      	ldr	r3, [sp, #0]
 8007fda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007fde:	b292      	uxth	r2, r2
 8007fe0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007fe4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007fe8:	f8bd 3000 	ldrh.w	r3, [sp]
 8007fec:	4581      	cmp	r9, r0
 8007fee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ff2:	f84c 3b04 	str.w	r3, [ip], #4
 8007ff6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007ffa:	d2db      	bcs.n	8007fb4 <quorem+0x44>
 8007ffc:	f855 300b 	ldr.w	r3, [r5, fp]
 8008000:	b92b      	cbnz	r3, 800800e <quorem+0x9e>
 8008002:	9b01      	ldr	r3, [sp, #4]
 8008004:	3b04      	subs	r3, #4
 8008006:	429d      	cmp	r5, r3
 8008008:	461a      	mov	r2, r3
 800800a:	d32e      	bcc.n	800806a <quorem+0xfa>
 800800c:	613c      	str	r4, [r7, #16]
 800800e:	4638      	mov	r0, r7
 8008010:	f001 f8c4 	bl	800919c <__mcmp>
 8008014:	2800      	cmp	r0, #0
 8008016:	db24      	blt.n	8008062 <quorem+0xf2>
 8008018:	3601      	adds	r6, #1
 800801a:	4628      	mov	r0, r5
 800801c:	f04f 0c00 	mov.w	ip, #0
 8008020:	f858 2b04 	ldr.w	r2, [r8], #4
 8008024:	f8d0 e000 	ldr.w	lr, [r0]
 8008028:	b293      	uxth	r3, r2
 800802a:	ebac 0303 	sub.w	r3, ip, r3
 800802e:	0c12      	lsrs	r2, r2, #16
 8008030:	fa13 f38e 	uxtah	r3, r3, lr
 8008034:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008038:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800803c:	b29b      	uxth	r3, r3
 800803e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008042:	45c1      	cmp	r9, r8
 8008044:	f840 3b04 	str.w	r3, [r0], #4
 8008048:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800804c:	d2e8      	bcs.n	8008020 <quorem+0xb0>
 800804e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008052:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008056:	b922      	cbnz	r2, 8008062 <quorem+0xf2>
 8008058:	3b04      	subs	r3, #4
 800805a:	429d      	cmp	r5, r3
 800805c:	461a      	mov	r2, r3
 800805e:	d30a      	bcc.n	8008076 <quorem+0x106>
 8008060:	613c      	str	r4, [r7, #16]
 8008062:	4630      	mov	r0, r6
 8008064:	b003      	add	sp, #12
 8008066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800806a:	6812      	ldr	r2, [r2, #0]
 800806c:	3b04      	subs	r3, #4
 800806e:	2a00      	cmp	r2, #0
 8008070:	d1cc      	bne.n	800800c <quorem+0x9c>
 8008072:	3c01      	subs	r4, #1
 8008074:	e7c7      	b.n	8008006 <quorem+0x96>
 8008076:	6812      	ldr	r2, [r2, #0]
 8008078:	3b04      	subs	r3, #4
 800807a:	2a00      	cmp	r2, #0
 800807c:	d1f0      	bne.n	8008060 <quorem+0xf0>
 800807e:	3c01      	subs	r4, #1
 8008080:	e7eb      	b.n	800805a <quorem+0xea>
 8008082:	2000      	movs	r0, #0
 8008084:	e7ee      	b.n	8008064 <quorem+0xf4>
	...

08008088 <_dtoa_r>:
 8008088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800808c:	ed2d 8b04 	vpush	{d8-d9}
 8008090:	ec57 6b10 	vmov	r6, r7, d0
 8008094:	b093      	sub	sp, #76	; 0x4c
 8008096:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008098:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800809c:	9106      	str	r1, [sp, #24]
 800809e:	ee10 aa10 	vmov	sl, s0
 80080a2:	4604      	mov	r4, r0
 80080a4:	9209      	str	r2, [sp, #36]	; 0x24
 80080a6:	930c      	str	r3, [sp, #48]	; 0x30
 80080a8:	46bb      	mov	fp, r7
 80080aa:	b975      	cbnz	r5, 80080ca <_dtoa_r+0x42>
 80080ac:	2010      	movs	r0, #16
 80080ae:	f000 fddd 	bl	8008c6c <malloc>
 80080b2:	4602      	mov	r2, r0
 80080b4:	6260      	str	r0, [r4, #36]	; 0x24
 80080b6:	b920      	cbnz	r0, 80080c2 <_dtoa_r+0x3a>
 80080b8:	4ba7      	ldr	r3, [pc, #668]	; (8008358 <_dtoa_r+0x2d0>)
 80080ba:	21ea      	movs	r1, #234	; 0xea
 80080bc:	48a7      	ldr	r0, [pc, #668]	; (800835c <_dtoa_r+0x2d4>)
 80080be:	f001 fa75 	bl	80095ac <__assert_func>
 80080c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80080c6:	6005      	str	r5, [r0, #0]
 80080c8:	60c5      	str	r5, [r0, #12]
 80080ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080cc:	6819      	ldr	r1, [r3, #0]
 80080ce:	b151      	cbz	r1, 80080e6 <_dtoa_r+0x5e>
 80080d0:	685a      	ldr	r2, [r3, #4]
 80080d2:	604a      	str	r2, [r1, #4]
 80080d4:	2301      	movs	r3, #1
 80080d6:	4093      	lsls	r3, r2
 80080d8:	608b      	str	r3, [r1, #8]
 80080da:	4620      	mov	r0, r4
 80080dc:	f000 fe1c 	bl	8008d18 <_Bfree>
 80080e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080e2:	2200      	movs	r2, #0
 80080e4:	601a      	str	r2, [r3, #0]
 80080e6:	1e3b      	subs	r3, r7, #0
 80080e8:	bfaa      	itet	ge
 80080ea:	2300      	movge	r3, #0
 80080ec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80080f0:	f8c8 3000 	strge.w	r3, [r8]
 80080f4:	4b9a      	ldr	r3, [pc, #616]	; (8008360 <_dtoa_r+0x2d8>)
 80080f6:	bfbc      	itt	lt
 80080f8:	2201      	movlt	r2, #1
 80080fa:	f8c8 2000 	strlt.w	r2, [r8]
 80080fe:	ea33 030b 	bics.w	r3, r3, fp
 8008102:	d11b      	bne.n	800813c <_dtoa_r+0xb4>
 8008104:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008106:	f242 730f 	movw	r3, #9999	; 0x270f
 800810a:	6013      	str	r3, [r2, #0]
 800810c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008110:	4333      	orrs	r3, r6
 8008112:	f000 8592 	beq.w	8008c3a <_dtoa_r+0xbb2>
 8008116:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008118:	b963      	cbnz	r3, 8008134 <_dtoa_r+0xac>
 800811a:	4b92      	ldr	r3, [pc, #584]	; (8008364 <_dtoa_r+0x2dc>)
 800811c:	e022      	b.n	8008164 <_dtoa_r+0xdc>
 800811e:	4b92      	ldr	r3, [pc, #584]	; (8008368 <_dtoa_r+0x2e0>)
 8008120:	9301      	str	r3, [sp, #4]
 8008122:	3308      	adds	r3, #8
 8008124:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008126:	6013      	str	r3, [r2, #0]
 8008128:	9801      	ldr	r0, [sp, #4]
 800812a:	b013      	add	sp, #76	; 0x4c
 800812c:	ecbd 8b04 	vpop	{d8-d9}
 8008130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008134:	4b8b      	ldr	r3, [pc, #556]	; (8008364 <_dtoa_r+0x2dc>)
 8008136:	9301      	str	r3, [sp, #4]
 8008138:	3303      	adds	r3, #3
 800813a:	e7f3      	b.n	8008124 <_dtoa_r+0x9c>
 800813c:	2200      	movs	r2, #0
 800813e:	2300      	movs	r3, #0
 8008140:	4650      	mov	r0, sl
 8008142:	4659      	mov	r1, fp
 8008144:	f7f8 fcc0 	bl	8000ac8 <__aeabi_dcmpeq>
 8008148:	ec4b ab19 	vmov	d9, sl, fp
 800814c:	4680      	mov	r8, r0
 800814e:	b158      	cbz	r0, 8008168 <_dtoa_r+0xe0>
 8008150:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008152:	2301      	movs	r3, #1
 8008154:	6013      	str	r3, [r2, #0]
 8008156:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008158:	2b00      	cmp	r3, #0
 800815a:	f000 856b 	beq.w	8008c34 <_dtoa_r+0xbac>
 800815e:	4883      	ldr	r0, [pc, #524]	; (800836c <_dtoa_r+0x2e4>)
 8008160:	6018      	str	r0, [r3, #0]
 8008162:	1e43      	subs	r3, r0, #1
 8008164:	9301      	str	r3, [sp, #4]
 8008166:	e7df      	b.n	8008128 <_dtoa_r+0xa0>
 8008168:	ec4b ab10 	vmov	d0, sl, fp
 800816c:	aa10      	add	r2, sp, #64	; 0x40
 800816e:	a911      	add	r1, sp, #68	; 0x44
 8008170:	4620      	mov	r0, r4
 8008172:	f001 f8b9 	bl	80092e8 <__d2b>
 8008176:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800817a:	ee08 0a10 	vmov	s16, r0
 800817e:	2d00      	cmp	r5, #0
 8008180:	f000 8084 	beq.w	800828c <_dtoa_r+0x204>
 8008184:	ee19 3a90 	vmov	r3, s19
 8008188:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800818c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008190:	4656      	mov	r6, sl
 8008192:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008196:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800819a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800819e:	4b74      	ldr	r3, [pc, #464]	; (8008370 <_dtoa_r+0x2e8>)
 80081a0:	2200      	movs	r2, #0
 80081a2:	4630      	mov	r0, r6
 80081a4:	4639      	mov	r1, r7
 80081a6:	f7f8 f86f 	bl	8000288 <__aeabi_dsub>
 80081aa:	a365      	add	r3, pc, #404	; (adr r3, 8008340 <_dtoa_r+0x2b8>)
 80081ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b0:	f7f8 fa22 	bl	80005f8 <__aeabi_dmul>
 80081b4:	a364      	add	r3, pc, #400	; (adr r3, 8008348 <_dtoa_r+0x2c0>)
 80081b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ba:	f7f8 f867 	bl	800028c <__adddf3>
 80081be:	4606      	mov	r6, r0
 80081c0:	4628      	mov	r0, r5
 80081c2:	460f      	mov	r7, r1
 80081c4:	f7f8 f9ae 	bl	8000524 <__aeabi_i2d>
 80081c8:	a361      	add	r3, pc, #388	; (adr r3, 8008350 <_dtoa_r+0x2c8>)
 80081ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ce:	f7f8 fa13 	bl	80005f8 <__aeabi_dmul>
 80081d2:	4602      	mov	r2, r0
 80081d4:	460b      	mov	r3, r1
 80081d6:	4630      	mov	r0, r6
 80081d8:	4639      	mov	r1, r7
 80081da:	f7f8 f857 	bl	800028c <__adddf3>
 80081de:	4606      	mov	r6, r0
 80081e0:	460f      	mov	r7, r1
 80081e2:	f7f8 fcb9 	bl	8000b58 <__aeabi_d2iz>
 80081e6:	2200      	movs	r2, #0
 80081e8:	9000      	str	r0, [sp, #0]
 80081ea:	2300      	movs	r3, #0
 80081ec:	4630      	mov	r0, r6
 80081ee:	4639      	mov	r1, r7
 80081f0:	f7f8 fc74 	bl	8000adc <__aeabi_dcmplt>
 80081f4:	b150      	cbz	r0, 800820c <_dtoa_r+0x184>
 80081f6:	9800      	ldr	r0, [sp, #0]
 80081f8:	f7f8 f994 	bl	8000524 <__aeabi_i2d>
 80081fc:	4632      	mov	r2, r6
 80081fe:	463b      	mov	r3, r7
 8008200:	f7f8 fc62 	bl	8000ac8 <__aeabi_dcmpeq>
 8008204:	b910      	cbnz	r0, 800820c <_dtoa_r+0x184>
 8008206:	9b00      	ldr	r3, [sp, #0]
 8008208:	3b01      	subs	r3, #1
 800820a:	9300      	str	r3, [sp, #0]
 800820c:	9b00      	ldr	r3, [sp, #0]
 800820e:	2b16      	cmp	r3, #22
 8008210:	d85a      	bhi.n	80082c8 <_dtoa_r+0x240>
 8008212:	9a00      	ldr	r2, [sp, #0]
 8008214:	4b57      	ldr	r3, [pc, #348]	; (8008374 <_dtoa_r+0x2ec>)
 8008216:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800821a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821e:	ec51 0b19 	vmov	r0, r1, d9
 8008222:	f7f8 fc5b 	bl	8000adc <__aeabi_dcmplt>
 8008226:	2800      	cmp	r0, #0
 8008228:	d050      	beq.n	80082cc <_dtoa_r+0x244>
 800822a:	9b00      	ldr	r3, [sp, #0]
 800822c:	3b01      	subs	r3, #1
 800822e:	9300      	str	r3, [sp, #0]
 8008230:	2300      	movs	r3, #0
 8008232:	930b      	str	r3, [sp, #44]	; 0x2c
 8008234:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008236:	1b5d      	subs	r5, r3, r5
 8008238:	1e6b      	subs	r3, r5, #1
 800823a:	9305      	str	r3, [sp, #20]
 800823c:	bf45      	ittet	mi
 800823e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008242:	9304      	strmi	r3, [sp, #16]
 8008244:	2300      	movpl	r3, #0
 8008246:	2300      	movmi	r3, #0
 8008248:	bf4c      	ite	mi
 800824a:	9305      	strmi	r3, [sp, #20]
 800824c:	9304      	strpl	r3, [sp, #16]
 800824e:	9b00      	ldr	r3, [sp, #0]
 8008250:	2b00      	cmp	r3, #0
 8008252:	db3d      	blt.n	80082d0 <_dtoa_r+0x248>
 8008254:	9b05      	ldr	r3, [sp, #20]
 8008256:	9a00      	ldr	r2, [sp, #0]
 8008258:	920a      	str	r2, [sp, #40]	; 0x28
 800825a:	4413      	add	r3, r2
 800825c:	9305      	str	r3, [sp, #20]
 800825e:	2300      	movs	r3, #0
 8008260:	9307      	str	r3, [sp, #28]
 8008262:	9b06      	ldr	r3, [sp, #24]
 8008264:	2b09      	cmp	r3, #9
 8008266:	f200 8089 	bhi.w	800837c <_dtoa_r+0x2f4>
 800826a:	2b05      	cmp	r3, #5
 800826c:	bfc4      	itt	gt
 800826e:	3b04      	subgt	r3, #4
 8008270:	9306      	strgt	r3, [sp, #24]
 8008272:	9b06      	ldr	r3, [sp, #24]
 8008274:	f1a3 0302 	sub.w	r3, r3, #2
 8008278:	bfcc      	ite	gt
 800827a:	2500      	movgt	r5, #0
 800827c:	2501      	movle	r5, #1
 800827e:	2b03      	cmp	r3, #3
 8008280:	f200 8087 	bhi.w	8008392 <_dtoa_r+0x30a>
 8008284:	e8df f003 	tbb	[pc, r3]
 8008288:	59383a2d 	.word	0x59383a2d
 800828c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008290:	441d      	add	r5, r3
 8008292:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008296:	2b20      	cmp	r3, #32
 8008298:	bfc1      	itttt	gt
 800829a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800829e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80082a2:	fa0b f303 	lslgt.w	r3, fp, r3
 80082a6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80082aa:	bfda      	itte	le
 80082ac:	f1c3 0320 	rsble	r3, r3, #32
 80082b0:	fa06 f003 	lslle.w	r0, r6, r3
 80082b4:	4318      	orrgt	r0, r3
 80082b6:	f7f8 f925 	bl	8000504 <__aeabi_ui2d>
 80082ba:	2301      	movs	r3, #1
 80082bc:	4606      	mov	r6, r0
 80082be:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80082c2:	3d01      	subs	r5, #1
 80082c4:	930e      	str	r3, [sp, #56]	; 0x38
 80082c6:	e76a      	b.n	800819e <_dtoa_r+0x116>
 80082c8:	2301      	movs	r3, #1
 80082ca:	e7b2      	b.n	8008232 <_dtoa_r+0x1aa>
 80082cc:	900b      	str	r0, [sp, #44]	; 0x2c
 80082ce:	e7b1      	b.n	8008234 <_dtoa_r+0x1ac>
 80082d0:	9b04      	ldr	r3, [sp, #16]
 80082d2:	9a00      	ldr	r2, [sp, #0]
 80082d4:	1a9b      	subs	r3, r3, r2
 80082d6:	9304      	str	r3, [sp, #16]
 80082d8:	4253      	negs	r3, r2
 80082da:	9307      	str	r3, [sp, #28]
 80082dc:	2300      	movs	r3, #0
 80082de:	930a      	str	r3, [sp, #40]	; 0x28
 80082e0:	e7bf      	b.n	8008262 <_dtoa_r+0x1da>
 80082e2:	2300      	movs	r3, #0
 80082e4:	9308      	str	r3, [sp, #32]
 80082e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	dc55      	bgt.n	8008398 <_dtoa_r+0x310>
 80082ec:	2301      	movs	r3, #1
 80082ee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80082f2:	461a      	mov	r2, r3
 80082f4:	9209      	str	r2, [sp, #36]	; 0x24
 80082f6:	e00c      	b.n	8008312 <_dtoa_r+0x28a>
 80082f8:	2301      	movs	r3, #1
 80082fa:	e7f3      	b.n	80082e4 <_dtoa_r+0x25c>
 80082fc:	2300      	movs	r3, #0
 80082fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008300:	9308      	str	r3, [sp, #32]
 8008302:	9b00      	ldr	r3, [sp, #0]
 8008304:	4413      	add	r3, r2
 8008306:	9302      	str	r3, [sp, #8]
 8008308:	3301      	adds	r3, #1
 800830a:	2b01      	cmp	r3, #1
 800830c:	9303      	str	r3, [sp, #12]
 800830e:	bfb8      	it	lt
 8008310:	2301      	movlt	r3, #1
 8008312:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008314:	2200      	movs	r2, #0
 8008316:	6042      	str	r2, [r0, #4]
 8008318:	2204      	movs	r2, #4
 800831a:	f102 0614 	add.w	r6, r2, #20
 800831e:	429e      	cmp	r6, r3
 8008320:	6841      	ldr	r1, [r0, #4]
 8008322:	d93d      	bls.n	80083a0 <_dtoa_r+0x318>
 8008324:	4620      	mov	r0, r4
 8008326:	f000 fcb7 	bl	8008c98 <_Balloc>
 800832a:	9001      	str	r0, [sp, #4]
 800832c:	2800      	cmp	r0, #0
 800832e:	d13b      	bne.n	80083a8 <_dtoa_r+0x320>
 8008330:	4b11      	ldr	r3, [pc, #68]	; (8008378 <_dtoa_r+0x2f0>)
 8008332:	4602      	mov	r2, r0
 8008334:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008338:	e6c0      	b.n	80080bc <_dtoa_r+0x34>
 800833a:	2301      	movs	r3, #1
 800833c:	e7df      	b.n	80082fe <_dtoa_r+0x276>
 800833e:	bf00      	nop
 8008340:	636f4361 	.word	0x636f4361
 8008344:	3fd287a7 	.word	0x3fd287a7
 8008348:	8b60c8b3 	.word	0x8b60c8b3
 800834c:	3fc68a28 	.word	0x3fc68a28
 8008350:	509f79fb 	.word	0x509f79fb
 8008354:	3fd34413 	.word	0x3fd34413
 8008358:	0800a175 	.word	0x0800a175
 800835c:	0800a18c 	.word	0x0800a18c
 8008360:	7ff00000 	.word	0x7ff00000
 8008364:	0800a171 	.word	0x0800a171
 8008368:	0800a168 	.word	0x0800a168
 800836c:	0800a145 	.word	0x0800a145
 8008370:	3ff80000 	.word	0x3ff80000
 8008374:	0800a280 	.word	0x0800a280
 8008378:	0800a1e7 	.word	0x0800a1e7
 800837c:	2501      	movs	r5, #1
 800837e:	2300      	movs	r3, #0
 8008380:	9306      	str	r3, [sp, #24]
 8008382:	9508      	str	r5, [sp, #32]
 8008384:	f04f 33ff 	mov.w	r3, #4294967295
 8008388:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800838c:	2200      	movs	r2, #0
 800838e:	2312      	movs	r3, #18
 8008390:	e7b0      	b.n	80082f4 <_dtoa_r+0x26c>
 8008392:	2301      	movs	r3, #1
 8008394:	9308      	str	r3, [sp, #32]
 8008396:	e7f5      	b.n	8008384 <_dtoa_r+0x2fc>
 8008398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800839a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800839e:	e7b8      	b.n	8008312 <_dtoa_r+0x28a>
 80083a0:	3101      	adds	r1, #1
 80083a2:	6041      	str	r1, [r0, #4]
 80083a4:	0052      	lsls	r2, r2, #1
 80083a6:	e7b8      	b.n	800831a <_dtoa_r+0x292>
 80083a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083aa:	9a01      	ldr	r2, [sp, #4]
 80083ac:	601a      	str	r2, [r3, #0]
 80083ae:	9b03      	ldr	r3, [sp, #12]
 80083b0:	2b0e      	cmp	r3, #14
 80083b2:	f200 809d 	bhi.w	80084f0 <_dtoa_r+0x468>
 80083b6:	2d00      	cmp	r5, #0
 80083b8:	f000 809a 	beq.w	80084f0 <_dtoa_r+0x468>
 80083bc:	9b00      	ldr	r3, [sp, #0]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	dd32      	ble.n	8008428 <_dtoa_r+0x3a0>
 80083c2:	4ab7      	ldr	r2, [pc, #732]	; (80086a0 <_dtoa_r+0x618>)
 80083c4:	f003 030f 	and.w	r3, r3, #15
 80083c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80083cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80083d0:	9b00      	ldr	r3, [sp, #0]
 80083d2:	05d8      	lsls	r0, r3, #23
 80083d4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80083d8:	d516      	bpl.n	8008408 <_dtoa_r+0x380>
 80083da:	4bb2      	ldr	r3, [pc, #712]	; (80086a4 <_dtoa_r+0x61c>)
 80083dc:	ec51 0b19 	vmov	r0, r1, d9
 80083e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80083e4:	f7f8 fa32 	bl	800084c <__aeabi_ddiv>
 80083e8:	f007 070f 	and.w	r7, r7, #15
 80083ec:	4682      	mov	sl, r0
 80083ee:	468b      	mov	fp, r1
 80083f0:	2503      	movs	r5, #3
 80083f2:	4eac      	ldr	r6, [pc, #688]	; (80086a4 <_dtoa_r+0x61c>)
 80083f4:	b957      	cbnz	r7, 800840c <_dtoa_r+0x384>
 80083f6:	4642      	mov	r2, r8
 80083f8:	464b      	mov	r3, r9
 80083fa:	4650      	mov	r0, sl
 80083fc:	4659      	mov	r1, fp
 80083fe:	f7f8 fa25 	bl	800084c <__aeabi_ddiv>
 8008402:	4682      	mov	sl, r0
 8008404:	468b      	mov	fp, r1
 8008406:	e028      	b.n	800845a <_dtoa_r+0x3d2>
 8008408:	2502      	movs	r5, #2
 800840a:	e7f2      	b.n	80083f2 <_dtoa_r+0x36a>
 800840c:	07f9      	lsls	r1, r7, #31
 800840e:	d508      	bpl.n	8008422 <_dtoa_r+0x39a>
 8008410:	4640      	mov	r0, r8
 8008412:	4649      	mov	r1, r9
 8008414:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008418:	f7f8 f8ee 	bl	80005f8 <__aeabi_dmul>
 800841c:	3501      	adds	r5, #1
 800841e:	4680      	mov	r8, r0
 8008420:	4689      	mov	r9, r1
 8008422:	107f      	asrs	r7, r7, #1
 8008424:	3608      	adds	r6, #8
 8008426:	e7e5      	b.n	80083f4 <_dtoa_r+0x36c>
 8008428:	f000 809b 	beq.w	8008562 <_dtoa_r+0x4da>
 800842c:	9b00      	ldr	r3, [sp, #0]
 800842e:	4f9d      	ldr	r7, [pc, #628]	; (80086a4 <_dtoa_r+0x61c>)
 8008430:	425e      	negs	r6, r3
 8008432:	4b9b      	ldr	r3, [pc, #620]	; (80086a0 <_dtoa_r+0x618>)
 8008434:	f006 020f 	and.w	r2, r6, #15
 8008438:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800843c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008440:	ec51 0b19 	vmov	r0, r1, d9
 8008444:	f7f8 f8d8 	bl	80005f8 <__aeabi_dmul>
 8008448:	1136      	asrs	r6, r6, #4
 800844a:	4682      	mov	sl, r0
 800844c:	468b      	mov	fp, r1
 800844e:	2300      	movs	r3, #0
 8008450:	2502      	movs	r5, #2
 8008452:	2e00      	cmp	r6, #0
 8008454:	d17a      	bne.n	800854c <_dtoa_r+0x4c4>
 8008456:	2b00      	cmp	r3, #0
 8008458:	d1d3      	bne.n	8008402 <_dtoa_r+0x37a>
 800845a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800845c:	2b00      	cmp	r3, #0
 800845e:	f000 8082 	beq.w	8008566 <_dtoa_r+0x4de>
 8008462:	4b91      	ldr	r3, [pc, #580]	; (80086a8 <_dtoa_r+0x620>)
 8008464:	2200      	movs	r2, #0
 8008466:	4650      	mov	r0, sl
 8008468:	4659      	mov	r1, fp
 800846a:	f7f8 fb37 	bl	8000adc <__aeabi_dcmplt>
 800846e:	2800      	cmp	r0, #0
 8008470:	d079      	beq.n	8008566 <_dtoa_r+0x4de>
 8008472:	9b03      	ldr	r3, [sp, #12]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d076      	beq.n	8008566 <_dtoa_r+0x4de>
 8008478:	9b02      	ldr	r3, [sp, #8]
 800847a:	2b00      	cmp	r3, #0
 800847c:	dd36      	ble.n	80084ec <_dtoa_r+0x464>
 800847e:	9b00      	ldr	r3, [sp, #0]
 8008480:	4650      	mov	r0, sl
 8008482:	4659      	mov	r1, fp
 8008484:	1e5f      	subs	r7, r3, #1
 8008486:	2200      	movs	r2, #0
 8008488:	4b88      	ldr	r3, [pc, #544]	; (80086ac <_dtoa_r+0x624>)
 800848a:	f7f8 f8b5 	bl	80005f8 <__aeabi_dmul>
 800848e:	9e02      	ldr	r6, [sp, #8]
 8008490:	4682      	mov	sl, r0
 8008492:	468b      	mov	fp, r1
 8008494:	3501      	adds	r5, #1
 8008496:	4628      	mov	r0, r5
 8008498:	f7f8 f844 	bl	8000524 <__aeabi_i2d>
 800849c:	4652      	mov	r2, sl
 800849e:	465b      	mov	r3, fp
 80084a0:	f7f8 f8aa 	bl	80005f8 <__aeabi_dmul>
 80084a4:	4b82      	ldr	r3, [pc, #520]	; (80086b0 <_dtoa_r+0x628>)
 80084a6:	2200      	movs	r2, #0
 80084a8:	f7f7 fef0 	bl	800028c <__adddf3>
 80084ac:	46d0      	mov	r8, sl
 80084ae:	46d9      	mov	r9, fp
 80084b0:	4682      	mov	sl, r0
 80084b2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80084b6:	2e00      	cmp	r6, #0
 80084b8:	d158      	bne.n	800856c <_dtoa_r+0x4e4>
 80084ba:	4b7e      	ldr	r3, [pc, #504]	; (80086b4 <_dtoa_r+0x62c>)
 80084bc:	2200      	movs	r2, #0
 80084be:	4640      	mov	r0, r8
 80084c0:	4649      	mov	r1, r9
 80084c2:	f7f7 fee1 	bl	8000288 <__aeabi_dsub>
 80084c6:	4652      	mov	r2, sl
 80084c8:	465b      	mov	r3, fp
 80084ca:	4680      	mov	r8, r0
 80084cc:	4689      	mov	r9, r1
 80084ce:	f7f8 fb23 	bl	8000b18 <__aeabi_dcmpgt>
 80084d2:	2800      	cmp	r0, #0
 80084d4:	f040 8295 	bne.w	8008a02 <_dtoa_r+0x97a>
 80084d8:	4652      	mov	r2, sl
 80084da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80084de:	4640      	mov	r0, r8
 80084e0:	4649      	mov	r1, r9
 80084e2:	f7f8 fafb 	bl	8000adc <__aeabi_dcmplt>
 80084e6:	2800      	cmp	r0, #0
 80084e8:	f040 8289 	bne.w	80089fe <_dtoa_r+0x976>
 80084ec:	ec5b ab19 	vmov	sl, fp, d9
 80084f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	f2c0 8148 	blt.w	8008788 <_dtoa_r+0x700>
 80084f8:	9a00      	ldr	r2, [sp, #0]
 80084fa:	2a0e      	cmp	r2, #14
 80084fc:	f300 8144 	bgt.w	8008788 <_dtoa_r+0x700>
 8008500:	4b67      	ldr	r3, [pc, #412]	; (80086a0 <_dtoa_r+0x618>)
 8008502:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008506:	e9d3 8900 	ldrd	r8, r9, [r3]
 800850a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800850c:	2b00      	cmp	r3, #0
 800850e:	f280 80d5 	bge.w	80086bc <_dtoa_r+0x634>
 8008512:	9b03      	ldr	r3, [sp, #12]
 8008514:	2b00      	cmp	r3, #0
 8008516:	f300 80d1 	bgt.w	80086bc <_dtoa_r+0x634>
 800851a:	f040 826f 	bne.w	80089fc <_dtoa_r+0x974>
 800851e:	4b65      	ldr	r3, [pc, #404]	; (80086b4 <_dtoa_r+0x62c>)
 8008520:	2200      	movs	r2, #0
 8008522:	4640      	mov	r0, r8
 8008524:	4649      	mov	r1, r9
 8008526:	f7f8 f867 	bl	80005f8 <__aeabi_dmul>
 800852a:	4652      	mov	r2, sl
 800852c:	465b      	mov	r3, fp
 800852e:	f7f8 fae9 	bl	8000b04 <__aeabi_dcmpge>
 8008532:	9e03      	ldr	r6, [sp, #12]
 8008534:	4637      	mov	r7, r6
 8008536:	2800      	cmp	r0, #0
 8008538:	f040 8245 	bne.w	80089c6 <_dtoa_r+0x93e>
 800853c:	9d01      	ldr	r5, [sp, #4]
 800853e:	2331      	movs	r3, #49	; 0x31
 8008540:	f805 3b01 	strb.w	r3, [r5], #1
 8008544:	9b00      	ldr	r3, [sp, #0]
 8008546:	3301      	adds	r3, #1
 8008548:	9300      	str	r3, [sp, #0]
 800854a:	e240      	b.n	80089ce <_dtoa_r+0x946>
 800854c:	07f2      	lsls	r2, r6, #31
 800854e:	d505      	bpl.n	800855c <_dtoa_r+0x4d4>
 8008550:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008554:	f7f8 f850 	bl	80005f8 <__aeabi_dmul>
 8008558:	3501      	adds	r5, #1
 800855a:	2301      	movs	r3, #1
 800855c:	1076      	asrs	r6, r6, #1
 800855e:	3708      	adds	r7, #8
 8008560:	e777      	b.n	8008452 <_dtoa_r+0x3ca>
 8008562:	2502      	movs	r5, #2
 8008564:	e779      	b.n	800845a <_dtoa_r+0x3d2>
 8008566:	9f00      	ldr	r7, [sp, #0]
 8008568:	9e03      	ldr	r6, [sp, #12]
 800856a:	e794      	b.n	8008496 <_dtoa_r+0x40e>
 800856c:	9901      	ldr	r1, [sp, #4]
 800856e:	4b4c      	ldr	r3, [pc, #304]	; (80086a0 <_dtoa_r+0x618>)
 8008570:	4431      	add	r1, r6
 8008572:	910d      	str	r1, [sp, #52]	; 0x34
 8008574:	9908      	ldr	r1, [sp, #32]
 8008576:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800857a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800857e:	2900      	cmp	r1, #0
 8008580:	d043      	beq.n	800860a <_dtoa_r+0x582>
 8008582:	494d      	ldr	r1, [pc, #308]	; (80086b8 <_dtoa_r+0x630>)
 8008584:	2000      	movs	r0, #0
 8008586:	f7f8 f961 	bl	800084c <__aeabi_ddiv>
 800858a:	4652      	mov	r2, sl
 800858c:	465b      	mov	r3, fp
 800858e:	f7f7 fe7b 	bl	8000288 <__aeabi_dsub>
 8008592:	9d01      	ldr	r5, [sp, #4]
 8008594:	4682      	mov	sl, r0
 8008596:	468b      	mov	fp, r1
 8008598:	4649      	mov	r1, r9
 800859a:	4640      	mov	r0, r8
 800859c:	f7f8 fadc 	bl	8000b58 <__aeabi_d2iz>
 80085a0:	4606      	mov	r6, r0
 80085a2:	f7f7 ffbf 	bl	8000524 <__aeabi_i2d>
 80085a6:	4602      	mov	r2, r0
 80085a8:	460b      	mov	r3, r1
 80085aa:	4640      	mov	r0, r8
 80085ac:	4649      	mov	r1, r9
 80085ae:	f7f7 fe6b 	bl	8000288 <__aeabi_dsub>
 80085b2:	3630      	adds	r6, #48	; 0x30
 80085b4:	f805 6b01 	strb.w	r6, [r5], #1
 80085b8:	4652      	mov	r2, sl
 80085ba:	465b      	mov	r3, fp
 80085bc:	4680      	mov	r8, r0
 80085be:	4689      	mov	r9, r1
 80085c0:	f7f8 fa8c 	bl	8000adc <__aeabi_dcmplt>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	d163      	bne.n	8008690 <_dtoa_r+0x608>
 80085c8:	4642      	mov	r2, r8
 80085ca:	464b      	mov	r3, r9
 80085cc:	4936      	ldr	r1, [pc, #216]	; (80086a8 <_dtoa_r+0x620>)
 80085ce:	2000      	movs	r0, #0
 80085d0:	f7f7 fe5a 	bl	8000288 <__aeabi_dsub>
 80085d4:	4652      	mov	r2, sl
 80085d6:	465b      	mov	r3, fp
 80085d8:	f7f8 fa80 	bl	8000adc <__aeabi_dcmplt>
 80085dc:	2800      	cmp	r0, #0
 80085de:	f040 80b5 	bne.w	800874c <_dtoa_r+0x6c4>
 80085e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085e4:	429d      	cmp	r5, r3
 80085e6:	d081      	beq.n	80084ec <_dtoa_r+0x464>
 80085e8:	4b30      	ldr	r3, [pc, #192]	; (80086ac <_dtoa_r+0x624>)
 80085ea:	2200      	movs	r2, #0
 80085ec:	4650      	mov	r0, sl
 80085ee:	4659      	mov	r1, fp
 80085f0:	f7f8 f802 	bl	80005f8 <__aeabi_dmul>
 80085f4:	4b2d      	ldr	r3, [pc, #180]	; (80086ac <_dtoa_r+0x624>)
 80085f6:	4682      	mov	sl, r0
 80085f8:	468b      	mov	fp, r1
 80085fa:	4640      	mov	r0, r8
 80085fc:	4649      	mov	r1, r9
 80085fe:	2200      	movs	r2, #0
 8008600:	f7f7 fffa 	bl	80005f8 <__aeabi_dmul>
 8008604:	4680      	mov	r8, r0
 8008606:	4689      	mov	r9, r1
 8008608:	e7c6      	b.n	8008598 <_dtoa_r+0x510>
 800860a:	4650      	mov	r0, sl
 800860c:	4659      	mov	r1, fp
 800860e:	f7f7 fff3 	bl	80005f8 <__aeabi_dmul>
 8008612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008614:	9d01      	ldr	r5, [sp, #4]
 8008616:	930f      	str	r3, [sp, #60]	; 0x3c
 8008618:	4682      	mov	sl, r0
 800861a:	468b      	mov	fp, r1
 800861c:	4649      	mov	r1, r9
 800861e:	4640      	mov	r0, r8
 8008620:	f7f8 fa9a 	bl	8000b58 <__aeabi_d2iz>
 8008624:	4606      	mov	r6, r0
 8008626:	f7f7 ff7d 	bl	8000524 <__aeabi_i2d>
 800862a:	3630      	adds	r6, #48	; 0x30
 800862c:	4602      	mov	r2, r0
 800862e:	460b      	mov	r3, r1
 8008630:	4640      	mov	r0, r8
 8008632:	4649      	mov	r1, r9
 8008634:	f7f7 fe28 	bl	8000288 <__aeabi_dsub>
 8008638:	f805 6b01 	strb.w	r6, [r5], #1
 800863c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800863e:	429d      	cmp	r5, r3
 8008640:	4680      	mov	r8, r0
 8008642:	4689      	mov	r9, r1
 8008644:	f04f 0200 	mov.w	r2, #0
 8008648:	d124      	bne.n	8008694 <_dtoa_r+0x60c>
 800864a:	4b1b      	ldr	r3, [pc, #108]	; (80086b8 <_dtoa_r+0x630>)
 800864c:	4650      	mov	r0, sl
 800864e:	4659      	mov	r1, fp
 8008650:	f7f7 fe1c 	bl	800028c <__adddf3>
 8008654:	4602      	mov	r2, r0
 8008656:	460b      	mov	r3, r1
 8008658:	4640      	mov	r0, r8
 800865a:	4649      	mov	r1, r9
 800865c:	f7f8 fa5c 	bl	8000b18 <__aeabi_dcmpgt>
 8008660:	2800      	cmp	r0, #0
 8008662:	d173      	bne.n	800874c <_dtoa_r+0x6c4>
 8008664:	4652      	mov	r2, sl
 8008666:	465b      	mov	r3, fp
 8008668:	4913      	ldr	r1, [pc, #76]	; (80086b8 <_dtoa_r+0x630>)
 800866a:	2000      	movs	r0, #0
 800866c:	f7f7 fe0c 	bl	8000288 <__aeabi_dsub>
 8008670:	4602      	mov	r2, r0
 8008672:	460b      	mov	r3, r1
 8008674:	4640      	mov	r0, r8
 8008676:	4649      	mov	r1, r9
 8008678:	f7f8 fa30 	bl	8000adc <__aeabi_dcmplt>
 800867c:	2800      	cmp	r0, #0
 800867e:	f43f af35 	beq.w	80084ec <_dtoa_r+0x464>
 8008682:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008684:	1e6b      	subs	r3, r5, #1
 8008686:	930f      	str	r3, [sp, #60]	; 0x3c
 8008688:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800868c:	2b30      	cmp	r3, #48	; 0x30
 800868e:	d0f8      	beq.n	8008682 <_dtoa_r+0x5fa>
 8008690:	9700      	str	r7, [sp, #0]
 8008692:	e049      	b.n	8008728 <_dtoa_r+0x6a0>
 8008694:	4b05      	ldr	r3, [pc, #20]	; (80086ac <_dtoa_r+0x624>)
 8008696:	f7f7 ffaf 	bl	80005f8 <__aeabi_dmul>
 800869a:	4680      	mov	r8, r0
 800869c:	4689      	mov	r9, r1
 800869e:	e7bd      	b.n	800861c <_dtoa_r+0x594>
 80086a0:	0800a280 	.word	0x0800a280
 80086a4:	0800a258 	.word	0x0800a258
 80086a8:	3ff00000 	.word	0x3ff00000
 80086ac:	40240000 	.word	0x40240000
 80086b0:	401c0000 	.word	0x401c0000
 80086b4:	40140000 	.word	0x40140000
 80086b8:	3fe00000 	.word	0x3fe00000
 80086bc:	9d01      	ldr	r5, [sp, #4]
 80086be:	4656      	mov	r6, sl
 80086c0:	465f      	mov	r7, fp
 80086c2:	4642      	mov	r2, r8
 80086c4:	464b      	mov	r3, r9
 80086c6:	4630      	mov	r0, r6
 80086c8:	4639      	mov	r1, r7
 80086ca:	f7f8 f8bf 	bl	800084c <__aeabi_ddiv>
 80086ce:	f7f8 fa43 	bl	8000b58 <__aeabi_d2iz>
 80086d2:	4682      	mov	sl, r0
 80086d4:	f7f7 ff26 	bl	8000524 <__aeabi_i2d>
 80086d8:	4642      	mov	r2, r8
 80086da:	464b      	mov	r3, r9
 80086dc:	f7f7 ff8c 	bl	80005f8 <__aeabi_dmul>
 80086e0:	4602      	mov	r2, r0
 80086e2:	460b      	mov	r3, r1
 80086e4:	4630      	mov	r0, r6
 80086e6:	4639      	mov	r1, r7
 80086e8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80086ec:	f7f7 fdcc 	bl	8000288 <__aeabi_dsub>
 80086f0:	f805 6b01 	strb.w	r6, [r5], #1
 80086f4:	9e01      	ldr	r6, [sp, #4]
 80086f6:	9f03      	ldr	r7, [sp, #12]
 80086f8:	1bae      	subs	r6, r5, r6
 80086fa:	42b7      	cmp	r7, r6
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	d135      	bne.n	800876e <_dtoa_r+0x6e6>
 8008702:	f7f7 fdc3 	bl	800028c <__adddf3>
 8008706:	4642      	mov	r2, r8
 8008708:	464b      	mov	r3, r9
 800870a:	4606      	mov	r6, r0
 800870c:	460f      	mov	r7, r1
 800870e:	f7f8 fa03 	bl	8000b18 <__aeabi_dcmpgt>
 8008712:	b9d0      	cbnz	r0, 800874a <_dtoa_r+0x6c2>
 8008714:	4642      	mov	r2, r8
 8008716:	464b      	mov	r3, r9
 8008718:	4630      	mov	r0, r6
 800871a:	4639      	mov	r1, r7
 800871c:	f7f8 f9d4 	bl	8000ac8 <__aeabi_dcmpeq>
 8008720:	b110      	cbz	r0, 8008728 <_dtoa_r+0x6a0>
 8008722:	f01a 0f01 	tst.w	sl, #1
 8008726:	d110      	bne.n	800874a <_dtoa_r+0x6c2>
 8008728:	4620      	mov	r0, r4
 800872a:	ee18 1a10 	vmov	r1, s16
 800872e:	f000 faf3 	bl	8008d18 <_Bfree>
 8008732:	2300      	movs	r3, #0
 8008734:	9800      	ldr	r0, [sp, #0]
 8008736:	702b      	strb	r3, [r5, #0]
 8008738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800873a:	3001      	adds	r0, #1
 800873c:	6018      	str	r0, [r3, #0]
 800873e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008740:	2b00      	cmp	r3, #0
 8008742:	f43f acf1 	beq.w	8008128 <_dtoa_r+0xa0>
 8008746:	601d      	str	r5, [r3, #0]
 8008748:	e4ee      	b.n	8008128 <_dtoa_r+0xa0>
 800874a:	9f00      	ldr	r7, [sp, #0]
 800874c:	462b      	mov	r3, r5
 800874e:	461d      	mov	r5, r3
 8008750:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008754:	2a39      	cmp	r2, #57	; 0x39
 8008756:	d106      	bne.n	8008766 <_dtoa_r+0x6de>
 8008758:	9a01      	ldr	r2, [sp, #4]
 800875a:	429a      	cmp	r2, r3
 800875c:	d1f7      	bne.n	800874e <_dtoa_r+0x6c6>
 800875e:	9901      	ldr	r1, [sp, #4]
 8008760:	2230      	movs	r2, #48	; 0x30
 8008762:	3701      	adds	r7, #1
 8008764:	700a      	strb	r2, [r1, #0]
 8008766:	781a      	ldrb	r2, [r3, #0]
 8008768:	3201      	adds	r2, #1
 800876a:	701a      	strb	r2, [r3, #0]
 800876c:	e790      	b.n	8008690 <_dtoa_r+0x608>
 800876e:	4ba6      	ldr	r3, [pc, #664]	; (8008a08 <_dtoa_r+0x980>)
 8008770:	2200      	movs	r2, #0
 8008772:	f7f7 ff41 	bl	80005f8 <__aeabi_dmul>
 8008776:	2200      	movs	r2, #0
 8008778:	2300      	movs	r3, #0
 800877a:	4606      	mov	r6, r0
 800877c:	460f      	mov	r7, r1
 800877e:	f7f8 f9a3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008782:	2800      	cmp	r0, #0
 8008784:	d09d      	beq.n	80086c2 <_dtoa_r+0x63a>
 8008786:	e7cf      	b.n	8008728 <_dtoa_r+0x6a0>
 8008788:	9a08      	ldr	r2, [sp, #32]
 800878a:	2a00      	cmp	r2, #0
 800878c:	f000 80d7 	beq.w	800893e <_dtoa_r+0x8b6>
 8008790:	9a06      	ldr	r2, [sp, #24]
 8008792:	2a01      	cmp	r2, #1
 8008794:	f300 80ba 	bgt.w	800890c <_dtoa_r+0x884>
 8008798:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800879a:	2a00      	cmp	r2, #0
 800879c:	f000 80b2 	beq.w	8008904 <_dtoa_r+0x87c>
 80087a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80087a4:	9e07      	ldr	r6, [sp, #28]
 80087a6:	9d04      	ldr	r5, [sp, #16]
 80087a8:	9a04      	ldr	r2, [sp, #16]
 80087aa:	441a      	add	r2, r3
 80087ac:	9204      	str	r2, [sp, #16]
 80087ae:	9a05      	ldr	r2, [sp, #20]
 80087b0:	2101      	movs	r1, #1
 80087b2:	441a      	add	r2, r3
 80087b4:	4620      	mov	r0, r4
 80087b6:	9205      	str	r2, [sp, #20]
 80087b8:	f000 fb66 	bl	8008e88 <__i2b>
 80087bc:	4607      	mov	r7, r0
 80087be:	2d00      	cmp	r5, #0
 80087c0:	dd0c      	ble.n	80087dc <_dtoa_r+0x754>
 80087c2:	9b05      	ldr	r3, [sp, #20]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	dd09      	ble.n	80087dc <_dtoa_r+0x754>
 80087c8:	42ab      	cmp	r3, r5
 80087ca:	9a04      	ldr	r2, [sp, #16]
 80087cc:	bfa8      	it	ge
 80087ce:	462b      	movge	r3, r5
 80087d0:	1ad2      	subs	r2, r2, r3
 80087d2:	9204      	str	r2, [sp, #16]
 80087d4:	9a05      	ldr	r2, [sp, #20]
 80087d6:	1aed      	subs	r5, r5, r3
 80087d8:	1ad3      	subs	r3, r2, r3
 80087da:	9305      	str	r3, [sp, #20]
 80087dc:	9b07      	ldr	r3, [sp, #28]
 80087de:	b31b      	cbz	r3, 8008828 <_dtoa_r+0x7a0>
 80087e0:	9b08      	ldr	r3, [sp, #32]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	f000 80af 	beq.w	8008946 <_dtoa_r+0x8be>
 80087e8:	2e00      	cmp	r6, #0
 80087ea:	dd13      	ble.n	8008814 <_dtoa_r+0x78c>
 80087ec:	4639      	mov	r1, r7
 80087ee:	4632      	mov	r2, r6
 80087f0:	4620      	mov	r0, r4
 80087f2:	f000 fc09 	bl	8009008 <__pow5mult>
 80087f6:	ee18 2a10 	vmov	r2, s16
 80087fa:	4601      	mov	r1, r0
 80087fc:	4607      	mov	r7, r0
 80087fe:	4620      	mov	r0, r4
 8008800:	f000 fb58 	bl	8008eb4 <__multiply>
 8008804:	ee18 1a10 	vmov	r1, s16
 8008808:	4680      	mov	r8, r0
 800880a:	4620      	mov	r0, r4
 800880c:	f000 fa84 	bl	8008d18 <_Bfree>
 8008810:	ee08 8a10 	vmov	s16, r8
 8008814:	9b07      	ldr	r3, [sp, #28]
 8008816:	1b9a      	subs	r2, r3, r6
 8008818:	d006      	beq.n	8008828 <_dtoa_r+0x7a0>
 800881a:	ee18 1a10 	vmov	r1, s16
 800881e:	4620      	mov	r0, r4
 8008820:	f000 fbf2 	bl	8009008 <__pow5mult>
 8008824:	ee08 0a10 	vmov	s16, r0
 8008828:	2101      	movs	r1, #1
 800882a:	4620      	mov	r0, r4
 800882c:	f000 fb2c 	bl	8008e88 <__i2b>
 8008830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008832:	2b00      	cmp	r3, #0
 8008834:	4606      	mov	r6, r0
 8008836:	f340 8088 	ble.w	800894a <_dtoa_r+0x8c2>
 800883a:	461a      	mov	r2, r3
 800883c:	4601      	mov	r1, r0
 800883e:	4620      	mov	r0, r4
 8008840:	f000 fbe2 	bl	8009008 <__pow5mult>
 8008844:	9b06      	ldr	r3, [sp, #24]
 8008846:	2b01      	cmp	r3, #1
 8008848:	4606      	mov	r6, r0
 800884a:	f340 8081 	ble.w	8008950 <_dtoa_r+0x8c8>
 800884e:	f04f 0800 	mov.w	r8, #0
 8008852:	6933      	ldr	r3, [r6, #16]
 8008854:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008858:	6918      	ldr	r0, [r3, #16]
 800885a:	f000 fac5 	bl	8008de8 <__hi0bits>
 800885e:	f1c0 0020 	rsb	r0, r0, #32
 8008862:	9b05      	ldr	r3, [sp, #20]
 8008864:	4418      	add	r0, r3
 8008866:	f010 001f 	ands.w	r0, r0, #31
 800886a:	f000 8092 	beq.w	8008992 <_dtoa_r+0x90a>
 800886e:	f1c0 0320 	rsb	r3, r0, #32
 8008872:	2b04      	cmp	r3, #4
 8008874:	f340 808a 	ble.w	800898c <_dtoa_r+0x904>
 8008878:	f1c0 001c 	rsb	r0, r0, #28
 800887c:	9b04      	ldr	r3, [sp, #16]
 800887e:	4403      	add	r3, r0
 8008880:	9304      	str	r3, [sp, #16]
 8008882:	9b05      	ldr	r3, [sp, #20]
 8008884:	4403      	add	r3, r0
 8008886:	4405      	add	r5, r0
 8008888:	9305      	str	r3, [sp, #20]
 800888a:	9b04      	ldr	r3, [sp, #16]
 800888c:	2b00      	cmp	r3, #0
 800888e:	dd07      	ble.n	80088a0 <_dtoa_r+0x818>
 8008890:	ee18 1a10 	vmov	r1, s16
 8008894:	461a      	mov	r2, r3
 8008896:	4620      	mov	r0, r4
 8008898:	f000 fc10 	bl	80090bc <__lshift>
 800889c:	ee08 0a10 	vmov	s16, r0
 80088a0:	9b05      	ldr	r3, [sp, #20]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	dd05      	ble.n	80088b2 <_dtoa_r+0x82a>
 80088a6:	4631      	mov	r1, r6
 80088a8:	461a      	mov	r2, r3
 80088aa:	4620      	mov	r0, r4
 80088ac:	f000 fc06 	bl	80090bc <__lshift>
 80088b0:	4606      	mov	r6, r0
 80088b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d06e      	beq.n	8008996 <_dtoa_r+0x90e>
 80088b8:	ee18 0a10 	vmov	r0, s16
 80088bc:	4631      	mov	r1, r6
 80088be:	f000 fc6d 	bl	800919c <__mcmp>
 80088c2:	2800      	cmp	r0, #0
 80088c4:	da67      	bge.n	8008996 <_dtoa_r+0x90e>
 80088c6:	9b00      	ldr	r3, [sp, #0]
 80088c8:	3b01      	subs	r3, #1
 80088ca:	ee18 1a10 	vmov	r1, s16
 80088ce:	9300      	str	r3, [sp, #0]
 80088d0:	220a      	movs	r2, #10
 80088d2:	2300      	movs	r3, #0
 80088d4:	4620      	mov	r0, r4
 80088d6:	f000 fa41 	bl	8008d5c <__multadd>
 80088da:	9b08      	ldr	r3, [sp, #32]
 80088dc:	ee08 0a10 	vmov	s16, r0
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f000 81b1 	beq.w	8008c48 <_dtoa_r+0xbc0>
 80088e6:	2300      	movs	r3, #0
 80088e8:	4639      	mov	r1, r7
 80088ea:	220a      	movs	r2, #10
 80088ec:	4620      	mov	r0, r4
 80088ee:	f000 fa35 	bl	8008d5c <__multadd>
 80088f2:	9b02      	ldr	r3, [sp, #8]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	4607      	mov	r7, r0
 80088f8:	f300 808e 	bgt.w	8008a18 <_dtoa_r+0x990>
 80088fc:	9b06      	ldr	r3, [sp, #24]
 80088fe:	2b02      	cmp	r3, #2
 8008900:	dc51      	bgt.n	80089a6 <_dtoa_r+0x91e>
 8008902:	e089      	b.n	8008a18 <_dtoa_r+0x990>
 8008904:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008906:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800890a:	e74b      	b.n	80087a4 <_dtoa_r+0x71c>
 800890c:	9b03      	ldr	r3, [sp, #12]
 800890e:	1e5e      	subs	r6, r3, #1
 8008910:	9b07      	ldr	r3, [sp, #28]
 8008912:	42b3      	cmp	r3, r6
 8008914:	bfbf      	itttt	lt
 8008916:	9b07      	ldrlt	r3, [sp, #28]
 8008918:	9607      	strlt	r6, [sp, #28]
 800891a:	1af2      	sublt	r2, r6, r3
 800891c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800891e:	bfb6      	itet	lt
 8008920:	189b      	addlt	r3, r3, r2
 8008922:	1b9e      	subge	r6, r3, r6
 8008924:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008926:	9b03      	ldr	r3, [sp, #12]
 8008928:	bfb8      	it	lt
 800892a:	2600      	movlt	r6, #0
 800892c:	2b00      	cmp	r3, #0
 800892e:	bfb7      	itett	lt
 8008930:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008934:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008938:	1a9d      	sublt	r5, r3, r2
 800893a:	2300      	movlt	r3, #0
 800893c:	e734      	b.n	80087a8 <_dtoa_r+0x720>
 800893e:	9e07      	ldr	r6, [sp, #28]
 8008940:	9d04      	ldr	r5, [sp, #16]
 8008942:	9f08      	ldr	r7, [sp, #32]
 8008944:	e73b      	b.n	80087be <_dtoa_r+0x736>
 8008946:	9a07      	ldr	r2, [sp, #28]
 8008948:	e767      	b.n	800881a <_dtoa_r+0x792>
 800894a:	9b06      	ldr	r3, [sp, #24]
 800894c:	2b01      	cmp	r3, #1
 800894e:	dc18      	bgt.n	8008982 <_dtoa_r+0x8fa>
 8008950:	f1ba 0f00 	cmp.w	sl, #0
 8008954:	d115      	bne.n	8008982 <_dtoa_r+0x8fa>
 8008956:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800895a:	b993      	cbnz	r3, 8008982 <_dtoa_r+0x8fa>
 800895c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008960:	0d1b      	lsrs	r3, r3, #20
 8008962:	051b      	lsls	r3, r3, #20
 8008964:	b183      	cbz	r3, 8008988 <_dtoa_r+0x900>
 8008966:	9b04      	ldr	r3, [sp, #16]
 8008968:	3301      	adds	r3, #1
 800896a:	9304      	str	r3, [sp, #16]
 800896c:	9b05      	ldr	r3, [sp, #20]
 800896e:	3301      	adds	r3, #1
 8008970:	9305      	str	r3, [sp, #20]
 8008972:	f04f 0801 	mov.w	r8, #1
 8008976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008978:	2b00      	cmp	r3, #0
 800897a:	f47f af6a 	bne.w	8008852 <_dtoa_r+0x7ca>
 800897e:	2001      	movs	r0, #1
 8008980:	e76f      	b.n	8008862 <_dtoa_r+0x7da>
 8008982:	f04f 0800 	mov.w	r8, #0
 8008986:	e7f6      	b.n	8008976 <_dtoa_r+0x8ee>
 8008988:	4698      	mov	r8, r3
 800898a:	e7f4      	b.n	8008976 <_dtoa_r+0x8ee>
 800898c:	f43f af7d 	beq.w	800888a <_dtoa_r+0x802>
 8008990:	4618      	mov	r0, r3
 8008992:	301c      	adds	r0, #28
 8008994:	e772      	b.n	800887c <_dtoa_r+0x7f4>
 8008996:	9b03      	ldr	r3, [sp, #12]
 8008998:	2b00      	cmp	r3, #0
 800899a:	dc37      	bgt.n	8008a0c <_dtoa_r+0x984>
 800899c:	9b06      	ldr	r3, [sp, #24]
 800899e:	2b02      	cmp	r3, #2
 80089a0:	dd34      	ble.n	8008a0c <_dtoa_r+0x984>
 80089a2:	9b03      	ldr	r3, [sp, #12]
 80089a4:	9302      	str	r3, [sp, #8]
 80089a6:	9b02      	ldr	r3, [sp, #8]
 80089a8:	b96b      	cbnz	r3, 80089c6 <_dtoa_r+0x93e>
 80089aa:	4631      	mov	r1, r6
 80089ac:	2205      	movs	r2, #5
 80089ae:	4620      	mov	r0, r4
 80089b0:	f000 f9d4 	bl	8008d5c <__multadd>
 80089b4:	4601      	mov	r1, r0
 80089b6:	4606      	mov	r6, r0
 80089b8:	ee18 0a10 	vmov	r0, s16
 80089bc:	f000 fbee 	bl	800919c <__mcmp>
 80089c0:	2800      	cmp	r0, #0
 80089c2:	f73f adbb 	bgt.w	800853c <_dtoa_r+0x4b4>
 80089c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089c8:	9d01      	ldr	r5, [sp, #4]
 80089ca:	43db      	mvns	r3, r3
 80089cc:	9300      	str	r3, [sp, #0]
 80089ce:	f04f 0800 	mov.w	r8, #0
 80089d2:	4631      	mov	r1, r6
 80089d4:	4620      	mov	r0, r4
 80089d6:	f000 f99f 	bl	8008d18 <_Bfree>
 80089da:	2f00      	cmp	r7, #0
 80089dc:	f43f aea4 	beq.w	8008728 <_dtoa_r+0x6a0>
 80089e0:	f1b8 0f00 	cmp.w	r8, #0
 80089e4:	d005      	beq.n	80089f2 <_dtoa_r+0x96a>
 80089e6:	45b8      	cmp	r8, r7
 80089e8:	d003      	beq.n	80089f2 <_dtoa_r+0x96a>
 80089ea:	4641      	mov	r1, r8
 80089ec:	4620      	mov	r0, r4
 80089ee:	f000 f993 	bl	8008d18 <_Bfree>
 80089f2:	4639      	mov	r1, r7
 80089f4:	4620      	mov	r0, r4
 80089f6:	f000 f98f 	bl	8008d18 <_Bfree>
 80089fa:	e695      	b.n	8008728 <_dtoa_r+0x6a0>
 80089fc:	2600      	movs	r6, #0
 80089fe:	4637      	mov	r7, r6
 8008a00:	e7e1      	b.n	80089c6 <_dtoa_r+0x93e>
 8008a02:	9700      	str	r7, [sp, #0]
 8008a04:	4637      	mov	r7, r6
 8008a06:	e599      	b.n	800853c <_dtoa_r+0x4b4>
 8008a08:	40240000 	.word	0x40240000
 8008a0c:	9b08      	ldr	r3, [sp, #32]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f000 80ca 	beq.w	8008ba8 <_dtoa_r+0xb20>
 8008a14:	9b03      	ldr	r3, [sp, #12]
 8008a16:	9302      	str	r3, [sp, #8]
 8008a18:	2d00      	cmp	r5, #0
 8008a1a:	dd05      	ble.n	8008a28 <_dtoa_r+0x9a0>
 8008a1c:	4639      	mov	r1, r7
 8008a1e:	462a      	mov	r2, r5
 8008a20:	4620      	mov	r0, r4
 8008a22:	f000 fb4b 	bl	80090bc <__lshift>
 8008a26:	4607      	mov	r7, r0
 8008a28:	f1b8 0f00 	cmp.w	r8, #0
 8008a2c:	d05b      	beq.n	8008ae6 <_dtoa_r+0xa5e>
 8008a2e:	6879      	ldr	r1, [r7, #4]
 8008a30:	4620      	mov	r0, r4
 8008a32:	f000 f931 	bl	8008c98 <_Balloc>
 8008a36:	4605      	mov	r5, r0
 8008a38:	b928      	cbnz	r0, 8008a46 <_dtoa_r+0x9be>
 8008a3a:	4b87      	ldr	r3, [pc, #540]	; (8008c58 <_dtoa_r+0xbd0>)
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008a42:	f7ff bb3b 	b.w	80080bc <_dtoa_r+0x34>
 8008a46:	693a      	ldr	r2, [r7, #16]
 8008a48:	3202      	adds	r2, #2
 8008a4a:	0092      	lsls	r2, r2, #2
 8008a4c:	f107 010c 	add.w	r1, r7, #12
 8008a50:	300c      	adds	r0, #12
 8008a52:	f000 f913 	bl	8008c7c <memcpy>
 8008a56:	2201      	movs	r2, #1
 8008a58:	4629      	mov	r1, r5
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	f000 fb2e 	bl	80090bc <__lshift>
 8008a60:	9b01      	ldr	r3, [sp, #4]
 8008a62:	f103 0901 	add.w	r9, r3, #1
 8008a66:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008a6a:	4413      	add	r3, r2
 8008a6c:	9305      	str	r3, [sp, #20]
 8008a6e:	f00a 0301 	and.w	r3, sl, #1
 8008a72:	46b8      	mov	r8, r7
 8008a74:	9304      	str	r3, [sp, #16]
 8008a76:	4607      	mov	r7, r0
 8008a78:	4631      	mov	r1, r6
 8008a7a:	ee18 0a10 	vmov	r0, s16
 8008a7e:	f7ff fa77 	bl	8007f70 <quorem>
 8008a82:	4641      	mov	r1, r8
 8008a84:	9002      	str	r0, [sp, #8]
 8008a86:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008a8a:	ee18 0a10 	vmov	r0, s16
 8008a8e:	f000 fb85 	bl	800919c <__mcmp>
 8008a92:	463a      	mov	r2, r7
 8008a94:	9003      	str	r0, [sp, #12]
 8008a96:	4631      	mov	r1, r6
 8008a98:	4620      	mov	r0, r4
 8008a9a:	f000 fb9b 	bl	80091d4 <__mdiff>
 8008a9e:	68c2      	ldr	r2, [r0, #12]
 8008aa0:	f109 3bff 	add.w	fp, r9, #4294967295
 8008aa4:	4605      	mov	r5, r0
 8008aa6:	bb02      	cbnz	r2, 8008aea <_dtoa_r+0xa62>
 8008aa8:	4601      	mov	r1, r0
 8008aaa:	ee18 0a10 	vmov	r0, s16
 8008aae:	f000 fb75 	bl	800919c <__mcmp>
 8008ab2:	4602      	mov	r2, r0
 8008ab4:	4629      	mov	r1, r5
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	9207      	str	r2, [sp, #28]
 8008aba:	f000 f92d 	bl	8008d18 <_Bfree>
 8008abe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008ac2:	ea43 0102 	orr.w	r1, r3, r2
 8008ac6:	9b04      	ldr	r3, [sp, #16]
 8008ac8:	430b      	orrs	r3, r1
 8008aca:	464d      	mov	r5, r9
 8008acc:	d10f      	bne.n	8008aee <_dtoa_r+0xa66>
 8008ace:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008ad2:	d02a      	beq.n	8008b2a <_dtoa_r+0xaa2>
 8008ad4:	9b03      	ldr	r3, [sp, #12]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	dd02      	ble.n	8008ae0 <_dtoa_r+0xa58>
 8008ada:	9b02      	ldr	r3, [sp, #8]
 8008adc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008ae0:	f88b a000 	strb.w	sl, [fp]
 8008ae4:	e775      	b.n	80089d2 <_dtoa_r+0x94a>
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	e7ba      	b.n	8008a60 <_dtoa_r+0x9d8>
 8008aea:	2201      	movs	r2, #1
 8008aec:	e7e2      	b.n	8008ab4 <_dtoa_r+0xa2c>
 8008aee:	9b03      	ldr	r3, [sp, #12]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	db04      	blt.n	8008afe <_dtoa_r+0xa76>
 8008af4:	9906      	ldr	r1, [sp, #24]
 8008af6:	430b      	orrs	r3, r1
 8008af8:	9904      	ldr	r1, [sp, #16]
 8008afa:	430b      	orrs	r3, r1
 8008afc:	d122      	bne.n	8008b44 <_dtoa_r+0xabc>
 8008afe:	2a00      	cmp	r2, #0
 8008b00:	ddee      	ble.n	8008ae0 <_dtoa_r+0xa58>
 8008b02:	ee18 1a10 	vmov	r1, s16
 8008b06:	2201      	movs	r2, #1
 8008b08:	4620      	mov	r0, r4
 8008b0a:	f000 fad7 	bl	80090bc <__lshift>
 8008b0e:	4631      	mov	r1, r6
 8008b10:	ee08 0a10 	vmov	s16, r0
 8008b14:	f000 fb42 	bl	800919c <__mcmp>
 8008b18:	2800      	cmp	r0, #0
 8008b1a:	dc03      	bgt.n	8008b24 <_dtoa_r+0xa9c>
 8008b1c:	d1e0      	bne.n	8008ae0 <_dtoa_r+0xa58>
 8008b1e:	f01a 0f01 	tst.w	sl, #1
 8008b22:	d0dd      	beq.n	8008ae0 <_dtoa_r+0xa58>
 8008b24:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008b28:	d1d7      	bne.n	8008ada <_dtoa_r+0xa52>
 8008b2a:	2339      	movs	r3, #57	; 0x39
 8008b2c:	f88b 3000 	strb.w	r3, [fp]
 8008b30:	462b      	mov	r3, r5
 8008b32:	461d      	mov	r5, r3
 8008b34:	3b01      	subs	r3, #1
 8008b36:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008b3a:	2a39      	cmp	r2, #57	; 0x39
 8008b3c:	d071      	beq.n	8008c22 <_dtoa_r+0xb9a>
 8008b3e:	3201      	adds	r2, #1
 8008b40:	701a      	strb	r2, [r3, #0]
 8008b42:	e746      	b.n	80089d2 <_dtoa_r+0x94a>
 8008b44:	2a00      	cmp	r2, #0
 8008b46:	dd07      	ble.n	8008b58 <_dtoa_r+0xad0>
 8008b48:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008b4c:	d0ed      	beq.n	8008b2a <_dtoa_r+0xaa2>
 8008b4e:	f10a 0301 	add.w	r3, sl, #1
 8008b52:	f88b 3000 	strb.w	r3, [fp]
 8008b56:	e73c      	b.n	80089d2 <_dtoa_r+0x94a>
 8008b58:	9b05      	ldr	r3, [sp, #20]
 8008b5a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008b5e:	4599      	cmp	r9, r3
 8008b60:	d047      	beq.n	8008bf2 <_dtoa_r+0xb6a>
 8008b62:	ee18 1a10 	vmov	r1, s16
 8008b66:	2300      	movs	r3, #0
 8008b68:	220a      	movs	r2, #10
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	f000 f8f6 	bl	8008d5c <__multadd>
 8008b70:	45b8      	cmp	r8, r7
 8008b72:	ee08 0a10 	vmov	s16, r0
 8008b76:	f04f 0300 	mov.w	r3, #0
 8008b7a:	f04f 020a 	mov.w	r2, #10
 8008b7e:	4641      	mov	r1, r8
 8008b80:	4620      	mov	r0, r4
 8008b82:	d106      	bne.n	8008b92 <_dtoa_r+0xb0a>
 8008b84:	f000 f8ea 	bl	8008d5c <__multadd>
 8008b88:	4680      	mov	r8, r0
 8008b8a:	4607      	mov	r7, r0
 8008b8c:	f109 0901 	add.w	r9, r9, #1
 8008b90:	e772      	b.n	8008a78 <_dtoa_r+0x9f0>
 8008b92:	f000 f8e3 	bl	8008d5c <__multadd>
 8008b96:	4639      	mov	r1, r7
 8008b98:	4680      	mov	r8, r0
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	220a      	movs	r2, #10
 8008b9e:	4620      	mov	r0, r4
 8008ba0:	f000 f8dc 	bl	8008d5c <__multadd>
 8008ba4:	4607      	mov	r7, r0
 8008ba6:	e7f1      	b.n	8008b8c <_dtoa_r+0xb04>
 8008ba8:	9b03      	ldr	r3, [sp, #12]
 8008baa:	9302      	str	r3, [sp, #8]
 8008bac:	9d01      	ldr	r5, [sp, #4]
 8008bae:	ee18 0a10 	vmov	r0, s16
 8008bb2:	4631      	mov	r1, r6
 8008bb4:	f7ff f9dc 	bl	8007f70 <quorem>
 8008bb8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008bbc:	9b01      	ldr	r3, [sp, #4]
 8008bbe:	f805 ab01 	strb.w	sl, [r5], #1
 8008bc2:	1aea      	subs	r2, r5, r3
 8008bc4:	9b02      	ldr	r3, [sp, #8]
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	dd09      	ble.n	8008bde <_dtoa_r+0xb56>
 8008bca:	ee18 1a10 	vmov	r1, s16
 8008bce:	2300      	movs	r3, #0
 8008bd0:	220a      	movs	r2, #10
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	f000 f8c2 	bl	8008d5c <__multadd>
 8008bd8:	ee08 0a10 	vmov	s16, r0
 8008bdc:	e7e7      	b.n	8008bae <_dtoa_r+0xb26>
 8008bde:	9b02      	ldr	r3, [sp, #8]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	bfc8      	it	gt
 8008be4:	461d      	movgt	r5, r3
 8008be6:	9b01      	ldr	r3, [sp, #4]
 8008be8:	bfd8      	it	le
 8008bea:	2501      	movle	r5, #1
 8008bec:	441d      	add	r5, r3
 8008bee:	f04f 0800 	mov.w	r8, #0
 8008bf2:	ee18 1a10 	vmov	r1, s16
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	4620      	mov	r0, r4
 8008bfa:	f000 fa5f 	bl	80090bc <__lshift>
 8008bfe:	4631      	mov	r1, r6
 8008c00:	ee08 0a10 	vmov	s16, r0
 8008c04:	f000 faca 	bl	800919c <__mcmp>
 8008c08:	2800      	cmp	r0, #0
 8008c0a:	dc91      	bgt.n	8008b30 <_dtoa_r+0xaa8>
 8008c0c:	d102      	bne.n	8008c14 <_dtoa_r+0xb8c>
 8008c0e:	f01a 0f01 	tst.w	sl, #1
 8008c12:	d18d      	bne.n	8008b30 <_dtoa_r+0xaa8>
 8008c14:	462b      	mov	r3, r5
 8008c16:	461d      	mov	r5, r3
 8008c18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c1c:	2a30      	cmp	r2, #48	; 0x30
 8008c1e:	d0fa      	beq.n	8008c16 <_dtoa_r+0xb8e>
 8008c20:	e6d7      	b.n	80089d2 <_dtoa_r+0x94a>
 8008c22:	9a01      	ldr	r2, [sp, #4]
 8008c24:	429a      	cmp	r2, r3
 8008c26:	d184      	bne.n	8008b32 <_dtoa_r+0xaaa>
 8008c28:	9b00      	ldr	r3, [sp, #0]
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	9300      	str	r3, [sp, #0]
 8008c2e:	2331      	movs	r3, #49	; 0x31
 8008c30:	7013      	strb	r3, [r2, #0]
 8008c32:	e6ce      	b.n	80089d2 <_dtoa_r+0x94a>
 8008c34:	4b09      	ldr	r3, [pc, #36]	; (8008c5c <_dtoa_r+0xbd4>)
 8008c36:	f7ff ba95 	b.w	8008164 <_dtoa_r+0xdc>
 8008c3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	f47f aa6e 	bne.w	800811e <_dtoa_r+0x96>
 8008c42:	4b07      	ldr	r3, [pc, #28]	; (8008c60 <_dtoa_r+0xbd8>)
 8008c44:	f7ff ba8e 	b.w	8008164 <_dtoa_r+0xdc>
 8008c48:	9b02      	ldr	r3, [sp, #8]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	dcae      	bgt.n	8008bac <_dtoa_r+0xb24>
 8008c4e:	9b06      	ldr	r3, [sp, #24]
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	f73f aea8 	bgt.w	80089a6 <_dtoa_r+0x91e>
 8008c56:	e7a9      	b.n	8008bac <_dtoa_r+0xb24>
 8008c58:	0800a1e7 	.word	0x0800a1e7
 8008c5c:	0800a144 	.word	0x0800a144
 8008c60:	0800a168 	.word	0x0800a168

08008c64 <_localeconv_r>:
 8008c64:	4800      	ldr	r0, [pc, #0]	; (8008c68 <_localeconv_r+0x4>)
 8008c66:	4770      	bx	lr
 8008c68:	20000160 	.word	0x20000160

08008c6c <malloc>:
 8008c6c:	4b02      	ldr	r3, [pc, #8]	; (8008c78 <malloc+0xc>)
 8008c6e:	4601      	mov	r1, r0
 8008c70:	6818      	ldr	r0, [r3, #0]
 8008c72:	f000 bc17 	b.w	80094a4 <_malloc_r>
 8008c76:	bf00      	nop
 8008c78:	2000000c 	.word	0x2000000c

08008c7c <memcpy>:
 8008c7c:	440a      	add	r2, r1
 8008c7e:	4291      	cmp	r1, r2
 8008c80:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c84:	d100      	bne.n	8008c88 <memcpy+0xc>
 8008c86:	4770      	bx	lr
 8008c88:	b510      	push	{r4, lr}
 8008c8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c92:	4291      	cmp	r1, r2
 8008c94:	d1f9      	bne.n	8008c8a <memcpy+0xe>
 8008c96:	bd10      	pop	{r4, pc}

08008c98 <_Balloc>:
 8008c98:	b570      	push	{r4, r5, r6, lr}
 8008c9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c9c:	4604      	mov	r4, r0
 8008c9e:	460d      	mov	r5, r1
 8008ca0:	b976      	cbnz	r6, 8008cc0 <_Balloc+0x28>
 8008ca2:	2010      	movs	r0, #16
 8008ca4:	f7ff ffe2 	bl	8008c6c <malloc>
 8008ca8:	4602      	mov	r2, r0
 8008caa:	6260      	str	r0, [r4, #36]	; 0x24
 8008cac:	b920      	cbnz	r0, 8008cb8 <_Balloc+0x20>
 8008cae:	4b18      	ldr	r3, [pc, #96]	; (8008d10 <_Balloc+0x78>)
 8008cb0:	4818      	ldr	r0, [pc, #96]	; (8008d14 <_Balloc+0x7c>)
 8008cb2:	2166      	movs	r1, #102	; 0x66
 8008cb4:	f000 fc7a 	bl	80095ac <__assert_func>
 8008cb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008cbc:	6006      	str	r6, [r0, #0]
 8008cbe:	60c6      	str	r6, [r0, #12]
 8008cc0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008cc2:	68f3      	ldr	r3, [r6, #12]
 8008cc4:	b183      	cbz	r3, 8008ce8 <_Balloc+0x50>
 8008cc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008cce:	b9b8      	cbnz	r0, 8008d00 <_Balloc+0x68>
 8008cd0:	2101      	movs	r1, #1
 8008cd2:	fa01 f605 	lsl.w	r6, r1, r5
 8008cd6:	1d72      	adds	r2, r6, #5
 8008cd8:	0092      	lsls	r2, r2, #2
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f000 fb60 	bl	80093a0 <_calloc_r>
 8008ce0:	b160      	cbz	r0, 8008cfc <_Balloc+0x64>
 8008ce2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ce6:	e00e      	b.n	8008d06 <_Balloc+0x6e>
 8008ce8:	2221      	movs	r2, #33	; 0x21
 8008cea:	2104      	movs	r1, #4
 8008cec:	4620      	mov	r0, r4
 8008cee:	f000 fb57 	bl	80093a0 <_calloc_r>
 8008cf2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cf4:	60f0      	str	r0, [r6, #12]
 8008cf6:	68db      	ldr	r3, [r3, #12]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d1e4      	bne.n	8008cc6 <_Balloc+0x2e>
 8008cfc:	2000      	movs	r0, #0
 8008cfe:	bd70      	pop	{r4, r5, r6, pc}
 8008d00:	6802      	ldr	r2, [r0, #0]
 8008d02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d06:	2300      	movs	r3, #0
 8008d08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d0c:	e7f7      	b.n	8008cfe <_Balloc+0x66>
 8008d0e:	bf00      	nop
 8008d10:	0800a175 	.word	0x0800a175
 8008d14:	0800a1f8 	.word	0x0800a1f8

08008d18 <_Bfree>:
 8008d18:	b570      	push	{r4, r5, r6, lr}
 8008d1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d1c:	4605      	mov	r5, r0
 8008d1e:	460c      	mov	r4, r1
 8008d20:	b976      	cbnz	r6, 8008d40 <_Bfree+0x28>
 8008d22:	2010      	movs	r0, #16
 8008d24:	f7ff ffa2 	bl	8008c6c <malloc>
 8008d28:	4602      	mov	r2, r0
 8008d2a:	6268      	str	r0, [r5, #36]	; 0x24
 8008d2c:	b920      	cbnz	r0, 8008d38 <_Bfree+0x20>
 8008d2e:	4b09      	ldr	r3, [pc, #36]	; (8008d54 <_Bfree+0x3c>)
 8008d30:	4809      	ldr	r0, [pc, #36]	; (8008d58 <_Bfree+0x40>)
 8008d32:	218a      	movs	r1, #138	; 0x8a
 8008d34:	f000 fc3a 	bl	80095ac <__assert_func>
 8008d38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d3c:	6006      	str	r6, [r0, #0]
 8008d3e:	60c6      	str	r6, [r0, #12]
 8008d40:	b13c      	cbz	r4, 8008d52 <_Bfree+0x3a>
 8008d42:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008d44:	6862      	ldr	r2, [r4, #4]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008d4c:	6021      	str	r1, [r4, #0]
 8008d4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008d52:	bd70      	pop	{r4, r5, r6, pc}
 8008d54:	0800a175 	.word	0x0800a175
 8008d58:	0800a1f8 	.word	0x0800a1f8

08008d5c <__multadd>:
 8008d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d60:	690d      	ldr	r5, [r1, #16]
 8008d62:	4607      	mov	r7, r0
 8008d64:	460c      	mov	r4, r1
 8008d66:	461e      	mov	r6, r3
 8008d68:	f101 0c14 	add.w	ip, r1, #20
 8008d6c:	2000      	movs	r0, #0
 8008d6e:	f8dc 3000 	ldr.w	r3, [ip]
 8008d72:	b299      	uxth	r1, r3
 8008d74:	fb02 6101 	mla	r1, r2, r1, r6
 8008d78:	0c1e      	lsrs	r6, r3, #16
 8008d7a:	0c0b      	lsrs	r3, r1, #16
 8008d7c:	fb02 3306 	mla	r3, r2, r6, r3
 8008d80:	b289      	uxth	r1, r1
 8008d82:	3001      	adds	r0, #1
 8008d84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008d88:	4285      	cmp	r5, r0
 8008d8a:	f84c 1b04 	str.w	r1, [ip], #4
 8008d8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008d92:	dcec      	bgt.n	8008d6e <__multadd+0x12>
 8008d94:	b30e      	cbz	r6, 8008dda <__multadd+0x7e>
 8008d96:	68a3      	ldr	r3, [r4, #8]
 8008d98:	42ab      	cmp	r3, r5
 8008d9a:	dc19      	bgt.n	8008dd0 <__multadd+0x74>
 8008d9c:	6861      	ldr	r1, [r4, #4]
 8008d9e:	4638      	mov	r0, r7
 8008da0:	3101      	adds	r1, #1
 8008da2:	f7ff ff79 	bl	8008c98 <_Balloc>
 8008da6:	4680      	mov	r8, r0
 8008da8:	b928      	cbnz	r0, 8008db6 <__multadd+0x5a>
 8008daa:	4602      	mov	r2, r0
 8008dac:	4b0c      	ldr	r3, [pc, #48]	; (8008de0 <__multadd+0x84>)
 8008dae:	480d      	ldr	r0, [pc, #52]	; (8008de4 <__multadd+0x88>)
 8008db0:	21b5      	movs	r1, #181	; 0xb5
 8008db2:	f000 fbfb 	bl	80095ac <__assert_func>
 8008db6:	6922      	ldr	r2, [r4, #16]
 8008db8:	3202      	adds	r2, #2
 8008dba:	f104 010c 	add.w	r1, r4, #12
 8008dbe:	0092      	lsls	r2, r2, #2
 8008dc0:	300c      	adds	r0, #12
 8008dc2:	f7ff ff5b 	bl	8008c7c <memcpy>
 8008dc6:	4621      	mov	r1, r4
 8008dc8:	4638      	mov	r0, r7
 8008dca:	f7ff ffa5 	bl	8008d18 <_Bfree>
 8008dce:	4644      	mov	r4, r8
 8008dd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008dd4:	3501      	adds	r5, #1
 8008dd6:	615e      	str	r6, [r3, #20]
 8008dd8:	6125      	str	r5, [r4, #16]
 8008dda:	4620      	mov	r0, r4
 8008ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008de0:	0800a1e7 	.word	0x0800a1e7
 8008de4:	0800a1f8 	.word	0x0800a1f8

08008de8 <__hi0bits>:
 8008de8:	0c03      	lsrs	r3, r0, #16
 8008dea:	041b      	lsls	r3, r3, #16
 8008dec:	b9d3      	cbnz	r3, 8008e24 <__hi0bits+0x3c>
 8008dee:	0400      	lsls	r0, r0, #16
 8008df0:	2310      	movs	r3, #16
 8008df2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008df6:	bf04      	itt	eq
 8008df8:	0200      	lsleq	r0, r0, #8
 8008dfa:	3308      	addeq	r3, #8
 8008dfc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008e00:	bf04      	itt	eq
 8008e02:	0100      	lsleq	r0, r0, #4
 8008e04:	3304      	addeq	r3, #4
 8008e06:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008e0a:	bf04      	itt	eq
 8008e0c:	0080      	lsleq	r0, r0, #2
 8008e0e:	3302      	addeq	r3, #2
 8008e10:	2800      	cmp	r0, #0
 8008e12:	db05      	blt.n	8008e20 <__hi0bits+0x38>
 8008e14:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008e18:	f103 0301 	add.w	r3, r3, #1
 8008e1c:	bf08      	it	eq
 8008e1e:	2320      	moveq	r3, #32
 8008e20:	4618      	mov	r0, r3
 8008e22:	4770      	bx	lr
 8008e24:	2300      	movs	r3, #0
 8008e26:	e7e4      	b.n	8008df2 <__hi0bits+0xa>

08008e28 <__lo0bits>:
 8008e28:	6803      	ldr	r3, [r0, #0]
 8008e2a:	f013 0207 	ands.w	r2, r3, #7
 8008e2e:	4601      	mov	r1, r0
 8008e30:	d00b      	beq.n	8008e4a <__lo0bits+0x22>
 8008e32:	07da      	lsls	r2, r3, #31
 8008e34:	d423      	bmi.n	8008e7e <__lo0bits+0x56>
 8008e36:	0798      	lsls	r0, r3, #30
 8008e38:	bf49      	itett	mi
 8008e3a:	085b      	lsrmi	r3, r3, #1
 8008e3c:	089b      	lsrpl	r3, r3, #2
 8008e3e:	2001      	movmi	r0, #1
 8008e40:	600b      	strmi	r3, [r1, #0]
 8008e42:	bf5c      	itt	pl
 8008e44:	600b      	strpl	r3, [r1, #0]
 8008e46:	2002      	movpl	r0, #2
 8008e48:	4770      	bx	lr
 8008e4a:	b298      	uxth	r0, r3
 8008e4c:	b9a8      	cbnz	r0, 8008e7a <__lo0bits+0x52>
 8008e4e:	0c1b      	lsrs	r3, r3, #16
 8008e50:	2010      	movs	r0, #16
 8008e52:	b2da      	uxtb	r2, r3
 8008e54:	b90a      	cbnz	r2, 8008e5a <__lo0bits+0x32>
 8008e56:	3008      	adds	r0, #8
 8008e58:	0a1b      	lsrs	r3, r3, #8
 8008e5a:	071a      	lsls	r2, r3, #28
 8008e5c:	bf04      	itt	eq
 8008e5e:	091b      	lsreq	r3, r3, #4
 8008e60:	3004      	addeq	r0, #4
 8008e62:	079a      	lsls	r2, r3, #30
 8008e64:	bf04      	itt	eq
 8008e66:	089b      	lsreq	r3, r3, #2
 8008e68:	3002      	addeq	r0, #2
 8008e6a:	07da      	lsls	r2, r3, #31
 8008e6c:	d403      	bmi.n	8008e76 <__lo0bits+0x4e>
 8008e6e:	085b      	lsrs	r3, r3, #1
 8008e70:	f100 0001 	add.w	r0, r0, #1
 8008e74:	d005      	beq.n	8008e82 <__lo0bits+0x5a>
 8008e76:	600b      	str	r3, [r1, #0]
 8008e78:	4770      	bx	lr
 8008e7a:	4610      	mov	r0, r2
 8008e7c:	e7e9      	b.n	8008e52 <__lo0bits+0x2a>
 8008e7e:	2000      	movs	r0, #0
 8008e80:	4770      	bx	lr
 8008e82:	2020      	movs	r0, #32
 8008e84:	4770      	bx	lr
	...

08008e88 <__i2b>:
 8008e88:	b510      	push	{r4, lr}
 8008e8a:	460c      	mov	r4, r1
 8008e8c:	2101      	movs	r1, #1
 8008e8e:	f7ff ff03 	bl	8008c98 <_Balloc>
 8008e92:	4602      	mov	r2, r0
 8008e94:	b928      	cbnz	r0, 8008ea2 <__i2b+0x1a>
 8008e96:	4b05      	ldr	r3, [pc, #20]	; (8008eac <__i2b+0x24>)
 8008e98:	4805      	ldr	r0, [pc, #20]	; (8008eb0 <__i2b+0x28>)
 8008e9a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008e9e:	f000 fb85 	bl	80095ac <__assert_func>
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	6144      	str	r4, [r0, #20]
 8008ea6:	6103      	str	r3, [r0, #16]
 8008ea8:	bd10      	pop	{r4, pc}
 8008eaa:	bf00      	nop
 8008eac:	0800a1e7 	.word	0x0800a1e7
 8008eb0:	0800a1f8 	.word	0x0800a1f8

08008eb4 <__multiply>:
 8008eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eb8:	4691      	mov	r9, r2
 8008eba:	690a      	ldr	r2, [r1, #16]
 8008ebc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	bfb8      	it	lt
 8008ec4:	460b      	movlt	r3, r1
 8008ec6:	460c      	mov	r4, r1
 8008ec8:	bfbc      	itt	lt
 8008eca:	464c      	movlt	r4, r9
 8008ecc:	4699      	movlt	r9, r3
 8008ece:	6927      	ldr	r7, [r4, #16]
 8008ed0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008ed4:	68a3      	ldr	r3, [r4, #8]
 8008ed6:	6861      	ldr	r1, [r4, #4]
 8008ed8:	eb07 060a 	add.w	r6, r7, sl
 8008edc:	42b3      	cmp	r3, r6
 8008ede:	b085      	sub	sp, #20
 8008ee0:	bfb8      	it	lt
 8008ee2:	3101      	addlt	r1, #1
 8008ee4:	f7ff fed8 	bl	8008c98 <_Balloc>
 8008ee8:	b930      	cbnz	r0, 8008ef8 <__multiply+0x44>
 8008eea:	4602      	mov	r2, r0
 8008eec:	4b44      	ldr	r3, [pc, #272]	; (8009000 <__multiply+0x14c>)
 8008eee:	4845      	ldr	r0, [pc, #276]	; (8009004 <__multiply+0x150>)
 8008ef0:	f240 115d 	movw	r1, #349	; 0x15d
 8008ef4:	f000 fb5a 	bl	80095ac <__assert_func>
 8008ef8:	f100 0514 	add.w	r5, r0, #20
 8008efc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008f00:	462b      	mov	r3, r5
 8008f02:	2200      	movs	r2, #0
 8008f04:	4543      	cmp	r3, r8
 8008f06:	d321      	bcc.n	8008f4c <__multiply+0x98>
 8008f08:	f104 0314 	add.w	r3, r4, #20
 8008f0c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008f10:	f109 0314 	add.w	r3, r9, #20
 8008f14:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008f18:	9202      	str	r2, [sp, #8]
 8008f1a:	1b3a      	subs	r2, r7, r4
 8008f1c:	3a15      	subs	r2, #21
 8008f1e:	f022 0203 	bic.w	r2, r2, #3
 8008f22:	3204      	adds	r2, #4
 8008f24:	f104 0115 	add.w	r1, r4, #21
 8008f28:	428f      	cmp	r7, r1
 8008f2a:	bf38      	it	cc
 8008f2c:	2204      	movcc	r2, #4
 8008f2e:	9201      	str	r2, [sp, #4]
 8008f30:	9a02      	ldr	r2, [sp, #8]
 8008f32:	9303      	str	r3, [sp, #12]
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d80c      	bhi.n	8008f52 <__multiply+0x9e>
 8008f38:	2e00      	cmp	r6, #0
 8008f3a:	dd03      	ble.n	8008f44 <__multiply+0x90>
 8008f3c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d05a      	beq.n	8008ffa <__multiply+0x146>
 8008f44:	6106      	str	r6, [r0, #16]
 8008f46:	b005      	add	sp, #20
 8008f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f4c:	f843 2b04 	str.w	r2, [r3], #4
 8008f50:	e7d8      	b.n	8008f04 <__multiply+0x50>
 8008f52:	f8b3 a000 	ldrh.w	sl, [r3]
 8008f56:	f1ba 0f00 	cmp.w	sl, #0
 8008f5a:	d024      	beq.n	8008fa6 <__multiply+0xf2>
 8008f5c:	f104 0e14 	add.w	lr, r4, #20
 8008f60:	46a9      	mov	r9, r5
 8008f62:	f04f 0c00 	mov.w	ip, #0
 8008f66:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008f6a:	f8d9 1000 	ldr.w	r1, [r9]
 8008f6e:	fa1f fb82 	uxth.w	fp, r2
 8008f72:	b289      	uxth	r1, r1
 8008f74:	fb0a 110b 	mla	r1, sl, fp, r1
 8008f78:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008f7c:	f8d9 2000 	ldr.w	r2, [r9]
 8008f80:	4461      	add	r1, ip
 8008f82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008f86:	fb0a c20b 	mla	r2, sl, fp, ip
 8008f8a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008f8e:	b289      	uxth	r1, r1
 8008f90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008f94:	4577      	cmp	r7, lr
 8008f96:	f849 1b04 	str.w	r1, [r9], #4
 8008f9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008f9e:	d8e2      	bhi.n	8008f66 <__multiply+0xb2>
 8008fa0:	9a01      	ldr	r2, [sp, #4]
 8008fa2:	f845 c002 	str.w	ip, [r5, r2]
 8008fa6:	9a03      	ldr	r2, [sp, #12]
 8008fa8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008fac:	3304      	adds	r3, #4
 8008fae:	f1b9 0f00 	cmp.w	r9, #0
 8008fb2:	d020      	beq.n	8008ff6 <__multiply+0x142>
 8008fb4:	6829      	ldr	r1, [r5, #0]
 8008fb6:	f104 0c14 	add.w	ip, r4, #20
 8008fba:	46ae      	mov	lr, r5
 8008fbc:	f04f 0a00 	mov.w	sl, #0
 8008fc0:	f8bc b000 	ldrh.w	fp, [ip]
 8008fc4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008fc8:	fb09 220b 	mla	r2, r9, fp, r2
 8008fcc:	4492      	add	sl, r2
 8008fce:	b289      	uxth	r1, r1
 8008fd0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008fd4:	f84e 1b04 	str.w	r1, [lr], #4
 8008fd8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008fdc:	f8be 1000 	ldrh.w	r1, [lr]
 8008fe0:	0c12      	lsrs	r2, r2, #16
 8008fe2:	fb09 1102 	mla	r1, r9, r2, r1
 8008fe6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008fea:	4567      	cmp	r7, ip
 8008fec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008ff0:	d8e6      	bhi.n	8008fc0 <__multiply+0x10c>
 8008ff2:	9a01      	ldr	r2, [sp, #4]
 8008ff4:	50a9      	str	r1, [r5, r2]
 8008ff6:	3504      	adds	r5, #4
 8008ff8:	e79a      	b.n	8008f30 <__multiply+0x7c>
 8008ffa:	3e01      	subs	r6, #1
 8008ffc:	e79c      	b.n	8008f38 <__multiply+0x84>
 8008ffe:	bf00      	nop
 8009000:	0800a1e7 	.word	0x0800a1e7
 8009004:	0800a1f8 	.word	0x0800a1f8

08009008 <__pow5mult>:
 8009008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800900c:	4615      	mov	r5, r2
 800900e:	f012 0203 	ands.w	r2, r2, #3
 8009012:	4606      	mov	r6, r0
 8009014:	460f      	mov	r7, r1
 8009016:	d007      	beq.n	8009028 <__pow5mult+0x20>
 8009018:	4c25      	ldr	r4, [pc, #148]	; (80090b0 <__pow5mult+0xa8>)
 800901a:	3a01      	subs	r2, #1
 800901c:	2300      	movs	r3, #0
 800901e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009022:	f7ff fe9b 	bl	8008d5c <__multadd>
 8009026:	4607      	mov	r7, r0
 8009028:	10ad      	asrs	r5, r5, #2
 800902a:	d03d      	beq.n	80090a8 <__pow5mult+0xa0>
 800902c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800902e:	b97c      	cbnz	r4, 8009050 <__pow5mult+0x48>
 8009030:	2010      	movs	r0, #16
 8009032:	f7ff fe1b 	bl	8008c6c <malloc>
 8009036:	4602      	mov	r2, r0
 8009038:	6270      	str	r0, [r6, #36]	; 0x24
 800903a:	b928      	cbnz	r0, 8009048 <__pow5mult+0x40>
 800903c:	4b1d      	ldr	r3, [pc, #116]	; (80090b4 <__pow5mult+0xac>)
 800903e:	481e      	ldr	r0, [pc, #120]	; (80090b8 <__pow5mult+0xb0>)
 8009040:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009044:	f000 fab2 	bl	80095ac <__assert_func>
 8009048:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800904c:	6004      	str	r4, [r0, #0]
 800904e:	60c4      	str	r4, [r0, #12]
 8009050:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009054:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009058:	b94c      	cbnz	r4, 800906e <__pow5mult+0x66>
 800905a:	f240 2171 	movw	r1, #625	; 0x271
 800905e:	4630      	mov	r0, r6
 8009060:	f7ff ff12 	bl	8008e88 <__i2b>
 8009064:	2300      	movs	r3, #0
 8009066:	f8c8 0008 	str.w	r0, [r8, #8]
 800906a:	4604      	mov	r4, r0
 800906c:	6003      	str	r3, [r0, #0]
 800906e:	f04f 0900 	mov.w	r9, #0
 8009072:	07eb      	lsls	r3, r5, #31
 8009074:	d50a      	bpl.n	800908c <__pow5mult+0x84>
 8009076:	4639      	mov	r1, r7
 8009078:	4622      	mov	r2, r4
 800907a:	4630      	mov	r0, r6
 800907c:	f7ff ff1a 	bl	8008eb4 <__multiply>
 8009080:	4639      	mov	r1, r7
 8009082:	4680      	mov	r8, r0
 8009084:	4630      	mov	r0, r6
 8009086:	f7ff fe47 	bl	8008d18 <_Bfree>
 800908a:	4647      	mov	r7, r8
 800908c:	106d      	asrs	r5, r5, #1
 800908e:	d00b      	beq.n	80090a8 <__pow5mult+0xa0>
 8009090:	6820      	ldr	r0, [r4, #0]
 8009092:	b938      	cbnz	r0, 80090a4 <__pow5mult+0x9c>
 8009094:	4622      	mov	r2, r4
 8009096:	4621      	mov	r1, r4
 8009098:	4630      	mov	r0, r6
 800909a:	f7ff ff0b 	bl	8008eb4 <__multiply>
 800909e:	6020      	str	r0, [r4, #0]
 80090a0:	f8c0 9000 	str.w	r9, [r0]
 80090a4:	4604      	mov	r4, r0
 80090a6:	e7e4      	b.n	8009072 <__pow5mult+0x6a>
 80090a8:	4638      	mov	r0, r7
 80090aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090ae:	bf00      	nop
 80090b0:	0800a348 	.word	0x0800a348
 80090b4:	0800a175 	.word	0x0800a175
 80090b8:	0800a1f8 	.word	0x0800a1f8

080090bc <__lshift>:
 80090bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090c0:	460c      	mov	r4, r1
 80090c2:	6849      	ldr	r1, [r1, #4]
 80090c4:	6923      	ldr	r3, [r4, #16]
 80090c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80090ca:	68a3      	ldr	r3, [r4, #8]
 80090cc:	4607      	mov	r7, r0
 80090ce:	4691      	mov	r9, r2
 80090d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80090d4:	f108 0601 	add.w	r6, r8, #1
 80090d8:	42b3      	cmp	r3, r6
 80090da:	db0b      	blt.n	80090f4 <__lshift+0x38>
 80090dc:	4638      	mov	r0, r7
 80090de:	f7ff fddb 	bl	8008c98 <_Balloc>
 80090e2:	4605      	mov	r5, r0
 80090e4:	b948      	cbnz	r0, 80090fa <__lshift+0x3e>
 80090e6:	4602      	mov	r2, r0
 80090e8:	4b2a      	ldr	r3, [pc, #168]	; (8009194 <__lshift+0xd8>)
 80090ea:	482b      	ldr	r0, [pc, #172]	; (8009198 <__lshift+0xdc>)
 80090ec:	f240 11d9 	movw	r1, #473	; 0x1d9
 80090f0:	f000 fa5c 	bl	80095ac <__assert_func>
 80090f4:	3101      	adds	r1, #1
 80090f6:	005b      	lsls	r3, r3, #1
 80090f8:	e7ee      	b.n	80090d8 <__lshift+0x1c>
 80090fa:	2300      	movs	r3, #0
 80090fc:	f100 0114 	add.w	r1, r0, #20
 8009100:	f100 0210 	add.w	r2, r0, #16
 8009104:	4618      	mov	r0, r3
 8009106:	4553      	cmp	r3, sl
 8009108:	db37      	blt.n	800917a <__lshift+0xbe>
 800910a:	6920      	ldr	r0, [r4, #16]
 800910c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009110:	f104 0314 	add.w	r3, r4, #20
 8009114:	f019 091f 	ands.w	r9, r9, #31
 8009118:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800911c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009120:	d02f      	beq.n	8009182 <__lshift+0xc6>
 8009122:	f1c9 0e20 	rsb	lr, r9, #32
 8009126:	468a      	mov	sl, r1
 8009128:	f04f 0c00 	mov.w	ip, #0
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	fa02 f209 	lsl.w	r2, r2, r9
 8009132:	ea42 020c 	orr.w	r2, r2, ip
 8009136:	f84a 2b04 	str.w	r2, [sl], #4
 800913a:	f853 2b04 	ldr.w	r2, [r3], #4
 800913e:	4298      	cmp	r0, r3
 8009140:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009144:	d8f2      	bhi.n	800912c <__lshift+0x70>
 8009146:	1b03      	subs	r3, r0, r4
 8009148:	3b15      	subs	r3, #21
 800914a:	f023 0303 	bic.w	r3, r3, #3
 800914e:	3304      	adds	r3, #4
 8009150:	f104 0215 	add.w	r2, r4, #21
 8009154:	4290      	cmp	r0, r2
 8009156:	bf38      	it	cc
 8009158:	2304      	movcc	r3, #4
 800915a:	f841 c003 	str.w	ip, [r1, r3]
 800915e:	f1bc 0f00 	cmp.w	ip, #0
 8009162:	d001      	beq.n	8009168 <__lshift+0xac>
 8009164:	f108 0602 	add.w	r6, r8, #2
 8009168:	3e01      	subs	r6, #1
 800916a:	4638      	mov	r0, r7
 800916c:	612e      	str	r6, [r5, #16]
 800916e:	4621      	mov	r1, r4
 8009170:	f7ff fdd2 	bl	8008d18 <_Bfree>
 8009174:	4628      	mov	r0, r5
 8009176:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800917a:	f842 0f04 	str.w	r0, [r2, #4]!
 800917e:	3301      	adds	r3, #1
 8009180:	e7c1      	b.n	8009106 <__lshift+0x4a>
 8009182:	3904      	subs	r1, #4
 8009184:	f853 2b04 	ldr.w	r2, [r3], #4
 8009188:	f841 2f04 	str.w	r2, [r1, #4]!
 800918c:	4298      	cmp	r0, r3
 800918e:	d8f9      	bhi.n	8009184 <__lshift+0xc8>
 8009190:	e7ea      	b.n	8009168 <__lshift+0xac>
 8009192:	bf00      	nop
 8009194:	0800a1e7 	.word	0x0800a1e7
 8009198:	0800a1f8 	.word	0x0800a1f8

0800919c <__mcmp>:
 800919c:	b530      	push	{r4, r5, lr}
 800919e:	6902      	ldr	r2, [r0, #16]
 80091a0:	690c      	ldr	r4, [r1, #16]
 80091a2:	1b12      	subs	r2, r2, r4
 80091a4:	d10e      	bne.n	80091c4 <__mcmp+0x28>
 80091a6:	f100 0314 	add.w	r3, r0, #20
 80091aa:	3114      	adds	r1, #20
 80091ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80091b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80091b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80091b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80091bc:	42a5      	cmp	r5, r4
 80091be:	d003      	beq.n	80091c8 <__mcmp+0x2c>
 80091c0:	d305      	bcc.n	80091ce <__mcmp+0x32>
 80091c2:	2201      	movs	r2, #1
 80091c4:	4610      	mov	r0, r2
 80091c6:	bd30      	pop	{r4, r5, pc}
 80091c8:	4283      	cmp	r3, r0
 80091ca:	d3f3      	bcc.n	80091b4 <__mcmp+0x18>
 80091cc:	e7fa      	b.n	80091c4 <__mcmp+0x28>
 80091ce:	f04f 32ff 	mov.w	r2, #4294967295
 80091d2:	e7f7      	b.n	80091c4 <__mcmp+0x28>

080091d4 <__mdiff>:
 80091d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091d8:	460c      	mov	r4, r1
 80091da:	4606      	mov	r6, r0
 80091dc:	4611      	mov	r1, r2
 80091de:	4620      	mov	r0, r4
 80091e0:	4690      	mov	r8, r2
 80091e2:	f7ff ffdb 	bl	800919c <__mcmp>
 80091e6:	1e05      	subs	r5, r0, #0
 80091e8:	d110      	bne.n	800920c <__mdiff+0x38>
 80091ea:	4629      	mov	r1, r5
 80091ec:	4630      	mov	r0, r6
 80091ee:	f7ff fd53 	bl	8008c98 <_Balloc>
 80091f2:	b930      	cbnz	r0, 8009202 <__mdiff+0x2e>
 80091f4:	4b3a      	ldr	r3, [pc, #232]	; (80092e0 <__mdiff+0x10c>)
 80091f6:	4602      	mov	r2, r0
 80091f8:	f240 2132 	movw	r1, #562	; 0x232
 80091fc:	4839      	ldr	r0, [pc, #228]	; (80092e4 <__mdiff+0x110>)
 80091fe:	f000 f9d5 	bl	80095ac <__assert_func>
 8009202:	2301      	movs	r3, #1
 8009204:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009208:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800920c:	bfa4      	itt	ge
 800920e:	4643      	movge	r3, r8
 8009210:	46a0      	movge	r8, r4
 8009212:	4630      	mov	r0, r6
 8009214:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009218:	bfa6      	itte	ge
 800921a:	461c      	movge	r4, r3
 800921c:	2500      	movge	r5, #0
 800921e:	2501      	movlt	r5, #1
 8009220:	f7ff fd3a 	bl	8008c98 <_Balloc>
 8009224:	b920      	cbnz	r0, 8009230 <__mdiff+0x5c>
 8009226:	4b2e      	ldr	r3, [pc, #184]	; (80092e0 <__mdiff+0x10c>)
 8009228:	4602      	mov	r2, r0
 800922a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800922e:	e7e5      	b.n	80091fc <__mdiff+0x28>
 8009230:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009234:	6926      	ldr	r6, [r4, #16]
 8009236:	60c5      	str	r5, [r0, #12]
 8009238:	f104 0914 	add.w	r9, r4, #20
 800923c:	f108 0514 	add.w	r5, r8, #20
 8009240:	f100 0e14 	add.w	lr, r0, #20
 8009244:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009248:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800924c:	f108 0210 	add.w	r2, r8, #16
 8009250:	46f2      	mov	sl, lr
 8009252:	2100      	movs	r1, #0
 8009254:	f859 3b04 	ldr.w	r3, [r9], #4
 8009258:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800925c:	fa1f f883 	uxth.w	r8, r3
 8009260:	fa11 f18b 	uxtah	r1, r1, fp
 8009264:	0c1b      	lsrs	r3, r3, #16
 8009266:	eba1 0808 	sub.w	r8, r1, r8
 800926a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800926e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009272:	fa1f f888 	uxth.w	r8, r8
 8009276:	1419      	asrs	r1, r3, #16
 8009278:	454e      	cmp	r6, r9
 800927a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800927e:	f84a 3b04 	str.w	r3, [sl], #4
 8009282:	d8e7      	bhi.n	8009254 <__mdiff+0x80>
 8009284:	1b33      	subs	r3, r6, r4
 8009286:	3b15      	subs	r3, #21
 8009288:	f023 0303 	bic.w	r3, r3, #3
 800928c:	3304      	adds	r3, #4
 800928e:	3415      	adds	r4, #21
 8009290:	42a6      	cmp	r6, r4
 8009292:	bf38      	it	cc
 8009294:	2304      	movcc	r3, #4
 8009296:	441d      	add	r5, r3
 8009298:	4473      	add	r3, lr
 800929a:	469e      	mov	lr, r3
 800929c:	462e      	mov	r6, r5
 800929e:	4566      	cmp	r6, ip
 80092a0:	d30e      	bcc.n	80092c0 <__mdiff+0xec>
 80092a2:	f10c 0203 	add.w	r2, ip, #3
 80092a6:	1b52      	subs	r2, r2, r5
 80092a8:	f022 0203 	bic.w	r2, r2, #3
 80092ac:	3d03      	subs	r5, #3
 80092ae:	45ac      	cmp	ip, r5
 80092b0:	bf38      	it	cc
 80092b2:	2200      	movcc	r2, #0
 80092b4:	441a      	add	r2, r3
 80092b6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80092ba:	b17b      	cbz	r3, 80092dc <__mdiff+0x108>
 80092bc:	6107      	str	r7, [r0, #16]
 80092be:	e7a3      	b.n	8009208 <__mdiff+0x34>
 80092c0:	f856 8b04 	ldr.w	r8, [r6], #4
 80092c4:	fa11 f288 	uxtah	r2, r1, r8
 80092c8:	1414      	asrs	r4, r2, #16
 80092ca:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80092ce:	b292      	uxth	r2, r2
 80092d0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80092d4:	f84e 2b04 	str.w	r2, [lr], #4
 80092d8:	1421      	asrs	r1, r4, #16
 80092da:	e7e0      	b.n	800929e <__mdiff+0xca>
 80092dc:	3f01      	subs	r7, #1
 80092de:	e7ea      	b.n	80092b6 <__mdiff+0xe2>
 80092e0:	0800a1e7 	.word	0x0800a1e7
 80092e4:	0800a1f8 	.word	0x0800a1f8

080092e8 <__d2b>:
 80092e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80092ec:	4689      	mov	r9, r1
 80092ee:	2101      	movs	r1, #1
 80092f0:	ec57 6b10 	vmov	r6, r7, d0
 80092f4:	4690      	mov	r8, r2
 80092f6:	f7ff fccf 	bl	8008c98 <_Balloc>
 80092fa:	4604      	mov	r4, r0
 80092fc:	b930      	cbnz	r0, 800930c <__d2b+0x24>
 80092fe:	4602      	mov	r2, r0
 8009300:	4b25      	ldr	r3, [pc, #148]	; (8009398 <__d2b+0xb0>)
 8009302:	4826      	ldr	r0, [pc, #152]	; (800939c <__d2b+0xb4>)
 8009304:	f240 310a 	movw	r1, #778	; 0x30a
 8009308:	f000 f950 	bl	80095ac <__assert_func>
 800930c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009310:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009314:	bb35      	cbnz	r5, 8009364 <__d2b+0x7c>
 8009316:	2e00      	cmp	r6, #0
 8009318:	9301      	str	r3, [sp, #4]
 800931a:	d028      	beq.n	800936e <__d2b+0x86>
 800931c:	4668      	mov	r0, sp
 800931e:	9600      	str	r6, [sp, #0]
 8009320:	f7ff fd82 	bl	8008e28 <__lo0bits>
 8009324:	9900      	ldr	r1, [sp, #0]
 8009326:	b300      	cbz	r0, 800936a <__d2b+0x82>
 8009328:	9a01      	ldr	r2, [sp, #4]
 800932a:	f1c0 0320 	rsb	r3, r0, #32
 800932e:	fa02 f303 	lsl.w	r3, r2, r3
 8009332:	430b      	orrs	r3, r1
 8009334:	40c2      	lsrs	r2, r0
 8009336:	6163      	str	r3, [r4, #20]
 8009338:	9201      	str	r2, [sp, #4]
 800933a:	9b01      	ldr	r3, [sp, #4]
 800933c:	61a3      	str	r3, [r4, #24]
 800933e:	2b00      	cmp	r3, #0
 8009340:	bf14      	ite	ne
 8009342:	2202      	movne	r2, #2
 8009344:	2201      	moveq	r2, #1
 8009346:	6122      	str	r2, [r4, #16]
 8009348:	b1d5      	cbz	r5, 8009380 <__d2b+0x98>
 800934a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800934e:	4405      	add	r5, r0
 8009350:	f8c9 5000 	str.w	r5, [r9]
 8009354:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009358:	f8c8 0000 	str.w	r0, [r8]
 800935c:	4620      	mov	r0, r4
 800935e:	b003      	add	sp, #12
 8009360:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009364:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009368:	e7d5      	b.n	8009316 <__d2b+0x2e>
 800936a:	6161      	str	r1, [r4, #20]
 800936c:	e7e5      	b.n	800933a <__d2b+0x52>
 800936e:	a801      	add	r0, sp, #4
 8009370:	f7ff fd5a 	bl	8008e28 <__lo0bits>
 8009374:	9b01      	ldr	r3, [sp, #4]
 8009376:	6163      	str	r3, [r4, #20]
 8009378:	2201      	movs	r2, #1
 800937a:	6122      	str	r2, [r4, #16]
 800937c:	3020      	adds	r0, #32
 800937e:	e7e3      	b.n	8009348 <__d2b+0x60>
 8009380:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009384:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009388:	f8c9 0000 	str.w	r0, [r9]
 800938c:	6918      	ldr	r0, [r3, #16]
 800938e:	f7ff fd2b 	bl	8008de8 <__hi0bits>
 8009392:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009396:	e7df      	b.n	8009358 <__d2b+0x70>
 8009398:	0800a1e7 	.word	0x0800a1e7
 800939c:	0800a1f8 	.word	0x0800a1f8

080093a0 <_calloc_r>:
 80093a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80093a2:	fba1 2402 	umull	r2, r4, r1, r2
 80093a6:	b94c      	cbnz	r4, 80093bc <_calloc_r+0x1c>
 80093a8:	4611      	mov	r1, r2
 80093aa:	9201      	str	r2, [sp, #4]
 80093ac:	f000 f87a 	bl	80094a4 <_malloc_r>
 80093b0:	9a01      	ldr	r2, [sp, #4]
 80093b2:	4605      	mov	r5, r0
 80093b4:	b930      	cbnz	r0, 80093c4 <_calloc_r+0x24>
 80093b6:	4628      	mov	r0, r5
 80093b8:	b003      	add	sp, #12
 80093ba:	bd30      	pop	{r4, r5, pc}
 80093bc:	220c      	movs	r2, #12
 80093be:	6002      	str	r2, [r0, #0]
 80093c0:	2500      	movs	r5, #0
 80093c2:	e7f8      	b.n	80093b6 <_calloc_r+0x16>
 80093c4:	4621      	mov	r1, r4
 80093c6:	f7fe f961 	bl	800768c <memset>
 80093ca:	e7f4      	b.n	80093b6 <_calloc_r+0x16>

080093cc <_free_r>:
 80093cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80093ce:	2900      	cmp	r1, #0
 80093d0:	d044      	beq.n	800945c <_free_r+0x90>
 80093d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093d6:	9001      	str	r0, [sp, #4]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	f1a1 0404 	sub.w	r4, r1, #4
 80093de:	bfb8      	it	lt
 80093e0:	18e4      	addlt	r4, r4, r3
 80093e2:	f000 f925 	bl	8009630 <__malloc_lock>
 80093e6:	4a1e      	ldr	r2, [pc, #120]	; (8009460 <_free_r+0x94>)
 80093e8:	9801      	ldr	r0, [sp, #4]
 80093ea:	6813      	ldr	r3, [r2, #0]
 80093ec:	b933      	cbnz	r3, 80093fc <_free_r+0x30>
 80093ee:	6063      	str	r3, [r4, #4]
 80093f0:	6014      	str	r4, [r2, #0]
 80093f2:	b003      	add	sp, #12
 80093f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80093f8:	f000 b920 	b.w	800963c <__malloc_unlock>
 80093fc:	42a3      	cmp	r3, r4
 80093fe:	d908      	bls.n	8009412 <_free_r+0x46>
 8009400:	6825      	ldr	r5, [r4, #0]
 8009402:	1961      	adds	r1, r4, r5
 8009404:	428b      	cmp	r3, r1
 8009406:	bf01      	itttt	eq
 8009408:	6819      	ldreq	r1, [r3, #0]
 800940a:	685b      	ldreq	r3, [r3, #4]
 800940c:	1949      	addeq	r1, r1, r5
 800940e:	6021      	streq	r1, [r4, #0]
 8009410:	e7ed      	b.n	80093ee <_free_r+0x22>
 8009412:	461a      	mov	r2, r3
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	b10b      	cbz	r3, 800941c <_free_r+0x50>
 8009418:	42a3      	cmp	r3, r4
 800941a:	d9fa      	bls.n	8009412 <_free_r+0x46>
 800941c:	6811      	ldr	r1, [r2, #0]
 800941e:	1855      	adds	r5, r2, r1
 8009420:	42a5      	cmp	r5, r4
 8009422:	d10b      	bne.n	800943c <_free_r+0x70>
 8009424:	6824      	ldr	r4, [r4, #0]
 8009426:	4421      	add	r1, r4
 8009428:	1854      	adds	r4, r2, r1
 800942a:	42a3      	cmp	r3, r4
 800942c:	6011      	str	r1, [r2, #0]
 800942e:	d1e0      	bne.n	80093f2 <_free_r+0x26>
 8009430:	681c      	ldr	r4, [r3, #0]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	6053      	str	r3, [r2, #4]
 8009436:	4421      	add	r1, r4
 8009438:	6011      	str	r1, [r2, #0]
 800943a:	e7da      	b.n	80093f2 <_free_r+0x26>
 800943c:	d902      	bls.n	8009444 <_free_r+0x78>
 800943e:	230c      	movs	r3, #12
 8009440:	6003      	str	r3, [r0, #0]
 8009442:	e7d6      	b.n	80093f2 <_free_r+0x26>
 8009444:	6825      	ldr	r5, [r4, #0]
 8009446:	1961      	adds	r1, r4, r5
 8009448:	428b      	cmp	r3, r1
 800944a:	bf04      	itt	eq
 800944c:	6819      	ldreq	r1, [r3, #0]
 800944e:	685b      	ldreq	r3, [r3, #4]
 8009450:	6063      	str	r3, [r4, #4]
 8009452:	bf04      	itt	eq
 8009454:	1949      	addeq	r1, r1, r5
 8009456:	6021      	streq	r1, [r4, #0]
 8009458:	6054      	str	r4, [r2, #4]
 800945a:	e7ca      	b.n	80093f2 <_free_r+0x26>
 800945c:	b003      	add	sp, #12
 800945e:	bd30      	pop	{r4, r5, pc}
 8009460:	20000828 	.word	0x20000828

08009464 <sbrk_aligned>:
 8009464:	b570      	push	{r4, r5, r6, lr}
 8009466:	4e0e      	ldr	r6, [pc, #56]	; (80094a0 <sbrk_aligned+0x3c>)
 8009468:	460c      	mov	r4, r1
 800946a:	6831      	ldr	r1, [r6, #0]
 800946c:	4605      	mov	r5, r0
 800946e:	b911      	cbnz	r1, 8009476 <sbrk_aligned+0x12>
 8009470:	f000 f88c 	bl	800958c <_sbrk_r>
 8009474:	6030      	str	r0, [r6, #0]
 8009476:	4621      	mov	r1, r4
 8009478:	4628      	mov	r0, r5
 800947a:	f000 f887 	bl	800958c <_sbrk_r>
 800947e:	1c43      	adds	r3, r0, #1
 8009480:	d00a      	beq.n	8009498 <sbrk_aligned+0x34>
 8009482:	1cc4      	adds	r4, r0, #3
 8009484:	f024 0403 	bic.w	r4, r4, #3
 8009488:	42a0      	cmp	r0, r4
 800948a:	d007      	beq.n	800949c <sbrk_aligned+0x38>
 800948c:	1a21      	subs	r1, r4, r0
 800948e:	4628      	mov	r0, r5
 8009490:	f000 f87c 	bl	800958c <_sbrk_r>
 8009494:	3001      	adds	r0, #1
 8009496:	d101      	bne.n	800949c <sbrk_aligned+0x38>
 8009498:	f04f 34ff 	mov.w	r4, #4294967295
 800949c:	4620      	mov	r0, r4
 800949e:	bd70      	pop	{r4, r5, r6, pc}
 80094a0:	2000082c 	.word	0x2000082c

080094a4 <_malloc_r>:
 80094a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094a8:	1ccd      	adds	r5, r1, #3
 80094aa:	f025 0503 	bic.w	r5, r5, #3
 80094ae:	3508      	adds	r5, #8
 80094b0:	2d0c      	cmp	r5, #12
 80094b2:	bf38      	it	cc
 80094b4:	250c      	movcc	r5, #12
 80094b6:	2d00      	cmp	r5, #0
 80094b8:	4607      	mov	r7, r0
 80094ba:	db01      	blt.n	80094c0 <_malloc_r+0x1c>
 80094bc:	42a9      	cmp	r1, r5
 80094be:	d905      	bls.n	80094cc <_malloc_r+0x28>
 80094c0:	230c      	movs	r3, #12
 80094c2:	603b      	str	r3, [r7, #0]
 80094c4:	2600      	movs	r6, #0
 80094c6:	4630      	mov	r0, r6
 80094c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094cc:	4e2e      	ldr	r6, [pc, #184]	; (8009588 <_malloc_r+0xe4>)
 80094ce:	f000 f8af 	bl	8009630 <__malloc_lock>
 80094d2:	6833      	ldr	r3, [r6, #0]
 80094d4:	461c      	mov	r4, r3
 80094d6:	bb34      	cbnz	r4, 8009526 <_malloc_r+0x82>
 80094d8:	4629      	mov	r1, r5
 80094da:	4638      	mov	r0, r7
 80094dc:	f7ff ffc2 	bl	8009464 <sbrk_aligned>
 80094e0:	1c43      	adds	r3, r0, #1
 80094e2:	4604      	mov	r4, r0
 80094e4:	d14d      	bne.n	8009582 <_malloc_r+0xde>
 80094e6:	6834      	ldr	r4, [r6, #0]
 80094e8:	4626      	mov	r6, r4
 80094ea:	2e00      	cmp	r6, #0
 80094ec:	d140      	bne.n	8009570 <_malloc_r+0xcc>
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	4631      	mov	r1, r6
 80094f2:	4638      	mov	r0, r7
 80094f4:	eb04 0803 	add.w	r8, r4, r3
 80094f8:	f000 f848 	bl	800958c <_sbrk_r>
 80094fc:	4580      	cmp	r8, r0
 80094fe:	d13a      	bne.n	8009576 <_malloc_r+0xd2>
 8009500:	6821      	ldr	r1, [r4, #0]
 8009502:	3503      	adds	r5, #3
 8009504:	1a6d      	subs	r5, r5, r1
 8009506:	f025 0503 	bic.w	r5, r5, #3
 800950a:	3508      	adds	r5, #8
 800950c:	2d0c      	cmp	r5, #12
 800950e:	bf38      	it	cc
 8009510:	250c      	movcc	r5, #12
 8009512:	4629      	mov	r1, r5
 8009514:	4638      	mov	r0, r7
 8009516:	f7ff ffa5 	bl	8009464 <sbrk_aligned>
 800951a:	3001      	adds	r0, #1
 800951c:	d02b      	beq.n	8009576 <_malloc_r+0xd2>
 800951e:	6823      	ldr	r3, [r4, #0]
 8009520:	442b      	add	r3, r5
 8009522:	6023      	str	r3, [r4, #0]
 8009524:	e00e      	b.n	8009544 <_malloc_r+0xa0>
 8009526:	6822      	ldr	r2, [r4, #0]
 8009528:	1b52      	subs	r2, r2, r5
 800952a:	d41e      	bmi.n	800956a <_malloc_r+0xc6>
 800952c:	2a0b      	cmp	r2, #11
 800952e:	d916      	bls.n	800955e <_malloc_r+0xba>
 8009530:	1961      	adds	r1, r4, r5
 8009532:	42a3      	cmp	r3, r4
 8009534:	6025      	str	r5, [r4, #0]
 8009536:	bf18      	it	ne
 8009538:	6059      	strne	r1, [r3, #4]
 800953a:	6863      	ldr	r3, [r4, #4]
 800953c:	bf08      	it	eq
 800953e:	6031      	streq	r1, [r6, #0]
 8009540:	5162      	str	r2, [r4, r5]
 8009542:	604b      	str	r3, [r1, #4]
 8009544:	4638      	mov	r0, r7
 8009546:	f104 060b 	add.w	r6, r4, #11
 800954a:	f000 f877 	bl	800963c <__malloc_unlock>
 800954e:	f026 0607 	bic.w	r6, r6, #7
 8009552:	1d23      	adds	r3, r4, #4
 8009554:	1af2      	subs	r2, r6, r3
 8009556:	d0b6      	beq.n	80094c6 <_malloc_r+0x22>
 8009558:	1b9b      	subs	r3, r3, r6
 800955a:	50a3      	str	r3, [r4, r2]
 800955c:	e7b3      	b.n	80094c6 <_malloc_r+0x22>
 800955e:	6862      	ldr	r2, [r4, #4]
 8009560:	42a3      	cmp	r3, r4
 8009562:	bf0c      	ite	eq
 8009564:	6032      	streq	r2, [r6, #0]
 8009566:	605a      	strne	r2, [r3, #4]
 8009568:	e7ec      	b.n	8009544 <_malloc_r+0xa0>
 800956a:	4623      	mov	r3, r4
 800956c:	6864      	ldr	r4, [r4, #4]
 800956e:	e7b2      	b.n	80094d6 <_malloc_r+0x32>
 8009570:	4634      	mov	r4, r6
 8009572:	6876      	ldr	r6, [r6, #4]
 8009574:	e7b9      	b.n	80094ea <_malloc_r+0x46>
 8009576:	230c      	movs	r3, #12
 8009578:	603b      	str	r3, [r7, #0]
 800957a:	4638      	mov	r0, r7
 800957c:	f000 f85e 	bl	800963c <__malloc_unlock>
 8009580:	e7a1      	b.n	80094c6 <_malloc_r+0x22>
 8009582:	6025      	str	r5, [r4, #0]
 8009584:	e7de      	b.n	8009544 <_malloc_r+0xa0>
 8009586:	bf00      	nop
 8009588:	20000828 	.word	0x20000828

0800958c <_sbrk_r>:
 800958c:	b538      	push	{r3, r4, r5, lr}
 800958e:	4d06      	ldr	r5, [pc, #24]	; (80095a8 <_sbrk_r+0x1c>)
 8009590:	2300      	movs	r3, #0
 8009592:	4604      	mov	r4, r0
 8009594:	4608      	mov	r0, r1
 8009596:	602b      	str	r3, [r5, #0]
 8009598:	f7f8 fbf6 	bl	8001d88 <_sbrk>
 800959c:	1c43      	adds	r3, r0, #1
 800959e:	d102      	bne.n	80095a6 <_sbrk_r+0x1a>
 80095a0:	682b      	ldr	r3, [r5, #0]
 80095a2:	b103      	cbz	r3, 80095a6 <_sbrk_r+0x1a>
 80095a4:	6023      	str	r3, [r4, #0]
 80095a6:	bd38      	pop	{r3, r4, r5, pc}
 80095a8:	20000830 	.word	0x20000830

080095ac <__assert_func>:
 80095ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80095ae:	4614      	mov	r4, r2
 80095b0:	461a      	mov	r2, r3
 80095b2:	4b09      	ldr	r3, [pc, #36]	; (80095d8 <__assert_func+0x2c>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4605      	mov	r5, r0
 80095b8:	68d8      	ldr	r0, [r3, #12]
 80095ba:	b14c      	cbz	r4, 80095d0 <__assert_func+0x24>
 80095bc:	4b07      	ldr	r3, [pc, #28]	; (80095dc <__assert_func+0x30>)
 80095be:	9100      	str	r1, [sp, #0]
 80095c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80095c4:	4906      	ldr	r1, [pc, #24]	; (80095e0 <__assert_func+0x34>)
 80095c6:	462b      	mov	r3, r5
 80095c8:	f000 f80e 	bl	80095e8 <fiprintf>
 80095cc:	f000 fa64 	bl	8009a98 <abort>
 80095d0:	4b04      	ldr	r3, [pc, #16]	; (80095e4 <__assert_func+0x38>)
 80095d2:	461c      	mov	r4, r3
 80095d4:	e7f3      	b.n	80095be <__assert_func+0x12>
 80095d6:	bf00      	nop
 80095d8:	2000000c 	.word	0x2000000c
 80095dc:	0800a354 	.word	0x0800a354
 80095e0:	0800a361 	.word	0x0800a361
 80095e4:	0800a38f 	.word	0x0800a38f

080095e8 <fiprintf>:
 80095e8:	b40e      	push	{r1, r2, r3}
 80095ea:	b503      	push	{r0, r1, lr}
 80095ec:	4601      	mov	r1, r0
 80095ee:	ab03      	add	r3, sp, #12
 80095f0:	4805      	ldr	r0, [pc, #20]	; (8009608 <fiprintf+0x20>)
 80095f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80095f6:	6800      	ldr	r0, [r0, #0]
 80095f8:	9301      	str	r3, [sp, #4]
 80095fa:	f000 f84f 	bl	800969c <_vfiprintf_r>
 80095fe:	b002      	add	sp, #8
 8009600:	f85d eb04 	ldr.w	lr, [sp], #4
 8009604:	b003      	add	sp, #12
 8009606:	4770      	bx	lr
 8009608:	2000000c 	.word	0x2000000c

0800960c <__ascii_mbtowc>:
 800960c:	b082      	sub	sp, #8
 800960e:	b901      	cbnz	r1, 8009612 <__ascii_mbtowc+0x6>
 8009610:	a901      	add	r1, sp, #4
 8009612:	b142      	cbz	r2, 8009626 <__ascii_mbtowc+0x1a>
 8009614:	b14b      	cbz	r3, 800962a <__ascii_mbtowc+0x1e>
 8009616:	7813      	ldrb	r3, [r2, #0]
 8009618:	600b      	str	r3, [r1, #0]
 800961a:	7812      	ldrb	r2, [r2, #0]
 800961c:	1e10      	subs	r0, r2, #0
 800961e:	bf18      	it	ne
 8009620:	2001      	movne	r0, #1
 8009622:	b002      	add	sp, #8
 8009624:	4770      	bx	lr
 8009626:	4610      	mov	r0, r2
 8009628:	e7fb      	b.n	8009622 <__ascii_mbtowc+0x16>
 800962a:	f06f 0001 	mvn.w	r0, #1
 800962e:	e7f8      	b.n	8009622 <__ascii_mbtowc+0x16>

08009630 <__malloc_lock>:
 8009630:	4801      	ldr	r0, [pc, #4]	; (8009638 <__malloc_lock+0x8>)
 8009632:	f000 bbf1 	b.w	8009e18 <__retarget_lock_acquire_recursive>
 8009636:	bf00      	nop
 8009638:	20000834 	.word	0x20000834

0800963c <__malloc_unlock>:
 800963c:	4801      	ldr	r0, [pc, #4]	; (8009644 <__malloc_unlock+0x8>)
 800963e:	f000 bbec 	b.w	8009e1a <__retarget_lock_release_recursive>
 8009642:	bf00      	nop
 8009644:	20000834 	.word	0x20000834

08009648 <__sfputc_r>:
 8009648:	6893      	ldr	r3, [r2, #8]
 800964a:	3b01      	subs	r3, #1
 800964c:	2b00      	cmp	r3, #0
 800964e:	b410      	push	{r4}
 8009650:	6093      	str	r3, [r2, #8]
 8009652:	da08      	bge.n	8009666 <__sfputc_r+0x1e>
 8009654:	6994      	ldr	r4, [r2, #24]
 8009656:	42a3      	cmp	r3, r4
 8009658:	db01      	blt.n	800965e <__sfputc_r+0x16>
 800965a:	290a      	cmp	r1, #10
 800965c:	d103      	bne.n	8009666 <__sfputc_r+0x1e>
 800965e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009662:	f000 b94b 	b.w	80098fc <__swbuf_r>
 8009666:	6813      	ldr	r3, [r2, #0]
 8009668:	1c58      	adds	r0, r3, #1
 800966a:	6010      	str	r0, [r2, #0]
 800966c:	7019      	strb	r1, [r3, #0]
 800966e:	4608      	mov	r0, r1
 8009670:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009674:	4770      	bx	lr

08009676 <__sfputs_r>:
 8009676:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009678:	4606      	mov	r6, r0
 800967a:	460f      	mov	r7, r1
 800967c:	4614      	mov	r4, r2
 800967e:	18d5      	adds	r5, r2, r3
 8009680:	42ac      	cmp	r4, r5
 8009682:	d101      	bne.n	8009688 <__sfputs_r+0x12>
 8009684:	2000      	movs	r0, #0
 8009686:	e007      	b.n	8009698 <__sfputs_r+0x22>
 8009688:	f814 1b01 	ldrb.w	r1, [r4], #1
 800968c:	463a      	mov	r2, r7
 800968e:	4630      	mov	r0, r6
 8009690:	f7ff ffda 	bl	8009648 <__sfputc_r>
 8009694:	1c43      	adds	r3, r0, #1
 8009696:	d1f3      	bne.n	8009680 <__sfputs_r+0xa>
 8009698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800969c <_vfiprintf_r>:
 800969c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a0:	460d      	mov	r5, r1
 80096a2:	b09d      	sub	sp, #116	; 0x74
 80096a4:	4614      	mov	r4, r2
 80096a6:	4698      	mov	r8, r3
 80096a8:	4606      	mov	r6, r0
 80096aa:	b118      	cbz	r0, 80096b4 <_vfiprintf_r+0x18>
 80096ac:	6983      	ldr	r3, [r0, #24]
 80096ae:	b90b      	cbnz	r3, 80096b4 <_vfiprintf_r+0x18>
 80096b0:	f000 fb14 	bl	8009cdc <__sinit>
 80096b4:	4b89      	ldr	r3, [pc, #548]	; (80098dc <_vfiprintf_r+0x240>)
 80096b6:	429d      	cmp	r5, r3
 80096b8:	d11b      	bne.n	80096f2 <_vfiprintf_r+0x56>
 80096ba:	6875      	ldr	r5, [r6, #4]
 80096bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096be:	07d9      	lsls	r1, r3, #31
 80096c0:	d405      	bmi.n	80096ce <_vfiprintf_r+0x32>
 80096c2:	89ab      	ldrh	r3, [r5, #12]
 80096c4:	059a      	lsls	r2, r3, #22
 80096c6:	d402      	bmi.n	80096ce <_vfiprintf_r+0x32>
 80096c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096ca:	f000 fba5 	bl	8009e18 <__retarget_lock_acquire_recursive>
 80096ce:	89ab      	ldrh	r3, [r5, #12]
 80096d0:	071b      	lsls	r3, r3, #28
 80096d2:	d501      	bpl.n	80096d8 <_vfiprintf_r+0x3c>
 80096d4:	692b      	ldr	r3, [r5, #16]
 80096d6:	b9eb      	cbnz	r3, 8009714 <_vfiprintf_r+0x78>
 80096d8:	4629      	mov	r1, r5
 80096da:	4630      	mov	r0, r6
 80096dc:	f000 f96e 	bl	80099bc <__swsetup_r>
 80096e0:	b1c0      	cbz	r0, 8009714 <_vfiprintf_r+0x78>
 80096e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096e4:	07dc      	lsls	r4, r3, #31
 80096e6:	d50e      	bpl.n	8009706 <_vfiprintf_r+0x6a>
 80096e8:	f04f 30ff 	mov.w	r0, #4294967295
 80096ec:	b01d      	add	sp, #116	; 0x74
 80096ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f2:	4b7b      	ldr	r3, [pc, #492]	; (80098e0 <_vfiprintf_r+0x244>)
 80096f4:	429d      	cmp	r5, r3
 80096f6:	d101      	bne.n	80096fc <_vfiprintf_r+0x60>
 80096f8:	68b5      	ldr	r5, [r6, #8]
 80096fa:	e7df      	b.n	80096bc <_vfiprintf_r+0x20>
 80096fc:	4b79      	ldr	r3, [pc, #484]	; (80098e4 <_vfiprintf_r+0x248>)
 80096fe:	429d      	cmp	r5, r3
 8009700:	bf08      	it	eq
 8009702:	68f5      	ldreq	r5, [r6, #12]
 8009704:	e7da      	b.n	80096bc <_vfiprintf_r+0x20>
 8009706:	89ab      	ldrh	r3, [r5, #12]
 8009708:	0598      	lsls	r0, r3, #22
 800970a:	d4ed      	bmi.n	80096e8 <_vfiprintf_r+0x4c>
 800970c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800970e:	f000 fb84 	bl	8009e1a <__retarget_lock_release_recursive>
 8009712:	e7e9      	b.n	80096e8 <_vfiprintf_r+0x4c>
 8009714:	2300      	movs	r3, #0
 8009716:	9309      	str	r3, [sp, #36]	; 0x24
 8009718:	2320      	movs	r3, #32
 800971a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800971e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009722:	2330      	movs	r3, #48	; 0x30
 8009724:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80098e8 <_vfiprintf_r+0x24c>
 8009728:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800972c:	f04f 0901 	mov.w	r9, #1
 8009730:	4623      	mov	r3, r4
 8009732:	469a      	mov	sl, r3
 8009734:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009738:	b10a      	cbz	r2, 800973e <_vfiprintf_r+0xa2>
 800973a:	2a25      	cmp	r2, #37	; 0x25
 800973c:	d1f9      	bne.n	8009732 <_vfiprintf_r+0x96>
 800973e:	ebba 0b04 	subs.w	fp, sl, r4
 8009742:	d00b      	beq.n	800975c <_vfiprintf_r+0xc0>
 8009744:	465b      	mov	r3, fp
 8009746:	4622      	mov	r2, r4
 8009748:	4629      	mov	r1, r5
 800974a:	4630      	mov	r0, r6
 800974c:	f7ff ff93 	bl	8009676 <__sfputs_r>
 8009750:	3001      	adds	r0, #1
 8009752:	f000 80aa 	beq.w	80098aa <_vfiprintf_r+0x20e>
 8009756:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009758:	445a      	add	r2, fp
 800975a:	9209      	str	r2, [sp, #36]	; 0x24
 800975c:	f89a 3000 	ldrb.w	r3, [sl]
 8009760:	2b00      	cmp	r3, #0
 8009762:	f000 80a2 	beq.w	80098aa <_vfiprintf_r+0x20e>
 8009766:	2300      	movs	r3, #0
 8009768:	f04f 32ff 	mov.w	r2, #4294967295
 800976c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009770:	f10a 0a01 	add.w	sl, sl, #1
 8009774:	9304      	str	r3, [sp, #16]
 8009776:	9307      	str	r3, [sp, #28]
 8009778:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800977c:	931a      	str	r3, [sp, #104]	; 0x68
 800977e:	4654      	mov	r4, sl
 8009780:	2205      	movs	r2, #5
 8009782:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009786:	4858      	ldr	r0, [pc, #352]	; (80098e8 <_vfiprintf_r+0x24c>)
 8009788:	f7f6 fd2a 	bl	80001e0 <memchr>
 800978c:	9a04      	ldr	r2, [sp, #16]
 800978e:	b9d8      	cbnz	r0, 80097c8 <_vfiprintf_r+0x12c>
 8009790:	06d1      	lsls	r1, r2, #27
 8009792:	bf44      	itt	mi
 8009794:	2320      	movmi	r3, #32
 8009796:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800979a:	0713      	lsls	r3, r2, #28
 800979c:	bf44      	itt	mi
 800979e:	232b      	movmi	r3, #43	; 0x2b
 80097a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097a4:	f89a 3000 	ldrb.w	r3, [sl]
 80097a8:	2b2a      	cmp	r3, #42	; 0x2a
 80097aa:	d015      	beq.n	80097d8 <_vfiprintf_r+0x13c>
 80097ac:	9a07      	ldr	r2, [sp, #28]
 80097ae:	4654      	mov	r4, sl
 80097b0:	2000      	movs	r0, #0
 80097b2:	f04f 0c0a 	mov.w	ip, #10
 80097b6:	4621      	mov	r1, r4
 80097b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097bc:	3b30      	subs	r3, #48	; 0x30
 80097be:	2b09      	cmp	r3, #9
 80097c0:	d94e      	bls.n	8009860 <_vfiprintf_r+0x1c4>
 80097c2:	b1b0      	cbz	r0, 80097f2 <_vfiprintf_r+0x156>
 80097c4:	9207      	str	r2, [sp, #28]
 80097c6:	e014      	b.n	80097f2 <_vfiprintf_r+0x156>
 80097c8:	eba0 0308 	sub.w	r3, r0, r8
 80097cc:	fa09 f303 	lsl.w	r3, r9, r3
 80097d0:	4313      	orrs	r3, r2
 80097d2:	9304      	str	r3, [sp, #16]
 80097d4:	46a2      	mov	sl, r4
 80097d6:	e7d2      	b.n	800977e <_vfiprintf_r+0xe2>
 80097d8:	9b03      	ldr	r3, [sp, #12]
 80097da:	1d19      	adds	r1, r3, #4
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	9103      	str	r1, [sp, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	bfbb      	ittet	lt
 80097e4:	425b      	neglt	r3, r3
 80097e6:	f042 0202 	orrlt.w	r2, r2, #2
 80097ea:	9307      	strge	r3, [sp, #28]
 80097ec:	9307      	strlt	r3, [sp, #28]
 80097ee:	bfb8      	it	lt
 80097f0:	9204      	strlt	r2, [sp, #16]
 80097f2:	7823      	ldrb	r3, [r4, #0]
 80097f4:	2b2e      	cmp	r3, #46	; 0x2e
 80097f6:	d10c      	bne.n	8009812 <_vfiprintf_r+0x176>
 80097f8:	7863      	ldrb	r3, [r4, #1]
 80097fa:	2b2a      	cmp	r3, #42	; 0x2a
 80097fc:	d135      	bne.n	800986a <_vfiprintf_r+0x1ce>
 80097fe:	9b03      	ldr	r3, [sp, #12]
 8009800:	1d1a      	adds	r2, r3, #4
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	9203      	str	r2, [sp, #12]
 8009806:	2b00      	cmp	r3, #0
 8009808:	bfb8      	it	lt
 800980a:	f04f 33ff 	movlt.w	r3, #4294967295
 800980e:	3402      	adds	r4, #2
 8009810:	9305      	str	r3, [sp, #20]
 8009812:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80098f8 <_vfiprintf_r+0x25c>
 8009816:	7821      	ldrb	r1, [r4, #0]
 8009818:	2203      	movs	r2, #3
 800981a:	4650      	mov	r0, sl
 800981c:	f7f6 fce0 	bl	80001e0 <memchr>
 8009820:	b140      	cbz	r0, 8009834 <_vfiprintf_r+0x198>
 8009822:	2340      	movs	r3, #64	; 0x40
 8009824:	eba0 000a 	sub.w	r0, r0, sl
 8009828:	fa03 f000 	lsl.w	r0, r3, r0
 800982c:	9b04      	ldr	r3, [sp, #16]
 800982e:	4303      	orrs	r3, r0
 8009830:	3401      	adds	r4, #1
 8009832:	9304      	str	r3, [sp, #16]
 8009834:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009838:	482c      	ldr	r0, [pc, #176]	; (80098ec <_vfiprintf_r+0x250>)
 800983a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800983e:	2206      	movs	r2, #6
 8009840:	f7f6 fcce 	bl	80001e0 <memchr>
 8009844:	2800      	cmp	r0, #0
 8009846:	d03f      	beq.n	80098c8 <_vfiprintf_r+0x22c>
 8009848:	4b29      	ldr	r3, [pc, #164]	; (80098f0 <_vfiprintf_r+0x254>)
 800984a:	bb1b      	cbnz	r3, 8009894 <_vfiprintf_r+0x1f8>
 800984c:	9b03      	ldr	r3, [sp, #12]
 800984e:	3307      	adds	r3, #7
 8009850:	f023 0307 	bic.w	r3, r3, #7
 8009854:	3308      	adds	r3, #8
 8009856:	9303      	str	r3, [sp, #12]
 8009858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800985a:	443b      	add	r3, r7
 800985c:	9309      	str	r3, [sp, #36]	; 0x24
 800985e:	e767      	b.n	8009730 <_vfiprintf_r+0x94>
 8009860:	fb0c 3202 	mla	r2, ip, r2, r3
 8009864:	460c      	mov	r4, r1
 8009866:	2001      	movs	r0, #1
 8009868:	e7a5      	b.n	80097b6 <_vfiprintf_r+0x11a>
 800986a:	2300      	movs	r3, #0
 800986c:	3401      	adds	r4, #1
 800986e:	9305      	str	r3, [sp, #20]
 8009870:	4619      	mov	r1, r3
 8009872:	f04f 0c0a 	mov.w	ip, #10
 8009876:	4620      	mov	r0, r4
 8009878:	f810 2b01 	ldrb.w	r2, [r0], #1
 800987c:	3a30      	subs	r2, #48	; 0x30
 800987e:	2a09      	cmp	r2, #9
 8009880:	d903      	bls.n	800988a <_vfiprintf_r+0x1ee>
 8009882:	2b00      	cmp	r3, #0
 8009884:	d0c5      	beq.n	8009812 <_vfiprintf_r+0x176>
 8009886:	9105      	str	r1, [sp, #20]
 8009888:	e7c3      	b.n	8009812 <_vfiprintf_r+0x176>
 800988a:	fb0c 2101 	mla	r1, ip, r1, r2
 800988e:	4604      	mov	r4, r0
 8009890:	2301      	movs	r3, #1
 8009892:	e7f0      	b.n	8009876 <_vfiprintf_r+0x1da>
 8009894:	ab03      	add	r3, sp, #12
 8009896:	9300      	str	r3, [sp, #0]
 8009898:	462a      	mov	r2, r5
 800989a:	4b16      	ldr	r3, [pc, #88]	; (80098f4 <_vfiprintf_r+0x258>)
 800989c:	a904      	add	r1, sp, #16
 800989e:	4630      	mov	r0, r6
 80098a0:	f7fd ff9c 	bl	80077dc <_printf_float>
 80098a4:	4607      	mov	r7, r0
 80098a6:	1c78      	adds	r0, r7, #1
 80098a8:	d1d6      	bne.n	8009858 <_vfiprintf_r+0x1bc>
 80098aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098ac:	07d9      	lsls	r1, r3, #31
 80098ae:	d405      	bmi.n	80098bc <_vfiprintf_r+0x220>
 80098b0:	89ab      	ldrh	r3, [r5, #12]
 80098b2:	059a      	lsls	r2, r3, #22
 80098b4:	d402      	bmi.n	80098bc <_vfiprintf_r+0x220>
 80098b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098b8:	f000 faaf 	bl	8009e1a <__retarget_lock_release_recursive>
 80098bc:	89ab      	ldrh	r3, [r5, #12]
 80098be:	065b      	lsls	r3, r3, #25
 80098c0:	f53f af12 	bmi.w	80096e8 <_vfiprintf_r+0x4c>
 80098c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098c6:	e711      	b.n	80096ec <_vfiprintf_r+0x50>
 80098c8:	ab03      	add	r3, sp, #12
 80098ca:	9300      	str	r3, [sp, #0]
 80098cc:	462a      	mov	r2, r5
 80098ce:	4b09      	ldr	r3, [pc, #36]	; (80098f4 <_vfiprintf_r+0x258>)
 80098d0:	a904      	add	r1, sp, #16
 80098d2:	4630      	mov	r0, r6
 80098d4:	f7fe fa26 	bl	8007d24 <_printf_i>
 80098d8:	e7e4      	b.n	80098a4 <_vfiprintf_r+0x208>
 80098da:	bf00      	nop
 80098dc:	0800a4cc 	.word	0x0800a4cc
 80098e0:	0800a4ec 	.word	0x0800a4ec
 80098e4:	0800a4ac 	.word	0x0800a4ac
 80098e8:	0800a39a 	.word	0x0800a39a
 80098ec:	0800a3a4 	.word	0x0800a3a4
 80098f0:	080077dd 	.word	0x080077dd
 80098f4:	08009677 	.word	0x08009677
 80098f8:	0800a3a0 	.word	0x0800a3a0

080098fc <__swbuf_r>:
 80098fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098fe:	460e      	mov	r6, r1
 8009900:	4614      	mov	r4, r2
 8009902:	4605      	mov	r5, r0
 8009904:	b118      	cbz	r0, 800990e <__swbuf_r+0x12>
 8009906:	6983      	ldr	r3, [r0, #24]
 8009908:	b90b      	cbnz	r3, 800990e <__swbuf_r+0x12>
 800990a:	f000 f9e7 	bl	8009cdc <__sinit>
 800990e:	4b21      	ldr	r3, [pc, #132]	; (8009994 <__swbuf_r+0x98>)
 8009910:	429c      	cmp	r4, r3
 8009912:	d12b      	bne.n	800996c <__swbuf_r+0x70>
 8009914:	686c      	ldr	r4, [r5, #4]
 8009916:	69a3      	ldr	r3, [r4, #24]
 8009918:	60a3      	str	r3, [r4, #8]
 800991a:	89a3      	ldrh	r3, [r4, #12]
 800991c:	071a      	lsls	r2, r3, #28
 800991e:	d52f      	bpl.n	8009980 <__swbuf_r+0x84>
 8009920:	6923      	ldr	r3, [r4, #16]
 8009922:	b36b      	cbz	r3, 8009980 <__swbuf_r+0x84>
 8009924:	6923      	ldr	r3, [r4, #16]
 8009926:	6820      	ldr	r0, [r4, #0]
 8009928:	1ac0      	subs	r0, r0, r3
 800992a:	6963      	ldr	r3, [r4, #20]
 800992c:	b2f6      	uxtb	r6, r6
 800992e:	4283      	cmp	r3, r0
 8009930:	4637      	mov	r7, r6
 8009932:	dc04      	bgt.n	800993e <__swbuf_r+0x42>
 8009934:	4621      	mov	r1, r4
 8009936:	4628      	mov	r0, r5
 8009938:	f000 f93c 	bl	8009bb4 <_fflush_r>
 800993c:	bb30      	cbnz	r0, 800998c <__swbuf_r+0x90>
 800993e:	68a3      	ldr	r3, [r4, #8]
 8009940:	3b01      	subs	r3, #1
 8009942:	60a3      	str	r3, [r4, #8]
 8009944:	6823      	ldr	r3, [r4, #0]
 8009946:	1c5a      	adds	r2, r3, #1
 8009948:	6022      	str	r2, [r4, #0]
 800994a:	701e      	strb	r6, [r3, #0]
 800994c:	6963      	ldr	r3, [r4, #20]
 800994e:	3001      	adds	r0, #1
 8009950:	4283      	cmp	r3, r0
 8009952:	d004      	beq.n	800995e <__swbuf_r+0x62>
 8009954:	89a3      	ldrh	r3, [r4, #12]
 8009956:	07db      	lsls	r3, r3, #31
 8009958:	d506      	bpl.n	8009968 <__swbuf_r+0x6c>
 800995a:	2e0a      	cmp	r6, #10
 800995c:	d104      	bne.n	8009968 <__swbuf_r+0x6c>
 800995e:	4621      	mov	r1, r4
 8009960:	4628      	mov	r0, r5
 8009962:	f000 f927 	bl	8009bb4 <_fflush_r>
 8009966:	b988      	cbnz	r0, 800998c <__swbuf_r+0x90>
 8009968:	4638      	mov	r0, r7
 800996a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800996c:	4b0a      	ldr	r3, [pc, #40]	; (8009998 <__swbuf_r+0x9c>)
 800996e:	429c      	cmp	r4, r3
 8009970:	d101      	bne.n	8009976 <__swbuf_r+0x7a>
 8009972:	68ac      	ldr	r4, [r5, #8]
 8009974:	e7cf      	b.n	8009916 <__swbuf_r+0x1a>
 8009976:	4b09      	ldr	r3, [pc, #36]	; (800999c <__swbuf_r+0xa0>)
 8009978:	429c      	cmp	r4, r3
 800997a:	bf08      	it	eq
 800997c:	68ec      	ldreq	r4, [r5, #12]
 800997e:	e7ca      	b.n	8009916 <__swbuf_r+0x1a>
 8009980:	4621      	mov	r1, r4
 8009982:	4628      	mov	r0, r5
 8009984:	f000 f81a 	bl	80099bc <__swsetup_r>
 8009988:	2800      	cmp	r0, #0
 800998a:	d0cb      	beq.n	8009924 <__swbuf_r+0x28>
 800998c:	f04f 37ff 	mov.w	r7, #4294967295
 8009990:	e7ea      	b.n	8009968 <__swbuf_r+0x6c>
 8009992:	bf00      	nop
 8009994:	0800a4cc 	.word	0x0800a4cc
 8009998:	0800a4ec 	.word	0x0800a4ec
 800999c:	0800a4ac 	.word	0x0800a4ac

080099a0 <__ascii_wctomb>:
 80099a0:	b149      	cbz	r1, 80099b6 <__ascii_wctomb+0x16>
 80099a2:	2aff      	cmp	r2, #255	; 0xff
 80099a4:	bf85      	ittet	hi
 80099a6:	238a      	movhi	r3, #138	; 0x8a
 80099a8:	6003      	strhi	r3, [r0, #0]
 80099aa:	700a      	strbls	r2, [r1, #0]
 80099ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80099b0:	bf98      	it	ls
 80099b2:	2001      	movls	r0, #1
 80099b4:	4770      	bx	lr
 80099b6:	4608      	mov	r0, r1
 80099b8:	4770      	bx	lr
	...

080099bc <__swsetup_r>:
 80099bc:	4b32      	ldr	r3, [pc, #200]	; (8009a88 <__swsetup_r+0xcc>)
 80099be:	b570      	push	{r4, r5, r6, lr}
 80099c0:	681d      	ldr	r5, [r3, #0]
 80099c2:	4606      	mov	r6, r0
 80099c4:	460c      	mov	r4, r1
 80099c6:	b125      	cbz	r5, 80099d2 <__swsetup_r+0x16>
 80099c8:	69ab      	ldr	r3, [r5, #24]
 80099ca:	b913      	cbnz	r3, 80099d2 <__swsetup_r+0x16>
 80099cc:	4628      	mov	r0, r5
 80099ce:	f000 f985 	bl	8009cdc <__sinit>
 80099d2:	4b2e      	ldr	r3, [pc, #184]	; (8009a8c <__swsetup_r+0xd0>)
 80099d4:	429c      	cmp	r4, r3
 80099d6:	d10f      	bne.n	80099f8 <__swsetup_r+0x3c>
 80099d8:	686c      	ldr	r4, [r5, #4]
 80099da:	89a3      	ldrh	r3, [r4, #12]
 80099dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80099e0:	0719      	lsls	r1, r3, #28
 80099e2:	d42c      	bmi.n	8009a3e <__swsetup_r+0x82>
 80099e4:	06dd      	lsls	r5, r3, #27
 80099e6:	d411      	bmi.n	8009a0c <__swsetup_r+0x50>
 80099e8:	2309      	movs	r3, #9
 80099ea:	6033      	str	r3, [r6, #0]
 80099ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80099f0:	81a3      	strh	r3, [r4, #12]
 80099f2:	f04f 30ff 	mov.w	r0, #4294967295
 80099f6:	e03e      	b.n	8009a76 <__swsetup_r+0xba>
 80099f8:	4b25      	ldr	r3, [pc, #148]	; (8009a90 <__swsetup_r+0xd4>)
 80099fa:	429c      	cmp	r4, r3
 80099fc:	d101      	bne.n	8009a02 <__swsetup_r+0x46>
 80099fe:	68ac      	ldr	r4, [r5, #8]
 8009a00:	e7eb      	b.n	80099da <__swsetup_r+0x1e>
 8009a02:	4b24      	ldr	r3, [pc, #144]	; (8009a94 <__swsetup_r+0xd8>)
 8009a04:	429c      	cmp	r4, r3
 8009a06:	bf08      	it	eq
 8009a08:	68ec      	ldreq	r4, [r5, #12]
 8009a0a:	e7e6      	b.n	80099da <__swsetup_r+0x1e>
 8009a0c:	0758      	lsls	r0, r3, #29
 8009a0e:	d512      	bpl.n	8009a36 <__swsetup_r+0x7a>
 8009a10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a12:	b141      	cbz	r1, 8009a26 <__swsetup_r+0x6a>
 8009a14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a18:	4299      	cmp	r1, r3
 8009a1a:	d002      	beq.n	8009a22 <__swsetup_r+0x66>
 8009a1c:	4630      	mov	r0, r6
 8009a1e:	f7ff fcd5 	bl	80093cc <_free_r>
 8009a22:	2300      	movs	r3, #0
 8009a24:	6363      	str	r3, [r4, #52]	; 0x34
 8009a26:	89a3      	ldrh	r3, [r4, #12]
 8009a28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009a2c:	81a3      	strh	r3, [r4, #12]
 8009a2e:	2300      	movs	r3, #0
 8009a30:	6063      	str	r3, [r4, #4]
 8009a32:	6923      	ldr	r3, [r4, #16]
 8009a34:	6023      	str	r3, [r4, #0]
 8009a36:	89a3      	ldrh	r3, [r4, #12]
 8009a38:	f043 0308 	orr.w	r3, r3, #8
 8009a3c:	81a3      	strh	r3, [r4, #12]
 8009a3e:	6923      	ldr	r3, [r4, #16]
 8009a40:	b94b      	cbnz	r3, 8009a56 <__swsetup_r+0x9a>
 8009a42:	89a3      	ldrh	r3, [r4, #12]
 8009a44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009a48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a4c:	d003      	beq.n	8009a56 <__swsetup_r+0x9a>
 8009a4e:	4621      	mov	r1, r4
 8009a50:	4630      	mov	r0, r6
 8009a52:	f000 fa09 	bl	8009e68 <__smakebuf_r>
 8009a56:	89a0      	ldrh	r0, [r4, #12]
 8009a58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a5c:	f010 0301 	ands.w	r3, r0, #1
 8009a60:	d00a      	beq.n	8009a78 <__swsetup_r+0xbc>
 8009a62:	2300      	movs	r3, #0
 8009a64:	60a3      	str	r3, [r4, #8]
 8009a66:	6963      	ldr	r3, [r4, #20]
 8009a68:	425b      	negs	r3, r3
 8009a6a:	61a3      	str	r3, [r4, #24]
 8009a6c:	6923      	ldr	r3, [r4, #16]
 8009a6e:	b943      	cbnz	r3, 8009a82 <__swsetup_r+0xc6>
 8009a70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009a74:	d1ba      	bne.n	80099ec <__swsetup_r+0x30>
 8009a76:	bd70      	pop	{r4, r5, r6, pc}
 8009a78:	0781      	lsls	r1, r0, #30
 8009a7a:	bf58      	it	pl
 8009a7c:	6963      	ldrpl	r3, [r4, #20]
 8009a7e:	60a3      	str	r3, [r4, #8]
 8009a80:	e7f4      	b.n	8009a6c <__swsetup_r+0xb0>
 8009a82:	2000      	movs	r0, #0
 8009a84:	e7f7      	b.n	8009a76 <__swsetup_r+0xba>
 8009a86:	bf00      	nop
 8009a88:	2000000c 	.word	0x2000000c
 8009a8c:	0800a4cc 	.word	0x0800a4cc
 8009a90:	0800a4ec 	.word	0x0800a4ec
 8009a94:	0800a4ac 	.word	0x0800a4ac

08009a98 <abort>:
 8009a98:	b508      	push	{r3, lr}
 8009a9a:	2006      	movs	r0, #6
 8009a9c:	f000 fa4c 	bl	8009f38 <raise>
 8009aa0:	2001      	movs	r0, #1
 8009aa2:	f7f8 f8f9 	bl	8001c98 <_exit>
	...

08009aa8 <__sflush_r>:
 8009aa8:	898a      	ldrh	r2, [r1, #12]
 8009aaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009aae:	4605      	mov	r5, r0
 8009ab0:	0710      	lsls	r0, r2, #28
 8009ab2:	460c      	mov	r4, r1
 8009ab4:	d458      	bmi.n	8009b68 <__sflush_r+0xc0>
 8009ab6:	684b      	ldr	r3, [r1, #4]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	dc05      	bgt.n	8009ac8 <__sflush_r+0x20>
 8009abc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	dc02      	bgt.n	8009ac8 <__sflush_r+0x20>
 8009ac2:	2000      	movs	r0, #0
 8009ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ac8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009aca:	2e00      	cmp	r6, #0
 8009acc:	d0f9      	beq.n	8009ac2 <__sflush_r+0x1a>
 8009ace:	2300      	movs	r3, #0
 8009ad0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ad4:	682f      	ldr	r7, [r5, #0]
 8009ad6:	602b      	str	r3, [r5, #0]
 8009ad8:	d032      	beq.n	8009b40 <__sflush_r+0x98>
 8009ada:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009adc:	89a3      	ldrh	r3, [r4, #12]
 8009ade:	075a      	lsls	r2, r3, #29
 8009ae0:	d505      	bpl.n	8009aee <__sflush_r+0x46>
 8009ae2:	6863      	ldr	r3, [r4, #4]
 8009ae4:	1ac0      	subs	r0, r0, r3
 8009ae6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ae8:	b10b      	cbz	r3, 8009aee <__sflush_r+0x46>
 8009aea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009aec:	1ac0      	subs	r0, r0, r3
 8009aee:	2300      	movs	r3, #0
 8009af0:	4602      	mov	r2, r0
 8009af2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009af4:	6a21      	ldr	r1, [r4, #32]
 8009af6:	4628      	mov	r0, r5
 8009af8:	47b0      	blx	r6
 8009afa:	1c43      	adds	r3, r0, #1
 8009afc:	89a3      	ldrh	r3, [r4, #12]
 8009afe:	d106      	bne.n	8009b0e <__sflush_r+0x66>
 8009b00:	6829      	ldr	r1, [r5, #0]
 8009b02:	291d      	cmp	r1, #29
 8009b04:	d82c      	bhi.n	8009b60 <__sflush_r+0xb8>
 8009b06:	4a2a      	ldr	r2, [pc, #168]	; (8009bb0 <__sflush_r+0x108>)
 8009b08:	40ca      	lsrs	r2, r1
 8009b0a:	07d6      	lsls	r6, r2, #31
 8009b0c:	d528      	bpl.n	8009b60 <__sflush_r+0xb8>
 8009b0e:	2200      	movs	r2, #0
 8009b10:	6062      	str	r2, [r4, #4]
 8009b12:	04d9      	lsls	r1, r3, #19
 8009b14:	6922      	ldr	r2, [r4, #16]
 8009b16:	6022      	str	r2, [r4, #0]
 8009b18:	d504      	bpl.n	8009b24 <__sflush_r+0x7c>
 8009b1a:	1c42      	adds	r2, r0, #1
 8009b1c:	d101      	bne.n	8009b22 <__sflush_r+0x7a>
 8009b1e:	682b      	ldr	r3, [r5, #0]
 8009b20:	b903      	cbnz	r3, 8009b24 <__sflush_r+0x7c>
 8009b22:	6560      	str	r0, [r4, #84]	; 0x54
 8009b24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b26:	602f      	str	r7, [r5, #0]
 8009b28:	2900      	cmp	r1, #0
 8009b2a:	d0ca      	beq.n	8009ac2 <__sflush_r+0x1a>
 8009b2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b30:	4299      	cmp	r1, r3
 8009b32:	d002      	beq.n	8009b3a <__sflush_r+0x92>
 8009b34:	4628      	mov	r0, r5
 8009b36:	f7ff fc49 	bl	80093cc <_free_r>
 8009b3a:	2000      	movs	r0, #0
 8009b3c:	6360      	str	r0, [r4, #52]	; 0x34
 8009b3e:	e7c1      	b.n	8009ac4 <__sflush_r+0x1c>
 8009b40:	6a21      	ldr	r1, [r4, #32]
 8009b42:	2301      	movs	r3, #1
 8009b44:	4628      	mov	r0, r5
 8009b46:	47b0      	blx	r6
 8009b48:	1c41      	adds	r1, r0, #1
 8009b4a:	d1c7      	bne.n	8009adc <__sflush_r+0x34>
 8009b4c:	682b      	ldr	r3, [r5, #0]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d0c4      	beq.n	8009adc <__sflush_r+0x34>
 8009b52:	2b1d      	cmp	r3, #29
 8009b54:	d001      	beq.n	8009b5a <__sflush_r+0xb2>
 8009b56:	2b16      	cmp	r3, #22
 8009b58:	d101      	bne.n	8009b5e <__sflush_r+0xb6>
 8009b5a:	602f      	str	r7, [r5, #0]
 8009b5c:	e7b1      	b.n	8009ac2 <__sflush_r+0x1a>
 8009b5e:	89a3      	ldrh	r3, [r4, #12]
 8009b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b64:	81a3      	strh	r3, [r4, #12]
 8009b66:	e7ad      	b.n	8009ac4 <__sflush_r+0x1c>
 8009b68:	690f      	ldr	r7, [r1, #16]
 8009b6a:	2f00      	cmp	r7, #0
 8009b6c:	d0a9      	beq.n	8009ac2 <__sflush_r+0x1a>
 8009b6e:	0793      	lsls	r3, r2, #30
 8009b70:	680e      	ldr	r6, [r1, #0]
 8009b72:	bf08      	it	eq
 8009b74:	694b      	ldreq	r3, [r1, #20]
 8009b76:	600f      	str	r7, [r1, #0]
 8009b78:	bf18      	it	ne
 8009b7a:	2300      	movne	r3, #0
 8009b7c:	eba6 0807 	sub.w	r8, r6, r7
 8009b80:	608b      	str	r3, [r1, #8]
 8009b82:	f1b8 0f00 	cmp.w	r8, #0
 8009b86:	dd9c      	ble.n	8009ac2 <__sflush_r+0x1a>
 8009b88:	6a21      	ldr	r1, [r4, #32]
 8009b8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009b8c:	4643      	mov	r3, r8
 8009b8e:	463a      	mov	r2, r7
 8009b90:	4628      	mov	r0, r5
 8009b92:	47b0      	blx	r6
 8009b94:	2800      	cmp	r0, #0
 8009b96:	dc06      	bgt.n	8009ba6 <__sflush_r+0xfe>
 8009b98:	89a3      	ldrh	r3, [r4, #12]
 8009b9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b9e:	81a3      	strh	r3, [r4, #12]
 8009ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ba4:	e78e      	b.n	8009ac4 <__sflush_r+0x1c>
 8009ba6:	4407      	add	r7, r0
 8009ba8:	eba8 0800 	sub.w	r8, r8, r0
 8009bac:	e7e9      	b.n	8009b82 <__sflush_r+0xda>
 8009bae:	bf00      	nop
 8009bb0:	20400001 	.word	0x20400001

08009bb4 <_fflush_r>:
 8009bb4:	b538      	push	{r3, r4, r5, lr}
 8009bb6:	690b      	ldr	r3, [r1, #16]
 8009bb8:	4605      	mov	r5, r0
 8009bba:	460c      	mov	r4, r1
 8009bbc:	b913      	cbnz	r3, 8009bc4 <_fflush_r+0x10>
 8009bbe:	2500      	movs	r5, #0
 8009bc0:	4628      	mov	r0, r5
 8009bc2:	bd38      	pop	{r3, r4, r5, pc}
 8009bc4:	b118      	cbz	r0, 8009bce <_fflush_r+0x1a>
 8009bc6:	6983      	ldr	r3, [r0, #24]
 8009bc8:	b90b      	cbnz	r3, 8009bce <_fflush_r+0x1a>
 8009bca:	f000 f887 	bl	8009cdc <__sinit>
 8009bce:	4b14      	ldr	r3, [pc, #80]	; (8009c20 <_fflush_r+0x6c>)
 8009bd0:	429c      	cmp	r4, r3
 8009bd2:	d11b      	bne.n	8009c0c <_fflush_r+0x58>
 8009bd4:	686c      	ldr	r4, [r5, #4]
 8009bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d0ef      	beq.n	8009bbe <_fflush_r+0xa>
 8009bde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009be0:	07d0      	lsls	r0, r2, #31
 8009be2:	d404      	bmi.n	8009bee <_fflush_r+0x3a>
 8009be4:	0599      	lsls	r1, r3, #22
 8009be6:	d402      	bmi.n	8009bee <_fflush_r+0x3a>
 8009be8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009bea:	f000 f915 	bl	8009e18 <__retarget_lock_acquire_recursive>
 8009bee:	4628      	mov	r0, r5
 8009bf0:	4621      	mov	r1, r4
 8009bf2:	f7ff ff59 	bl	8009aa8 <__sflush_r>
 8009bf6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009bf8:	07da      	lsls	r2, r3, #31
 8009bfa:	4605      	mov	r5, r0
 8009bfc:	d4e0      	bmi.n	8009bc0 <_fflush_r+0xc>
 8009bfe:	89a3      	ldrh	r3, [r4, #12]
 8009c00:	059b      	lsls	r3, r3, #22
 8009c02:	d4dd      	bmi.n	8009bc0 <_fflush_r+0xc>
 8009c04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c06:	f000 f908 	bl	8009e1a <__retarget_lock_release_recursive>
 8009c0a:	e7d9      	b.n	8009bc0 <_fflush_r+0xc>
 8009c0c:	4b05      	ldr	r3, [pc, #20]	; (8009c24 <_fflush_r+0x70>)
 8009c0e:	429c      	cmp	r4, r3
 8009c10:	d101      	bne.n	8009c16 <_fflush_r+0x62>
 8009c12:	68ac      	ldr	r4, [r5, #8]
 8009c14:	e7df      	b.n	8009bd6 <_fflush_r+0x22>
 8009c16:	4b04      	ldr	r3, [pc, #16]	; (8009c28 <_fflush_r+0x74>)
 8009c18:	429c      	cmp	r4, r3
 8009c1a:	bf08      	it	eq
 8009c1c:	68ec      	ldreq	r4, [r5, #12]
 8009c1e:	e7da      	b.n	8009bd6 <_fflush_r+0x22>
 8009c20:	0800a4cc 	.word	0x0800a4cc
 8009c24:	0800a4ec 	.word	0x0800a4ec
 8009c28:	0800a4ac 	.word	0x0800a4ac

08009c2c <std>:
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	b510      	push	{r4, lr}
 8009c30:	4604      	mov	r4, r0
 8009c32:	e9c0 3300 	strd	r3, r3, [r0]
 8009c36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c3a:	6083      	str	r3, [r0, #8]
 8009c3c:	8181      	strh	r1, [r0, #12]
 8009c3e:	6643      	str	r3, [r0, #100]	; 0x64
 8009c40:	81c2      	strh	r2, [r0, #14]
 8009c42:	6183      	str	r3, [r0, #24]
 8009c44:	4619      	mov	r1, r3
 8009c46:	2208      	movs	r2, #8
 8009c48:	305c      	adds	r0, #92	; 0x5c
 8009c4a:	f7fd fd1f 	bl	800768c <memset>
 8009c4e:	4b05      	ldr	r3, [pc, #20]	; (8009c64 <std+0x38>)
 8009c50:	6263      	str	r3, [r4, #36]	; 0x24
 8009c52:	4b05      	ldr	r3, [pc, #20]	; (8009c68 <std+0x3c>)
 8009c54:	62a3      	str	r3, [r4, #40]	; 0x28
 8009c56:	4b05      	ldr	r3, [pc, #20]	; (8009c6c <std+0x40>)
 8009c58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009c5a:	4b05      	ldr	r3, [pc, #20]	; (8009c70 <std+0x44>)
 8009c5c:	6224      	str	r4, [r4, #32]
 8009c5e:	6323      	str	r3, [r4, #48]	; 0x30
 8009c60:	bd10      	pop	{r4, pc}
 8009c62:	bf00      	nop
 8009c64:	08009f71 	.word	0x08009f71
 8009c68:	08009f93 	.word	0x08009f93
 8009c6c:	08009fcb 	.word	0x08009fcb
 8009c70:	08009fef 	.word	0x08009fef

08009c74 <_cleanup_r>:
 8009c74:	4901      	ldr	r1, [pc, #4]	; (8009c7c <_cleanup_r+0x8>)
 8009c76:	f000 b8af 	b.w	8009dd8 <_fwalk_reent>
 8009c7a:	bf00      	nop
 8009c7c:	08009bb5 	.word	0x08009bb5

08009c80 <__sfmoreglue>:
 8009c80:	b570      	push	{r4, r5, r6, lr}
 8009c82:	2268      	movs	r2, #104	; 0x68
 8009c84:	1e4d      	subs	r5, r1, #1
 8009c86:	4355      	muls	r5, r2
 8009c88:	460e      	mov	r6, r1
 8009c8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009c8e:	f7ff fc09 	bl	80094a4 <_malloc_r>
 8009c92:	4604      	mov	r4, r0
 8009c94:	b140      	cbz	r0, 8009ca8 <__sfmoreglue+0x28>
 8009c96:	2100      	movs	r1, #0
 8009c98:	e9c0 1600 	strd	r1, r6, [r0]
 8009c9c:	300c      	adds	r0, #12
 8009c9e:	60a0      	str	r0, [r4, #8]
 8009ca0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009ca4:	f7fd fcf2 	bl	800768c <memset>
 8009ca8:	4620      	mov	r0, r4
 8009caa:	bd70      	pop	{r4, r5, r6, pc}

08009cac <__sfp_lock_acquire>:
 8009cac:	4801      	ldr	r0, [pc, #4]	; (8009cb4 <__sfp_lock_acquire+0x8>)
 8009cae:	f000 b8b3 	b.w	8009e18 <__retarget_lock_acquire_recursive>
 8009cb2:	bf00      	nop
 8009cb4:	20000835 	.word	0x20000835

08009cb8 <__sfp_lock_release>:
 8009cb8:	4801      	ldr	r0, [pc, #4]	; (8009cc0 <__sfp_lock_release+0x8>)
 8009cba:	f000 b8ae 	b.w	8009e1a <__retarget_lock_release_recursive>
 8009cbe:	bf00      	nop
 8009cc0:	20000835 	.word	0x20000835

08009cc4 <__sinit_lock_acquire>:
 8009cc4:	4801      	ldr	r0, [pc, #4]	; (8009ccc <__sinit_lock_acquire+0x8>)
 8009cc6:	f000 b8a7 	b.w	8009e18 <__retarget_lock_acquire_recursive>
 8009cca:	bf00      	nop
 8009ccc:	20000836 	.word	0x20000836

08009cd0 <__sinit_lock_release>:
 8009cd0:	4801      	ldr	r0, [pc, #4]	; (8009cd8 <__sinit_lock_release+0x8>)
 8009cd2:	f000 b8a2 	b.w	8009e1a <__retarget_lock_release_recursive>
 8009cd6:	bf00      	nop
 8009cd8:	20000836 	.word	0x20000836

08009cdc <__sinit>:
 8009cdc:	b510      	push	{r4, lr}
 8009cde:	4604      	mov	r4, r0
 8009ce0:	f7ff fff0 	bl	8009cc4 <__sinit_lock_acquire>
 8009ce4:	69a3      	ldr	r3, [r4, #24]
 8009ce6:	b11b      	cbz	r3, 8009cf0 <__sinit+0x14>
 8009ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cec:	f7ff bff0 	b.w	8009cd0 <__sinit_lock_release>
 8009cf0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009cf4:	6523      	str	r3, [r4, #80]	; 0x50
 8009cf6:	4b13      	ldr	r3, [pc, #76]	; (8009d44 <__sinit+0x68>)
 8009cf8:	4a13      	ldr	r2, [pc, #76]	; (8009d48 <__sinit+0x6c>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	62a2      	str	r2, [r4, #40]	; 0x28
 8009cfe:	42a3      	cmp	r3, r4
 8009d00:	bf04      	itt	eq
 8009d02:	2301      	moveq	r3, #1
 8009d04:	61a3      	streq	r3, [r4, #24]
 8009d06:	4620      	mov	r0, r4
 8009d08:	f000 f820 	bl	8009d4c <__sfp>
 8009d0c:	6060      	str	r0, [r4, #4]
 8009d0e:	4620      	mov	r0, r4
 8009d10:	f000 f81c 	bl	8009d4c <__sfp>
 8009d14:	60a0      	str	r0, [r4, #8]
 8009d16:	4620      	mov	r0, r4
 8009d18:	f000 f818 	bl	8009d4c <__sfp>
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	60e0      	str	r0, [r4, #12]
 8009d20:	2104      	movs	r1, #4
 8009d22:	6860      	ldr	r0, [r4, #4]
 8009d24:	f7ff ff82 	bl	8009c2c <std>
 8009d28:	68a0      	ldr	r0, [r4, #8]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	2109      	movs	r1, #9
 8009d2e:	f7ff ff7d 	bl	8009c2c <std>
 8009d32:	68e0      	ldr	r0, [r4, #12]
 8009d34:	2202      	movs	r2, #2
 8009d36:	2112      	movs	r1, #18
 8009d38:	f7ff ff78 	bl	8009c2c <std>
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	61a3      	str	r3, [r4, #24]
 8009d40:	e7d2      	b.n	8009ce8 <__sinit+0xc>
 8009d42:	bf00      	nop
 8009d44:	0800a130 	.word	0x0800a130
 8009d48:	08009c75 	.word	0x08009c75

08009d4c <__sfp>:
 8009d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d4e:	4607      	mov	r7, r0
 8009d50:	f7ff ffac 	bl	8009cac <__sfp_lock_acquire>
 8009d54:	4b1e      	ldr	r3, [pc, #120]	; (8009dd0 <__sfp+0x84>)
 8009d56:	681e      	ldr	r6, [r3, #0]
 8009d58:	69b3      	ldr	r3, [r6, #24]
 8009d5a:	b913      	cbnz	r3, 8009d62 <__sfp+0x16>
 8009d5c:	4630      	mov	r0, r6
 8009d5e:	f7ff ffbd 	bl	8009cdc <__sinit>
 8009d62:	3648      	adds	r6, #72	; 0x48
 8009d64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	d503      	bpl.n	8009d74 <__sfp+0x28>
 8009d6c:	6833      	ldr	r3, [r6, #0]
 8009d6e:	b30b      	cbz	r3, 8009db4 <__sfp+0x68>
 8009d70:	6836      	ldr	r6, [r6, #0]
 8009d72:	e7f7      	b.n	8009d64 <__sfp+0x18>
 8009d74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009d78:	b9d5      	cbnz	r5, 8009db0 <__sfp+0x64>
 8009d7a:	4b16      	ldr	r3, [pc, #88]	; (8009dd4 <__sfp+0x88>)
 8009d7c:	60e3      	str	r3, [r4, #12]
 8009d7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009d82:	6665      	str	r5, [r4, #100]	; 0x64
 8009d84:	f000 f847 	bl	8009e16 <__retarget_lock_init_recursive>
 8009d88:	f7ff ff96 	bl	8009cb8 <__sfp_lock_release>
 8009d8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009d90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009d94:	6025      	str	r5, [r4, #0]
 8009d96:	61a5      	str	r5, [r4, #24]
 8009d98:	2208      	movs	r2, #8
 8009d9a:	4629      	mov	r1, r5
 8009d9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009da0:	f7fd fc74 	bl	800768c <memset>
 8009da4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009da8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009dac:	4620      	mov	r0, r4
 8009dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009db0:	3468      	adds	r4, #104	; 0x68
 8009db2:	e7d9      	b.n	8009d68 <__sfp+0x1c>
 8009db4:	2104      	movs	r1, #4
 8009db6:	4638      	mov	r0, r7
 8009db8:	f7ff ff62 	bl	8009c80 <__sfmoreglue>
 8009dbc:	4604      	mov	r4, r0
 8009dbe:	6030      	str	r0, [r6, #0]
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d1d5      	bne.n	8009d70 <__sfp+0x24>
 8009dc4:	f7ff ff78 	bl	8009cb8 <__sfp_lock_release>
 8009dc8:	230c      	movs	r3, #12
 8009dca:	603b      	str	r3, [r7, #0]
 8009dcc:	e7ee      	b.n	8009dac <__sfp+0x60>
 8009dce:	bf00      	nop
 8009dd0:	0800a130 	.word	0x0800a130
 8009dd4:	ffff0001 	.word	0xffff0001

08009dd8 <_fwalk_reent>:
 8009dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ddc:	4606      	mov	r6, r0
 8009dde:	4688      	mov	r8, r1
 8009de0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009de4:	2700      	movs	r7, #0
 8009de6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009dea:	f1b9 0901 	subs.w	r9, r9, #1
 8009dee:	d505      	bpl.n	8009dfc <_fwalk_reent+0x24>
 8009df0:	6824      	ldr	r4, [r4, #0]
 8009df2:	2c00      	cmp	r4, #0
 8009df4:	d1f7      	bne.n	8009de6 <_fwalk_reent+0xe>
 8009df6:	4638      	mov	r0, r7
 8009df8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dfc:	89ab      	ldrh	r3, [r5, #12]
 8009dfe:	2b01      	cmp	r3, #1
 8009e00:	d907      	bls.n	8009e12 <_fwalk_reent+0x3a>
 8009e02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e06:	3301      	adds	r3, #1
 8009e08:	d003      	beq.n	8009e12 <_fwalk_reent+0x3a>
 8009e0a:	4629      	mov	r1, r5
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	47c0      	blx	r8
 8009e10:	4307      	orrs	r7, r0
 8009e12:	3568      	adds	r5, #104	; 0x68
 8009e14:	e7e9      	b.n	8009dea <_fwalk_reent+0x12>

08009e16 <__retarget_lock_init_recursive>:
 8009e16:	4770      	bx	lr

08009e18 <__retarget_lock_acquire_recursive>:
 8009e18:	4770      	bx	lr

08009e1a <__retarget_lock_release_recursive>:
 8009e1a:	4770      	bx	lr

08009e1c <__swhatbuf_r>:
 8009e1c:	b570      	push	{r4, r5, r6, lr}
 8009e1e:	460e      	mov	r6, r1
 8009e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e24:	2900      	cmp	r1, #0
 8009e26:	b096      	sub	sp, #88	; 0x58
 8009e28:	4614      	mov	r4, r2
 8009e2a:	461d      	mov	r5, r3
 8009e2c:	da08      	bge.n	8009e40 <__swhatbuf_r+0x24>
 8009e2e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009e32:	2200      	movs	r2, #0
 8009e34:	602a      	str	r2, [r5, #0]
 8009e36:	061a      	lsls	r2, r3, #24
 8009e38:	d410      	bmi.n	8009e5c <__swhatbuf_r+0x40>
 8009e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e3e:	e00e      	b.n	8009e5e <__swhatbuf_r+0x42>
 8009e40:	466a      	mov	r2, sp
 8009e42:	f000 f8fb 	bl	800a03c <_fstat_r>
 8009e46:	2800      	cmp	r0, #0
 8009e48:	dbf1      	blt.n	8009e2e <__swhatbuf_r+0x12>
 8009e4a:	9a01      	ldr	r2, [sp, #4]
 8009e4c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009e50:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009e54:	425a      	negs	r2, r3
 8009e56:	415a      	adcs	r2, r3
 8009e58:	602a      	str	r2, [r5, #0]
 8009e5a:	e7ee      	b.n	8009e3a <__swhatbuf_r+0x1e>
 8009e5c:	2340      	movs	r3, #64	; 0x40
 8009e5e:	2000      	movs	r0, #0
 8009e60:	6023      	str	r3, [r4, #0]
 8009e62:	b016      	add	sp, #88	; 0x58
 8009e64:	bd70      	pop	{r4, r5, r6, pc}
	...

08009e68 <__smakebuf_r>:
 8009e68:	898b      	ldrh	r3, [r1, #12]
 8009e6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e6c:	079d      	lsls	r5, r3, #30
 8009e6e:	4606      	mov	r6, r0
 8009e70:	460c      	mov	r4, r1
 8009e72:	d507      	bpl.n	8009e84 <__smakebuf_r+0x1c>
 8009e74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009e78:	6023      	str	r3, [r4, #0]
 8009e7a:	6123      	str	r3, [r4, #16]
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	6163      	str	r3, [r4, #20]
 8009e80:	b002      	add	sp, #8
 8009e82:	bd70      	pop	{r4, r5, r6, pc}
 8009e84:	ab01      	add	r3, sp, #4
 8009e86:	466a      	mov	r2, sp
 8009e88:	f7ff ffc8 	bl	8009e1c <__swhatbuf_r>
 8009e8c:	9900      	ldr	r1, [sp, #0]
 8009e8e:	4605      	mov	r5, r0
 8009e90:	4630      	mov	r0, r6
 8009e92:	f7ff fb07 	bl	80094a4 <_malloc_r>
 8009e96:	b948      	cbnz	r0, 8009eac <__smakebuf_r+0x44>
 8009e98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e9c:	059a      	lsls	r2, r3, #22
 8009e9e:	d4ef      	bmi.n	8009e80 <__smakebuf_r+0x18>
 8009ea0:	f023 0303 	bic.w	r3, r3, #3
 8009ea4:	f043 0302 	orr.w	r3, r3, #2
 8009ea8:	81a3      	strh	r3, [r4, #12]
 8009eaa:	e7e3      	b.n	8009e74 <__smakebuf_r+0xc>
 8009eac:	4b0d      	ldr	r3, [pc, #52]	; (8009ee4 <__smakebuf_r+0x7c>)
 8009eae:	62b3      	str	r3, [r6, #40]	; 0x28
 8009eb0:	89a3      	ldrh	r3, [r4, #12]
 8009eb2:	6020      	str	r0, [r4, #0]
 8009eb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009eb8:	81a3      	strh	r3, [r4, #12]
 8009eba:	9b00      	ldr	r3, [sp, #0]
 8009ebc:	6163      	str	r3, [r4, #20]
 8009ebe:	9b01      	ldr	r3, [sp, #4]
 8009ec0:	6120      	str	r0, [r4, #16]
 8009ec2:	b15b      	cbz	r3, 8009edc <__smakebuf_r+0x74>
 8009ec4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ec8:	4630      	mov	r0, r6
 8009eca:	f000 f8c9 	bl	800a060 <_isatty_r>
 8009ece:	b128      	cbz	r0, 8009edc <__smakebuf_r+0x74>
 8009ed0:	89a3      	ldrh	r3, [r4, #12]
 8009ed2:	f023 0303 	bic.w	r3, r3, #3
 8009ed6:	f043 0301 	orr.w	r3, r3, #1
 8009eda:	81a3      	strh	r3, [r4, #12]
 8009edc:	89a0      	ldrh	r0, [r4, #12]
 8009ede:	4305      	orrs	r5, r0
 8009ee0:	81a5      	strh	r5, [r4, #12]
 8009ee2:	e7cd      	b.n	8009e80 <__smakebuf_r+0x18>
 8009ee4:	08009c75 	.word	0x08009c75

08009ee8 <_raise_r>:
 8009ee8:	291f      	cmp	r1, #31
 8009eea:	b538      	push	{r3, r4, r5, lr}
 8009eec:	4604      	mov	r4, r0
 8009eee:	460d      	mov	r5, r1
 8009ef0:	d904      	bls.n	8009efc <_raise_r+0x14>
 8009ef2:	2316      	movs	r3, #22
 8009ef4:	6003      	str	r3, [r0, #0]
 8009ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8009efa:	bd38      	pop	{r3, r4, r5, pc}
 8009efc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009efe:	b112      	cbz	r2, 8009f06 <_raise_r+0x1e>
 8009f00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f04:	b94b      	cbnz	r3, 8009f1a <_raise_r+0x32>
 8009f06:	4620      	mov	r0, r4
 8009f08:	f000 f830 	bl	8009f6c <_getpid_r>
 8009f0c:	462a      	mov	r2, r5
 8009f0e:	4601      	mov	r1, r0
 8009f10:	4620      	mov	r0, r4
 8009f12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f16:	f000 b817 	b.w	8009f48 <_kill_r>
 8009f1a:	2b01      	cmp	r3, #1
 8009f1c:	d00a      	beq.n	8009f34 <_raise_r+0x4c>
 8009f1e:	1c59      	adds	r1, r3, #1
 8009f20:	d103      	bne.n	8009f2a <_raise_r+0x42>
 8009f22:	2316      	movs	r3, #22
 8009f24:	6003      	str	r3, [r0, #0]
 8009f26:	2001      	movs	r0, #1
 8009f28:	e7e7      	b.n	8009efa <_raise_r+0x12>
 8009f2a:	2400      	movs	r4, #0
 8009f2c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009f30:	4628      	mov	r0, r5
 8009f32:	4798      	blx	r3
 8009f34:	2000      	movs	r0, #0
 8009f36:	e7e0      	b.n	8009efa <_raise_r+0x12>

08009f38 <raise>:
 8009f38:	4b02      	ldr	r3, [pc, #8]	; (8009f44 <raise+0xc>)
 8009f3a:	4601      	mov	r1, r0
 8009f3c:	6818      	ldr	r0, [r3, #0]
 8009f3e:	f7ff bfd3 	b.w	8009ee8 <_raise_r>
 8009f42:	bf00      	nop
 8009f44:	2000000c 	.word	0x2000000c

08009f48 <_kill_r>:
 8009f48:	b538      	push	{r3, r4, r5, lr}
 8009f4a:	4d07      	ldr	r5, [pc, #28]	; (8009f68 <_kill_r+0x20>)
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	4604      	mov	r4, r0
 8009f50:	4608      	mov	r0, r1
 8009f52:	4611      	mov	r1, r2
 8009f54:	602b      	str	r3, [r5, #0]
 8009f56:	f7f7 fe8f 	bl	8001c78 <_kill>
 8009f5a:	1c43      	adds	r3, r0, #1
 8009f5c:	d102      	bne.n	8009f64 <_kill_r+0x1c>
 8009f5e:	682b      	ldr	r3, [r5, #0]
 8009f60:	b103      	cbz	r3, 8009f64 <_kill_r+0x1c>
 8009f62:	6023      	str	r3, [r4, #0]
 8009f64:	bd38      	pop	{r3, r4, r5, pc}
 8009f66:	bf00      	nop
 8009f68:	20000830 	.word	0x20000830

08009f6c <_getpid_r>:
 8009f6c:	f7f7 be7c 	b.w	8001c68 <_getpid>

08009f70 <__sread>:
 8009f70:	b510      	push	{r4, lr}
 8009f72:	460c      	mov	r4, r1
 8009f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f78:	f000 f894 	bl	800a0a4 <_read_r>
 8009f7c:	2800      	cmp	r0, #0
 8009f7e:	bfab      	itete	ge
 8009f80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009f82:	89a3      	ldrhlt	r3, [r4, #12]
 8009f84:	181b      	addge	r3, r3, r0
 8009f86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009f8a:	bfac      	ite	ge
 8009f8c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009f8e:	81a3      	strhlt	r3, [r4, #12]
 8009f90:	bd10      	pop	{r4, pc}

08009f92 <__swrite>:
 8009f92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f96:	461f      	mov	r7, r3
 8009f98:	898b      	ldrh	r3, [r1, #12]
 8009f9a:	05db      	lsls	r3, r3, #23
 8009f9c:	4605      	mov	r5, r0
 8009f9e:	460c      	mov	r4, r1
 8009fa0:	4616      	mov	r6, r2
 8009fa2:	d505      	bpl.n	8009fb0 <__swrite+0x1e>
 8009fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fa8:	2302      	movs	r3, #2
 8009faa:	2200      	movs	r2, #0
 8009fac:	f000 f868 	bl	800a080 <_lseek_r>
 8009fb0:	89a3      	ldrh	r3, [r4, #12]
 8009fb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fb6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009fba:	81a3      	strh	r3, [r4, #12]
 8009fbc:	4632      	mov	r2, r6
 8009fbe:	463b      	mov	r3, r7
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fc6:	f000 b817 	b.w	8009ff8 <_write_r>

08009fca <__sseek>:
 8009fca:	b510      	push	{r4, lr}
 8009fcc:	460c      	mov	r4, r1
 8009fce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fd2:	f000 f855 	bl	800a080 <_lseek_r>
 8009fd6:	1c43      	adds	r3, r0, #1
 8009fd8:	89a3      	ldrh	r3, [r4, #12]
 8009fda:	bf15      	itete	ne
 8009fdc:	6560      	strne	r0, [r4, #84]	; 0x54
 8009fde:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009fe2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009fe6:	81a3      	strheq	r3, [r4, #12]
 8009fe8:	bf18      	it	ne
 8009fea:	81a3      	strhne	r3, [r4, #12]
 8009fec:	bd10      	pop	{r4, pc}

08009fee <__sclose>:
 8009fee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ff2:	f000 b813 	b.w	800a01c <_close_r>
	...

08009ff8 <_write_r>:
 8009ff8:	b538      	push	{r3, r4, r5, lr}
 8009ffa:	4d07      	ldr	r5, [pc, #28]	; (800a018 <_write_r+0x20>)
 8009ffc:	4604      	mov	r4, r0
 8009ffe:	4608      	mov	r0, r1
 800a000:	4611      	mov	r1, r2
 800a002:	2200      	movs	r2, #0
 800a004:	602a      	str	r2, [r5, #0]
 800a006:	461a      	mov	r2, r3
 800a008:	f7f7 fe6d 	bl	8001ce6 <_write>
 800a00c:	1c43      	adds	r3, r0, #1
 800a00e:	d102      	bne.n	800a016 <_write_r+0x1e>
 800a010:	682b      	ldr	r3, [r5, #0]
 800a012:	b103      	cbz	r3, 800a016 <_write_r+0x1e>
 800a014:	6023      	str	r3, [r4, #0]
 800a016:	bd38      	pop	{r3, r4, r5, pc}
 800a018:	20000830 	.word	0x20000830

0800a01c <_close_r>:
 800a01c:	b538      	push	{r3, r4, r5, lr}
 800a01e:	4d06      	ldr	r5, [pc, #24]	; (800a038 <_close_r+0x1c>)
 800a020:	2300      	movs	r3, #0
 800a022:	4604      	mov	r4, r0
 800a024:	4608      	mov	r0, r1
 800a026:	602b      	str	r3, [r5, #0]
 800a028:	f7f7 fe79 	bl	8001d1e <_close>
 800a02c:	1c43      	adds	r3, r0, #1
 800a02e:	d102      	bne.n	800a036 <_close_r+0x1a>
 800a030:	682b      	ldr	r3, [r5, #0]
 800a032:	b103      	cbz	r3, 800a036 <_close_r+0x1a>
 800a034:	6023      	str	r3, [r4, #0]
 800a036:	bd38      	pop	{r3, r4, r5, pc}
 800a038:	20000830 	.word	0x20000830

0800a03c <_fstat_r>:
 800a03c:	b538      	push	{r3, r4, r5, lr}
 800a03e:	4d07      	ldr	r5, [pc, #28]	; (800a05c <_fstat_r+0x20>)
 800a040:	2300      	movs	r3, #0
 800a042:	4604      	mov	r4, r0
 800a044:	4608      	mov	r0, r1
 800a046:	4611      	mov	r1, r2
 800a048:	602b      	str	r3, [r5, #0]
 800a04a:	f7f7 fe74 	bl	8001d36 <_fstat>
 800a04e:	1c43      	adds	r3, r0, #1
 800a050:	d102      	bne.n	800a058 <_fstat_r+0x1c>
 800a052:	682b      	ldr	r3, [r5, #0]
 800a054:	b103      	cbz	r3, 800a058 <_fstat_r+0x1c>
 800a056:	6023      	str	r3, [r4, #0]
 800a058:	bd38      	pop	{r3, r4, r5, pc}
 800a05a:	bf00      	nop
 800a05c:	20000830 	.word	0x20000830

0800a060 <_isatty_r>:
 800a060:	b538      	push	{r3, r4, r5, lr}
 800a062:	4d06      	ldr	r5, [pc, #24]	; (800a07c <_isatty_r+0x1c>)
 800a064:	2300      	movs	r3, #0
 800a066:	4604      	mov	r4, r0
 800a068:	4608      	mov	r0, r1
 800a06a:	602b      	str	r3, [r5, #0]
 800a06c:	f7f7 fe73 	bl	8001d56 <_isatty>
 800a070:	1c43      	adds	r3, r0, #1
 800a072:	d102      	bne.n	800a07a <_isatty_r+0x1a>
 800a074:	682b      	ldr	r3, [r5, #0]
 800a076:	b103      	cbz	r3, 800a07a <_isatty_r+0x1a>
 800a078:	6023      	str	r3, [r4, #0]
 800a07a:	bd38      	pop	{r3, r4, r5, pc}
 800a07c:	20000830 	.word	0x20000830

0800a080 <_lseek_r>:
 800a080:	b538      	push	{r3, r4, r5, lr}
 800a082:	4d07      	ldr	r5, [pc, #28]	; (800a0a0 <_lseek_r+0x20>)
 800a084:	4604      	mov	r4, r0
 800a086:	4608      	mov	r0, r1
 800a088:	4611      	mov	r1, r2
 800a08a:	2200      	movs	r2, #0
 800a08c:	602a      	str	r2, [r5, #0]
 800a08e:	461a      	mov	r2, r3
 800a090:	f7f7 fe6c 	bl	8001d6c <_lseek>
 800a094:	1c43      	adds	r3, r0, #1
 800a096:	d102      	bne.n	800a09e <_lseek_r+0x1e>
 800a098:	682b      	ldr	r3, [r5, #0]
 800a09a:	b103      	cbz	r3, 800a09e <_lseek_r+0x1e>
 800a09c:	6023      	str	r3, [r4, #0]
 800a09e:	bd38      	pop	{r3, r4, r5, pc}
 800a0a0:	20000830 	.word	0x20000830

0800a0a4 <_read_r>:
 800a0a4:	b538      	push	{r3, r4, r5, lr}
 800a0a6:	4d07      	ldr	r5, [pc, #28]	; (800a0c4 <_read_r+0x20>)
 800a0a8:	4604      	mov	r4, r0
 800a0aa:	4608      	mov	r0, r1
 800a0ac:	4611      	mov	r1, r2
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	602a      	str	r2, [r5, #0]
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	f7f7 fdfa 	bl	8001cac <_read>
 800a0b8:	1c43      	adds	r3, r0, #1
 800a0ba:	d102      	bne.n	800a0c2 <_read_r+0x1e>
 800a0bc:	682b      	ldr	r3, [r5, #0]
 800a0be:	b103      	cbz	r3, 800a0c2 <_read_r+0x1e>
 800a0c0:	6023      	str	r3, [r4, #0]
 800a0c2:	bd38      	pop	{r3, r4, r5, pc}
 800a0c4:	20000830 	.word	0x20000830

0800a0c8 <_init>:
 800a0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ca:	bf00      	nop
 800a0cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0ce:	bc08      	pop	{r3}
 800a0d0:	469e      	mov	lr, r3
 800a0d2:	4770      	bx	lr

0800a0d4 <_fini>:
 800a0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0d6:	bf00      	nop
 800a0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0da:	bc08      	pop	{r3}
 800a0dc:	469e      	mov	lr, r3
 800a0de:	4770      	bx	lr
