#--- source.hlsl
RWStructuredBuffer<uint4> Out : register(u1);

[WaveSize(32)]
[numthreads(32, 1, 1)]
void main(uint3 threadID : SV_DispatchThreadID) {
  // We expect the first resulting uint's bitmask to be 
  // 0xBFFFFFFF
  Out[0] = WaveActiveBallot(threadID.x != 30);

  // We expect the first resulting uint's bitmask to be 
  // 0x0000FFFF  
  Out[1] = WaveActiveBallot(threadID.x < 16);

  // We expect the resulting uint4 to be 4 0x00000000's
  Out[2] = WaveActiveBallot(false);

  // We expect the first resulting uint's bitmask to be 
  // 0xAAAAAAAA
  Out[3] = WaveActiveBallot(threadID.x % 2 == 1);
}

//--- pipeline.yaml

---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
Buffers:  
  - Name: Out
    Format: UInt32
    Stride: 4
    FillSize: 64
  - Name: ExpectedOut
    Format: UInt32
    Stride: 4
    Data: [3221225471, 0, 0, 0, 65535, 0, 0, 0, 0, 0, 0, 0, 2863311530, 0, 0, 0]
Results:
  - Result: Test
    Rule: BufferExact
    Actual: Out
    Expected: ExpectedOut
DescriptorSets:
  - Resources:    
    - Name: Out
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# REQUIRES: WaveSize_32

# Bug: https://github.com/llvm/offload-test-suite/issues/688
# XFAIL: AMD && DirectX

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_6 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
