Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b3492fc8c5484458bba3b06a1624a9df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 36 elements ; expected 32 [H:/426/EGRE426-Labs/Lab3/project_1/project_1.srcs/sources_1/new/Register_file.vhd:57]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
