# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ipshared/ec67/hdl" --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ipshared/7698" --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/clk_wiz_0" --include "../../../../Lab7.gen/sources_1/ip/clk_wiz_0_1" \
"../../../../Lab7.gen/sources_1/ip/hdmi_tx_0_1/hdl/encode.v" \
"../../../../Lab7.gen/sources_1/ip/hdmi_tx_0_1/hdl/serdes_10_to_1.v" \
"../../../../Lab7.gen/sources_1/ip/hdmi_tx_0_1/hdl/srldelay.v" \
"../../../../Lab7.gen/sources_1/ip/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" \
"../../../../Lab7.gen/sources_1/ip/hdmi_tx_0_1/sim/hdmi_tx_0.v" \
"../../../../Lab7.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../Lab7.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ipshared/ec67/hdl" --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ipshared/7698" --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/clk_wiz_0" --include "../../../../Lab7.gen/sources_1/ip/clk_wiz_0_1" \
"../../../../../ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv" \
"../../../../Lab7.srcs/sources_1/imports/src/VGA_controller.sv" \
"../../../../Lab7.srcs/sources_1/imports/src/font_rom.sv" \
"../../../../Lab7.srcs/sources_1/imports/src/hdmi_text_controller_v1_0.sv" \
"../../../../Lab7.srcs/sources_1/imports/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../Lab7.srcs/sources_1/imports/7provide/hdmi_text_controller_v1_0_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
