<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7')">rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.65</td>
<td class="s7 cl rt"><a href="mod1547.html#Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1547.html#Cond" > 47.06</a></td>
<td class="s9 cl rt"><a href="mod1547.html#Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1547.html#Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1547.html#inst_tag_107549"  onclick="showContent('inst_tag_107549')">config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></td>
<td class="s6 cl rt"> 60.15</td>
<td class="s7 cl rt"><a href="mod1547.html#inst_tag_107549_Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1547.html#inst_tag_107549_Cond" > 47.06</a></td>
<td class="s5 cl rt"><a href="mod1547.html#inst_tag_107549_Toggle" > 59.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1547.html#inst_tag_107549_Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1547.html#inst_tag_107550"  onclick="showContent('inst_tag_107550')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></td>
<td class="s6 cl rt"> 68.65</td>
<td class="s7 cl rt"><a href="mod1547.html#inst_tag_107550_Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1547.html#inst_tag_107550_Cond" > 47.06</a></td>
<td class="s9 cl rt"><a href="mod1547.html#inst_tag_107550_Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1547.html#inst_tag_107550_Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_107549'>
<hr>
<a name="inst_tag_107549"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy43.html#tag_urg_inst_107549" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.15</td>
<td class="s7 cl rt"><a href="mod1547.html#inst_tag_107549_Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1547.html#inst_tag_107549_Cond" > 47.06</a></td>
<td class="s5 cl rt"><a href="mod1547.html#inst_tag_107549_Toggle" > 59.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1547.html#inst_tag_107549_Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.01</td>
<td class="s7 cl rt"> 76.74</td>
<td class="s4 cl rt"> 47.06</td>
<td class="s5 cl rt"> 57.98</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.02</td>
<td class="s8 cl rt"> 83.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 41.79</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.20</td>
<td class="wht cl rt"></td>
<td><a href="mod1834.html#inst_tag_148065" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1936.html#inst_tag_170973" id="tag_urg_inst_170973">uc55defb2b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod590.html#inst_tag_32217" id="tag_urg_inst_32217">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod591.html#inst_tag_32261" id="tag_urg_inst_32261">ud101</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69621" id="tag_urg_inst_69621">ud99</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_4.html#inst_tag_254149" id="tag_urg_inst_254149">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod287.html#inst_tag_16288" id="tag_urg_inst_16288">ursrsrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod287.html#inst_tag_16287" id="tag_urg_inst_16287">ursrsrg28</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_107550'>
<hr>
<a name="inst_tag_107550"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_107550" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.65</td>
<td class="s7 cl rt"><a href="mod1547.html#inst_tag_107550_Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1547.html#inst_tag_107550_Cond" > 47.06</a></td>
<td class="s9 cl rt"><a href="mod1547.html#inst_tag_107550_Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1547.html#inst_tag_107550_Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.52</td>
<td class="s7 cl rt"> 76.74</td>
<td class="s4 cl rt"> 47.06</td>
<td class="s8 cl rt"> 88.04</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.72</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.42</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.45</td>
<td class="wht cl rt"></td>
<td><a href="mod1256.html#inst_tag_76787" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1936.html#inst_tag_170975" id="tag_urg_inst_170975">uc55defb2b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod590.html#inst_tag_32219" id="tag_urg_inst_32219">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod591.html#inst_tag_32269" id="tag_urg_inst_32269">ud101</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69622" id="tag_urg_inst_69622">ud99</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_4.html#inst_tag_254204" id="tag_urg_inst_254204">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod287.html#inst_tag_16294" id="tag_urg_inst_16294">ursrsrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod287.html#inst_tag_16293" id="tag_urg_inst_16293">ursrsrg28</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1547.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>77</td><td>57</td><td>74.03</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120689</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120694</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120699</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120705</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>120722</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120776</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120783</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120788</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120794</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120802</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120807</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120813</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120819</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120825</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120831</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120837</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120843</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120849</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
120688                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120689     1/1          		if ( ! Sys_Clk_RstN )
120690     1/1          			Reg_Cmd &lt;= #1.0 ( 7'b0 );
120691     1/1          		else if ( CmdCe )
120692     <font color = "red">0/1     ==>  			Reg_Cmd &lt;= #1.0 ( CmdRx );</font>
                        MISSING_ELSE
120693                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120694     1/1          		if ( ! Sys_Clk_RstN )
120695     1/1          			First &lt;= #1.0 ( 1'b1 );
120696     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
120697     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
120698                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120699     1/1          		if ( ! Sys_Clk_RstN )
120700     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
120701     1/1          		else if ( StrmCe )
120702     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
120703                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t1 ud( .I( 1'b1 - Ratio ) , .O( StrmInc ) );
120704                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120705     1/1          		if ( ! Sys_Clk_RstN )
120706     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
120707     1/1          		else if ( CntEn )
120708     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + StrmInc );</font>
                        MISSING_ELSE
120709                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg28(
120710                  		.Clk( Sys_Clk )
120711                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120712                  	,	.Clk_En( Sys_Clk_En )
120713                  	,	.Clk_EnS( Sys_Clk_EnS )
120714                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120715                  	,	.Clk_RstN( Sys_Clk_RstN )
120716                  	,	.Clk_Tm( Sys_Clk_Tm )
120717                  	,	.O( Reg_Vld )
120718                  	,	.Reset( RegSel &amp; Tx_Req_Rdy )
120719                  	,	.Set( CntEn &amp; CntClr )
120720                  	);
120721                  	always @( Tx_Req_Rdy  or u_6dba  or u_8cbf ) begin
120722     1/1          		case ( u_6dba )
120723     <font color = "red">0/1     ==>  			2'b11 : Rx_Req_Rdy = u_8cbf ;</font>
120724     <font color = "red">0/1     ==>  			2'b10 : Rx_Req_Rdy = 1'b1 ;</font>
120725     <font color = "red">0/1     ==>  			2'b01 : Rx_Req_Rdy = 1'b0 ;</font>
120726     1/1          			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
                        MISSING_DEFAULT
120727                  		endcase
120728                  	end
120729                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
120730                  		.Clk( Sys_Clk )
120731                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120732                  	,	.Clk_En( Sys_Clk_En )
120733                  	,	.Clk_EnS( Sys_Clk_EnS )
120734                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120735                  	,	.Clk_RstN( Sys_Clk_RstN )
120736                  	,	.Clk_Tm( Sys_Clk_Tm )
120737                  	,	.O( PreStrm )
120738                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
120739                  	,	.Set( StrmCe )
120740                  	);
120741                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
120742                  		.Clk( Sys_Clk )
120743                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120744                  	,	.Clk_En( Sys_Clk_En )
120745                  	,	.Clk_EnS( Sys_Clk_EnS )
120746                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120747                  	,	.Clk_RstN( Sys_Clk_RstN )
120748                  	,	.Clk_Tm( Sys_Clk_Tm )
120749                  	,	.O( RegSel )
120750                  	,	.Reset( Tx_Req_Vld &amp; Tx_Req_Rdy &amp; Tx_Req_Last )
120751                  	,	.Set( CmdCe )
120752                  	);
120753                  	assign Sys_Pwr_Idle = ~ ( PreStrm | RegSel );
120754                  	assign Sys_Pwr_WakeUp = 1'b0;
120755                  	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
120756                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120757     1/1          		if ( ! Sys_Clk_RstN )
120758     1/1          			Reg_Addr &lt;= #1.0 ( 32'b0 );
120759     1/1          		else if ( CmdCe )
120760     <font color = "red">0/1     ==>  			Reg_Addr &lt;= #1.0 ( Rx_Req_Addr );</font>
                        MISSING_ELSE
120761                  	assign u_2393 = Rx_Req_Data;
120762                  	assign u_828c = u_2393 [63:32];
120763                  	assign upreStrm_AddrLsb = u_828c [18:12];
120764                  	assign StrmAddr = upreStrm_AddrLsb;
120765                  	assign MuxSel_0 = Mask &amp; Addr;
120766                  	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
120767                  	assign BeClr = RegSel &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
120768                  	assign DRegCeCom = CntEn &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
120769                  	assign DRegCe =
120770                  			{ 2 { DRegCeCom }  }
120771                  		&amp;	( Ratio ? { { 1 { u_c5 [1] } } , { 1 { u_c5 [0] } } } : { 2 { u_2156 }  } );
120772                  	assign Reg_Be = { RegBe1_0 , RegBe1_1 };
120773                  	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
120774                  	rsnoc_z_T_C_S_C_L_R_C_55defb2b_1 uc55defb2b( .I( StrmInc ) , .O( Mask ) );
120775                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120776     1/1          		if ( ! Sys_Clk_RstN )
120777     1/1          			Addr &lt;= #1.0 ( 1'b0 );
120778     1/1          		else if ( StrmCe )
120779     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [2] );</font>
                        MISSING_ELSE
120780                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud99( .O( u_2156 ) );
120781                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud101( .I( Cnt ) , .O( u_c5 ) );
120782                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120783     1/1          		if ( ! Sys_Clk_RstN )
120784     1/1          			RegBe1_0 &lt;= #1.0 ( 4'b0 );
120785     1/1          		else if ( DRegCe [0] | BeClr )
120786     <font color = "red">0/1     ==>  			RegBe1_0 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [0] ) }  } );</font>
                        MISSING_ELSE
120787                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120788     1/1          		if ( ! Sys_Clk_RstN )
120789     1/1          			RegBe1_1 &lt;= #1.0 ( 4'b0 );
120790     1/1          		else if ( DRegCe [1] | BeClr )
120791     <font color = "red">0/1     ==>  			RegBe1_1 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [1] ) }  } );</font>
                        MISSING_ELSE
120792                  	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
120793                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120794     1/1          		if ( ! Sys_Clk_RstN )
120795     1/1          			Reg_BurstType &lt;= #1.0 ( 1'b0 );
120796     1/1          		else if ( CmdCe )
120797     <font color = "red">0/1     ==>  			Reg_BurstType &lt;= #1.0 ( Rx_Req_BurstType );</font>
                        MISSING_ELSE
120798                  	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
120799                  	assign Reg_Data = { RegData1_0 , RegData1_1 };
120800                  	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
120801                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120802     1/1          		if ( ! Sys_Clk_RstN )
120803     1/1          			RegData1_0 &lt;= #1.0 ( 32'b0 );
120804     1/1          		else if ( DRegCe [0] )
120805     <font color = "red">0/1     ==>  			RegData1_0 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120806                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120807     1/1          		if ( ! Sys_Clk_RstN )
120808     1/1          			RegData1_1 &lt;= #1.0 ( 32'b0 );
120809     1/1          		else if ( DRegCe [1] )
120810     <font color = "red">0/1     ==>  			RegData1_1 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120811                  	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
120812                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120813     1/1          		if ( ! Sys_Clk_RstN )
120814     1/1          			Reg_Len1 &lt;= #1.0 ( 6'b0 );
120815     1/1          		else if ( CmdCe )
120816     <font color = "red">0/1     ==>  			Reg_Len1 &lt;= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );</font>
                        MISSING_ELSE
120817                  	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
120818                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120819     1/1          		if ( ! Sys_Clk_RstN )
120820     1/1          			Reg_Lock &lt;= #1.0 ( 1'b0 );
120821     1/1          		else if ( CmdCe )
120822     <font color = "red">0/1     ==>  			Reg_Lock &lt;= #1.0 ( Rx_Req_Lock );</font>
                        MISSING_ELSE
120823                  	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
120824                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120825     1/1          		if ( ! Sys_Clk_RstN )
120826     1/1          			Reg_Opc &lt;= #1.0 ( 3'b0 );
120827     1/1          		else if ( CmdCe )
120828     <font color = "red">0/1     ==>  			Reg_Opc &lt;= #1.0 ( Rx_Req_Opc );</font>
                        MISSING_ELSE
120829                  	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
120830                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120831     1/1          		if ( ! Sys_Clk_RstN )
120832     1/1          			Reg_SeqId &lt;= #1.0 ( 4'b0 );
120833     1/1          		else if ( CmdCe )
120834     <font color = "red">0/1     ==>  			Reg_SeqId &lt;= #1.0 ( Rx_Req_SeqId );</font>
                        MISSING_ELSE
120835                  	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
120836                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120837     1/1          		if ( ! Sys_Clk_RstN )
120838     1/1          			Reg_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
120839     1/1          		else if ( CmdCe )
120840     <font color = "red">0/1     ==>  			Reg_SeqUnOrdered &lt;= #1.0 ( Rx_Req_SeqUnOrdered );</font>
                        MISSING_ELSE
120841                  	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
120842                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120843     1/1          		if ( ! Sys_Clk_RstN )
120844     1/1          			Reg_SeqUnique &lt;= #1.0 ( 1'b0 );
120845     1/1          		else if ( CmdCe )
120846     <font color = "red">0/1     ==>  			Reg_SeqUnique &lt;= #1.0 ( Rx_Req_SeqUnique );</font>
                        MISSING_ELSE
120847                  	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
120848                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120849     1/1          		if ( ! Sys_Clk_RstN )
120850     1/1          			Reg_User &lt;= #1.0 ( 8'b0 );
120851     1/1          		else if ( CmdCe )
120852     <font color = "red">0/1     ==>  			Reg_User &lt;= #1.0 ( Rx_Req_User );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1547.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120683
 EXPRESSION (RegSel ? Reg_Vld : (((~Narrow) &amp; Rx_Req_Vld)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120685
 EXPRESSION (RegSel ? Reg_Last : Rx_Req_Last)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120687
 EXPRESSION (RegSel ? Reg_Cmd : CmdRx)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120755
 EXPRESSION (RegSel ? Reg_Addr : Rx_Req_Addr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120766
 EXPRESSION (MuxSel_0 ? Rx_Req_Be[3:0] : Rx_Req_Be[7:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120773
 EXPRESSION (RegSel ? Reg_Be : Rx_Req_Be)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120792
 EXPRESSION (RegSel ? Reg_BurstType : Rx_Req_BurstType)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120798
 EXPRESSION (MuxSel_0 ? Rx_Req_Data[31:0] : Rx_Req_Data[63:32])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120800
 EXPRESSION (RegSel ? Reg_Data : Rx_Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120811
 EXPRESSION (RegSel ? Reg_Len1 : Rx_Req_Len1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120816
 EXPRESSION (Ratio ? ({1'b0, Rx_Req_Len1[5:1]}) : Rx_Req_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120817
 EXPRESSION (RegSel ? Reg_Lock : Rx_Req_Lock)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120823
 EXPRESSION (RegSel ? Reg_Opc : Rx_Req_Opc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120829
 EXPRESSION (RegSel ? Reg_SeqId : Rx_Req_SeqId)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120835
 EXPRESSION (RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120841
 EXPRESSION (RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120847
 EXPRESSION (RegSel ? Reg_User : Rx_Req_User)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1547.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">24</td>
<td class="rt">60.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">576</td>
<td class="rt">540</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">270</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">270</td>
<td class="rt">93.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">24</td>
<td class="rt">60.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">576</td>
<td class="rt">540</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">270</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">270</td>
<td class="rt">93.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1547.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">92</td>
<td class="rt">55</td>
<td class="rt">59.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120683</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120685</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120687</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120755</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120766</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120773</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120792</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120800</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120811</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120817</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120823</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120829</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120835</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120841</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120847</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120689</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120694</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120699</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120705</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">120722</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120776</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120783</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120788</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120794</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120802</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120807</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120813</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120819</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120825</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120831</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120837</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120843</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120849</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120683     	assign Tx_Req_Vld = RegSel ? Reg_Vld : ~ Narrow & Rx_Req_Vld;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120685     	assign Tx_Req_Last = RegSel ? Reg_Last : Rx_Req_Last;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120687     	assign CmdTx = RegSel ? Reg_Cmd : CmdRx;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120755     	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120766     	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120773     	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120792     	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120798     	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120800     	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120811     	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120817     	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120823     	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120829     	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120835     	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
           	                                    <font color = "red">-1-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120841     	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120847     	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120689     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120690     			Reg_Cmd <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
120691     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120692     			Reg_Cmd <= #1.0 ( CmdRx );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120694     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120695     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
120696     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
120697     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120699     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120700     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120701     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120702     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120705     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120706     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120707     		else if ( CntEn )
           		     <font color = "red">-2-</font>  
120708     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + StrmInc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120722     		case ( u_6dba )
           		<font color = "red">-1-</font>  
120723     			2'b11 : Rx_Req_Rdy = u_8cbf ;
           <font color = "red">			==></font>
120724     			2'b10 : Rx_Req_Rdy = 1'b1 ;
           <font color = "red">			==></font>
120725     			2'b01 : Rx_Req_Rdy = 1'b0 ;
           <font color = "red">			==></font>
120726     			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120757     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120758     			Reg_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120759     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120760     			Reg_Addr <= #1.0 ( Rx_Req_Addr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120776     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120777     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120778     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120779     			Addr <= #1.0 ( StrmAddr [2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120783     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120784     			RegBe1_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120785     		else if ( DRegCe [0] | BeClr )
           		     <font color = "red">-2-</font>  
120786     			RegBe1_0 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [0] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120788     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120789     			RegBe1_1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120790     		else if ( DRegCe [1] | BeClr )
           		     <font color = "red">-2-</font>  
120791     			RegBe1_1 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [1] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120794     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120795     			Reg_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120796     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120797     			Reg_BurstType <= #1.0 ( Rx_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120802     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120803     			RegData1_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120804     		else if ( DRegCe [0] )
           		     <font color = "red">-2-</font>  
120805     			RegData1_0 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120807     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120808     			RegData1_1 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120809     		else if ( DRegCe [1] )
           		     <font color = "red">-2-</font>  
120810     			RegData1_1 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120813     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120814     			Reg_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
120815     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120816     			Reg_Len1 <= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120819     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120820     			Reg_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120821     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120822     			Reg_Lock <= #1.0 ( Rx_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120825     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120826     			Reg_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
120827     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120828     			Reg_Opc <= #1.0 ( Rx_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120831     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120832     			Reg_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120833     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120834     			Reg_SeqId <= #1.0 ( Rx_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120837     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120838     			Reg_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120839     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120840     			Reg_SeqUnOrdered <= #1.0 ( Rx_Req_SeqUnOrdered );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120843     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120844     			Reg_SeqUnique <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120845     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120846     			Reg_SeqUnique <= #1.0 ( Rx_Req_SeqUnique );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120849     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120850     			Reg_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
120851     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120852     			Reg_User <= #1.0 ( Rx_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_107549'>
<a name="inst_tag_107549_Line"></a>
<b>Line Coverage for Instance : <a href="mod1547.html#inst_tag_107549" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>77</td><td>57</td><td>74.03</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120689</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120694</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120699</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120705</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>120722</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120776</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120783</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120788</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120794</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120802</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120807</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120813</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120819</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120825</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120831</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120837</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120843</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120849</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
120688                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120689     1/1          		if ( ! Sys_Clk_RstN )
120690     1/1          			Reg_Cmd &lt;= #1.0 ( 7'b0 );
120691     1/1          		else if ( CmdCe )
120692     <font color = "red">0/1     ==>  			Reg_Cmd &lt;= #1.0 ( CmdRx );</font>
                        MISSING_ELSE
120693                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120694     1/1          		if ( ! Sys_Clk_RstN )
120695     1/1          			First &lt;= #1.0 ( 1'b1 );
120696     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
120697     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
120698                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120699     1/1          		if ( ! Sys_Clk_RstN )
120700     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
120701     1/1          		else if ( StrmCe )
120702     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
120703                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t1 ud( .I( 1'b1 - Ratio ) , .O( StrmInc ) );
120704                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120705     1/1          		if ( ! Sys_Clk_RstN )
120706     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
120707     1/1          		else if ( CntEn )
120708     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + StrmInc );</font>
                        MISSING_ELSE
120709                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg28(
120710                  		.Clk( Sys_Clk )
120711                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120712                  	,	.Clk_En( Sys_Clk_En )
120713                  	,	.Clk_EnS( Sys_Clk_EnS )
120714                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120715                  	,	.Clk_RstN( Sys_Clk_RstN )
120716                  	,	.Clk_Tm( Sys_Clk_Tm )
120717                  	,	.O( Reg_Vld )
120718                  	,	.Reset( RegSel &amp; Tx_Req_Rdy )
120719                  	,	.Set( CntEn &amp; CntClr )
120720                  	);
120721                  	always @( Tx_Req_Rdy  or u_6dba  or u_8cbf ) begin
120722     1/1          		case ( u_6dba )
120723     <font color = "red">0/1     ==>  			2'b11 : Rx_Req_Rdy = u_8cbf ;</font>
120724     <font color = "red">0/1     ==>  			2'b10 : Rx_Req_Rdy = 1'b1 ;</font>
120725     <font color = "red">0/1     ==>  			2'b01 : Rx_Req_Rdy = 1'b0 ;</font>
120726     1/1          			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
                        MISSING_DEFAULT
120727                  		endcase
120728                  	end
120729                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
120730                  		.Clk( Sys_Clk )
120731                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120732                  	,	.Clk_En( Sys_Clk_En )
120733                  	,	.Clk_EnS( Sys_Clk_EnS )
120734                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120735                  	,	.Clk_RstN( Sys_Clk_RstN )
120736                  	,	.Clk_Tm( Sys_Clk_Tm )
120737                  	,	.O( PreStrm )
120738                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
120739                  	,	.Set( StrmCe )
120740                  	);
120741                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
120742                  		.Clk( Sys_Clk )
120743                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120744                  	,	.Clk_En( Sys_Clk_En )
120745                  	,	.Clk_EnS( Sys_Clk_EnS )
120746                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120747                  	,	.Clk_RstN( Sys_Clk_RstN )
120748                  	,	.Clk_Tm( Sys_Clk_Tm )
120749                  	,	.O( RegSel )
120750                  	,	.Reset( Tx_Req_Vld &amp; Tx_Req_Rdy &amp; Tx_Req_Last )
120751                  	,	.Set( CmdCe )
120752                  	);
120753                  	assign Sys_Pwr_Idle = ~ ( PreStrm | RegSel );
120754                  	assign Sys_Pwr_WakeUp = 1'b0;
120755                  	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
120756                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120757     1/1          		if ( ! Sys_Clk_RstN )
120758     1/1          			Reg_Addr &lt;= #1.0 ( 32'b0 );
120759     1/1          		else if ( CmdCe )
120760     <font color = "red">0/1     ==>  			Reg_Addr &lt;= #1.0 ( Rx_Req_Addr );</font>
                        MISSING_ELSE
120761                  	assign u_2393 = Rx_Req_Data;
120762                  	assign u_828c = u_2393 [63:32];
120763                  	assign upreStrm_AddrLsb = u_828c [18:12];
120764                  	assign StrmAddr = upreStrm_AddrLsb;
120765                  	assign MuxSel_0 = Mask &amp; Addr;
120766                  	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
120767                  	assign BeClr = RegSel &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
120768                  	assign DRegCeCom = CntEn &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
120769                  	assign DRegCe =
120770                  			{ 2 { DRegCeCom }  }
120771                  		&amp;	( Ratio ? { { 1 { u_c5 [1] } } , { 1 { u_c5 [0] } } } : { 2 { u_2156 }  } );
120772                  	assign Reg_Be = { RegBe1_0 , RegBe1_1 };
120773                  	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
120774                  	rsnoc_z_T_C_S_C_L_R_C_55defb2b_1 uc55defb2b( .I( StrmInc ) , .O( Mask ) );
120775                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120776     1/1          		if ( ! Sys_Clk_RstN )
120777     1/1          			Addr &lt;= #1.0 ( 1'b0 );
120778     1/1          		else if ( StrmCe )
120779     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [2] );</font>
                        MISSING_ELSE
120780                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud99( .O( u_2156 ) );
120781                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud101( .I( Cnt ) , .O( u_c5 ) );
120782                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120783     1/1          		if ( ! Sys_Clk_RstN )
120784     1/1          			RegBe1_0 &lt;= #1.0 ( 4'b0 );
120785     1/1          		else if ( DRegCe [0] | BeClr )
120786     <font color = "red">0/1     ==>  			RegBe1_0 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [0] ) }  } );</font>
                        MISSING_ELSE
120787                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120788     1/1          		if ( ! Sys_Clk_RstN )
120789     1/1          			RegBe1_1 &lt;= #1.0 ( 4'b0 );
120790     1/1          		else if ( DRegCe [1] | BeClr )
120791     <font color = "red">0/1     ==>  			RegBe1_1 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [1] ) }  } );</font>
                        MISSING_ELSE
120792                  	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
120793                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120794     1/1          		if ( ! Sys_Clk_RstN )
120795     1/1          			Reg_BurstType &lt;= #1.0 ( 1'b0 );
120796     1/1          		else if ( CmdCe )
120797     <font color = "red">0/1     ==>  			Reg_BurstType &lt;= #1.0 ( Rx_Req_BurstType );</font>
                        MISSING_ELSE
120798                  	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
120799                  	assign Reg_Data = { RegData1_0 , RegData1_1 };
120800                  	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
120801                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120802     1/1          		if ( ! Sys_Clk_RstN )
120803     1/1          			RegData1_0 &lt;= #1.0 ( 32'b0 );
120804     1/1          		else if ( DRegCe [0] )
120805     <font color = "red">0/1     ==>  			RegData1_0 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120806                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120807     1/1          		if ( ! Sys_Clk_RstN )
120808     1/1          			RegData1_1 &lt;= #1.0 ( 32'b0 );
120809     1/1          		else if ( DRegCe [1] )
120810     <font color = "red">0/1     ==>  			RegData1_1 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120811                  	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
120812                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120813     1/1          		if ( ! Sys_Clk_RstN )
120814     1/1          			Reg_Len1 &lt;= #1.0 ( 6'b0 );
120815     1/1          		else if ( CmdCe )
120816     <font color = "red">0/1     ==>  			Reg_Len1 &lt;= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );</font>
                        MISSING_ELSE
120817                  	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
120818                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120819     1/1          		if ( ! Sys_Clk_RstN )
120820     1/1          			Reg_Lock &lt;= #1.0 ( 1'b0 );
120821     1/1          		else if ( CmdCe )
120822     <font color = "red">0/1     ==>  			Reg_Lock &lt;= #1.0 ( Rx_Req_Lock );</font>
                        MISSING_ELSE
120823                  	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
120824                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120825     1/1          		if ( ! Sys_Clk_RstN )
120826     1/1          			Reg_Opc &lt;= #1.0 ( 3'b0 );
120827     1/1          		else if ( CmdCe )
120828     <font color = "red">0/1     ==>  			Reg_Opc &lt;= #1.0 ( Rx_Req_Opc );</font>
                        MISSING_ELSE
120829                  	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
120830                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120831     1/1          		if ( ! Sys_Clk_RstN )
120832     1/1          			Reg_SeqId &lt;= #1.0 ( 4'b0 );
120833     1/1          		else if ( CmdCe )
120834     <font color = "red">0/1     ==>  			Reg_SeqId &lt;= #1.0 ( Rx_Req_SeqId );</font>
                        MISSING_ELSE
120835                  	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
120836                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120837     1/1          		if ( ! Sys_Clk_RstN )
120838     1/1          			Reg_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
120839     1/1          		else if ( CmdCe )
120840     <font color = "red">0/1     ==>  			Reg_SeqUnOrdered &lt;= #1.0 ( Rx_Req_SeqUnOrdered );</font>
                        MISSING_ELSE
120841                  	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
120842                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120843     1/1          		if ( ! Sys_Clk_RstN )
120844     1/1          			Reg_SeqUnique &lt;= #1.0 ( 1'b0 );
120845     1/1          		else if ( CmdCe )
120846     <font color = "red">0/1     ==>  			Reg_SeqUnique &lt;= #1.0 ( Rx_Req_SeqUnique );</font>
                        MISSING_ELSE
120847                  	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
120848                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120849     1/1          		if ( ! Sys_Clk_RstN )
120850     1/1          			Reg_User &lt;= #1.0 ( 8'b0 );
120851     1/1          		else if ( CmdCe )
120852     <font color = "red">0/1     ==>  			Reg_User &lt;= #1.0 ( Rx_Req_User );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_107549_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1547.html#inst_tag_107549" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120683
 EXPRESSION (RegSel ? Reg_Vld : (((~Narrow) &amp; Rx_Req_Vld)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120685
 EXPRESSION (RegSel ? Reg_Last : Rx_Req_Last)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120687
 EXPRESSION (RegSel ? Reg_Cmd : CmdRx)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120755
 EXPRESSION (RegSel ? Reg_Addr : Rx_Req_Addr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120766
 EXPRESSION (MuxSel_0 ? Rx_Req_Be[3:0] : Rx_Req_Be[7:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120773
 EXPRESSION (RegSel ? Reg_Be : Rx_Req_Be)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120792
 EXPRESSION (RegSel ? Reg_BurstType : Rx_Req_BurstType)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120798
 EXPRESSION (MuxSel_0 ? Rx_Req_Data[31:0] : Rx_Req_Data[63:32])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120800
 EXPRESSION (RegSel ? Reg_Data : Rx_Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120811
 EXPRESSION (RegSel ? Reg_Len1 : Rx_Req_Len1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120816
 EXPRESSION (Ratio ? ({1'b0, Rx_Req_Len1[5:1]}) : Rx_Req_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120817
 EXPRESSION (RegSel ? Reg_Lock : Rx_Req_Lock)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120823
 EXPRESSION (RegSel ? Reg_Opc : Rx_Req_Opc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120829
 EXPRESSION (RegSel ? Reg_SeqId : Rx_Req_SeqId)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120835
 EXPRESSION (RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120841
 EXPRESSION (RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120847
 EXPRESSION (RegSel ? Reg_User : Rx_Req_User)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_107549_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1547.html#inst_tag_107549" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">12</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">576</td>
<td class="rt">344</td>
<td class="rt">59.72 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">190</td>
<td class="rt">65.97 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">154</td>
<td class="rt">53.47 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">12</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">576</td>
<td class="rt">344</td>
<td class="rt">59.72 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">190</td>
<td class="rt">65.97 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">154</td>
<td class="rt">53.47 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[12:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[8:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[21:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[24:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[53:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[56:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[12:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[8:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[21:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[24:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[53:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[56:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_107549_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1547.html#inst_tag_107549" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">92</td>
<td class="rt">55</td>
<td class="rt">59.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120683</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120685</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120687</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120755</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120766</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120773</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120792</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120800</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120811</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120817</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120823</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120829</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120835</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120841</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120847</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120689</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120694</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120699</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120705</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">120722</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120776</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120783</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120788</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120794</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120802</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120807</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120813</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120819</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120825</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120831</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120837</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120843</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120849</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120683     	assign Tx_Req_Vld = RegSel ? Reg_Vld : ~ Narrow & Rx_Req_Vld;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120685     	assign Tx_Req_Last = RegSel ? Reg_Last : Rx_Req_Last;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120687     	assign CmdTx = RegSel ? Reg_Cmd : CmdRx;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120755     	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120766     	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120773     	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120792     	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120798     	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120800     	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120811     	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120817     	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120823     	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120829     	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120835     	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
           	                                    <font color = "red">-1-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120841     	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120847     	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120689     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120690     			Reg_Cmd <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
120691     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120692     			Reg_Cmd <= #1.0 ( CmdRx );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120694     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120695     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
120696     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
120697     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120699     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120700     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120701     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120702     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120705     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120706     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120707     		else if ( CntEn )
           		     <font color = "red">-2-</font>  
120708     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + StrmInc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120722     		case ( u_6dba )
           		<font color = "red">-1-</font>  
120723     			2'b11 : Rx_Req_Rdy = u_8cbf ;
           <font color = "red">			==></font>
120724     			2'b10 : Rx_Req_Rdy = 1'b1 ;
           <font color = "red">			==></font>
120725     			2'b01 : Rx_Req_Rdy = 1'b0 ;
           <font color = "red">			==></font>
120726     			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120757     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120758     			Reg_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120759     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120760     			Reg_Addr <= #1.0 ( Rx_Req_Addr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120776     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120777     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120778     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120779     			Addr <= #1.0 ( StrmAddr [2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120783     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120784     			RegBe1_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120785     		else if ( DRegCe [0] | BeClr )
           		     <font color = "red">-2-</font>  
120786     			RegBe1_0 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [0] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120788     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120789     			RegBe1_1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120790     		else if ( DRegCe [1] | BeClr )
           		     <font color = "red">-2-</font>  
120791     			RegBe1_1 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [1] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120794     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120795     			Reg_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120796     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120797     			Reg_BurstType <= #1.0 ( Rx_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120802     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120803     			RegData1_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120804     		else if ( DRegCe [0] )
           		     <font color = "red">-2-</font>  
120805     			RegData1_0 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120807     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120808     			RegData1_1 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120809     		else if ( DRegCe [1] )
           		     <font color = "red">-2-</font>  
120810     			RegData1_1 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120813     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120814     			Reg_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
120815     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120816     			Reg_Len1 <= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120819     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120820     			Reg_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120821     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120822     			Reg_Lock <= #1.0 ( Rx_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120825     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120826     			Reg_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
120827     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120828     			Reg_Opc <= #1.0 ( Rx_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120831     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120832     			Reg_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120833     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120834     			Reg_SeqId <= #1.0 ( Rx_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120837     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120838     			Reg_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120839     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120840     			Reg_SeqUnOrdered <= #1.0 ( Rx_Req_SeqUnOrdered );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120843     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120844     			Reg_SeqUnique <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120845     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120846     			Reg_SeqUnique <= #1.0 ( Rx_Req_SeqUnique );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120849     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120850     			Reg_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
120851     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120852     			Reg_User <= #1.0 ( Rx_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_107550'>
<a name="inst_tag_107550_Line"></a>
<b>Line Coverage for Instance : <a href="mod1547.html#inst_tag_107550" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>77</td><td>57</td><td>74.03</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120689</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120694</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120699</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120705</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>120722</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120776</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120783</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120788</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120794</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120802</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120807</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120813</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120819</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120825</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120831</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120837</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120843</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120849</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
120688                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120689     1/1          		if ( ! Sys_Clk_RstN )
120690     1/1          			Reg_Cmd &lt;= #1.0 ( 7'b0 );
120691     1/1          		else if ( CmdCe )
120692     <font color = "red">0/1     ==>  			Reg_Cmd &lt;= #1.0 ( CmdRx );</font>
                        MISSING_ELSE
120693                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120694     1/1          		if ( ! Sys_Clk_RstN )
120695     1/1          			First &lt;= #1.0 ( 1'b1 );
120696     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
120697     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
120698                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120699     1/1          		if ( ! Sys_Clk_RstN )
120700     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
120701     1/1          		else if ( StrmCe )
120702     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
120703                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t1 ud( .I( 1'b1 - Ratio ) , .O( StrmInc ) );
120704                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120705     1/1          		if ( ! Sys_Clk_RstN )
120706     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
120707     1/1          		else if ( CntEn )
120708     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + StrmInc );</font>
                        MISSING_ELSE
120709                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg28(
120710                  		.Clk( Sys_Clk )
120711                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120712                  	,	.Clk_En( Sys_Clk_En )
120713                  	,	.Clk_EnS( Sys_Clk_EnS )
120714                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120715                  	,	.Clk_RstN( Sys_Clk_RstN )
120716                  	,	.Clk_Tm( Sys_Clk_Tm )
120717                  	,	.O( Reg_Vld )
120718                  	,	.Reset( RegSel &amp; Tx_Req_Rdy )
120719                  	,	.Set( CntEn &amp; CntClr )
120720                  	);
120721                  	always @( Tx_Req_Rdy  or u_6dba  or u_8cbf ) begin
120722     1/1          		case ( u_6dba )
120723     <font color = "red">0/1     ==>  			2'b11 : Rx_Req_Rdy = u_8cbf ;</font>
120724     <font color = "red">0/1     ==>  			2'b10 : Rx_Req_Rdy = 1'b1 ;</font>
120725     <font color = "red">0/1     ==>  			2'b01 : Rx_Req_Rdy = 1'b0 ;</font>
120726     1/1          			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
                        MISSING_DEFAULT
120727                  		endcase
120728                  	end
120729                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
120730                  		.Clk( Sys_Clk )
120731                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120732                  	,	.Clk_En( Sys_Clk_En )
120733                  	,	.Clk_EnS( Sys_Clk_EnS )
120734                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120735                  	,	.Clk_RstN( Sys_Clk_RstN )
120736                  	,	.Clk_Tm( Sys_Clk_Tm )
120737                  	,	.O( PreStrm )
120738                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
120739                  	,	.Set( StrmCe )
120740                  	);
120741                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
120742                  		.Clk( Sys_Clk )
120743                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120744                  	,	.Clk_En( Sys_Clk_En )
120745                  	,	.Clk_EnS( Sys_Clk_EnS )
120746                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120747                  	,	.Clk_RstN( Sys_Clk_RstN )
120748                  	,	.Clk_Tm( Sys_Clk_Tm )
120749                  	,	.O( RegSel )
120750                  	,	.Reset( Tx_Req_Vld &amp; Tx_Req_Rdy &amp; Tx_Req_Last )
120751                  	,	.Set( CmdCe )
120752                  	);
120753                  	assign Sys_Pwr_Idle = ~ ( PreStrm | RegSel );
120754                  	assign Sys_Pwr_WakeUp = 1'b0;
120755                  	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
120756                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120757     1/1          		if ( ! Sys_Clk_RstN )
120758     1/1          			Reg_Addr &lt;= #1.0 ( 32'b0 );
120759     1/1          		else if ( CmdCe )
120760     <font color = "red">0/1     ==>  			Reg_Addr &lt;= #1.0 ( Rx_Req_Addr );</font>
                        MISSING_ELSE
120761                  	assign u_2393 = Rx_Req_Data;
120762                  	assign u_828c = u_2393 [63:32];
120763                  	assign upreStrm_AddrLsb = u_828c [18:12];
120764                  	assign StrmAddr = upreStrm_AddrLsb;
120765                  	assign MuxSel_0 = Mask &amp; Addr;
120766                  	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
120767                  	assign BeClr = RegSel &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
120768                  	assign DRegCeCom = CntEn &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
120769                  	assign DRegCe =
120770                  			{ 2 { DRegCeCom }  }
120771                  		&amp;	( Ratio ? { { 1 { u_c5 [1] } } , { 1 { u_c5 [0] } } } : { 2 { u_2156 }  } );
120772                  	assign Reg_Be = { RegBe1_0 , RegBe1_1 };
120773                  	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
120774                  	rsnoc_z_T_C_S_C_L_R_C_55defb2b_1 uc55defb2b( .I( StrmInc ) , .O( Mask ) );
120775                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120776     1/1          		if ( ! Sys_Clk_RstN )
120777     1/1          			Addr &lt;= #1.0 ( 1'b0 );
120778     1/1          		else if ( StrmCe )
120779     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [2] );</font>
                        MISSING_ELSE
120780                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud99( .O( u_2156 ) );
120781                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud101( .I( Cnt ) , .O( u_c5 ) );
120782                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120783     1/1          		if ( ! Sys_Clk_RstN )
120784     1/1          			RegBe1_0 &lt;= #1.0 ( 4'b0 );
120785     1/1          		else if ( DRegCe [0] | BeClr )
120786     <font color = "red">0/1     ==>  			RegBe1_0 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [0] ) }  } );</font>
                        MISSING_ELSE
120787                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120788     1/1          		if ( ! Sys_Clk_RstN )
120789     1/1          			RegBe1_1 &lt;= #1.0 ( 4'b0 );
120790     1/1          		else if ( DRegCe [1] | BeClr )
120791     <font color = "red">0/1     ==>  			RegBe1_1 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [1] ) }  } );</font>
                        MISSING_ELSE
120792                  	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
120793                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120794     1/1          		if ( ! Sys_Clk_RstN )
120795     1/1          			Reg_BurstType &lt;= #1.0 ( 1'b0 );
120796     1/1          		else if ( CmdCe )
120797     <font color = "red">0/1     ==>  			Reg_BurstType &lt;= #1.0 ( Rx_Req_BurstType );</font>
                        MISSING_ELSE
120798                  	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
120799                  	assign Reg_Data = { RegData1_0 , RegData1_1 };
120800                  	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
120801                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120802     1/1          		if ( ! Sys_Clk_RstN )
120803     1/1          			RegData1_0 &lt;= #1.0 ( 32'b0 );
120804     1/1          		else if ( DRegCe [0] )
120805     <font color = "red">0/1     ==>  			RegData1_0 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120806                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120807     1/1          		if ( ! Sys_Clk_RstN )
120808     1/1          			RegData1_1 &lt;= #1.0 ( 32'b0 );
120809     1/1          		else if ( DRegCe [1] )
120810     <font color = "red">0/1     ==>  			RegData1_1 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120811                  	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
120812                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120813     1/1          		if ( ! Sys_Clk_RstN )
120814     1/1          			Reg_Len1 &lt;= #1.0 ( 6'b0 );
120815     1/1          		else if ( CmdCe )
120816     <font color = "red">0/1     ==>  			Reg_Len1 &lt;= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );</font>
                        MISSING_ELSE
120817                  	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
120818                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120819     1/1          		if ( ! Sys_Clk_RstN )
120820     1/1          			Reg_Lock &lt;= #1.0 ( 1'b0 );
120821     1/1          		else if ( CmdCe )
120822     <font color = "red">0/1     ==>  			Reg_Lock &lt;= #1.0 ( Rx_Req_Lock );</font>
                        MISSING_ELSE
120823                  	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
120824                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120825     1/1          		if ( ! Sys_Clk_RstN )
120826     1/1          			Reg_Opc &lt;= #1.0 ( 3'b0 );
120827     1/1          		else if ( CmdCe )
120828     <font color = "red">0/1     ==>  			Reg_Opc &lt;= #1.0 ( Rx_Req_Opc );</font>
                        MISSING_ELSE
120829                  	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
120830                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120831     1/1          		if ( ! Sys_Clk_RstN )
120832     1/1          			Reg_SeqId &lt;= #1.0 ( 4'b0 );
120833     1/1          		else if ( CmdCe )
120834     <font color = "red">0/1     ==>  			Reg_SeqId &lt;= #1.0 ( Rx_Req_SeqId );</font>
                        MISSING_ELSE
120835                  	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
120836                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120837     1/1          		if ( ! Sys_Clk_RstN )
120838     1/1          			Reg_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
120839     1/1          		else if ( CmdCe )
120840     <font color = "red">0/1     ==>  			Reg_SeqUnOrdered &lt;= #1.0 ( Rx_Req_SeqUnOrdered );</font>
                        MISSING_ELSE
120841                  	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
120842                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120843     1/1          		if ( ! Sys_Clk_RstN )
120844     1/1          			Reg_SeqUnique &lt;= #1.0 ( 1'b0 );
120845     1/1          		else if ( CmdCe )
120846     <font color = "red">0/1     ==>  			Reg_SeqUnique &lt;= #1.0 ( Rx_Req_SeqUnique );</font>
                        MISSING_ELSE
120847                  	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
120848                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120849     1/1          		if ( ! Sys_Clk_RstN )
120850     1/1          			Reg_User &lt;= #1.0 ( 8'b0 );
120851     1/1          		else if ( CmdCe )
120852     <font color = "red">0/1     ==>  			Reg_User &lt;= #1.0 ( Rx_Req_User );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_107550_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1547.html#inst_tag_107550" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120683
 EXPRESSION (RegSel ? Reg_Vld : (((~Narrow) &amp; Rx_Req_Vld)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120685
 EXPRESSION (RegSel ? Reg_Last : Rx_Req_Last)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120687
 EXPRESSION (RegSel ? Reg_Cmd : CmdRx)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120755
 EXPRESSION (RegSel ? Reg_Addr : Rx_Req_Addr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120766
 EXPRESSION (MuxSel_0 ? Rx_Req_Be[3:0] : Rx_Req_Be[7:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120773
 EXPRESSION (RegSel ? Reg_Be : Rx_Req_Be)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120792
 EXPRESSION (RegSel ? Reg_BurstType : Rx_Req_BurstType)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120798
 EXPRESSION (MuxSel_0 ? Rx_Req_Data[31:0] : Rx_Req_Data[63:32])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120800
 EXPRESSION (RegSel ? Reg_Data : Rx_Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120811
 EXPRESSION (RegSel ? Reg_Len1 : Rx_Req_Len1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120816
 EXPRESSION (Ratio ? ({1'b0, Rx_Req_Len1[5:1]}) : Rx_Req_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120817
 EXPRESSION (RegSel ? Reg_Lock : Rx_Req_Lock)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120823
 EXPRESSION (RegSel ? Reg_Opc : Rx_Req_Opc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120829
 EXPRESSION (RegSel ? Reg_SeqId : Rx_Req_SeqId)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120835
 EXPRESSION (RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120841
 EXPRESSION (RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120847
 EXPRESSION (RegSel ? Reg_User : Rx_Req_User)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_107550_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1547.html#inst_tag_107550" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">24</td>
<td class="rt">60.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">576</td>
<td class="rt">540</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">270</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">270</td>
<td class="rt">93.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">24</td>
<td class="rt">60.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">576</td>
<td class="rt">540</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">270</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">270</td>
<td class="rt">93.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_107550_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1547.html#inst_tag_107550" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">92</td>
<td class="rt">55</td>
<td class="rt">59.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120683</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120685</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120687</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120755</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120766</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120773</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120792</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120800</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120811</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120817</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120823</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120829</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120835</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120841</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120847</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120689</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120694</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120699</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120705</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">120722</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120776</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120783</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120788</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120794</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120802</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120807</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120813</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120819</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120825</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120831</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120837</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120843</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120849</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120683     	assign Tx_Req_Vld = RegSel ? Reg_Vld : ~ Narrow & Rx_Req_Vld;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120685     	assign Tx_Req_Last = RegSel ? Reg_Last : Rx_Req_Last;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120687     	assign CmdTx = RegSel ? Reg_Cmd : CmdRx;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120755     	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120766     	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120773     	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120792     	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120798     	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120800     	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120811     	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120817     	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120823     	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120829     	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120835     	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
           	                                    <font color = "red">-1-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120841     	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120847     	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120689     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120690     			Reg_Cmd <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
120691     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120692     			Reg_Cmd <= #1.0 ( CmdRx );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120694     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120695     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
120696     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
120697     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120699     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120700     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120701     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120702     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120705     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120706     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120707     		else if ( CntEn )
           		     <font color = "red">-2-</font>  
120708     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + StrmInc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120722     		case ( u_6dba )
           		<font color = "red">-1-</font>  
120723     			2'b11 : Rx_Req_Rdy = u_8cbf ;
           <font color = "red">			==></font>
120724     			2'b10 : Rx_Req_Rdy = 1'b1 ;
           <font color = "red">			==></font>
120725     			2'b01 : Rx_Req_Rdy = 1'b0 ;
           <font color = "red">			==></font>
120726     			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120757     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120758     			Reg_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120759     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120760     			Reg_Addr <= #1.0 ( Rx_Req_Addr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120776     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120777     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120778     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120779     			Addr <= #1.0 ( StrmAddr [2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120783     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120784     			RegBe1_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120785     		else if ( DRegCe [0] | BeClr )
           		     <font color = "red">-2-</font>  
120786     			RegBe1_0 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [0] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120788     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120789     			RegBe1_1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120790     		else if ( DRegCe [1] | BeClr )
           		     <font color = "red">-2-</font>  
120791     			RegBe1_1 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [1] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120794     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120795     			Reg_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120796     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120797     			Reg_BurstType <= #1.0 ( Rx_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120802     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120803     			RegData1_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120804     		else if ( DRegCe [0] )
           		     <font color = "red">-2-</font>  
120805     			RegData1_0 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120807     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120808     			RegData1_1 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120809     		else if ( DRegCe [1] )
           		     <font color = "red">-2-</font>  
120810     			RegData1_1 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120813     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120814     			Reg_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
120815     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120816     			Reg_Len1 <= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120819     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120820     			Reg_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120821     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120822     			Reg_Lock <= #1.0 ( Rx_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120825     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120826     			Reg_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
120827     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120828     			Reg_Opc <= #1.0 ( Rx_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120831     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120832     			Reg_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120833     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120834     			Reg_SeqId <= #1.0 ( Rx_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120837     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120838     			Reg_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120839     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120840     			Reg_SeqUnOrdered <= #1.0 ( Rx_Req_SeqUnOrdered );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120843     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120844     			Reg_SeqUnique <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120845     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120846     			Reg_SeqUnique <= #1.0 ( Rx_Req_SeqUnique );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120849     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120850     			Reg_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
120851     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120852     			Reg_User <= #1.0 ( Rx_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_107549">
    <li>
      <a href="#inst_tag_107549_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_107549_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_107549_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_107549_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_107550">
    <li>
      <a href="#inst_tag_107550_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_107550_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_107550_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_107550_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
