
// Verilog for Logic_gates for beginner level 

module logic_gates(a,b,yo,y1,y2,y3,y4,y5,y6);
  input a,b;
  output yo,y1,y2,y3,y4,y5,y6;
  
  assign yo =~a;
  assign y1=a&b;
  assign y2=a|b;
  assign y3=~(a&b);
  assign y4=~(a|b);
  assign y5=a^b;
  assign y6=~a^b;
  
endmodule
