// Seed: 2303071627
module module_0 (
    input supply1 id_0
);
  wire id_2 = id_2;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input uwire id_2,
    output wire id_3,
    output supply0 id_4,
    output wand id_5,
    output wire id_6,
    input uwire id_7,
    input tri0 id_8,
    output wor id_9,
    input logic id_10
);
  if (-1) wire id_12;
  localparam id_13 = -1;
  generate
    always begin : LABEL_0
      if (id_10) id_0 <= id_10;
    end
    localparam id_14 = 1;
  endgenerate
  module_0 modCall_1 (id_8);
endmodule
