#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Apr  4 18:48:36 2025
# Process ID: 1211615
# Current directory: /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/FPGA
# Command line: vivado
# Log file: /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/FPGA/vivado.log
# Journal file: /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/FPGA/vivado.jou
# Running On        :rc
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.2 LTS
# Processor Detail  :Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
# CPU Frequency     :4695.996 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33507 MB
# Swap memory       :2147 MB
# Total Virtual     :35655 MB
# Available Virtual :19297 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project RV32G_Core /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/FPGA/RV32G_Core -part xc7vx485tffg1761-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
add_files -norecurse /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v
update_compile_order -fileset sources_1
add_files {/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/ADD.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_DP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_mpu.sv /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/cachefsm.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/age_set_ctr.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/div_18.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/seq.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_pmp_region.sv /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/INST_FETCH.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/REG_FILE.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/div_5_15.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_DP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/icam.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_pulser.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_DECODE.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/EVA_ArgSort.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/div_4_14.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/CONVERT.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_FILE/Instruction_Memory.mif /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/block.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_bit_sync.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ilru.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/lru.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/class_bit.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_REG_FILE.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/eviction_ctr.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SIGN_INJECTION.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/EVA_update.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/MEMORY_MACRO.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/hit_ctr.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/replacement_algo.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/access_ctr.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_SP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Compare.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_SP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/addr_cal.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/ctr_update.v}
WARNING: [filemgmt 56-12] File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
synth_design -top riscv_platform -part xc7vx485tffg1761-2 -lint 
Command: synth_design -top riscv_platform -part xc7vx485tffg1761-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1212444
ERROR: [Synth 8-9263] cannot open include file 'defines.v' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:2]
ERROR: [Synth 8-9263] cannot open include file 'defines.v' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/INST_FETCH.v:2]
ERROR: [Synth 8-9263] cannot open include file 'defines.v' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:3]
ERROR: [Synth 8-9263] cannot open include file 'defines.v' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v:2]
ERROR: [Synth 8-9263] cannot open include file 'defines.v' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:3]
ERROR: [Synth 8-9263] cannot open include file 'defines.v' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:2]
ERROR: [Synth 8-9263] cannot open include file 'defines.v' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8357.934 ; gain = 381.773 ; free physical = 5907 ; free virtual = 16895
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:141]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:234]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:79]
INFO: [Synth 8-11241] undeclared symbol 'RO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:334]
INFO: [Synth 8-11241] undeclared symbol 'RW_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:335]
INFO: [Synth 8-11241] undeclared symbol 'XO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:336]
INFO: [Synth 8-11241] undeclared symbol 'XOR_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:337]
INFO: [Synth 8-11241] undeclared symbol 'RWX_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:338]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:111]
WARNING: [Synth 8-11065] parameter 'FIRST_LEVEL' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:112]
WARNING: [Synth 8-11065] parameter 'SECOND_LEVEL' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:113]
WARNING: [Synth 8-11065] parameter 'REPLACE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:114]
WARNING: [Synth 8-11065] parameter 'OUTPUT_STATE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:115]
WARNING: [Synth 8-11065] parameter 'BASE_ADDR' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:117]
ERROR: [Synth 8-9263] cannot open include file 'defines.v' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:2]
INFO: [Synth 8-10285] module 'EXECUTE' is ignored due to previous errors [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:616]
INFO: [Synth 8-9084] Verilog file '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v' ignored due to errors
ERROR: [Synth 8-439] module 'riscv_platform' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 8434.871 ; gain = 458.711 ; free physical = 5810 ; free virtual = 16813
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 9 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 8434.879 ; gain = 464.566 ; free physical = 5811 ; free virtual = 16814
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2062.611; main = 1638.043; forked = 424.568
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9530.484; main = 8434.875; forked = 1095.609
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
update_compile_order -fileset sources_1
synth_design -top riscv_platform -part xc7vx485tffg1761-2 -lint 
Command: synth_design -top riscv_platform -part xc7vx485tffg1761-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8720.992 ; gain = 0.000 ; free physical = 6135 ; free virtual = 17127
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:141]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:234]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:79]
INFO: [Synth 8-11241] undeclared symbol 'RO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:334]
INFO: [Synth 8-11241] undeclared symbol 'RW_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:335]
INFO: [Synth 8-11241] undeclared symbol 'XO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:336]
INFO: [Synth 8-11241] undeclared symbol 'XOR_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:337]
INFO: [Synth 8-11241] undeclared symbol 'RWX_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:338]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:111]
WARNING: [Synth 8-11065] parameter 'FIRST_LEVEL' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:112]
WARNING: [Synth 8-11065] parameter 'SECOND_LEVEL' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:113]
WARNING: [Synth 8-11065] parameter 'REPLACE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:114]
WARNING: [Synth 8-11065] parameter 'OUTPUT_STATE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:115]
WARNING: [Synth 8-11065] parameter 'BASE_ADDR' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:117]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v:83]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v:117]
INFO: [Synth 8-11241] undeclared symbol 'RO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:452]
INFO: [Synth 8-11241] undeclared symbol 'RW_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:453]
INFO: [Synth 8-11241] undeclared symbol 'XO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:454]
INFO: [Synth 8-11241] undeclared symbol 'XOR_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:455]
INFO: [Synth 8-11241] undeclared symbol 'RWX_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:456]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v:77]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:50]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:104]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v:73]
INFO: [Synth 8-11241] undeclared symbol 'rd_counter_tick', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:38]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v:65]
INFO: [Synth 8-11241] undeclared symbol 'csr_wr_en', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:110]
INFO: [Synth 8-11241] undeclared symbol 'ext_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:122]
INFO: [Synth 8-11241] undeclared symbol 'timer_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:134]
INFO: [Synth 8-11241] undeclared symbol 'sw_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:146]
INFO: [Synth 8-11241] undeclared symbol 'ext_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:155]
INFO: [Synth 8-11241] undeclared symbol 'timer_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:162]
INFO: [Synth 8-11241] undeclared symbol 'sw_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:170]
INFO: [Synth 8-11241] undeclared symbol 'csr_satp_mode', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:423]
WARNING: [Synth 8-11065] parameter 'NB_PMP_REGION' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:449]
WARNING: [Synth 8-11065] parameter 'MPU_SUPPORT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:454]
WARNING: [Synth 8-11065] parameter 'MAX_PMP_REGION' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:457]
WARNING: [Synth 8-11065] parameter 'PMPCFG0_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:460]
WARNING: [Synth 8-11065] parameter 'PMPCFG1_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:461]
WARNING: [Synth 8-11065] parameter 'PMPCFG2_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:462]
WARNING: [Synth 8-11065] parameter 'PMPCFG3_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:463]
WARNING: [Synth 8-11065] parameter 'PMPADDR0_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:464]
WARNING: [Synth 8-11065] parameter 'PMPADDR1_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:465]
WARNING: [Synth 8-11065] parameter 'PMPADDR2_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:466]
WARNING: [Synth 8-11065] parameter 'PMPADDR3_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:467]
WARNING: [Synth 8-11065] parameter 'PMPADDR4_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:468]
WARNING: [Synth 8-11065] parameter 'PMPADDR5_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:469]
WARNING: [Synth 8-11065] parameter 'PMPADDR6_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:470]
WARNING: [Synth 8-11065] parameter 'PMPADDR7_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:471]
WARNING: [Synth 8-11065] parameter 'PMPADDR8_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:472]
WARNING: [Synth 8-11065] parameter 'PMPADDR9_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:473]
WARNING: [Synth 8-11065] parameter 'PMPADDR10_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:474]
WARNING: [Synth 8-11065] parameter 'PMPADDR11_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:475]
WARNING: [Synth 8-11065] parameter 'PMPADDR12_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:476]
WARNING: [Synth 8-11065] parameter 'PMPADDR13_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:477]
WARNING: [Synth 8-11065] parameter 'PMPADDR14_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:478]
WARNING: [Synth 8-11065] parameter 'PMPADDR15_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:479]
WARNING: [Synth 8-11065] parameter 'MMU_SUPPORT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:482]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:219]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:280]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:294]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:447]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:458]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:322]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:343]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:660]
INFO: [Synth 8-11241] undeclared symbol 'stall', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:165]
INFO: [Synth 8-11241] undeclared symbol 'freeze_int', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:166]
INFO: [Synth 8-11241] undeclared symbol 'icache_freeze', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:173]
INFO: [Synth 8-11241] undeclared symbol 'stall_mul', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:179]
INFO: [Synth 8-11241] undeclared symbol 'flush_csr_clr', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:186]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:385]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:400]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v:64]
INFO: [Synth 8-11241] undeclared symbol 'vpn_to_ppn_req3', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:393]
INFO: [Synth 8-11241] undeclared symbol 'vpn_to_ppn_req_in2', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:401]
INFO: [Synth 8-11241] undeclared symbol 'freeze_tlb_out', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:403]
INFO: [Synth 8-11241] undeclared symbol 'lcd_reg', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:95]
INFO: [Synth 8-11241] undeclared symbol 'dmem_read_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:136]
INFO: [Synth 8-11241] undeclared symbol 'dmem_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:137]
INFO: [Synth 8-11241] undeclared symbol 'dmem_read_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:138]
INFO: [Synth 8-11241] undeclared symbol 'imem_read_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:140]
INFO: [Synth 8-11241] undeclared symbol 'imem_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:141]
INFO: [Synth 8-11241] undeclared symbol 'imem_read_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:142]
INFO: [Synth 8-6157] synthesizing module 'riscv_platform' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'fet_dec_ex_mem' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:4]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_EX' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'Branch_Prediction_Unit' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v:7]
INFO: [Synth 8-6157] synthesizing module 'Direction_Predictor' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:5]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
ERROR: [Synth 8-524] part-select [7:0] out of range of prefix 'dina' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:57]
ERROR: [Synth 8-6156] failed synthesizing module 'dual_port_RAM' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Direction_Predictor' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:5]
ERROR: [Synth 8-6156] failed synthesizing module 'Branch_Prediction_Unit' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v:7]
ERROR: [Synth 8-6156] failed synthesizing module 'IF_ID_EX' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'fet_dec_ex_mem' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'riscv_platform' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8779.434 ; gain = 58.441 ; free physical = 6034 ; free virtual = 17024
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 51 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 8779.434 ; gain = 58.441 ; free physical = 6034 ; free virtual = 17024
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1755.938; main = 1755.938; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 8779.438; main = 8779.438; forked = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
synth_design -top riscv_platform -part xc7vx485tffg1761-2 -lint 
Command: synth_design -top riscv_platform -part xc7vx485tffg1761-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8867.637 ; gain = 0.000 ; free physical = 6039 ; free virtual = 17022
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:141]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:234]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:79]
INFO: [Synth 8-11241] undeclared symbol 'RO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:334]
INFO: [Synth 8-11241] undeclared symbol 'RW_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:335]
INFO: [Synth 8-11241] undeclared symbol 'XO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:336]
INFO: [Synth 8-11241] undeclared symbol 'XOR_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:337]
INFO: [Synth 8-11241] undeclared symbol 'RWX_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:338]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:111]
WARNING: [Synth 8-11065] parameter 'FIRST_LEVEL' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:112]
WARNING: [Synth 8-11065] parameter 'SECOND_LEVEL' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:113]
WARNING: [Synth 8-11065] parameter 'REPLACE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:114]
WARNING: [Synth 8-11065] parameter 'OUTPUT_STATE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:115]
WARNING: [Synth 8-11065] parameter 'BASE_ADDR' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:117]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v:83]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v:117]
INFO: [Synth 8-11241] undeclared symbol 'RO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:452]
INFO: [Synth 8-11241] undeclared symbol 'RW_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:453]
INFO: [Synth 8-11241] undeclared symbol 'XO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:454]
INFO: [Synth 8-11241] undeclared symbol 'XOR_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:455]
INFO: [Synth 8-11241] undeclared symbol 'RWX_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:456]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v:77]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:50]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:104]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v:73]
INFO: [Synth 8-11241] undeclared symbol 'rd_counter_tick', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:38]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v:65]
INFO: [Synth 8-11241] undeclared symbol 'csr_wr_en', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:110]
INFO: [Synth 8-11241] undeclared symbol 'ext_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:122]
INFO: [Synth 8-11241] undeclared symbol 'timer_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:134]
INFO: [Synth 8-11241] undeclared symbol 'sw_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:146]
INFO: [Synth 8-11241] undeclared symbol 'ext_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:155]
INFO: [Synth 8-11241] undeclared symbol 'timer_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:162]
INFO: [Synth 8-11241] undeclared symbol 'sw_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:170]
INFO: [Synth 8-11241] undeclared symbol 'csr_satp_mode', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:423]
WARNING: [Synth 8-11065] parameter 'NB_PMP_REGION' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:449]
WARNING: [Synth 8-11065] parameter 'MPU_SUPPORT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:454]
WARNING: [Synth 8-11065] parameter 'MAX_PMP_REGION' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:457]
WARNING: [Synth 8-11065] parameter 'PMPCFG0_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:460]
WARNING: [Synth 8-11065] parameter 'PMPCFG1_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:461]
WARNING: [Synth 8-11065] parameter 'PMPCFG2_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:462]
WARNING: [Synth 8-11065] parameter 'PMPCFG3_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:463]
WARNING: [Synth 8-11065] parameter 'PMPADDR0_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:464]
WARNING: [Synth 8-11065] parameter 'PMPADDR1_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:465]
WARNING: [Synth 8-11065] parameter 'PMPADDR2_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:466]
WARNING: [Synth 8-11065] parameter 'PMPADDR3_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:467]
WARNING: [Synth 8-11065] parameter 'PMPADDR4_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:468]
WARNING: [Synth 8-11065] parameter 'PMPADDR5_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:469]
WARNING: [Synth 8-11065] parameter 'PMPADDR6_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:470]
WARNING: [Synth 8-11065] parameter 'PMPADDR7_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:471]
WARNING: [Synth 8-11065] parameter 'PMPADDR8_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:472]
WARNING: [Synth 8-11065] parameter 'PMPADDR9_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:473]
WARNING: [Synth 8-11065] parameter 'PMPADDR10_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:474]
WARNING: [Synth 8-11065] parameter 'PMPADDR11_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:475]
WARNING: [Synth 8-11065] parameter 'PMPADDR12_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:476]
WARNING: [Synth 8-11065] parameter 'PMPADDR13_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:477]
WARNING: [Synth 8-11065] parameter 'PMPADDR14_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:478]
WARNING: [Synth 8-11065] parameter 'PMPADDR15_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:479]
WARNING: [Synth 8-11065] parameter 'MMU_SUPPORT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:482]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:219]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:280]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:294]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:447]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:458]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:322]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:343]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:660]
INFO: [Synth 8-11241] undeclared symbol 'stall', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:165]
INFO: [Synth 8-11241] undeclared symbol 'freeze_int', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:166]
INFO: [Synth 8-11241] undeclared symbol 'icache_freeze', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:173]
INFO: [Synth 8-11241] undeclared symbol 'stall_mul', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:179]
INFO: [Synth 8-11241] undeclared symbol 'flush_csr_clr', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:186]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:385]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:400]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v:64]
INFO: [Synth 8-11241] undeclared symbol 'vpn_to_ppn_req3', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:393]
INFO: [Synth 8-11241] undeclared symbol 'vpn_to_ppn_req_in2', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:401]
INFO: [Synth 8-11241] undeclared symbol 'freeze_tlb_out', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:403]
INFO: [Synth 8-11241] undeclared symbol 'lcd_reg', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:95]
INFO: [Synth 8-11241] undeclared symbol 'dmem_read_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:136]
INFO: [Synth 8-11241] undeclared symbol 'dmem_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:137]
INFO: [Synth 8-11241] undeclared symbol 'dmem_read_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:138]
INFO: [Synth 8-11241] undeclared symbol 'imem_read_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:140]
INFO: [Synth 8-11241] undeclared symbol 'imem_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:141]
INFO: [Synth 8-11241] undeclared symbol 'imem_read_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:142]
INFO: [Synth 8-6157] synthesizing module 'riscv_platform' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'fet_dec_ex_mem' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:4]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_EX' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'Branch_Prediction_Unit' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v:7]
INFO: [Synth 8-6157] synthesizing module 'Direction_Predictor' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:5]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM' (1#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'wea' does not match port width (2) of module 'dual_port_RAM' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Direction_Predictor' (2#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:5]
INFO: [Synth 8-6157] synthesizing module 'Branch_Target_Buff' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v:5]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v:95]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM__parameterized0' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM__parameterized0' (2#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'BTB_PLRU' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'BTB_PLRU' (3#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Target_Buff' (4#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v:5]
INFO: [Synth 8-6157] synthesizing module 'Return_Addr_Stack' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:5]
WARNING: [Synth 8-324] index 32 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 33 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 34 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 35 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 36 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 37 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 38 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 39 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 40 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 41 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 42 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 43 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 44 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 45 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 46 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 47 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 48 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 49 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 50 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 51 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 52 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 53 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 54 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 55 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 56 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 57 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 58 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 59 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 60 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 61 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 62 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 63 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 64 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 65 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 66 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 67 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 68 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 69 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 70 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 71 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 72 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 73 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 74 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 75 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 76 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 77 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 78 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 79 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 80 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 81 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 82 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 83 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 84 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 85 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 86 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 87 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 88 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 89 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 90 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 91 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 92 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 93 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 94 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 95 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 96 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 97 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 98 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 99 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 100 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 101 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 102 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 103 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 104 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 105 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 106 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 107 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 108 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 109 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 110 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 111 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 112 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 113 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 114 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 115 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 116 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 117 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 118 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 119 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 120 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 121 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 122 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 123 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 124 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 125 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 126 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 127 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 128 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 129 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 130 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 131 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Return_Addr_Stack' (5#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Prediction_Unit' (6#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v:7]
INFO: [Synth 8-6157] synthesizing module 'INST_FETCH' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/INST_FETCH.v:4]
INFO: [Synth 8-6155] done synthesizing module 'INST_FETCH' (7#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/INST_FETCH.v:4]
INFO: [Synth 8-6157] synthesizing module 'EXCEPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXCEPTION_UNIT' (8#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v:23]
WARNING: [Synth 8-7071] port 'mepc' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mepc_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mstatus' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mstatus_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mcause' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mcause_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mtval' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mtval_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'clr_meip' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7023] instance 'EXECPTION_UNIT' of module 'EXCEPTION_UNIT' has 38 connections declared, but only 29 given [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
INFO: [Synth 8-6157] synthesizing module 'DECODE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DECODE' (9#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v:5]
INFO: [Synth 8-6157] synthesizing module 'FP_DECODE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_DECODE.v:107]
INFO: [Synth 8-6155] done synthesizing module 'FP_DECODE' (10#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_DECODE.v:107]
INFO: [Synth 8-6157] synthesizing module 'EXECUTE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:4]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:229]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:236]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:406]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:431]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:527]
INFO: [Synth 8-6157] synthesizing module 'or1200_amultp2_32x32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2326]
INFO: [Synth 8-6157] synthesizing module 'MULTIPLIER_33_32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2295]
INFO: [Synth 8-6157] synthesizing module 'BOOTHCODER_33_32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:65]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:50]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (11#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:50]
INFO: [Synth 8-6157] synthesizing module 'PP_LOW' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PP_LOW' (12#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:4]
INFO: [Synth 8-6157] synthesizing module 'R_GATE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:41]
INFO: [Synth 8-6155] done synthesizing module 'R_GATE' (13#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:41]
INFO: [Synth 8-6157] synthesizing module 'PP_MIDDLE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:15]
INFO: [Synth 8-6155] done synthesizing module 'PP_MIDDLE' (14#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:15]
INFO: [Synth 8-6157] synthesizing module 'PP_HIGH' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'PP_HIGH' (15#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'BOOTHCODER_33_32' (16#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:65]
INFO: [Synth 8-6157] synthesizing module 'WALLACE_33_32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:744]
INFO: [Synth 8-6157] synthesizing module 'HALF_ADDER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:715]
INFO: [Synth 8-6155] done synthesizing module 'HALF_ADDER' (17#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:715]
INFO: [Synth 8-6157] synthesizing module 'FLIPFLOP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:725]
INFO: [Synth 8-6155] done synthesizing module 'FLIPFLOP' (18#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:725]
INFO: [Synth 8-6157] synthesizing module 'FULL_ADDER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:702]
INFO: [Synth 8-6155] done synthesizing module 'FULL_ADDER' (19#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:702]
INFO: [Synth 8-6155] done synthesizing module 'WALLACE_33_32' (20#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:744]
INFO: [Synth 8-6157] synthesizing module 'DBLCADDER_64_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2278]
INFO: [Synth 8-6157] synthesizing module 'PRESTAGE_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1658]
INFO: [Synth 8-6157] synthesizing module 'BLOCK0' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1601]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK0' (21#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1601]
INFO: [Synth 8-6157] synthesizing module 'INVBLOCK' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1583]
INFO: [Synth 8-6155] done synthesizing module 'INVBLOCK' (22#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1583]
INFO: [Synth 8-6155] done synthesizing module 'PRESTAGE_64' (23#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1658]
INFO: [Synth 8-6157] synthesizing module 'DBLCTREE_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2253]
INFO: [Synth 8-6157] synthesizing module 'DBLC_0_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1733]
INFO: [Synth 8-6157] synthesizing module 'BLOCK1A' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1638]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK1A' (24#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1638]
INFO: [Synth 8-6157] synthesizing module 'BLOCK1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1612]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK1' (25#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1612]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_0_64' (26#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1733]
INFO: [Synth 8-6157] synthesizing module 'DBLC_1_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1807]
INFO: [Synth 8-6157] synthesizing module 'BLOCK2A' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1648]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK2A' (27#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1648]
INFO: [Synth 8-6157] synthesizing module 'BLOCK2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1625]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK2' (28#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1625]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_1_64' (29#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1807]
INFO: [Synth 8-6157] synthesizing module 'DBLC_2_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1881]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_2_64' (30#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1881]
INFO: [Synth 8-6157] synthesizing module 'DBLC_3_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1955]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_3_64' (31#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1955]
INFO: [Synth 8-6157] synthesizing module 'DBLC_4_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2029]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_4_64' (32#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2029]
INFO: [Synth 8-6157] synthesizing module 'DBLC_5_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2103]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_5_64' (33#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2103]
INFO: [Synth 8-6155] done synthesizing module 'DBLCTREE_64' (34#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2253]
INFO: [Synth 8-6157] synthesizing module 'XORSTAGE_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2177]
INFO: [Synth 8-6157] synthesizing module 'XXOR1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1591]
INFO: [Synth 8-6155] done synthesizing module 'XXOR1' (35#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1591]
INFO: [Synth 8-6155] done synthesizing module 'XORSTAGE_64' (36#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2177]
INFO: [Synth 8-6155] done synthesizing module 'DBLCADDER_64_64' (37#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2278]
INFO: [Synth 8-6155] done synthesizing module 'MULTIPLIER_33_32' (38#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2295]
INFO: [Synth 8-6155] done synthesizing module 'or1200_amultp2_32x32' (39#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2326]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v:2]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v:79]
INFO: [Synth 8-6155] done synthesizing module 'divider' (40#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EXECUTE' (41#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:4]
INFO: [Synth 8-6157] synthesizing module 'FP_EXECUTE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v:13]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v:163]
INFO: [Synth 8-6157] synthesizing module 'FPU' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:42]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:170]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:219]
INFO: [Synth 8-6157] synthesizing module 'ADD' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/ADD.v:3]
INFO: [Synth 8-638] synthesizing module 'FPAdd_8_23_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:155]
INFO: [Synth 8-3491] module 'RightShifter_24_by_max_26_comb_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:17' bound to instance 'RightShifterComponent' of component 'RightShifter_24_by_max_26_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:271]
INFO: [Synth 8-638] synthesizing module 'RightShifter_24_by_max_26_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'RightShifter_24_by_max_26_comb_uid4' (42#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:23]
INFO: [Synth 8-3491] module 'IntAdder_27_f400_uid8' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:59' bound to instance 'fracAdder' of component 'IntAdder_27_f400_uid8' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:281]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_f400_uid8' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_f400_uid8' (43#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:66]
INFO: [Synth 8-3491] module 'LZCShifter_28_to_28_counting_32_comb_uid16' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:88' bound to instance 'LZC_component' of component 'LZCShifter_28_to_28_counting_32_comb_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:288]
INFO: [Synth 8-638] synthesizing module 'LZCShifter_28_to_28_counting_32_comb_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'LZCShifter_28_to_28_counting_32_comb_uid16' (44#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:94]
INFO: [Synth 8-3491] module 'Rounding_Mode_SP' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9' bound to instance 'rounding' of component 'Rounding_Mode_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:300]
INFO: [Synth 8-6157] synthesizing module 'Rounding_Mode_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Rounding_Mode_SP' (45#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9]
INFO: [Synth 8-256] done synthesizing module 'FPAdd_8_23_comb_uid2' (46#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:155]
INFO: [Synth 8-638] synthesizing module 'FPAdd_11_52_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:191]
INFO: [Synth 8-3491] module 'IntAdder_66_f400_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:18' bound to instance 'cmpAdder' of component 'IntAdder_66_f400_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:298]
INFO: [Synth 8-638] synthesizing module 'IntAdder_66_f400_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_66_f400_uid4' (47#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:25]
INFO: [Synth 8-3491] module 'RightShifter_53_by_max_55_comb_uid12' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:47' bound to instance 'RightShifterComponent' of component 'RightShifter_53_by_max_55_comb_uid12' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:324]
INFO: [Synth 8-638] synthesizing module 'RightShifter_53_by_max_55_comb_uid12' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'RightShifter_53_by_max_55_comb_uid12' (48#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:53]
INFO: [Synth 8-3491] module 'IntAdder_56_f400_uid16' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:91' bound to instance 'fracAdder' of component 'IntAdder_56_f400_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:334]
INFO: [Synth 8-638] synthesizing module 'IntAdder_56_f400_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:98]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_56_f400_uid16' (49#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:98]
INFO: [Synth 8-3491] module 'LZCShifter_57_to_57_counting_64_comb_uid24' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:120' bound to instance 'LZC_component' of component 'LZCShifter_57_to_57_counting_64_comb_uid24' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:341]
INFO: [Synth 8-638] synthesizing module 'LZCShifter_57_to_57_counting_64_comb_uid24' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:126]
INFO: [Synth 8-256] done synthesizing module 'LZCShifter_57_to_57_counting_64_comb_uid24' (50#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:126]
INFO: [Synth 8-3491] module 'Rounding_Mode_DP' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:63' bound to instance 'rounding' of component 'Rounding_Mode_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:353]
INFO: [Synth 8-6157] synthesizing module 'Rounding_Mode_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Rounding_Mode_DP' (51#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:63]
INFO: [Synth 8-256] done synthesizing module 'FPAdd_11_52_comb_uid2' (52#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:191]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (53#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/ADD.v:3]
INFO: [Synth 8-6157] synthesizing module 'MULT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v:3]
INFO: [Synth 8-638] synthesizing module 'FPMult_8_23_8_23_8_23_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:267]
INFO: [Synth 8-3491] module 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:46' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:323]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:52]
INFO: [Synth 8-3491] module 'IntAdder_42_f400_uid15' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:18' bound to instance 'Adder_final6_0' of component 'IntAdder_42_f400_uid15' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:229]
INFO: [Synth 8-638] synthesizing module 'IntAdder_42_f400_uid15' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_42_f400_uid15' (54#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' (55#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:52]
INFO: [Synth 8-3491] module 'Rounding_Mode_SP' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9' bound to instance 'rounding' of component 'Rounding_Mode_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:346]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:362]
INFO: [Synth 8-256] done synthesizing module 'FPMult_8_23_8_23_8_23_comb_uid2' (56#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:267]
INFO: [Synth 8-638] synthesizing module 'FPMult_11_52_11_52_11_52_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5776]
INFO: [Synth 8-3491] module 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:975' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5831]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:981]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2924]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:15]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid9' (57#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:15]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2934]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2946]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2957]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2970]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2981]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2994]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3005]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3018]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3029]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3042]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3053]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3078]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:101]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:104]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid36' (58#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:101]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3088]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3100]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3111]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3124]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3135]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3148]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3159]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3172]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3183]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3196]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3207]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3232]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:187]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:190]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid63' (59#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:187]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3242]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3254]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3265]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3278]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3289]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3302]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3313]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3326]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3337]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3350]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3361]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3387]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:273]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:276]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid90' (60#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:273]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3398]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X2Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3409]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X3Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3420]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X4Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3431]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X5Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3442]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X6Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3453]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X7Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3464]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3489]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:359]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:362]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid109' (61#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:359]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3500]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X2Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3511]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X3Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3522]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X4Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3533]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X5Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3544]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X6Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3555]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X7Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3566]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid128' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:440' bound to instance 'PP_m5_126X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid128' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3585]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid128' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:445]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:448]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid128' (62#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:445]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid128' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:440' bound to instance 'PP_m5_126X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid128' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3595]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_0' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3867]
INFO: [Synth 8-638] synthesizing module 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:538]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:542]
INFO: [Synth 8-256] done synthesizing module 'Compressor_6_3' (63#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:538]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_1' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3875]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_2' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3883]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_3' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3891]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_4' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3899]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_5' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3907]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_6' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3915]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_7' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3923]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_8' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3931]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_9' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3939]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_10' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3947]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_11' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3955]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_12' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3963]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_13' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3971]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_14' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3979]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_15' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3987]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_16' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3995]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_17' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4003]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_18' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4011]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_19' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4019]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_20' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4027]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_21' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4035]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_22' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4044]
INFO: [Synth 8-638] synthesizing module 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:633]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:637]
INFO: [Synth 8-256] done synthesizing module 'Compressor_14_3' (64#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:633]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_23' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4054]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_24' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4064]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_25' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4074]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_26' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4084]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_27' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4094]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_28' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4104]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_29' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4114]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_30' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4124]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_31' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4134]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_32' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4144]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Compressor_5_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:695]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:699]
INFO: [Synth 8-256] done synthesizing module 'Compressor_5_3' (65#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:695]
INFO: [Synth 8-638] synthesizing module 'Compressor_4_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:757]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:761]
INFO: [Synth 8-256] done synthesizing module 'Compressor_4_3' (66#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:757]
INFO: [Synth 8-638] synthesizing module 'Compressor_23_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:804]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:808]
INFO: [Synth 8-256] done synthesizing module 'Compressor_23_3' (67#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:804]
INFO: [Synth 8-638] synthesizing module 'Compressor_3_2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:913]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:917]
INFO: [Synth 8-256] done synthesizing module 'Compressor_3_2' (68#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:913]
INFO: [Synth 8-638] synthesizing module 'Compressor_13_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:867]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:871]
INFO: [Synth 8-256] done synthesizing module 'Compressor_13_3' (69#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:867]
INFO: [Synth 8-638] synthesizing module 'IntAdder_104_f400_uid549' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:954]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_104_f400_uid549' (70#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:954]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' (71#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:981]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5870]
INFO: [Synth 8-256] done synthesizing module 'FPMult_11_52_11_52_11_52_comb_uid2' (72#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5776]
INFO: [Synth 8-6155] done synthesizing module 'MULT' (73#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v:3]
INFO: [Synth 8-6157] synthesizing module 'DIV' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:3]
INFO: [Synth 8-638] synthesizing module 'FPDiv_8_23_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'SelFunctionTable_r4_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:15]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'SelFunctionTable_r4_comb_uid4' (74#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:15]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:470]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:452]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:434]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:416]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:362]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:344]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:326]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:308]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:290]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:272]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:254]
INFO: [Synth 8-256] done synthesizing module 'FPDiv_8_23_comb_uid2' (75#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'FPDiv_11_52_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:79]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:860]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:842]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:824]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:806]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:788]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:770]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:752]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:734]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:716]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:698]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:680]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:662]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:644]
WARNING: [Synth 8-3936] Found unconnected internal register 'w13full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:626]
WARNING: [Synth 8-3936] Found unconnected internal register 'w14full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:608]
WARNING: [Synth 8-3936] Found unconnected internal register 'w15full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:590]
WARNING: [Synth 8-3936] Found unconnected internal register 'w16full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:572]
WARNING: [Synth 8-3936] Found unconnected internal register 'w17full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:554]
WARNING: [Synth 8-3936] Found unconnected internal register 'w18full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:536]
WARNING: [Synth 8-3936] Found unconnected internal register 'w19full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:518]
WARNING: [Synth 8-3936] Found unconnected internal register 'w20full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:500]
WARNING: [Synth 8-3936] Found unconnected internal register 'w21full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'w22full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:464]
WARNING: [Synth 8-3936] Found unconnected internal register 'w23full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:446]
WARNING: [Synth 8-3936] Found unconnected internal register 'w24full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:428]
WARNING: [Synth 8-3936] Found unconnected internal register 'w25full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:410]
WARNING: [Synth 8-3936] Found unconnected internal register 'w26full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:392]
WARNING: [Synth 8-3936] Found unconnected internal register 'w27full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:374]
INFO: [Synth 8-256] done synthesizing module 'FPDiv_11_52_comb_uid2' (76#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:79]
INFO: [Synth 8-6155] done synthesizing module 'DIV' (77#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:3]
INFO: [Synth 8-6157] synthesizing module 'SQRT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v:3]
INFO: [Synth 8-638] synthesizing module 'FPSqrt_8_23' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh1_reg' and it is trimmed from '28' to '27' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:480]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh2_reg' and it is trimmed from '27' to '26' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:470]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh3_reg' and it is trimmed from '26' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:460]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh4_reg' and it is trimmed from '25' to '24' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:450]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh5_reg' and it is trimmed from '24' to '23' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:440]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh6_reg' and it is trimmed from '23' to '22' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:430]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh7_reg' and it is trimmed from '22' to '21' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:420]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh8_reg' and it is trimmed from '21' to '20' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:410]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh9_reg' and it is trimmed from '20' to '19' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:400]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh10_reg' and it is trimmed from '19' to '18' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh11_reg' and it is trimmed from '18' to '17' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh12_reg' and it is trimmed from '17' to '16' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:370]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh13_reg' and it is trimmed from '16' to '15' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:360]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh14_reg' and it is trimmed from '15' to '14' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:350]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh15_reg' and it is trimmed from '14' to '13' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:340]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh16_reg' and it is trimmed from '13' to '12' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:330]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh17_reg' and it is trimmed from '12' to '11' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:320]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh18_reg' and it is trimmed from '11' to '10' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:310]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh19_reg' and it is trimmed from '10' to '9' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:300]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh20_reg' and it is trimmed from '9' to '8' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:290]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh21_reg' and it is trimmed from '8' to '7' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:280]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh22_reg' and it is trimmed from '7' to '6' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:270]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh23_reg' and it is trimmed from '6' to '5' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:260]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh24_reg' and it is trimmed from '5' to '4' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:250]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh25_reg' and it is trimmed from '4' to '3' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:240]
INFO: [Synth 8-256] done synthesizing module 'FPSqrt_8_23' (78#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'FPSqrt_11_52' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh1_reg' and it is trimmed from '57' to '56' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:973]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh2_reg' and it is trimmed from '56' to '55' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:963]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh3_reg' and it is trimmed from '55' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:953]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh4_reg' and it is trimmed from '54' to '53' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:943]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh5_reg' and it is trimmed from '53' to '52' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:933]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh6_reg' and it is trimmed from '52' to '51' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:923]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh7_reg' and it is trimmed from '51' to '50' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:913]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh8_reg' and it is trimmed from '50' to '49' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:903]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh9_reg' and it is trimmed from '49' to '48' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:893]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh10_reg' and it is trimmed from '48' to '47' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:883]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh11_reg' and it is trimmed from '47' to '46' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:873]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh12_reg' and it is trimmed from '46' to '45' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:863]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh13_reg' and it is trimmed from '45' to '44' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:853]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh14_reg' and it is trimmed from '44' to '43' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:843]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh15_reg' and it is trimmed from '43' to '42' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:833]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh16_reg' and it is trimmed from '42' to '41' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:823]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh17_reg' and it is trimmed from '41' to '40' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:813]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh18_reg' and it is trimmed from '40' to '39' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:803]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh19_reg' and it is trimmed from '39' to '38' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:793]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh20_reg' and it is trimmed from '38' to '37' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:783]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh21_reg' and it is trimmed from '37' to '36' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:773]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh22_reg' and it is trimmed from '36' to '35' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:763]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh23_reg' and it is trimmed from '35' to '34' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:753]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh24_reg' and it is trimmed from '34' to '33' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:743]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh25_reg' and it is trimmed from '33' to '32' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:733]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh26_reg' and it is trimmed from '32' to '31' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:723]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh27_reg' and it is trimmed from '31' to '30' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:713]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh28_reg' and it is trimmed from '30' to '29' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:703]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh29_reg' and it is trimmed from '29' to '28' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:693]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh30_reg' and it is trimmed from '28' to '27' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:683]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh31_reg' and it is trimmed from '27' to '26' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:673]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh32_reg' and it is trimmed from '26' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:663]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh33_reg' and it is trimmed from '25' to '24' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:653]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh34_reg' and it is trimmed from '24' to '23' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:643]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'FPSqrt_11_52' (79#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:24]
INFO: [Synth 8-6155] done synthesizing module 'SQRT' (80#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v:3]
INFO: [Synth 8-6157] synthesizing module 'COMPARE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'Compare' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Compare.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (81#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Compare.v:3]
INFO: [Synth 8-6155] done synthesizing module 'COMPARE' (82#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'CONVERT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/CONVERT.v:12]
INFO: [Synth 8-6157] synthesizing module 'FP_to_int' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FP_to_int' (83#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v:9]
INFO: [Synth 8-6157] synthesizing module 'int_to_FP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v:9]
INFO: [Synth 8-6157] synthesizing module 'LZC' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:4]
INFO: [Synth 8-6157] synthesizing module 'cntlz8' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:26]
INFO: [Synth 8-6155] done synthesizing module 'cntlz8' (84#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:26]
INFO: [Synth 8-6155] done synthesizing module 'LZC' (85#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'int_to_FP' (86#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v:9]
INFO: [Synth 8-6157] synthesizing module 'SIGN_INJECTION' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SIGN_INJECTION.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SIGN_INJECTION' (87#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SIGN_INJECTION.v:4]
INFO: [Synth 8-6157] synthesizing module 'FP_to_FP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FP_to_FP' (88#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v:12]
INFO: [Synth 8-6155] done synthesizing module 'CONVERT' (89#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/CONVERT.v:12]
INFO: [Synth 8-6157] synthesizing module 'TRANSFER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v:8]
INFO: [Synth 8-6155] done synthesizing module 'TRANSFER' (90#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v:8]
INFO: [Synth 8-638] synthesizing module 'IEEE_TO_FLOPOCO_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_DP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'IEEE_TO_FLOPOCO_DP' (91#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_DP.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'IEEE_TO_FLOPOCO_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_SP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'IEEE_TO_FLOPOCO_SP' (92#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_SP.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'FLOPOCO_TO_IEEE_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_DP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'FLOPOCO_TO_IEEE_DP' (93#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_DP.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'FLOPOCO_TO_IEEE_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_SP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'FLOPOCO_TO_IEEE_SP' (94#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_SP.vhdl:22]
INFO: [Synth 8-6155] done synthesizing module 'FPU' (95#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'FP_EXECUTE' (96#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v:13]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/REG_FILE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (97#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/REG_FILE.v:4]
INFO: [Synth 8-6157] synthesizing module 'FP_REG_FILE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_REG_FILE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FP_REG_FILE' (98#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_REG_FILE.v:4]
INFO: [Synth 8-6157] synthesizing module 'Sys_counter' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'counter_tick' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:112]
INFO: [Synth 8-6155] done synthesizing module 'counter_tick' (99#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:112]
INFO: [Synth 8-6157] synthesizing module 'counter_proc_clk' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:202]
INFO: [Synth 8-6155] done synthesizing module 'counter_proc_clk' (100#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:202]
INFO: [Synth 8-6157] synthesizing module 'counter_real_clk' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:236]
INFO: [Synth 8-6155] done synthesizing module 'counter_real_clk' (101#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:236]
INFO: [Synth 8-6157] synthesizing module 'counter_instr_clk' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:328]
INFO: [Synth 8-6155] done synthesizing module 'counter_instr_clk' (102#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:328]
INFO: [Synth 8-6155] done synthesizing module 'Sys_counter' (103#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'csr' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:8]
INFO: [Synth 8-6157] synthesizing module 'irq_bit_sync' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_bit_sync.v:23]
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'irq_bit_sync' (104#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_bit_sync.v:23]
INFO: [Synth 8-6157] synthesizing module 'irq_pulser' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_pulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'irq_pulser' (105#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_pulser.v:23]
WARNING: [Synth 8-6014] Unused sequential element cur_prev_mode_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:698]
INFO: [Synth 8-6155] done synthesizing module 'csr' (106#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:8]
WARNING: [Synth 8-6014] Unused sequential element sys_ID_EX_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:612]
WARNING: [Synth 8-6014] Unused sequential element FP__Store_Data__EX_MEM_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:701]
WARNING: [Synth 8-6014] Unused sequential element mepc_res_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:767]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_EX' (107#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'dcache_biu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:5]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:213]
INFO: [Synth 8-6157] synthesizing module 'interface_router' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:72]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:186]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:206]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:219]
INFO: [Synth 8-6155] done synthesizing module 'interface_router' (108#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:11]
INFO: [Synth 8-6157] synthesizing module 'dcache_top' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'dcache_ram_fsm' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:7]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:562]
WARNING: [Synth 8-6014] Unused sequential element Store_Tag_w0__Buffer_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:263]
WARNING: [Synth 8-6014] Unused sequential element Store_Tag_w1__Buffer_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:264]
WARNING: [Synth 8-6014] Unused sequential element Store_LRU_Read_Data_Buffer_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:284]
WARNING: [Synth 8-6014] Unused sequential element Write__reg__reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:298]
WARNING: [Synth 8-6014] Unused sequential element tag_data_w0_int_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:299]
WARNING: [Synth 8-6014] Unused sequential element tag_data_w1_int_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:300]
WARNING: [Synth 8-6014] Unused sequential element lru_data_int_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:301]
WARNING: [Synth 8-6014] Unused sequential element LRU_Read_Data__reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:305]
WARNING: [Synth 8-6014] Unused sequential element tag_w0_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:391]
WARNING: [Synth 8-6014] Unused sequential element tag_w1_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:392]
WARNING: [Synth 8-6014] Unused sequential element Dirty_bit_Read_Data_w0_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:394]
WARNING: [Synth 8-6014] Unused sequential element Dirty_bit_Read_Data_w1_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:395]
WARNING: [Synth 8-6014] Unused sequential element DCache_Write_Data_w1_temp_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:468]
INFO: [Synth 8-6155] done synthesizing module 'dcache_ram_fsm' (109#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:7]
WARNING: [Synth 8-7071] port 'flush_csr_clr' of module 'dcache_ram_fsm' is unconnected for instance 'drf1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:730]
WARNING: [Synth 8-7023] instance 'drf1' of module 'dcache_ram_fsm' has 63 connections declared, but only 62 given [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:730]
INFO: [Synth 8-6157] synthesizing module 'dcache_dpram' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:7]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:270]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:284]
ERROR: [Synth 8-439] module 'dcache' not found [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:354]
ERROR: [Synth 8-6156] failed synthesizing module 'dcache_dpram' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:7]
ERROR: [Synth 8-6156] failed synthesizing module 'dcache_top' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:5]
ERROR: [Synth 8-6156] failed synthesizing module 'dcache_biu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:5]
ERROR: [Synth 8-6156] failed synthesizing module 'fet_dec_ex_mem' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'riscv_platform' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 9238.328 ; gain = 370.691 ; free physical = 5680 ; free virtual = 16665
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
401 Infos, 282 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 9238.328 ; gain = 370.691 ; free physical = 5680 ; free virtual = 16665
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2109.681; main = 2109.681; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9238.332; main = 9238.332; forked = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
synth_design -top riscv_platform -part xc7vx485tffg1761-2 -lint 
Command: synth_design -top riscv_platform -part xc7vx485tffg1761-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9304.512 ; gain = 0.000 ; free physical = 448 ; free virtual = 16722
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:141]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:234]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:79]
INFO: [Synth 8-11241] undeclared symbol 'RO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:334]
INFO: [Synth 8-11241] undeclared symbol 'RW_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:335]
INFO: [Synth 8-11241] undeclared symbol 'XO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:336]
INFO: [Synth 8-11241] undeclared symbol 'XOR_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:337]
INFO: [Synth 8-11241] undeclared symbol 'RWX_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:338]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:111]
WARNING: [Synth 8-11065] parameter 'FIRST_LEVEL' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:112]
WARNING: [Synth 8-11065] parameter 'SECOND_LEVEL' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:113]
WARNING: [Synth 8-11065] parameter 'REPLACE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:114]
WARNING: [Synth 8-11065] parameter 'OUTPUT_STATE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:115]
WARNING: [Synth 8-11065] parameter 'BASE_ADDR' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:117]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v:83]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v:117]
INFO: [Synth 8-11241] undeclared symbol 'RO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:452]
INFO: [Synth 8-11241] undeclared symbol 'RW_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:453]
INFO: [Synth 8-11241] undeclared symbol 'XO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:454]
INFO: [Synth 8-11241] undeclared symbol 'XOR_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:455]
INFO: [Synth 8-11241] undeclared symbol 'RWX_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:456]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v:77]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:50]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:104]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v:73]
INFO: [Synth 8-11241] undeclared symbol 'rd_counter_tick', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:38]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v:65]
INFO: [Synth 8-11241] undeclared symbol 'csr_wr_en', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:110]
INFO: [Synth 8-11241] undeclared symbol 'ext_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:122]
INFO: [Synth 8-11241] undeclared symbol 'timer_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:134]
INFO: [Synth 8-11241] undeclared symbol 'sw_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:146]
INFO: [Synth 8-11241] undeclared symbol 'ext_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:155]
INFO: [Synth 8-11241] undeclared symbol 'timer_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:162]
INFO: [Synth 8-11241] undeclared symbol 'sw_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:170]
INFO: [Synth 8-11241] undeclared symbol 'csr_satp_mode', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:423]
WARNING: [Synth 8-11065] parameter 'NB_PMP_REGION' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:449]
WARNING: [Synth 8-11065] parameter 'MPU_SUPPORT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:454]
WARNING: [Synth 8-11065] parameter 'MAX_PMP_REGION' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:457]
WARNING: [Synth 8-11065] parameter 'PMPCFG0_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:460]
WARNING: [Synth 8-11065] parameter 'PMPCFG1_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:461]
WARNING: [Synth 8-11065] parameter 'PMPCFG2_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:462]
WARNING: [Synth 8-11065] parameter 'PMPCFG3_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:463]
WARNING: [Synth 8-11065] parameter 'PMPADDR0_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:464]
WARNING: [Synth 8-11065] parameter 'PMPADDR1_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:465]
WARNING: [Synth 8-11065] parameter 'PMPADDR2_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:466]
WARNING: [Synth 8-11065] parameter 'PMPADDR3_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:467]
WARNING: [Synth 8-11065] parameter 'PMPADDR4_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:468]
WARNING: [Synth 8-11065] parameter 'PMPADDR5_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:469]
WARNING: [Synth 8-11065] parameter 'PMPADDR6_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:470]
WARNING: [Synth 8-11065] parameter 'PMPADDR7_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:471]
WARNING: [Synth 8-11065] parameter 'PMPADDR8_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:472]
WARNING: [Synth 8-11065] parameter 'PMPADDR9_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:473]
WARNING: [Synth 8-11065] parameter 'PMPADDR10_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:474]
WARNING: [Synth 8-11065] parameter 'PMPADDR11_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:475]
WARNING: [Synth 8-11065] parameter 'PMPADDR12_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:476]
WARNING: [Synth 8-11065] parameter 'PMPADDR13_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:477]
WARNING: [Synth 8-11065] parameter 'PMPADDR14_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:478]
WARNING: [Synth 8-11065] parameter 'PMPADDR15_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:479]
WARNING: [Synth 8-11065] parameter 'MMU_SUPPORT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:482]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:219]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:280]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:294]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:447]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:458]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:322]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:343]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:660]
INFO: [Synth 8-11241] undeclared symbol 'stall', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:165]
INFO: [Synth 8-11241] undeclared symbol 'freeze_int', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:166]
INFO: [Synth 8-11241] undeclared symbol 'icache_freeze', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:173]
INFO: [Synth 8-11241] undeclared symbol 'stall_mul', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:179]
INFO: [Synth 8-11241] undeclared symbol 'flush_csr_clr', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:186]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:385]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:400]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v:64]
INFO: [Synth 8-11241] undeclared symbol 'vpn_to_ppn_req3', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:393]
INFO: [Synth 8-11241] undeclared symbol 'vpn_to_ppn_req_in2', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:401]
INFO: [Synth 8-11241] undeclared symbol 'freeze_tlb_out', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:403]
INFO: [Synth 8-11241] undeclared symbol 'lcd_reg', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:95]
INFO: [Synth 8-11241] undeclared symbol 'dmem_read_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:136]
INFO: [Synth 8-11241] undeclared symbol 'dmem_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:137]
INFO: [Synth 8-11241] undeclared symbol 'dmem_read_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:138]
INFO: [Synth 8-11241] undeclared symbol 'imem_read_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:140]
INFO: [Synth 8-11241] undeclared symbol 'imem_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:141]
INFO: [Synth 8-11241] undeclared symbol 'imem_read_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:142]
INFO: [Synth 8-6157] synthesizing module 'riscv_platform' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'fet_dec_ex_mem' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:4]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_EX' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'Branch_Prediction_Unit' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v:7]
INFO: [Synth 8-6157] synthesizing module 'Direction_Predictor' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:5]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM' (1#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'wea' does not match port width (2) of module 'dual_port_RAM' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Direction_Predictor' (2#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:5]
INFO: [Synth 8-6157] synthesizing module 'Branch_Target_Buff' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v:5]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v:95]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM__parameterized0' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM__parameterized0' (2#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'BTB_PLRU' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'BTB_PLRU' (3#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Target_Buff' (4#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v:5]
INFO: [Synth 8-6157] synthesizing module 'Return_Addr_Stack' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:5]
WARNING: [Synth 8-324] index 32 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 33 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 34 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 35 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 36 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 37 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 38 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 39 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 40 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 41 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 42 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 43 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 44 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 45 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 46 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 47 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 48 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 49 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 50 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 51 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 52 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 53 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 54 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 55 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 56 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 57 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 58 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 59 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 60 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 61 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 62 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 63 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 64 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 65 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 66 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 67 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 68 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 69 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 70 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 71 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 72 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 73 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 74 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 75 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 76 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 77 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 78 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 79 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 80 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 81 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 82 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 83 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 84 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 85 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 86 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 87 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 88 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 89 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 90 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 91 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 92 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 93 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 94 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 95 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 96 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 97 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 98 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 99 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 100 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 101 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 102 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 103 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 104 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 105 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 106 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 107 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 108 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 109 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 110 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 111 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 112 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 113 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 114 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 115 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 116 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 117 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 118 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 119 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 120 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 121 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 122 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 123 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 124 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 125 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 126 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 127 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 128 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 129 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 130 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 131 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Return_Addr_Stack' (5#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Prediction_Unit' (6#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v:7]
INFO: [Synth 8-6157] synthesizing module 'INST_FETCH' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/INST_FETCH.v:4]
INFO: [Synth 8-6155] done synthesizing module 'INST_FETCH' (7#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/INST_FETCH.v:4]
INFO: [Synth 8-6157] synthesizing module 'EXCEPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXCEPTION_UNIT' (8#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v:23]
WARNING: [Synth 8-7071] port 'mepc' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mepc_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mstatus' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mstatus_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mcause' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mcause_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mtval' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mtval_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'clr_meip' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7023] instance 'EXECPTION_UNIT' of module 'EXCEPTION_UNIT' has 38 connections declared, but only 29 given [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
INFO: [Synth 8-6157] synthesizing module 'DECODE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DECODE' (9#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v:5]
INFO: [Synth 8-6157] synthesizing module 'FP_DECODE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_DECODE.v:107]
INFO: [Synth 8-6155] done synthesizing module 'FP_DECODE' (10#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_DECODE.v:107]
INFO: [Synth 8-6157] synthesizing module 'EXECUTE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:4]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:229]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:236]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:406]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:431]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:527]
INFO: [Synth 8-6157] synthesizing module 'or1200_amultp2_32x32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2326]
INFO: [Synth 8-6157] synthesizing module 'MULTIPLIER_33_32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2295]
INFO: [Synth 8-6157] synthesizing module 'BOOTHCODER_33_32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:65]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:50]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (11#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:50]
INFO: [Synth 8-6157] synthesizing module 'PP_LOW' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PP_LOW' (12#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:4]
INFO: [Synth 8-6157] synthesizing module 'R_GATE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:41]
INFO: [Synth 8-6155] done synthesizing module 'R_GATE' (13#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:41]
INFO: [Synth 8-6157] synthesizing module 'PP_MIDDLE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:15]
INFO: [Synth 8-6155] done synthesizing module 'PP_MIDDLE' (14#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:15]
INFO: [Synth 8-6157] synthesizing module 'PP_HIGH' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'PP_HIGH' (15#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'BOOTHCODER_33_32' (16#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:65]
INFO: [Synth 8-6157] synthesizing module 'WALLACE_33_32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:744]
INFO: [Synth 8-6157] synthesizing module 'HALF_ADDER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:715]
INFO: [Synth 8-6155] done synthesizing module 'HALF_ADDER' (17#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:715]
INFO: [Synth 8-6157] synthesizing module 'FLIPFLOP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:725]
INFO: [Synth 8-6155] done synthesizing module 'FLIPFLOP' (18#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:725]
INFO: [Synth 8-6157] synthesizing module 'FULL_ADDER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:702]
INFO: [Synth 8-6155] done synthesizing module 'FULL_ADDER' (19#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:702]
INFO: [Synth 8-6155] done synthesizing module 'WALLACE_33_32' (20#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:744]
INFO: [Synth 8-6157] synthesizing module 'DBLCADDER_64_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2278]
INFO: [Synth 8-6157] synthesizing module 'PRESTAGE_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1658]
INFO: [Synth 8-6157] synthesizing module 'BLOCK0' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1601]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK0' (21#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1601]
INFO: [Synth 8-6157] synthesizing module 'INVBLOCK' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1583]
INFO: [Synth 8-6155] done synthesizing module 'INVBLOCK' (22#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1583]
INFO: [Synth 8-6155] done synthesizing module 'PRESTAGE_64' (23#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1658]
INFO: [Synth 8-6157] synthesizing module 'DBLCTREE_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2253]
INFO: [Synth 8-6157] synthesizing module 'DBLC_0_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1733]
INFO: [Synth 8-6157] synthesizing module 'BLOCK1A' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1638]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK1A' (24#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1638]
INFO: [Synth 8-6157] synthesizing module 'BLOCK1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1612]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK1' (25#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1612]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_0_64' (26#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1733]
INFO: [Synth 8-6157] synthesizing module 'DBLC_1_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1807]
INFO: [Synth 8-6157] synthesizing module 'BLOCK2A' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1648]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK2A' (27#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1648]
INFO: [Synth 8-6157] synthesizing module 'BLOCK2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1625]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK2' (28#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1625]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_1_64' (29#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1807]
INFO: [Synth 8-6157] synthesizing module 'DBLC_2_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1881]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_2_64' (30#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1881]
INFO: [Synth 8-6157] synthesizing module 'DBLC_3_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1955]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_3_64' (31#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1955]
INFO: [Synth 8-6157] synthesizing module 'DBLC_4_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2029]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_4_64' (32#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2029]
INFO: [Synth 8-6157] synthesizing module 'DBLC_5_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2103]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_5_64' (33#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2103]
INFO: [Synth 8-6155] done synthesizing module 'DBLCTREE_64' (34#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2253]
INFO: [Synth 8-6157] synthesizing module 'XORSTAGE_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2177]
INFO: [Synth 8-6157] synthesizing module 'XXOR1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1591]
INFO: [Synth 8-6155] done synthesizing module 'XXOR1' (35#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1591]
INFO: [Synth 8-6155] done synthesizing module 'XORSTAGE_64' (36#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2177]
INFO: [Synth 8-6155] done synthesizing module 'DBLCADDER_64_64' (37#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2278]
INFO: [Synth 8-6155] done synthesizing module 'MULTIPLIER_33_32' (38#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2295]
INFO: [Synth 8-6155] done synthesizing module 'or1200_amultp2_32x32' (39#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2326]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v:2]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v:79]
INFO: [Synth 8-6155] done synthesizing module 'divider' (40#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EXECUTE' (41#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:4]
INFO: [Synth 8-6157] synthesizing module 'FP_EXECUTE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v:13]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v:163]
INFO: [Synth 8-6157] synthesizing module 'FPU' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:42]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:170]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:219]
INFO: [Synth 8-6157] synthesizing module 'ADD' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/ADD.v:3]
INFO: [Synth 8-638] synthesizing module 'FPAdd_8_23_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:155]
INFO: [Synth 8-3491] module 'RightShifter_24_by_max_26_comb_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:17' bound to instance 'RightShifterComponent' of component 'RightShifter_24_by_max_26_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:271]
INFO: [Synth 8-638] synthesizing module 'RightShifter_24_by_max_26_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'RightShifter_24_by_max_26_comb_uid4' (42#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:23]
INFO: [Synth 8-3491] module 'IntAdder_27_f400_uid8' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:59' bound to instance 'fracAdder' of component 'IntAdder_27_f400_uid8' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:281]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_f400_uid8' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_f400_uid8' (43#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:66]
INFO: [Synth 8-3491] module 'LZCShifter_28_to_28_counting_32_comb_uid16' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:88' bound to instance 'LZC_component' of component 'LZCShifter_28_to_28_counting_32_comb_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:288]
INFO: [Synth 8-638] synthesizing module 'LZCShifter_28_to_28_counting_32_comb_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'LZCShifter_28_to_28_counting_32_comb_uid16' (44#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:94]
INFO: [Synth 8-3491] module 'Rounding_Mode_SP' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9' bound to instance 'rounding' of component 'Rounding_Mode_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:300]
INFO: [Synth 8-6157] synthesizing module 'Rounding_Mode_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Rounding_Mode_SP' (45#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9]
INFO: [Synth 8-256] done synthesizing module 'FPAdd_8_23_comb_uid2' (46#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:155]
INFO: [Synth 8-638] synthesizing module 'FPAdd_11_52_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:191]
INFO: [Synth 8-3491] module 'IntAdder_66_f400_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:18' bound to instance 'cmpAdder' of component 'IntAdder_66_f400_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:298]
INFO: [Synth 8-638] synthesizing module 'IntAdder_66_f400_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_66_f400_uid4' (47#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:25]
INFO: [Synth 8-3491] module 'RightShifter_53_by_max_55_comb_uid12' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:47' bound to instance 'RightShifterComponent' of component 'RightShifter_53_by_max_55_comb_uid12' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:324]
INFO: [Synth 8-638] synthesizing module 'RightShifter_53_by_max_55_comb_uid12' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'RightShifter_53_by_max_55_comb_uid12' (48#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:53]
INFO: [Synth 8-3491] module 'IntAdder_56_f400_uid16' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:91' bound to instance 'fracAdder' of component 'IntAdder_56_f400_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:334]
INFO: [Synth 8-638] synthesizing module 'IntAdder_56_f400_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:98]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_56_f400_uid16' (49#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:98]
INFO: [Synth 8-3491] module 'LZCShifter_57_to_57_counting_64_comb_uid24' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:120' bound to instance 'LZC_component' of component 'LZCShifter_57_to_57_counting_64_comb_uid24' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:341]
INFO: [Synth 8-638] synthesizing module 'LZCShifter_57_to_57_counting_64_comb_uid24' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:126]
INFO: [Synth 8-256] done synthesizing module 'LZCShifter_57_to_57_counting_64_comb_uid24' (50#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:126]
INFO: [Synth 8-3491] module 'Rounding_Mode_DP' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:63' bound to instance 'rounding' of component 'Rounding_Mode_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:353]
INFO: [Synth 8-6157] synthesizing module 'Rounding_Mode_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Rounding_Mode_DP' (51#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:63]
INFO: [Synth 8-256] done synthesizing module 'FPAdd_11_52_comb_uid2' (52#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:191]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (53#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/ADD.v:3]
INFO: [Synth 8-6157] synthesizing module 'MULT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v:3]
INFO: [Synth 8-638] synthesizing module 'FPMult_8_23_8_23_8_23_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:267]
INFO: [Synth 8-3491] module 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:46' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:323]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:52]
INFO: [Synth 8-3491] module 'IntAdder_42_f400_uid15' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:18' bound to instance 'Adder_final6_0' of component 'IntAdder_42_f400_uid15' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:229]
INFO: [Synth 8-638] synthesizing module 'IntAdder_42_f400_uid15' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_42_f400_uid15' (54#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' (55#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:52]
INFO: [Synth 8-3491] module 'Rounding_Mode_SP' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9' bound to instance 'rounding' of component 'Rounding_Mode_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:346]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:362]
INFO: [Synth 8-256] done synthesizing module 'FPMult_8_23_8_23_8_23_comb_uid2' (56#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:267]
INFO: [Synth 8-638] synthesizing module 'FPMult_11_52_11_52_11_52_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5776]
INFO: [Synth 8-3491] module 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:975' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5831]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:981]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2924]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:15]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid9' (57#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:15]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2934]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2946]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2957]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2970]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2981]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2994]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3005]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3018]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3029]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3042]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3053]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3078]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:101]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:104]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid36' (58#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:101]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3088]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3100]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3111]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3124]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3135]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3148]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3159]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3172]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3183]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3196]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3207]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3232]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:187]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:190]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid63' (59#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:187]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3242]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3254]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3265]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3278]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3289]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3302]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3313]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3326]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3337]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3350]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3361]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3387]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:273]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:276]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid90' (60#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:273]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3398]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X2Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3409]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X3Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3420]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X4Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3431]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X5Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3442]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X6Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3453]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X7Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3464]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3489]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:359]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:362]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid109' (61#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:359]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3500]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X2Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3511]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X3Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3522]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X4Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3533]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X5Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3544]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X6Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3555]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X7Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3566]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid128' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:440' bound to instance 'PP_m5_126X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid128' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3585]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid128' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:445]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:448]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid128' (62#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:445]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid128' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:440' bound to instance 'PP_m5_126X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid128' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3595]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_0' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3867]
INFO: [Synth 8-638] synthesizing module 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:538]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:542]
INFO: [Synth 8-256] done synthesizing module 'Compressor_6_3' (63#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:538]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_1' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3875]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_2' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3883]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_3' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3891]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_4' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3899]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_5' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3907]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_6' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3915]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_7' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3923]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_8' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3931]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_9' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3939]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_10' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3947]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_11' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3955]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_12' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3963]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_13' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3971]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_14' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3979]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_15' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3987]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_16' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3995]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_17' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4003]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_18' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4011]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_19' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4019]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_20' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4027]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_21' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4035]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_22' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4044]
INFO: [Synth 8-638] synthesizing module 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:633]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:637]
INFO: [Synth 8-256] done synthesizing module 'Compressor_14_3' (64#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:633]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_23' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4054]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_24' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4064]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_25' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4074]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_26' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4084]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_27' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4094]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_28' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4104]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_29' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4114]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_30' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4124]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_31' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4134]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_32' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4144]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Compressor_5_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:695]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:699]
INFO: [Synth 8-256] done synthesizing module 'Compressor_5_3' (65#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:695]
INFO: [Synth 8-638] synthesizing module 'Compressor_4_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:757]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:761]
INFO: [Synth 8-256] done synthesizing module 'Compressor_4_3' (66#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:757]
INFO: [Synth 8-638] synthesizing module 'Compressor_23_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:804]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:808]
INFO: [Synth 8-256] done synthesizing module 'Compressor_23_3' (67#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:804]
INFO: [Synth 8-638] synthesizing module 'Compressor_3_2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:913]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:917]
INFO: [Synth 8-256] done synthesizing module 'Compressor_3_2' (68#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:913]
INFO: [Synth 8-638] synthesizing module 'Compressor_13_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:867]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:871]
INFO: [Synth 8-256] done synthesizing module 'Compressor_13_3' (69#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:867]
INFO: [Synth 8-638] synthesizing module 'IntAdder_104_f400_uid549' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:954]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_104_f400_uid549' (70#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:954]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' (71#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:981]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5870]
INFO: [Synth 8-256] done synthesizing module 'FPMult_11_52_11_52_11_52_comb_uid2' (72#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5776]
INFO: [Synth 8-6155] done synthesizing module 'MULT' (73#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v:3]
INFO: [Synth 8-6157] synthesizing module 'DIV' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:3]
INFO: [Synth 8-638] synthesizing module 'FPDiv_8_23_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'SelFunctionTable_r4_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:15]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'SelFunctionTable_r4_comb_uid4' (74#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:15]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:470]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:452]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:434]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:416]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:362]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:344]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:326]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:308]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:290]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:272]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:254]
INFO: [Synth 8-256] done synthesizing module 'FPDiv_8_23_comb_uid2' (75#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'FPDiv_11_52_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:79]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:860]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:842]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:824]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:806]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:788]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:770]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:752]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:734]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:716]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:698]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:680]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:662]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:644]
WARNING: [Synth 8-3936] Found unconnected internal register 'w13full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:626]
WARNING: [Synth 8-3936] Found unconnected internal register 'w14full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:608]
WARNING: [Synth 8-3936] Found unconnected internal register 'w15full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:590]
WARNING: [Synth 8-3936] Found unconnected internal register 'w16full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:572]
WARNING: [Synth 8-3936] Found unconnected internal register 'w17full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:554]
WARNING: [Synth 8-3936] Found unconnected internal register 'w18full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:536]
WARNING: [Synth 8-3936] Found unconnected internal register 'w19full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:518]
WARNING: [Synth 8-3936] Found unconnected internal register 'w20full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:500]
WARNING: [Synth 8-3936] Found unconnected internal register 'w21full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'w22full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:464]
WARNING: [Synth 8-3936] Found unconnected internal register 'w23full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:446]
WARNING: [Synth 8-3936] Found unconnected internal register 'w24full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:428]
WARNING: [Synth 8-3936] Found unconnected internal register 'w25full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:410]
WARNING: [Synth 8-3936] Found unconnected internal register 'w26full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:392]
WARNING: [Synth 8-3936] Found unconnected internal register 'w27full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:374]
INFO: [Synth 8-256] done synthesizing module 'FPDiv_11_52_comb_uid2' (76#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:79]
INFO: [Synth 8-6155] done synthesizing module 'DIV' (77#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:3]
INFO: [Synth 8-6157] synthesizing module 'SQRT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v:3]
INFO: [Synth 8-638] synthesizing module 'FPSqrt_8_23' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh1_reg' and it is trimmed from '28' to '27' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:480]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh2_reg' and it is trimmed from '27' to '26' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:470]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh3_reg' and it is trimmed from '26' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:460]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh4_reg' and it is trimmed from '25' to '24' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:450]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh5_reg' and it is trimmed from '24' to '23' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:440]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh6_reg' and it is trimmed from '23' to '22' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:430]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh7_reg' and it is trimmed from '22' to '21' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:420]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh8_reg' and it is trimmed from '21' to '20' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:410]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh9_reg' and it is trimmed from '20' to '19' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:400]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh10_reg' and it is trimmed from '19' to '18' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh11_reg' and it is trimmed from '18' to '17' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh12_reg' and it is trimmed from '17' to '16' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:370]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh13_reg' and it is trimmed from '16' to '15' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:360]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh14_reg' and it is trimmed from '15' to '14' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:350]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh15_reg' and it is trimmed from '14' to '13' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:340]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh16_reg' and it is trimmed from '13' to '12' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:330]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh17_reg' and it is trimmed from '12' to '11' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:320]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh18_reg' and it is trimmed from '11' to '10' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:310]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh19_reg' and it is trimmed from '10' to '9' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:300]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh20_reg' and it is trimmed from '9' to '8' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:290]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh21_reg' and it is trimmed from '8' to '7' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:280]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh22_reg' and it is trimmed from '7' to '6' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:270]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh23_reg' and it is trimmed from '6' to '5' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:260]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh24_reg' and it is trimmed from '5' to '4' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:250]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh25_reg' and it is trimmed from '4' to '3' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:240]
INFO: [Synth 8-256] done synthesizing module 'FPSqrt_8_23' (78#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'FPSqrt_11_52' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh1_reg' and it is trimmed from '57' to '56' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:973]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh2_reg' and it is trimmed from '56' to '55' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:963]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh3_reg' and it is trimmed from '55' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:953]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh4_reg' and it is trimmed from '54' to '53' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:943]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh5_reg' and it is trimmed from '53' to '52' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:933]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh6_reg' and it is trimmed from '52' to '51' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:923]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh7_reg' and it is trimmed from '51' to '50' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:913]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh8_reg' and it is trimmed from '50' to '49' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:903]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh9_reg' and it is trimmed from '49' to '48' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:893]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh10_reg' and it is trimmed from '48' to '47' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:883]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh11_reg' and it is trimmed from '47' to '46' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:873]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh12_reg' and it is trimmed from '46' to '45' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:863]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh13_reg' and it is trimmed from '45' to '44' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:853]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh14_reg' and it is trimmed from '44' to '43' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:843]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh15_reg' and it is trimmed from '43' to '42' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:833]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh16_reg' and it is trimmed from '42' to '41' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:823]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh17_reg' and it is trimmed from '41' to '40' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:813]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh18_reg' and it is trimmed from '40' to '39' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:803]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh19_reg' and it is trimmed from '39' to '38' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:793]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh20_reg' and it is trimmed from '38' to '37' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:783]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh21_reg' and it is trimmed from '37' to '36' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:773]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh22_reg' and it is trimmed from '36' to '35' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:763]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh23_reg' and it is trimmed from '35' to '34' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:753]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh24_reg' and it is trimmed from '34' to '33' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:743]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh25_reg' and it is trimmed from '33' to '32' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:733]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh26_reg' and it is trimmed from '32' to '31' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:723]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh27_reg' and it is trimmed from '31' to '30' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:713]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh28_reg' and it is trimmed from '30' to '29' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:703]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh29_reg' and it is trimmed from '29' to '28' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:693]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh30_reg' and it is trimmed from '28' to '27' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:683]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh31_reg' and it is trimmed from '27' to '26' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:673]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh32_reg' and it is trimmed from '26' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:663]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh33_reg' and it is trimmed from '25' to '24' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:653]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh34_reg' and it is trimmed from '24' to '23' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:643]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'FPSqrt_11_52' (79#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:24]
INFO: [Synth 8-6155] done synthesizing module 'SQRT' (80#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v:3]
INFO: [Synth 8-6157] synthesizing module 'COMPARE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'Compare' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Compare.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (81#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Compare.v:3]
INFO: [Synth 8-6155] done synthesizing module 'COMPARE' (82#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'CONVERT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/CONVERT.v:12]
INFO: [Synth 8-6157] synthesizing module 'FP_to_int' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FP_to_int' (83#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v:9]
INFO: [Synth 8-6157] synthesizing module 'int_to_FP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v:9]
INFO: [Synth 8-6157] synthesizing module 'LZC' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:4]
INFO: [Synth 8-6157] synthesizing module 'cntlz8' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:26]
INFO: [Synth 8-6155] done synthesizing module 'cntlz8' (84#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:26]
INFO: [Synth 8-6155] done synthesizing module 'LZC' (85#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'int_to_FP' (86#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v:9]
INFO: [Synth 8-6157] synthesizing module 'SIGN_INJECTION' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SIGN_INJECTION.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SIGN_INJECTION' (87#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SIGN_INJECTION.v:4]
INFO: [Synth 8-6157] synthesizing module 'FP_to_FP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FP_to_FP' (88#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v:12]
INFO: [Synth 8-6155] done synthesizing module 'CONVERT' (89#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/CONVERT.v:12]
INFO: [Synth 8-6157] synthesizing module 'TRANSFER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v:8]
INFO: [Synth 8-6155] done synthesizing module 'TRANSFER' (90#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v:8]
INFO: [Synth 8-638] synthesizing module 'IEEE_TO_FLOPOCO_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_DP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'IEEE_TO_FLOPOCO_DP' (91#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_DP.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'IEEE_TO_FLOPOCO_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_SP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'IEEE_TO_FLOPOCO_SP' (92#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_SP.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'FLOPOCO_TO_IEEE_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_DP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'FLOPOCO_TO_IEEE_DP' (93#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_DP.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'FLOPOCO_TO_IEEE_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_SP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'FLOPOCO_TO_IEEE_SP' (94#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_SP.vhdl:22]
INFO: [Synth 8-6155] done synthesizing module 'FPU' (95#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'FP_EXECUTE' (96#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v:13]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/REG_FILE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (97#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/REG_FILE.v:4]
INFO: [Synth 8-6157] synthesizing module 'FP_REG_FILE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_REG_FILE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FP_REG_FILE' (98#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_REG_FILE.v:4]
INFO: [Synth 8-6157] synthesizing module 'Sys_counter' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'counter_tick' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:112]
INFO: [Synth 8-6155] done synthesizing module 'counter_tick' (99#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:112]
INFO: [Synth 8-6157] synthesizing module 'counter_proc_clk' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:202]
INFO: [Synth 8-6155] done synthesizing module 'counter_proc_clk' (100#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:202]
INFO: [Synth 8-6157] synthesizing module 'counter_real_clk' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:236]
INFO: [Synth 8-6155] done synthesizing module 'counter_real_clk' (101#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:236]
INFO: [Synth 8-6157] synthesizing module 'counter_instr_clk' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:328]
INFO: [Synth 8-6155] done synthesizing module 'counter_instr_clk' (102#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:328]
INFO: [Synth 8-6155] done synthesizing module 'Sys_counter' (103#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'csr' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:8]
INFO: [Synth 8-6157] synthesizing module 'irq_bit_sync' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_bit_sync.v:23]
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'irq_bit_sync' (104#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_bit_sync.v:23]
INFO: [Synth 8-6157] synthesizing module 'irq_pulser' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_pulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'irq_pulser' (105#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_pulser.v:23]
WARNING: [Synth 8-6014] Unused sequential element cur_prev_mode_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:698]
INFO: [Synth 8-6155] done synthesizing module 'csr' (106#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:8]
WARNING: [Synth 8-6014] Unused sequential element sys_ID_EX_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:612]
WARNING: [Synth 8-6014] Unused sequential element FP__Store_Data__EX_MEM_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:701]
WARNING: [Synth 8-6014] Unused sequential element mepc_res_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:767]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_EX' (107#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'dcache_biu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:5]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:213]
INFO: [Synth 8-6157] synthesizing module 'interface_router' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:72]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:186]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:206]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:219]
INFO: [Synth 8-6155] done synthesizing module 'interface_router' (108#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:11]
INFO: [Synth 8-6157] synthesizing module 'dcache_top' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'dcache_ram_fsm' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:7]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:562]
WARNING: [Synth 8-6014] Unused sequential element Store_Tag_w0__Buffer_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:263]
WARNING: [Synth 8-6014] Unused sequential element Store_Tag_w1__Buffer_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:264]
WARNING: [Synth 8-6014] Unused sequential element Store_LRU_Read_Data_Buffer_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:284]
WARNING: [Synth 8-6014] Unused sequential element Write__reg__reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:298]
WARNING: [Synth 8-6014] Unused sequential element tag_data_w0_int_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:299]
WARNING: [Synth 8-6014] Unused sequential element tag_data_w1_int_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:300]
WARNING: [Synth 8-6014] Unused sequential element lru_data_int_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:301]
WARNING: [Synth 8-6014] Unused sequential element LRU_Read_Data__reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:305]
WARNING: [Synth 8-6014] Unused sequential element tag_w0_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:391]
WARNING: [Synth 8-6014] Unused sequential element tag_w1_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:392]
WARNING: [Synth 8-6014] Unused sequential element Dirty_bit_Read_Data_w0_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:394]
WARNING: [Synth 8-6014] Unused sequential element Dirty_bit_Read_Data_w1_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:395]
WARNING: [Synth 8-6014] Unused sequential element DCache_Write_Data_w1_temp_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:468]
INFO: [Synth 8-6155] done synthesizing module 'dcache_ram_fsm' (109#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:7]
WARNING: [Synth 8-7071] port 'flush_csr_clr' of module 'dcache_ram_fsm' is unconnected for instance 'drf1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:730]
WARNING: [Synth 8-7023] instance 'drf1' of module 'dcache_ram_fsm' has 63 connections declared, but only 62 given [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:730]
INFO: [Synth 8-6157] synthesizing module 'dcache_dpram' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:7]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:270]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:284]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM__parameterized1' (109#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:356]
WARNING: [Synth 8-689] width (16) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:361]
WARNING: [Synth 8-689] width (16) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:368]
WARNING: [Synth 8-689] width (16) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:373]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM__parameterized2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM__parameterized2' (109#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:387]
WARNING: [Synth 8-689] width (4) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:403]
INFO: [Synth 8-6157] synthesizing module 'DTLB' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:25]
INFO: [Synth 8-6157] synthesizing module 'Registers' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v:28]
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v:286]
WARNING: [Synth 8-6014] Unused sequential element miss_counter_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v:292]
WARNING: [Synth 8-6014] Unused sequential element hit_counter_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v:302]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (110#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v:28]
INFO: [Synth 8-6157] synthesizing module 'lru' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/lru.v:23]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/lru.v:53]
INFO: [Synth 8-6155] done synthesizing module 'lru' (111#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/lru.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DTLB' (112#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:25]
INFO: [Synth 8-6155] done synthesizing module 'dcache_dpram' (113#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:7]
WARNING: [Synth 8-7071] port 'BSTROBE' of module 'dcache_dpram' is unconnected for instance 'dd' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:794]
WARNING: [Synth 8-7023] instance 'dd' of module 'dcache_dpram' has 91 connections declared, but only 90 given [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:794]
WARNING: [Synth 8-3848] Net BSTROBE in module/entity dcache_top does not have driver. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:76]
INFO: [Synth 8-6155] done synthesizing module 'dcache_top' (114#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:5]
WARNING: [Synth 8-7071] port 'BSTROBE' of module 'dcache_top' is unconnected for instance 'dt1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:268]
WARNING: [Synth 8-7023] instance 'dt1' of module 'dcache_top' has 42 connections declared, but only 41 given [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:268]
WARNING: [Synth 8-3848] Net TLB_BSTROBE in module/entity dcache_biu does not have driver. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:122]
INFO: [Synth 8-6155] done synthesizing module 'dcache_biu' (115#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem_hier' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:22]
INFO: [Synth 8-6157] synthesizing module 'icache' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:21]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:375]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:390]
INFO: [Synth 8-6157] synthesizing module 'ITLB' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:25]
INFO: [Synth 8-6157] synthesizing module 'iregisters' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/icam.v:28]
INFO: [Synth 8-6155] done synthesizing module 'iregisters' (116#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/icam.v:28]
INFO: [Synth 8-6157] synthesizing module 'ilru' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ilru.v:23]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ilru.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ilru' (117#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ilru.v:23]
WARNING: [Synth 8-6014] Unused sequential element compare_delayed_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:468]
WARNING: [Synth 8-6014] Unused sequential element re_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:469]
WARNING: [Synth 8-3848] Net WDATA in module/entity ITLB does not have driver. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:56]
INFO: [Synth 8-6155] done synthesizing module 'ITLB' (118#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:25]
INFO: [Synth 8-6157] synthesizing module 'MEMORY_MACRO_CACHE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v:23]
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter INIT_FILE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MEMORY_MACRO_CACHE' (119#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMORY_MACRO_CACHE__parameterized0' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v:23]
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter INIT_FILE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MEMORY_MACRO_CACHE__parameterized0' (119#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'icache' (120#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:21]
INFO: [Synth 8-6157] synthesizing module 'cachefsm' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/cachefsm.v:22]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/cachefsm.v:90]
INFO: [Synth 8-6155] done synthesizing module 'cachefsm' (121#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/cachefsm.v:22]
WARNING: [Synth 8-6014] Unused sequential element dat_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:256]
INFO: [Synth 8-6155] done synthesizing module 'mem_hier' (122#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fet_dec_ex_mem' (123#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (124#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (64) of module 'cpu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:95]
INFO: [Synth 8-6157] synthesizing module 'rv32_mpu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_mpu.sv:4]
	Parameter MMU_SUPPORT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rv32_pmp_region' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_pmp_region.sv:5]
	Parameter RLEN bound to: 32 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter AXI_ADDR_W bound to: 32 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_pmp_region.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'rv32_pmp_region' (125#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_pmp_region.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'rv32_mpu' (126#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_mpu.sv:4]
INFO: [Synth 8-6157] synthesizing module 'interconnect' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v:9]
INFO: [Synth 8-6155] done synthesizing module 'interconnect' (127#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v:9]
INFO: [Synth 8-6157] synthesizing module 'rv32_clint' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:37]
	Parameter ADDRW bound to: 32 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
ERROR: [Synth 8-439] module 'rv32_2dffsync' not found [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:72]
ERROR: [Synth 8-6156] failed synthesizing module 'rv32_clint' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:37]
ERROR: [Synth 8-6156] failed synthesizing module 'riscv_platform' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 9923.961 ; gain = 619.449 ; free physical = 425 ; free virtual = 16135
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
444 Infos, 303 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 9923.961 ; gain = 619.449 ; free physical = 425 ; free virtual = 16135
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2769.670; main = 2769.670; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9923.965; main = 9923.965; forked = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
add_files -norecurse /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_2dffsync.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
synth_design -top riscv_platform -part xc7vx485tffg1761-2 -lint 
Command: synth_design -top riscv_platform -part xc7vx485tffg1761-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9983.160 ; gain = 0.000 ; free physical = 381 ; free virtual = 16088
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:141]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:234]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:79]
INFO: [Synth 8-11241] undeclared symbol 'RO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:334]
INFO: [Synth 8-11241] undeclared symbol 'RW_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:335]
INFO: [Synth 8-11241] undeclared symbol 'XO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:336]
INFO: [Synth 8-11241] undeclared symbol 'XOR_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:337]
INFO: [Synth 8-11241] undeclared symbol 'RWX_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:338]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:111]
WARNING: [Synth 8-11065] parameter 'FIRST_LEVEL' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:112]
WARNING: [Synth 8-11065] parameter 'SECOND_LEVEL' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:113]
WARNING: [Synth 8-11065] parameter 'REPLACE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:114]
WARNING: [Synth 8-11065] parameter 'OUTPUT_STATE' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:115]
WARNING: [Synth 8-11065] parameter 'BASE_ADDR' becomes localparam in 'DTLB' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:117]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v:83]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v:117]
INFO: [Synth 8-11241] undeclared symbol 'RO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:452]
INFO: [Synth 8-11241] undeclared symbol 'RW_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:453]
INFO: [Synth 8-11241] undeclared symbol 'XO_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:454]
INFO: [Synth 8-11241] undeclared symbol 'XOR_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:455]
INFO: [Synth 8-11241] undeclared symbol 'RWX_page', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:456]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v:77]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:50]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:104]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v:73]
INFO: [Synth 8-11241] undeclared symbol 'rd_counter_tick', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:38]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v:65]
INFO: [Synth 8-11241] undeclared symbol 'csr_wr_en', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:110]
INFO: [Synth 8-11241] undeclared symbol 'ext_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:122]
INFO: [Synth 8-11241] undeclared symbol 'timer_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:134]
INFO: [Synth 8-11241] undeclared symbol 'sw_irq_sync', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:146]
INFO: [Synth 8-11241] undeclared symbol 'ext_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:155]
INFO: [Synth 8-11241] undeclared symbol 'timer_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:162]
INFO: [Synth 8-11241] undeclared symbol 'sw_irq_pulse', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:170]
INFO: [Synth 8-11241] undeclared symbol 'csr_satp_mode', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:423]
WARNING: [Synth 8-11065] parameter 'NB_PMP_REGION' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:449]
WARNING: [Synth 8-11065] parameter 'MPU_SUPPORT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:454]
WARNING: [Synth 8-11065] parameter 'MAX_PMP_REGION' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:457]
WARNING: [Synth 8-11065] parameter 'PMPCFG0_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:460]
WARNING: [Synth 8-11065] parameter 'PMPCFG1_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:461]
WARNING: [Synth 8-11065] parameter 'PMPCFG2_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:462]
WARNING: [Synth 8-11065] parameter 'PMPCFG3_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:463]
WARNING: [Synth 8-11065] parameter 'PMPADDR0_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:464]
WARNING: [Synth 8-11065] parameter 'PMPADDR1_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:465]
WARNING: [Synth 8-11065] parameter 'PMPADDR2_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:466]
WARNING: [Synth 8-11065] parameter 'PMPADDR3_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:467]
WARNING: [Synth 8-11065] parameter 'PMPADDR4_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:468]
WARNING: [Synth 8-11065] parameter 'PMPADDR5_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:469]
WARNING: [Synth 8-11065] parameter 'PMPADDR6_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:470]
WARNING: [Synth 8-11065] parameter 'PMPADDR7_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:471]
WARNING: [Synth 8-11065] parameter 'PMPADDR8_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:472]
WARNING: [Synth 8-11065] parameter 'PMPADDR9_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:473]
WARNING: [Synth 8-11065] parameter 'PMPADDR10_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:474]
WARNING: [Synth 8-11065] parameter 'PMPADDR11_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:475]
WARNING: [Synth 8-11065] parameter 'PMPADDR12_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:476]
WARNING: [Synth 8-11065] parameter 'PMPADDR13_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:477]
WARNING: [Synth 8-11065] parameter 'PMPADDR14_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:478]
WARNING: [Synth 8-11065] parameter 'PMPADDR15_INIT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:479]
WARNING: [Synth 8-11065] parameter 'MMU_SUPPORT' becomes localparam in 'csr' with formal parameter declaration list [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:482]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:219]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:280]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:294]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:447]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:458]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:322]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:343]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:660]
INFO: [Synth 8-11241] undeclared symbol 'stall', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:165]
INFO: [Synth 8-11241] undeclared symbol 'freeze_int', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:166]
INFO: [Synth 8-11241] undeclared symbol 'icache_freeze', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:173]
INFO: [Synth 8-11241] undeclared symbol 'stall_mul', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:179]
INFO: [Synth 8-11241] undeclared symbol 'flush_csr_clr', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:186]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:385]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:400]
WARNING: [Synth 8-9400] empty statement in sequential block [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v:64]
INFO: [Synth 8-11241] undeclared symbol 'vpn_to_ppn_req3', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:393]
INFO: [Synth 8-11241] undeclared symbol 'vpn_to_ppn_req_in2', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:401]
INFO: [Synth 8-11241] undeclared symbol 'freeze_tlb_out', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:403]
INFO: [Synth 8-11241] undeclared symbol 'lcd_reg', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:95]
INFO: [Synth 8-11241] undeclared symbol 'dmem_read_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:136]
INFO: [Synth 8-11241] undeclared symbol 'dmem_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:137]
INFO: [Synth 8-11241] undeclared symbol 'dmem_read_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:138]
INFO: [Synth 8-11241] undeclared symbol 'imem_read_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:140]
INFO: [Synth 8-11241] undeclared symbol 'imem_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:141]
INFO: [Synth 8-11241] undeclared symbol 'imem_read_write_allowed', assumed default net type 'wire' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:142]
INFO: [Synth 8-6157] synthesizing module 'riscv_platform' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'fet_dec_ex_mem' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:4]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_EX' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'Branch_Prediction_Unit' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v:7]
INFO: [Synth 8-6157] synthesizing module 'Direction_Predictor' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:5]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM' (1#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'wea' does not match port width (2) of module 'dual_port_RAM' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Direction_Predictor' (2#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:5]
INFO: [Synth 8-6157] synthesizing module 'Branch_Target_Buff' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v:5]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v:95]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM__parameterized0' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM__parameterized0' (2#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'BTB_PLRU' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'BTB_PLRU' (3#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Target_Buff' (4#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v:5]
INFO: [Synth 8-6157] synthesizing module 'Return_Addr_Stack' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:5]
WARNING: [Synth 8-324] index 32 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 33 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 34 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 35 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 36 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 37 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 38 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 39 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 40 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 41 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 42 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 43 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 44 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 45 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 46 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 47 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 48 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 49 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 50 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 51 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 52 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 53 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 54 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 55 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 56 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 57 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 58 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 59 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 60 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 61 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 62 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 63 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 64 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 65 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 66 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 67 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 68 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 69 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 70 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 71 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 72 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 73 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 74 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 75 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 76 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 77 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 78 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 79 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 80 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 81 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 82 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 83 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 84 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 85 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 86 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 87 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 88 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 89 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 90 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 91 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 92 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 93 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 94 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 95 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 96 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 97 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 98 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 99 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 100 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 101 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 102 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 103 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 104 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 105 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 106 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 107 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 108 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 109 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 110 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 111 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 112 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 113 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 114 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 115 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 116 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 117 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 118 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 119 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 120 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 121 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 122 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 123 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 124 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 125 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 126 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 127 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 128 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 129 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 130 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
WARNING: [Synth 8-324] index 131 out of range [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:125]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Return_Addr_Stack' (5#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Prediction_Unit' (6#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v:7]
INFO: [Synth 8-6157] synthesizing module 'INST_FETCH' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/INST_FETCH.v:4]
INFO: [Synth 8-6155] done synthesizing module 'INST_FETCH' (7#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/INST_FETCH.v:4]
INFO: [Synth 8-6157] synthesizing module 'EXCEPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXCEPTION_UNIT' (8#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v:23]
WARNING: [Synth 8-7071] port 'mepc' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mepc_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mstatus' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mstatus_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mcause' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mcause_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mtval' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'mtval_wr' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7071] port 'clr_meip' of module 'EXCEPTION_UNIT' is unconnected for instance 'EXECPTION_UNIT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
WARNING: [Synth 8-7023] instance 'EXECPTION_UNIT' of module 'EXCEPTION_UNIT' has 38 connections declared, but only 29 given [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:883]
INFO: [Synth 8-6157] synthesizing module 'DECODE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DECODE' (9#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v:5]
INFO: [Synth 8-6157] synthesizing module 'FP_DECODE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_DECODE.v:107]
INFO: [Synth 8-6155] done synthesizing module 'FP_DECODE' (10#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_DECODE.v:107]
INFO: [Synth 8-6157] synthesizing module 'EXECUTE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:4]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:229]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:236]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:406]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:431]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:527]
INFO: [Synth 8-6157] synthesizing module 'or1200_amultp2_32x32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2326]
INFO: [Synth 8-6157] synthesizing module 'MULTIPLIER_33_32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2295]
INFO: [Synth 8-6157] synthesizing module 'BOOTHCODER_33_32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:65]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:50]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (11#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:50]
INFO: [Synth 8-6157] synthesizing module 'PP_LOW' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PP_LOW' (12#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:4]
INFO: [Synth 8-6157] synthesizing module 'R_GATE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:41]
INFO: [Synth 8-6155] done synthesizing module 'R_GATE' (13#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:41]
INFO: [Synth 8-6157] synthesizing module 'PP_MIDDLE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:15]
INFO: [Synth 8-6155] done synthesizing module 'PP_MIDDLE' (14#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:15]
INFO: [Synth 8-6157] synthesizing module 'PP_HIGH' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'PP_HIGH' (15#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'BOOTHCODER_33_32' (16#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:65]
INFO: [Synth 8-6157] synthesizing module 'WALLACE_33_32' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:744]
INFO: [Synth 8-6157] synthesizing module 'HALF_ADDER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:715]
INFO: [Synth 8-6155] done synthesizing module 'HALF_ADDER' (17#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:715]
INFO: [Synth 8-6157] synthesizing module 'FLIPFLOP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:725]
INFO: [Synth 8-6155] done synthesizing module 'FLIPFLOP' (18#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:725]
INFO: [Synth 8-6157] synthesizing module 'FULL_ADDER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:702]
INFO: [Synth 8-6155] done synthesizing module 'FULL_ADDER' (19#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:702]
INFO: [Synth 8-6155] done synthesizing module 'WALLACE_33_32' (20#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:744]
INFO: [Synth 8-6157] synthesizing module 'DBLCADDER_64_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2278]
INFO: [Synth 8-6157] synthesizing module 'PRESTAGE_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1658]
INFO: [Synth 8-6157] synthesizing module 'BLOCK0' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1601]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK0' (21#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1601]
INFO: [Synth 8-6157] synthesizing module 'INVBLOCK' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1583]
INFO: [Synth 8-6155] done synthesizing module 'INVBLOCK' (22#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1583]
INFO: [Synth 8-6155] done synthesizing module 'PRESTAGE_64' (23#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1658]
INFO: [Synth 8-6157] synthesizing module 'DBLCTREE_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2253]
INFO: [Synth 8-6157] synthesizing module 'DBLC_0_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1733]
INFO: [Synth 8-6157] synthesizing module 'BLOCK1A' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1638]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK1A' (24#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1638]
INFO: [Synth 8-6157] synthesizing module 'BLOCK1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1612]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK1' (25#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1612]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_0_64' (26#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1733]
INFO: [Synth 8-6157] synthesizing module 'DBLC_1_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1807]
INFO: [Synth 8-6157] synthesizing module 'BLOCK2A' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1648]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK2A' (27#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1648]
INFO: [Synth 8-6157] synthesizing module 'BLOCK2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1625]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK2' (28#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1625]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_1_64' (29#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1807]
INFO: [Synth 8-6157] synthesizing module 'DBLC_2_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1881]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_2_64' (30#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1881]
INFO: [Synth 8-6157] synthesizing module 'DBLC_3_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1955]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_3_64' (31#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1955]
INFO: [Synth 8-6157] synthesizing module 'DBLC_4_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2029]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_4_64' (32#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2029]
INFO: [Synth 8-6157] synthesizing module 'DBLC_5_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2103]
INFO: [Synth 8-6155] done synthesizing module 'DBLC_5_64' (33#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2103]
INFO: [Synth 8-6155] done synthesizing module 'DBLCTREE_64' (34#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2253]
INFO: [Synth 8-6157] synthesizing module 'XORSTAGE_64' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2177]
INFO: [Synth 8-6157] synthesizing module 'XXOR1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1591]
INFO: [Synth 8-6155] done synthesizing module 'XXOR1' (35#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:1591]
INFO: [Synth 8-6155] done synthesizing module 'XORSTAGE_64' (36#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2177]
INFO: [Synth 8-6155] done synthesizing module 'DBLCADDER_64_64' (37#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2278]
INFO: [Synth 8-6155] done synthesizing module 'MULTIPLIER_33_32' (38#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2295]
INFO: [Synth 8-6155] done synthesizing module 'or1200_amultp2_32x32' (39#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v:2326]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v:2]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v:79]
INFO: [Synth 8-6155] done synthesizing module 'divider' (40#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EXECUTE' (41#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:4]
INFO: [Synth 8-6157] synthesizing module 'FP_EXECUTE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v:13]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v:163]
INFO: [Synth 8-6157] synthesizing module 'FPU' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:42]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:170]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:219]
INFO: [Synth 8-6157] synthesizing module 'ADD' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/ADD.v:3]
INFO: [Synth 8-638] synthesizing module 'FPAdd_8_23_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:155]
INFO: [Synth 8-3491] module 'RightShifter_24_by_max_26_comb_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:17' bound to instance 'RightShifterComponent' of component 'RightShifter_24_by_max_26_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:271]
INFO: [Synth 8-638] synthesizing module 'RightShifter_24_by_max_26_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'RightShifter_24_by_max_26_comb_uid4' (42#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:23]
INFO: [Synth 8-3491] module 'IntAdder_27_f400_uid8' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:59' bound to instance 'fracAdder' of component 'IntAdder_27_f400_uid8' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:281]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_f400_uid8' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_f400_uid8' (43#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:66]
INFO: [Synth 8-3491] module 'LZCShifter_28_to_28_counting_32_comb_uid16' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:88' bound to instance 'LZC_component' of component 'LZCShifter_28_to_28_counting_32_comb_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:288]
INFO: [Synth 8-638] synthesizing module 'LZCShifter_28_to_28_counting_32_comb_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'LZCShifter_28_to_28_counting_32_comb_uid16' (44#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:94]
INFO: [Synth 8-3491] module 'Rounding_Mode_SP' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9' bound to instance 'rounding' of component 'Rounding_Mode_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:300]
INFO: [Synth 8-6157] synthesizing module 'Rounding_Mode_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Rounding_Mode_SP' (45#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9]
INFO: [Synth 8-256] done synthesizing module 'FPAdd_8_23_comb_uid2' (46#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd:155]
INFO: [Synth 8-638] synthesizing module 'FPAdd_11_52_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:191]
INFO: [Synth 8-3491] module 'IntAdder_66_f400_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:18' bound to instance 'cmpAdder' of component 'IntAdder_66_f400_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:298]
INFO: [Synth 8-638] synthesizing module 'IntAdder_66_f400_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_66_f400_uid4' (47#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:25]
INFO: [Synth 8-3491] module 'RightShifter_53_by_max_55_comb_uid12' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:47' bound to instance 'RightShifterComponent' of component 'RightShifter_53_by_max_55_comb_uid12' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:324]
INFO: [Synth 8-638] synthesizing module 'RightShifter_53_by_max_55_comb_uid12' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'RightShifter_53_by_max_55_comb_uid12' (48#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:53]
INFO: [Synth 8-3491] module 'IntAdder_56_f400_uid16' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:91' bound to instance 'fracAdder' of component 'IntAdder_56_f400_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:334]
INFO: [Synth 8-638] synthesizing module 'IntAdder_56_f400_uid16' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:98]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_56_f400_uid16' (49#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:98]
INFO: [Synth 8-3491] module 'LZCShifter_57_to_57_counting_64_comb_uid24' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:120' bound to instance 'LZC_component' of component 'LZCShifter_57_to_57_counting_64_comb_uid24' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:341]
INFO: [Synth 8-638] synthesizing module 'LZCShifter_57_to_57_counting_64_comb_uid24' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:126]
INFO: [Synth 8-256] done synthesizing module 'LZCShifter_57_to_57_counting_64_comb_uid24' (50#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:126]
INFO: [Synth 8-3491] module 'Rounding_Mode_DP' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:63' bound to instance 'rounding' of component 'Rounding_Mode_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:353]
INFO: [Synth 8-6157] synthesizing module 'Rounding_Mode_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Rounding_Mode_DP' (51#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:63]
INFO: [Synth 8-256] done synthesizing module 'FPAdd_11_52_comb_uid2' (52#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl:191]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (53#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/ADD.v:3]
INFO: [Synth 8-6157] synthesizing module 'MULT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v:3]
INFO: [Synth 8-638] synthesizing module 'FPMult_8_23_8_23_8_23_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:267]
INFO: [Synth 8-3491] module 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:46' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:323]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:52]
INFO: [Synth 8-3491] module 'IntAdder_42_f400_uid15' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:18' bound to instance 'Adder_final6_0' of component 'IntAdder_42_f400_uid15' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:229]
INFO: [Synth 8-638] synthesizing module 'IntAdder_42_f400_uid15' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_42_f400_uid15' (54#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_UsingDSP_24_24_48_unsigned_comb_uid4' (55#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:52]
INFO: [Synth 8-3491] module 'Rounding_Mode_SP' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v:9' bound to instance 'rounding' of component 'Rounding_Mode_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:346]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:362]
INFO: [Synth 8-256] done synthesizing module 'FPMult_8_23_8_23_8_23_comb_uid2' (56#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl:267]
INFO: [Synth 8-638] synthesizing module 'FPMult_11_52_11_52_11_52_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5776]
INFO: [Synth 8-3491] module 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:975' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5831]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:981]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2924]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:15]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid9' (57#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:15]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2934]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2946]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2957]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2970]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2981]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:2994]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3005]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3018]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3029]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X0Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3042]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid9' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:10' bound to instance 'PP_m5_7X1Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid9' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3053]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3078]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:101]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:104]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid36' (58#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:101]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3088]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3100]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3111]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3124]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3135]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3148]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3159]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3172]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3183]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X0Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3196]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid36' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:96' bound to instance 'PP_m5_34X1Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid36' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3207]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3232]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:187]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:190]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid63' (59#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:187]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3242]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3254]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y1_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3265]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3278]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y2_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3289]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3302]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y3_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3313]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3326]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y4_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3337]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X0Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3350]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid63' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:182' bound to instance 'PP_m5_61X1Y5_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid63' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3361]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3387]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:273]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:276]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid90' (60#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:273]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3398]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X2Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3409]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X3Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3420]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X4Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3431]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X5Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3442]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X6Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3453]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid90' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:268' bound to instance 'PP_m5_88X7Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid90' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3464]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3489]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:359]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:362]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid109' (61#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:359]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3500]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X2Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3511]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X3Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3522]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X4Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3533]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X5Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3544]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X6Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3555]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid109' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:354' bound to instance 'PP_m5_107X7Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid109' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3566]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid128' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:440' bound to instance 'PP_m5_126X0Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid128' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3585]
INFO: [Synth 8-638] synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid128' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:445]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:448]
INFO: [Synth 8-256] done synthesizing module 'SmallMultTableP3x3r6XuYu_comb_uid128' (62#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:445]
INFO: [Synth 8-3491] module 'SmallMultTableP3x3r6XuYu_comb_uid128' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:440' bound to instance 'PP_m5_126X1Y0_Tbl' of component 'SmallMultTableP3x3r6XuYu_comb_uid128' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3595]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_0' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3867]
INFO: [Synth 8-638] synthesizing module 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:538]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:542]
INFO: [Synth 8-256] done synthesizing module 'Compressor_6_3' (63#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:538]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_1' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3875]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_2' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3883]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_3' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3891]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_4' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3899]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_5' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3907]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_6' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3915]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_7' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3923]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_8' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3931]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_9' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3939]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_10' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3947]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_11' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3955]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_12' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3963]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_13' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3971]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_14' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3979]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_15' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3987]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_16' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:3995]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_17' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4003]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_18' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4011]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_19' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4019]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_20' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4027]
INFO: [Synth 8-3491] module 'Compressor_6_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:533' bound to instance 'Compressor_bh6_21' of component 'Compressor_6_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4035]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_22' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4044]
INFO: [Synth 8-638] synthesizing module 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:633]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:637]
INFO: [Synth 8-256] done synthesizing module 'Compressor_14_3' (64#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:633]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_23' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4054]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_24' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4064]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_25' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4074]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_26' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4084]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_27' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4094]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_28' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4104]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_29' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4114]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_30' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4124]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_31' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4134]
INFO: [Synth 8-3491] module 'Compressor_14_3' declared at '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:627' bound to instance 'Compressor_bh6_32' of component 'Compressor_14_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:4144]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Compressor_5_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:695]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:699]
INFO: [Synth 8-256] done synthesizing module 'Compressor_5_3' (65#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:695]
INFO: [Synth 8-638] synthesizing module 'Compressor_4_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:757]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:761]
INFO: [Synth 8-256] done synthesizing module 'Compressor_4_3' (66#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:757]
INFO: [Synth 8-638] synthesizing module 'Compressor_23_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:804]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:808]
INFO: [Synth 8-256] done synthesizing module 'Compressor_23_3' (67#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:804]
INFO: [Synth 8-638] synthesizing module 'Compressor_3_2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:913]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:917]
INFO: [Synth 8-256] done synthesizing module 'Compressor_3_2' (68#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:913]
INFO: [Synth 8-638] synthesizing module 'Compressor_13_3' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:867]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:871]
INFO: [Synth 8-256] done synthesizing module 'Compressor_13_3' (69#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:867]
INFO: [Synth 8-638] synthesizing module 'IntAdder_104_f400_uid549' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:954]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_104_f400_uid549' (70#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:954]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4' (71#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:981]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5870]
INFO: [Synth 8-256] done synthesizing module 'FPMult_11_52_11_52_11_52_comb_uid2' (72#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl:5776]
INFO: [Synth 8-6155] done synthesizing module 'MULT' (73#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v:3]
INFO: [Synth 8-6157] synthesizing module 'DIV' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:3]
INFO: [Synth 8-638] synthesizing module 'FPDiv_8_23_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'SelFunctionTable_r4_comb_uid4' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:15]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'SelFunctionTable_r4_comb_uid4' (74#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:15]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:470]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:452]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:434]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:416]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:362]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:344]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:326]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:308]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:290]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:272]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12full_reg' and it is trimmed from '27' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:254]
INFO: [Synth 8-256] done synthesizing module 'FPDiv_8_23_comb_uid2' (75#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'FPDiv_11_52_comb_uid2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:79]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:860]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:842]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:824]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:806]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:788]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:770]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:752]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:734]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:716]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:698]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:680]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:662]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:644]
WARNING: [Synth 8-3936] Found unconnected internal register 'w13full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:626]
WARNING: [Synth 8-3936] Found unconnected internal register 'w14full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:608]
WARNING: [Synth 8-3936] Found unconnected internal register 'w15full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:590]
WARNING: [Synth 8-3936] Found unconnected internal register 'w16full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:572]
WARNING: [Synth 8-3936] Found unconnected internal register 'w17full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:554]
WARNING: [Synth 8-3936] Found unconnected internal register 'w18full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:536]
WARNING: [Synth 8-3936] Found unconnected internal register 'w19full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:518]
WARNING: [Synth 8-3936] Found unconnected internal register 'w20full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:500]
WARNING: [Synth 8-3936] Found unconnected internal register 'w21full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'w22full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:464]
WARNING: [Synth 8-3936] Found unconnected internal register 'w23full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:446]
WARNING: [Synth 8-3936] Found unconnected internal register 'w24full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:428]
WARNING: [Synth 8-3936] Found unconnected internal register 'w25full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:410]
WARNING: [Synth 8-3936] Found unconnected internal register 'w26full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:392]
WARNING: [Synth 8-3936] Found unconnected internal register 'w27full_reg' and it is trimmed from '56' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:374]
INFO: [Synth 8-256] done synthesizing module 'FPDiv_11_52_comb_uid2' (76#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl:79]
INFO: [Synth 8-6155] done synthesizing module 'DIV' (77#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v:3]
INFO: [Synth 8-6157] synthesizing module 'SQRT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v:3]
INFO: [Synth 8-638] synthesizing module 'FPSqrt_8_23' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh1_reg' and it is trimmed from '28' to '27' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:480]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh2_reg' and it is trimmed from '27' to '26' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:470]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh3_reg' and it is trimmed from '26' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:460]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh4_reg' and it is trimmed from '25' to '24' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:450]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh5_reg' and it is trimmed from '24' to '23' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:440]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh6_reg' and it is trimmed from '23' to '22' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:430]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh7_reg' and it is trimmed from '22' to '21' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:420]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh8_reg' and it is trimmed from '21' to '20' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:410]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh9_reg' and it is trimmed from '20' to '19' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:400]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh10_reg' and it is trimmed from '19' to '18' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh11_reg' and it is trimmed from '18' to '17' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh12_reg' and it is trimmed from '17' to '16' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:370]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh13_reg' and it is trimmed from '16' to '15' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:360]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh14_reg' and it is trimmed from '15' to '14' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:350]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh15_reg' and it is trimmed from '14' to '13' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:340]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh16_reg' and it is trimmed from '13' to '12' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:330]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh17_reg' and it is trimmed from '12' to '11' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:320]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh18_reg' and it is trimmed from '11' to '10' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:310]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh19_reg' and it is trimmed from '10' to '9' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:300]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh20_reg' and it is trimmed from '9' to '8' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:290]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh21_reg' and it is trimmed from '8' to '7' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:280]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh22_reg' and it is trimmed from '7' to '6' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:270]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh23_reg' and it is trimmed from '6' to '5' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:260]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh24_reg' and it is trimmed from '5' to '4' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:250]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh25_reg' and it is trimmed from '4' to '3' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:240]
INFO: [Synth 8-256] done synthesizing module 'FPSqrt_8_23' (78#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'FPSqrt_11_52' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh1_reg' and it is trimmed from '57' to '56' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:973]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh2_reg' and it is trimmed from '56' to '55' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:963]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh3_reg' and it is trimmed from '55' to '54' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:953]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh4_reg' and it is trimmed from '54' to '53' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:943]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh5_reg' and it is trimmed from '53' to '52' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:933]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh6_reg' and it is trimmed from '52' to '51' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:923]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh7_reg' and it is trimmed from '51' to '50' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:913]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh8_reg' and it is trimmed from '50' to '49' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:903]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh9_reg' and it is trimmed from '49' to '48' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:893]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh10_reg' and it is trimmed from '48' to '47' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:883]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh11_reg' and it is trimmed from '47' to '46' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:873]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh12_reg' and it is trimmed from '46' to '45' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:863]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh13_reg' and it is trimmed from '45' to '44' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:853]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh14_reg' and it is trimmed from '44' to '43' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:843]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh15_reg' and it is trimmed from '43' to '42' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:833]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh16_reg' and it is trimmed from '42' to '41' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:823]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh17_reg' and it is trimmed from '41' to '40' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:813]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh18_reg' and it is trimmed from '40' to '39' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:803]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh19_reg' and it is trimmed from '39' to '38' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:793]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh20_reg' and it is trimmed from '38' to '37' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:783]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh21_reg' and it is trimmed from '37' to '36' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:773]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh22_reg' and it is trimmed from '36' to '35' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:763]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh23_reg' and it is trimmed from '35' to '34' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:753]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh24_reg' and it is trimmed from '34' to '33' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:743]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh25_reg' and it is trimmed from '33' to '32' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:733]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh26_reg' and it is trimmed from '32' to '31' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:723]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh27_reg' and it is trimmed from '31' to '30' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:713]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh28_reg' and it is trimmed from '30' to '29' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:703]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh29_reg' and it is trimmed from '29' to '28' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:693]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh30_reg' and it is trimmed from '28' to '27' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:683]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh31_reg' and it is trimmed from '27' to '26' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:673]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh32_reg' and it is trimmed from '26' to '25' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:663]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh33_reg' and it is trimmed from '25' to '24' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:653]
WARNING: [Synth 8-3936] Found unconnected internal register 'wh34_reg' and it is trimmed from '24' to '23' bits. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:643]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'FPSqrt_11_52' (79#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl:24]
INFO: [Synth 8-6155] done synthesizing module 'SQRT' (80#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v:3]
INFO: [Synth 8-6157] synthesizing module 'COMPARE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'Compare' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Compare.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (81#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Compare.v:3]
INFO: [Synth 8-6155] done synthesizing module 'COMPARE' (82#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'CONVERT' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/CONVERT.v:12]
INFO: [Synth 8-6157] synthesizing module 'FP_to_int' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FP_to_int' (83#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v:9]
INFO: [Synth 8-6157] synthesizing module 'int_to_FP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v:9]
INFO: [Synth 8-6157] synthesizing module 'LZC' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:4]
INFO: [Synth 8-6157] synthesizing module 'cntlz8' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:26]
INFO: [Synth 8-6155] done synthesizing module 'cntlz8' (84#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:26]
INFO: [Synth 8-6155] done synthesizing module 'LZC' (85#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'int_to_FP' (86#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v:9]
INFO: [Synth 8-6157] synthesizing module 'SIGN_INJECTION' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SIGN_INJECTION.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SIGN_INJECTION' (87#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SIGN_INJECTION.v:4]
INFO: [Synth 8-6157] synthesizing module 'FP_to_FP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FP_to_FP' (88#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v:12]
INFO: [Synth 8-6155] done synthesizing module 'CONVERT' (89#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/CONVERT.v:12]
INFO: [Synth 8-6157] synthesizing module 'TRANSFER' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v:8]
INFO: [Synth 8-6155] done synthesizing module 'TRANSFER' (90#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v:8]
INFO: [Synth 8-638] synthesizing module 'IEEE_TO_FLOPOCO_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_DP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'IEEE_TO_FLOPOCO_DP' (91#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_DP.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'IEEE_TO_FLOPOCO_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_SP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'IEEE_TO_FLOPOCO_SP' (92#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_SP.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'FLOPOCO_TO_IEEE_DP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_DP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'FLOPOCO_TO_IEEE_DP' (93#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_DP.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'FLOPOCO_TO_IEEE_SP' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_SP.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'FLOPOCO_TO_IEEE_SP' (94#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_SP.vhdl:22]
INFO: [Synth 8-6155] done synthesizing module 'FPU' (95#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'FP_EXECUTE' (96#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v:13]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/REG_FILE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (97#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/REG_FILE.v:4]
INFO: [Synth 8-6157] synthesizing module 'FP_REG_FILE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_REG_FILE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FP_REG_FILE' (98#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_REG_FILE.v:4]
INFO: [Synth 8-6157] synthesizing module 'Sys_counter' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'counter_tick' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:112]
INFO: [Synth 8-6155] done synthesizing module 'counter_tick' (99#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:112]
INFO: [Synth 8-6157] synthesizing module 'counter_proc_clk' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:202]
INFO: [Synth 8-6155] done synthesizing module 'counter_proc_clk' (100#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:202]
INFO: [Synth 8-6157] synthesizing module 'counter_real_clk' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:236]
INFO: [Synth 8-6155] done synthesizing module 'counter_real_clk' (101#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:236]
INFO: [Synth 8-6157] synthesizing module 'counter_instr_clk' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:328]
INFO: [Synth 8-6155] done synthesizing module 'counter_instr_clk' (102#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:328]
INFO: [Synth 8-6155] done synthesizing module 'Sys_counter' (103#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'csr' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:8]
INFO: [Synth 8-6157] synthesizing module 'irq_bit_sync' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_bit_sync.v:23]
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'irq_bit_sync' (104#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_bit_sync.v:23]
INFO: [Synth 8-6157] synthesizing module 'irq_pulser' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_pulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'irq_pulser' (105#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_pulser.v:23]
WARNING: [Synth 8-6014] Unused sequential element cur_prev_mode_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:698]
INFO: [Synth 8-6155] done synthesizing module 'csr' (106#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v:8]
WARNING: [Synth 8-6014] Unused sequential element sys_ID_EX_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:612]
WARNING: [Synth 8-6014] Unused sequential element FP__Store_Data__EX_MEM_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:701]
WARNING: [Synth 8-6014] Unused sequential element mepc_res_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:767]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_EX' (107#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'dcache_biu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:5]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:213]
INFO: [Synth 8-6157] synthesizing module 'interface_router' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:72]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:186]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:206]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:219]
INFO: [Synth 8-6155] done synthesizing module 'interface_router' (108#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v:11]
INFO: [Synth 8-6157] synthesizing module 'dcache_top' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'dcache_ram_fsm' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:7]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:562]
WARNING: [Synth 8-6014] Unused sequential element Store_Tag_w0__Buffer_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:263]
WARNING: [Synth 8-6014] Unused sequential element Store_Tag_w1__Buffer_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:264]
WARNING: [Synth 8-6014] Unused sequential element Store_LRU_Read_Data_Buffer_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:284]
WARNING: [Synth 8-6014] Unused sequential element Write__reg__reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:298]
WARNING: [Synth 8-6014] Unused sequential element tag_data_w0_int_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:299]
WARNING: [Synth 8-6014] Unused sequential element tag_data_w1_int_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:300]
WARNING: [Synth 8-6014] Unused sequential element lru_data_int_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:301]
WARNING: [Synth 8-6014] Unused sequential element LRU_Read_Data__reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:305]
WARNING: [Synth 8-6014] Unused sequential element tag_w0_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:391]
WARNING: [Synth 8-6014] Unused sequential element tag_w1_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:392]
WARNING: [Synth 8-6014] Unused sequential element Dirty_bit_Read_Data_w0_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:394]
WARNING: [Synth 8-6014] Unused sequential element Dirty_bit_Read_Data_w1_reg_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:395]
WARNING: [Synth 8-6014] Unused sequential element DCache_Write_Data_w1_temp_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:468]
INFO: [Synth 8-6155] done synthesizing module 'dcache_ram_fsm' (109#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:7]
WARNING: [Synth 8-7071] port 'flush_csr_clr' of module 'dcache_ram_fsm' is unconnected for instance 'drf1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:730]
WARNING: [Synth 8-7023] instance 'drf1' of module 'dcache_ram_fsm' has 63 connections declared, but only 62 given [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:730]
INFO: [Synth 8-6157] synthesizing module 'dcache_dpram' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:7]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:270]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:284]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM__parameterized1' (109#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:356]
WARNING: [Synth 8-689] width (16) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:361]
WARNING: [Synth 8-689] width (16) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:368]
WARNING: [Synth 8-689] width (16) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:373]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM__parameterized2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM__parameterized2' (109#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:387]
WARNING: [Synth 8-689] width (4) of port connection 'web' does not match port width (7) of module 'dual_port_RAM__parameterized2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:403]
INFO: [Synth 8-6157] synthesizing module 'DTLB' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:25]
INFO: [Synth 8-6157] synthesizing module 'Registers' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v:28]
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v:286]
WARNING: [Synth 8-6014] Unused sequential element miss_counter_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v:292]
WARNING: [Synth 8-6014] Unused sequential element hit_counter_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v:302]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (110#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v:28]
INFO: [Synth 8-6157] synthesizing module 'lru' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/lru.v:23]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/lru.v:53]
INFO: [Synth 8-6155] done synthesizing module 'lru' (111#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/lru.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DTLB' (112#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v:25]
INFO: [Synth 8-6155] done synthesizing module 'dcache_dpram' (113#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:7]
WARNING: [Synth 8-7071] port 'BSTROBE' of module 'dcache_dpram' is unconnected for instance 'dd' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:794]
WARNING: [Synth 8-7023] instance 'dd' of module 'dcache_dpram' has 91 connections declared, but only 90 given [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:794]
WARNING: [Synth 8-3848] Net BSTROBE in module/entity dcache_top does not have driver. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:76]
INFO: [Synth 8-6155] done synthesizing module 'dcache_top' (114#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v:5]
WARNING: [Synth 8-7071] port 'BSTROBE' of module 'dcache_top' is unconnected for instance 'dt1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:268]
WARNING: [Synth 8-7023] instance 'dt1' of module 'dcache_top' has 42 connections declared, but only 41 given [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:268]
WARNING: [Synth 8-3848] Net TLB_BSTROBE in module/entity dcache_biu does not have driver. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:122]
INFO: [Synth 8-6155] done synthesizing module 'dcache_biu' (115#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem_hier' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:22]
INFO: [Synth 8-6157] synthesizing module 'icache' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:21]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:375]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:390]
INFO: [Synth 8-6157] synthesizing module 'ITLB' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:25]
INFO: [Synth 8-6157] synthesizing module 'iregisters' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/icam.v:28]
INFO: [Synth 8-6155] done synthesizing module 'iregisters' (116#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/icam.v:28]
INFO: [Synth 8-6157] synthesizing module 'ilru' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ilru.v:23]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ilru.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ilru' (117#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ilru.v:23]
WARNING: [Synth 8-6014] Unused sequential element compare_delayed_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:468]
WARNING: [Synth 8-6014] Unused sequential element re_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:469]
WARNING: [Synth 8-3848] Net WDATA in module/entity ITLB does not have driver. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:56]
INFO: [Synth 8-6155] done synthesizing module 'ITLB' (118#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v:25]
INFO: [Synth 8-6157] synthesizing module 'MEMORY_MACRO_CACHE' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v:23]
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter INIT_FILE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MEMORY_MACRO_CACHE' (119#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMORY_MACRO_CACHE__parameterized0' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v:23]
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter INIT_FILE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MEMORY_MACRO_CACHE__parameterized0' (119#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'icache' (120#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v:21]
INFO: [Synth 8-6157] synthesizing module 'cachefsm' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/cachefsm.v:22]
INFO: [Synth 8-226] default block is never used [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/cachefsm.v:90]
INFO: [Synth 8-6155] done synthesizing module 'cachefsm' (121#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/cachefsm.v:22]
WARNING: [Synth 8-6014] Unused sequential element dat_reg was removed.  [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:256]
INFO: [Synth 8-6155] done synthesizing module 'mem_hier' (122#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fet_dec_ex_mem' (123#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (124#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (64) of module 'cpu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:95]
INFO: [Synth 8-6157] synthesizing module 'rv32_mpu' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_mpu.sv:4]
	Parameter MMU_SUPPORT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rv32_pmp_region' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_pmp_region.sv:5]
	Parameter RLEN bound to: 32 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter AXI_ADDR_W bound to: 32 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_pmp_region.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'rv32_pmp_region' (125#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_pmp_region.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'rv32_mpu' (126#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_mpu.sv:4]
INFO: [Synth 8-6157] synthesizing module 'interconnect' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v:9]
INFO: [Synth 8-6155] done synthesizing module 'interconnect' (127#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v:9]
INFO: [Synth 8-6157] synthesizing module 'rv32_clint' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:37]
	Parameter ADDRW bound to: 32 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rv32_2dffsync' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_2dffsync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32_2dffsync' (128#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_2dffsync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32_clint' (129#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:37]
INFO: [Synth 8-6157] synthesizing module 'DATA_MEMORY' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v:5]
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_INPUT_FILE bound to: auipc.mem - type: string 
	Parameter DATA_INPUT_FILE bound to: data.mem - type: string 
	Parameter PT_INPUT_FILE bound to: Page_Table.mem - type: string 
	Parameter HANDLER_INPUT_FILE bound to: handler.mem - type: string 
INFO: [Synth 8-6157] synthesizing module 'MEMORY_MACRO' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v:23]
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INPUT_FILE bound to: data.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'data.mem'; please make sure the file is added to project and has read permission, ignoring [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v:45]
WARNING: [Synth 8-7137] Register MEM_MACRO_reg in module MEMORY_MACRO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register MEM_MACRO_reg in module MEMORY_MACRO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
INFO: [Synth 8-6155] done synthesizing module 'MEMORY_MACRO' (130#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'MEMORY_MACRO' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v:64]
INFO: [Synth 8-6157] synthesizing module 'MEMORY_MACRO__parameterized0' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INPUT_FILE bound to: auipc.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'auipc.mem'; please make sure the file is added to project and has read permission, ignoring [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v:45]
WARNING: [Synth 8-7137] Register MEM_MACRO_reg in module MEMORY_MACRO__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register MEM_MACRO_reg in module MEMORY_MACRO__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
INFO: [Synth 8-6155] done synthesizing module 'MEMORY_MACRO__parameterized0' (130#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'MEMORY_MACRO__parameterized0' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v:74]
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INPUT_FILE bound to: Page_Table.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'Page_Table.mem'; please make sure the file is added to project and has read permission, ignoring [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v:45]
WARNING: [Synth 8-7137] Register MEM_MACRO_reg in module MEMORY_MACRO__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register MEM_MACRO_reg in module MEMORY_MACRO__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
INFO: [Synth 8-6155] done synthesizing module 'MEMORY_MACRO__parameterized1' (130#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'MEMORY_MACRO__parameterized1' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v:86]
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INPUT_FILE bound to: handler.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'handler.mem'; please make sure the file is added to project and has read permission, ignoring [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v:45]
WARNING: [Synth 8-7137] Register MEM_MACRO_reg in module MEMORY_MACRO__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register MEM_MACRO_reg in module MEMORY_MACRO__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
INFO: [Synth 8-6155] done synthesizing module 'MEMORY_MACRO__parameterized2' (130#1) [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'MEMORY_MACRO__parameterized2' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v:97]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 12102.805 ; gain = 2119.645 ; free physical = 1000 ; free virtual = 13956
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Apr  4 19:19:23 2025
| Host         : rc running 64-bit Ubuntu 22.04.2 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-1  | WARNING  | 3            | 0        |
| ASSIGN-5  | WARNING  | 126          | 0        |
| ASSIGN-6  | WARNING  | 244          | 0        |
| ASSIGN-7  | WARNING  | 1            | 0        |
| ASSIGN-9  | WARNING  | 8            | 0        |
| ASSIGN-10 | WARNING  | 44           | 0        |
| ASSIGN-12 | WARNING  | 1            | 0        |
| INFER-1   | WARNING  | 22           | 0        |
| INFER-2   | WARNING  | 1            | 0        |
| INFER-4   | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'level_1_Write_Value' are not read. First unread bit index is 1. 
RTL Name 'level_1_Write_Value', Hierarchy 'BTB_PLRU', File 'BTB_PLRU.v', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Branch_Taken__DP' was assigned but not read. 
RTL Name 'Branch_Taken__DP', Hierarchy 'Branch_Prediction_Unit', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v', Line 42.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'Branch_Target_Addr__BTB' are not read. First unread bit index is 2. 
RTL Name 'Branch_Target_Addr__BTB', Hierarchy 'Branch_Prediction_Unit', File 'Branch_Prediction_Unit.v', Line 43.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Branch_Target_Addr__RAS' was assigned but not read. 
RTL Name 'Branch_Target_Addr__RAS', Hierarchy 'Branch_Prediction_Unit', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v', Line 44.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'RET_Addr_Valid__RAS' was assigned but not read. 
RTL Name 'RET_Addr_Valid__RAS', Hierarchy 'Branch_Prediction_Unit', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v', Line 46.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PC_Control__IRQ' are not read. First unread bit index is 0. 
RTL Name 'PC_Control__IRQ', Hierarchy 'Branch_Prediction_Unit', File 'Branch_Prediction_Unit.v', Line 39.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for INVALID_reg. 
RTL Name 'INVALID_reg', Hierarchy 'COMPARE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v', Line 54.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for OUTPUT_reg. 
RTL Name 'OUTPUT_reg', Hierarchy 'COMPARE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v', Line 55.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ADDR_REDUCED' was assigned but not read. 
RTL Name 'ADDR_REDUCED', Hierarchy 'DATA_MEMORY', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v', Line 30.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'adder' declared and are not set.
RTL Name 'adder', Hierarchy 'DECODE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v', Line 123.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'c_strt' declared and are not set.
RTL Name 'c_strt', Hierarchy 'DECODE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v', Line 148.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'load_store_op' are not set. First unset bit index is 0. 
RTL Name 'load_store_op', Hierarchy 'DECODE', File 'DECODE.v', Line 133.
WARNING: [Synth 37-116] [ASSIGN-5] 3 signals within array 'rdarray' are not assigned, switch to verbose mode to see all details.
RTL Name 'rdarray', Hierarchy 'DECODE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v', Line 150.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rs1_mem' declared and are not set.
RTL Name 'rs1_mem', Hierarchy 'DECODE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v', Line 128.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rs1_wb' declared and are not set.
RTL Name 'rs1_wb', Hierarchy 'DECODE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v', Line 130.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rs2_mem' declared and are not set.
RTL Name 'rs2_mem', Hierarchy 'DECODE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v', Line 129.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rs2_wb' declared and are not set.
RTL Name 'rs2_wb', Hierarchy 'DECODE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v', Line 131.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'uret' was assigned but not read. 
RTL Name 'uret', Hierarchy 'DECODE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v', Line 155.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'CLK' are not read. First unread bit index is 0. 
RTL Name 'CLK', Hierarchy 'DECODE', File 'DECODE.v', Line 7.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Load_Store_Op__ID_EX' are not read. First unread bit index is 2. 
RTL Name 'Load_Store_Op__ID_EX', Hierarchy 'DECODE', File 'DECODE.v', Line 49.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sys_id_ex_reg. 
RTL Name 'sys_id_ex_reg', Hierarchy 'DECODE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v', Line 221.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'TLB_DATA' are not set. First unset bit index is 0. 
RTL Name 'TLB_DATA', Hierarchy 'DTLB', File 'DTLB.v', Line 97.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'TLB_VALID' declared and are not set.
RTL Name 'TLB_VALID', Hierarchy 'DTLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v', Line 96.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'data_in_L1' are not set. First unset bit index is 0. 
RTL Name 'data_in_L1', Hierarchy 'DTLB', File 'DTLB.v', Line 128.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'data_in_L2' are not set. First unset bit index is 0. 
RTL Name 'data_in_L2', Hierarchy 'DTLB', File 'DTLB.v', Line 128.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'din' are not set. First unset bit index is 0. 
RTL Name 'din', Hierarchy 'DTLB', File 'DTLB.v', Line 85.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'dout' are not set. First unset bit index is 0. 
RTL Name 'dout', Hierarchy 'DTLB', File 'DTLB.v', Line 86.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'empty' declared and are not set.
RTL Name 'empty', Hierarchy 'DTLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v', Line 82.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'full' declared and are not set.
RTL Name 'full', Hierarchy 'DTLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v', Line 81.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'next_state' are not set. First unset bit index is 0. 
RTL Name 'next_state', Hierarchy 'DTLB', File 'DTLB.v', Line 106.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rd_en' declared and are not set.
RTL Name 'rd_en', Hierarchy 'DTLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v', Line 84.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'state' are not set. First unset bit index is 0. 
RTL Name 'state', Hierarchy 'DTLB', File 'DTLB.v', Line 105.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'wb_ack' declared and are not set.
RTL Name 'wb_ack', Hierarchy 'DTLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v', Line 87.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'wr_en' declared and are not set.
RTL Name 'wr_en', Hierarchy 'DTLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v', Line 83.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk_x2' are not read. First unread bit index is 0. 
RTL Name 'clk_x2', Hierarchy 'DTLB', File 'DTLB.v', Line 36.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'csr_satp' are not read. First unread bit index is 31. 
RTL Name 'csr_satp', Hierarchy 'DTLB', File 'DTLB.v', Line 44.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for next_addr_reg. 
RTL Name 'next_addr_reg', Hierarchy 'DTLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v', Line 227.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for next_state_PTW_reg. 
RTL Name 'next_state_PTW_reg', Hierarchy 'DTLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v', Line 225.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PC' are not read. First unread bit index is 0. 
RTL Name 'PC', Hierarchy 'Direction_Predictor', File 'Direction_Predictor.v', Line 9.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'PHT', port name is 'dinb'. 
Hierarchy 'Direction_Predictor', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v', Line 78.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'exp_pc' are not set. First unset bit index is 0. 
RTL Name 'exp_pc', Hierarchy 'EXCEPTION_UNIT', File 'EXCEPTION_UNIT.v', Line 97.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mepc_wr_done' declared and are not set.
RTL Name 'mepc_wr_done', Hierarchy 'EXCEPTION_UNIT', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v', Line 372.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'EXTERNAL_INTERRUPT' was assigned but not read. 
RTL Name 'EXTERNAL_INTERRUPT', Hierarchy 'EXCEPTION_UNIT', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v', Line 127.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'SOFTWARE_INTERRUPT' was assigned but not read. 
RTL Name 'SOFTWARE_INTERRUPT', Hierarchy 'EXCEPTION_UNIT', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v', Line 127.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'TIMER_INTERRUPT' was assigned but not read. 
RTL Name 'TIMER_INTERRUPT', Hierarchy 'EXCEPTION_UNIT', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v', Line 127.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'INSTRUCTION_EXCEPTION_BUS' are not read. First unread bit index is 0. 
RTL Name 'INSTRUCTION_EXCEPTION_BUS', Hierarchy 'EXCEPTION_UNIT', File 'EXCEPTION_UNIT.v', Line 39.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'csr_mie' are not read. First unread bit index is 0. 
RTL Name 'csr_mie', Hierarchy 'EXCEPTION_UNIT', File 'EXCEPTION_UNIT.v', Line 45.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'csr_mip' are not read. First unread bit index is 0. 
RTL Name 'csr_mip', Hierarchy 'EXCEPTION_UNIT', File 'EXCEPTION_UNIT.v', Line 44.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'csr_mstatus' are not read. First unread bit index is 0. 
RTL Name 'csr_mstatus', Hierarchy 'EXCEPTION_UNIT', File 'EXCEPTION_UNIT.v', Line 43.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'csr_ready' are not read. First unread bit index is 0. 
RTL Name 'csr_ready', Hierarchy 'EXCEPTION_UNIT', File 'EXCEPTION_UNIT.v', Line 53.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'sync_exceptions' are not read. First unread bit index is 3. 
RTL Name 'sync_exceptions', Hierarchy 'EXCEPTION_UNIT', File 'EXCEPTION_UNIT.v', Line 41.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'sys' are not read. First unread bit index is 2. 
RTL Name 'sys', Hierarchy 'EXCEPTION_UNIT', File 'EXCEPTION_UNIT.v', Line 34.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for pc_sync_interrupt_reg. 
RTL Name 'pc_sync_interrupt_reg', Hierarchy 'EXCEPTION_UNIT', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v', Line 186.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'P_int' are not set. First unset bit index is 0. 
RTL Name 'P_int', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 171.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'addoutw' are not set. First unset bit index is 0. 
RTL Name 'addoutw', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 129.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'is32' declared and are not set.
RTL Name 'is32', Hierarchy 'EXECUTE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v', Line 150.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'lsu_op_int' are not set. First unset bit index is 0. 
RTL Name 'lsu_op_int', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 119.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'resultslti' are not set. First unset bit index is 0. 
RTL Name 'resultslti', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 123.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'resultsltiu' are not set. First unset bit index is 0. 
RTL Name 'resultsltiu', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 124.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'sllw' are not set. First unset bit index is 0. 
RTL Name 'sllw', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 133.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'sllwout' are not set. First unset bit index is 0. 
RTL Name 'sllwout', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 136.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'sraw' are not set. First unset bit index is 0. 
RTL Name 'sraw', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 135.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'srawout' are not set. First unset bit index is 0. 
RTL Name 'srawout', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 138.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'src1int' are not set. First unset bit index is 0. 
RTL Name 'src1int', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 122.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'srlw' are not set. First unset bit index is 0. 
RTL Name 'srlw', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 134.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'srlwout' are not set. First unset bit index is 0. 
RTL Name 'srlwout', Hierarchy 'EXECUTE', File 'EXECUTE.v', Line 137.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'wb_op_int' declared and are not set.
RTL Name 'wb_op_int', Hierarchy 'EXECUTE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v', Line 120.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'mul_res_sel' was assigned but not read. 
RTL Name 'mul_res_sel', Hierarchy 'EXECUTE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v', Line 178.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'swap_o2' was assigned but not read. 
RTL Name 'swap_o2', Hierarchy 'EXECUTE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v', Line 153.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'INPUT_1_FLOPOCO_SP' are not set. First unset bit index is 34. 
RTL Name 'INPUT_1_FLOPOCO_SP', Hierarchy 'FPU', File 'FPU.v', Line 115.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'INPUT_2_FLOPOCO_SP' are not set. First unset bit index is 34. 
RTL Name 'INPUT_2_FLOPOCO_SP', Hierarchy 'FPU', File 'FPU.v', Line 116.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'INPUT_3_FLOPOCO_SP' are not set. First unset bit index is 34. 
RTL Name 'INPUT_3_FLOPOCO_SP', Hierarchy 'FPU', File 'FPU.v', Line 117.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'OUTPUT_IEEE_SP' are not set. First unset bit index is 32. 
RTL Name 'OUTPUT_IEEE_SP', Hierarchy 'FPU', File 'FPU.v', Line 107.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'READY_int' declared and are not set.
RTL Name 'READY_int', Hierarchy 'FPU', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v', Line 62.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'INPUT_1_FLOPOCO_SP' are not read. First unread bit index is 34. 
RTL Name 'INPUT_1_FLOPOCO_SP', Hierarchy 'FPU', File 'FPU.v', Line 115.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'INPUT_1_IEEE_FPC_SP' are not read. First unread bit index is 32. 
RTL Name 'INPUT_1_IEEE_FPC_SP', Hierarchy 'FPU', File 'FPU.v', Line 138.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'INPUT_2_FLOPOCO_SP' are not read. First unread bit index is 34. 
RTL Name 'INPUT_2_FLOPOCO_SP', Hierarchy 'FPU', File 'FPU.v', Line 116.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'INPUT_2_IEEE_FPC_SP' are not read. First unread bit index is 32. 
RTL Name 'INPUT_2_IEEE_FPC_SP', Hierarchy 'FPU', File 'FPU.v', Line 139.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'INPUT_3_FLOPOCO_SP' are not read. First unread bit index is 34. 
RTL Name 'INPUT_3_FLOPOCO_SP', Hierarchy 'FPU', File 'FPU.v', Line 117.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'INPUT_3_IEEE_FPC_SP' are not read. First unread bit index is 32. 
RTL Name 'INPUT_3_IEEE_FPC_SP', Hierarchy 'FPU', File 'FPU.v', Line 140.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'OUTPUT_IEEE_SP' are not read. First unread bit index is 32. 
RTL Name 'OUTPUT_IEEE_SP', Hierarchy 'FPU', File 'FPU.v', Line 107.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'CLK' are not read. First unread bit index is 0. 
RTL Name 'CLK', Hierarchy 'FPU', File 'FPU.v', Line 44.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'write_addr_EX' was assigned but not read. 
RTL Name 'write_addr_EX', Hierarchy 'FP_DECODE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_DECODE.v', Line 213.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'CLK' are not read. First unread bit index is 0. 
RTL Name 'CLK', Hierarchy 'FP_DECODE', File 'FP_DECODE.v', Line 109.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Instruction__IF_ID' are not read. First unread bit index is 26. 
RTL Name 'Instruction__IF_ID', Hierarchy 'FP_DECODE', File 'FP_DECODE.v', Line 113.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for Operation_COUNT_reg. 
RTL Name 'Operation_COUNT_reg', Hierarchy 'FP_EXECUTE', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v', Line 165.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 8 11) of add/sub cluster ending with expression '(exp_INPUT_DP - 896)' could yield maximum size of 11, but only width of 8 is being used.
Hierarchy 'FP_to_FP', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v', Line 50.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 8 5) of add/sub cluster ending with expression '(31 - (exp_SP - Zero_Exp_SP))' could yield maximum size of 9, but only width of 6 is being used.
Hierarchy 'FP_to_int', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v', Line 82.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 7 11 6) of add/sub cluster ending with expression '(63 - (exp_DP - Zero_Exp_DP))' could yield maximum size of 12, but only width of 7 is being used.
Hierarchy 'FP_to_int', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v', Line 83.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'o1_SP' are not read. First unread bit index is 0. 
RTL Name 'o1_SP', Hierarchy 'FP_to_int', File 'FP_to_int.v', Line 85.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'device_id' are not set. First unset bit index is 0. 
RTL Name 'device_id', Hierarchy 'IF_ID_EX', File 'IF_ID_EX.v', Line 342.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'irq' declared and are not set.
RTL Name 'irq', Hierarchy 'IF_ID_EX', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v', Line 346.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mepc_res_int' declared and are not set.
RTL Name 'mepc_res_int', Hierarchy 'IF_ID_EX', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v', Line 307.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'FP__Load_Inst__ex_mem' was assigned but not read. 
RTL Name 'FP__Load_Inst__ex_mem', Hierarchy 'IF_ID_EX', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v', Line 250.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'mret_int' was assigned but not read. 
RTL Name 'mret_int', Hierarchy 'IF_ID_EX', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v', Line 308.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'csr_pmp_sb' are not set. First unset bit index is 640. 
RTL Name 'csr_pmp_sb', Hierarchy 'IF_ID_EX', File 'IF_ID_EX.v', Line 53.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'lsu_op_port2' are not set. First unset bit index is 4. 
RTL Name 'lsu_op_port2', Hierarchy 'IF_ID_EX', File 'IF_ID_EX.v', Line 21.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'interrupt' are not read. First unread bit index is 0. 
RTL Name 'interrupt', Hierarchy 'IF_ID_EX', File 'IF_ID_EX.v', Line 49.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'csr_satp' are not read. First unread bit index is 0. 
RTL Name 'csr_satp', Hierarchy 'INST_FETCH', File 'INST_FETCH.v', Line 41.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'TLB_DATA' are not set. First unset bit index is 0. 
RTL Name 'TLB_DATA', Hierarchy 'ITLB', File 'ITLB.v', Line 141.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'TLB_VALID' declared and are not set.
RTL Name 'TLB_VALID', Hierarchy 'ITLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v', Line 140.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'data_in_L1' are not set. First unset bit index is 0. 
RTL Name 'data_in_L1', Hierarchy 'ITLB', File 'ITLB.v', Line 153.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'data_in_L2' are not set. First unset bit index is 0. 
RTL Name 'data_in_L2', Hierarchy 'ITLB', File 'ITLB.v', Line 153.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'din' are not set. First unset bit index is 0. 
RTL Name 'din', Hierarchy 'ITLB', File 'ITLB.v', Line 129.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'dout' are not set. First unset bit index is 0. 
RTL Name 'dout', Hierarchy 'ITLB', File 'ITLB.v', Line 130.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'empty' declared and are not set.
RTL Name 'empty', Hierarchy 'ITLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v', Line 126.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'eva_reg_int' are not set. First unset bit index is 0. 
RTL Name 'eva_reg_int', Hierarchy 'ITLB', File 'ITLB.v', Line 135.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'full' declared and are not set.
RTL Name 'full', Hierarchy 'ITLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v', Line 125.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rd_en' declared and are not set.
RTL Name 'rd_en', Hierarchy 'ITLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v', Line 128.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'wb_ack' declared and are not set.
RTL Name 'wb_ack', Hierarchy 'ITLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v', Line 131.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'wr_en' declared and are not set.
RTL Name 'wr_en', Hierarchy 'ITLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v', Line 127.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'EVA_en' was assigned but not read. 
RTL Name 'EVA_en', Hierarchy 'ITLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v', Line 463.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 're' was assigned but not read. 
RTL Name 're', Hierarchy 'ITLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v', Line 464.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'WDATA' are not set. First unset bit index is 0. 
RTL Name 'WDATA', Hierarchy 'ITLB', File 'ITLB.v', Line 56.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk_x2' are not read. First unread bit index is 0. 
RTL Name 'clk_x2', Hierarchy 'ITLB', File 'ITLB.v', Line 35.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'csr_satp' are not read. First unread bit index is 31. 
RTL Name 'csr_satp', Hierarchy 'ITLB', File 'ITLB.v', Line 48.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for next_addr_reg. 
RTL Name 'next_addr_reg', Hierarchy 'ITLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v', Line 254.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for next_state_PTW_reg. 
RTL Name 'next_state_PTW_reg', Hierarchy 'ITLB', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v', Line 252.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'interconnect', File 'Interconnect.v', Line 10.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'instr_write' are not read. First unread bit index is 0. 
RTL Name 'instr_write', Hierarchy 'interconnect', File 'Interconnect.v', Line 17.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for mem_addr_reg. 
RTL Name 'mem_addr_reg', Hierarchy 'interconnect', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v', Line 63.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for mem_bstrobe_reg. 
RTL Name 'mem_bstrobe_reg', Hierarchy 'interconnect', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v', Line 67.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for mem_burst_reg. 
RTL Name 'mem_burst_reg', Hierarchy 'interconnect', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v', Line 66.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for mem_write_data_reg. 
RTL Name 'mem_write_data_reg', Hierarchy 'interconnect', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v', Line 65.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for mem_write_reg. 
RTL Name 'mem_write_reg', Hierarchy 'interconnect', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v', Line 64.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Condition_CHK__1' was assigned but not read. 
RTL Name 'Condition_CHK__1', Hierarchy 'Return_Addr_Stack', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v', Line 38.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Condition_CHK__2' was assigned but not read. 
RTL Name 'Condition_CHK__2', Hierarchy 'Return_Addr_Stack', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Condition_CHK__3' was assigned but not read. 
RTL Name 'Condition_CHK__3', Hierarchy 'Return_Addr_Stack', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v', Line 40.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'INPUT_2' are not read. First unread bit index is 0. 
RTL Name 'INPUT_2', Hierarchy 'SIGN_INJECTION', File 'SIGN_INJECTION.v', Line 7.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'tick_count' are not set. First unset bit index is 0. 
RTL Name 'tick_count', Hierarchy 'counter_real_clk', File 'Sys_counter.v', Line 258.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'real_tick_en' was assigned but not read. 
RTL Name 'real_tick_en', Hierarchy 'Sys_counter', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v', Line 30.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'wr_data' are not read. First unread bit index is 17. 
RTL Name 'wr_data', Hierarchy 'counter_tick', File 'Sys_counter.v', Line 125.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for OUTPUT_reg. 
RTL Name 'OUTPUT_reg', Hierarchy 'TRANSFER', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v', Line 49.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'RoundedExpFrac' are not set. First unset bit index is 0. 
RTL Name 'RoundedExpFrac', Hierarchy 'FPAdd_11_52_comb_uid2', File 'add_DP.vhdl', Line 280.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'addToRoundBit' declared and are not set.
RTL Name 'addToRoundBit', Hierarchy 'FPAdd_11_52_comb_uid2', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl', Line 279.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'RoundedExpFrac' are not read. First unread bit index is 0. 
RTL Name 'RoundedExpFrac', Hierarchy 'FPAdd_11_52_comb_uid2', File 'add_DP.vhdl', Line 280.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'cmpRes' are not read. First unread bit index is 0. 
RTL Name 'cmpRes', Hierarchy 'FPAdd_11_52_comb_uid2', File 'add_DP.vhdl', Line 242.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'expFrac' are not read. First unread bit index is 0. 
RTL Name 'expFrac', Hierarchy 'FPAdd_11_52_comb_uid2', File 'add_DP.vhdl', Line 274.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'level6' are not read. First unread bit index is 0. 
RTL Name 'level6', Hierarchy 'RightShifter_53_by_max_55_comb_uid12', File 'add_DP.vhdl', Line 61.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lsb' was assigned but not read. 
RTL Name 'lsb', Hierarchy 'FPAdd_11_52_comb_uid2', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl', Line 278.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'newY' are not read. First unread bit index is 52. 
RTL Name 'newY', Hierarchy 'FPAdd_11_52_comb_uid2', File 'add_DP.vhdl', Line 245.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'sdExnXY' was assigned but not read. 
RTL Name 'sdExnXY', Hierarchy 'FPAdd_11_52_comb_uid2', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl', Line 253.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'shiftedFrac' are not read. First unread bit index is 56. 
RTL Name 'shiftedFrac', Hierarchy 'FPAdd_11_52_comb_uid2', File 'add_DP.vhdl', Line 271.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'RoundedExpFrac' are not set. First unset bit index is 0. 
RTL Name 'RoundedExpFrac', Hierarchy 'FPAdd_8_23_comb_uid2', File 'add_SP.vhd', Line 234.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'addToRoundBit' declared and are not set.
RTL Name 'addToRoundBit', Hierarchy 'FPAdd_8_23_comb_uid2', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd', Line 233.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'RoundedExpFrac' are not read. First unread bit index is 0. 
RTL Name 'RoundedExpFrac', Hierarchy 'FPAdd_8_23_comb_uid2', File 'add_SP.vhd', Line 234.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'expFrac' are not read. First unread bit index is 0. 
RTL Name 'expFrac', Hierarchy 'FPAdd_8_23_comb_uid2', File 'add_SP.vhd', Line 228.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'level5' are not read. First unread bit index is 0. 
RTL Name 'level5', Hierarchy 'RightShifter_24_by_max_26_comb_uid4', File 'add_SP.vhd', Line 30.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lsb' was assigned but not read. 
RTL Name 'lsb', Hierarchy 'FPAdd_8_23_comb_uid2', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd', Line 232.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'newY' are not read. First unread bit index is 23. 
RTL Name 'newY', Hierarchy 'FPAdd_8_23_comb_uid2', File 'add_SP.vhd', Line 199.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'sdExnXY' was assigned but not read. 
RTL Name 'sdExnXY', Hierarchy 'FPAdd_8_23_comb_uid2', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd', Line 207.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'shiftedFrac' are not read. First unread bit index is 27. 
RTL Name 'shiftedFrac', Hierarchy 'FPAdd_8_23_comb_uid2', File 'add_SP.vhd', Line 225.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'temp1' are not set. First unset bit index is 0. 
RTL Name 'temp1', Hierarchy 'cachefsm', File 'cachefsm.v', Line 51.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'output_data_int' are not read. First unread bit index is 26. 
RTL Name 'output_data_int', Hierarchy 'Registers', File 'cam.v', Line 70.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'instr_clk' declared and are not set.
RTL Name 'instr_clk', Hierarchy 'cpu', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v', Line 88.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'instruction_int' are not set. First unset bit index is 0. 
RTL Name 'instruction_int', Hierarchy 'cpu', File 'cpu.v', Line 84.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'wb_data_o_int' are not set. First unset bit index is 0. 
RTL Name 'wb_data_o_int', Hierarchy 'cpu', File 'cpu.v', Line 87.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'wb_op_o_int' declared and are not set.
RTL Name 'wb_op_o_int', Hierarchy 'cpu', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v', Line 85.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'wb_stall_o_int' declared and are not set.
RTL Name 'wb_stall_o_int', Hierarchy 'cpu', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v', Line 86.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'csr_pmp_sb' are not set. First unset bit index is 640. 
RTL Name 'csr_pmp_sb', Hierarchy 'cpu', File 'cpu.v', Line 68.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mret1' declared and are not set.
RTL Name 'mret1', Hierarchy 'csr', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v', Line 67.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'csr_pmp_sb' are not set. First unset bit index is 640. 
RTL Name 'csr_pmp_sb', Hierarchy 'csr', File 'csr.v', Line 30.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'mret' are not read. First unread bit index is 0. 
RTL Name 'mret', Hierarchy 'csr', File 'csr.v', Line 35.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for csr_rddata_reg. 
RTL Name 'csr_rddata_reg', Hierarchy 'csr', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v', Line 606.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'TLB_BSTROBE' are not set. First unset bit index is 0. 
RTL Name 'TLB_BSTROBE', Hierarchy 'dcache_biu', File 'dcache_biu.v', Line 122.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array bus_data, first multi-driven bit index is 0.
RTL Name 'bus_data', Hierarchy 'dcache_biu', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v', Line 87.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clmode' are not read. First unread bit index is 0. 
RTL Name 'clmode', Hierarchy 'dcache_biu', File 'dcache_biu.v', Line 31.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'tag_a' are not set. First unset bit index is 20. 
RTL Name 'tag_a', Hierarchy 'dcache_dpram', File 'dcache_dpram.v', Line 155.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'tag_b' are not set. First unset bit index is 20. 
RTL Name 'tag_b', Hierarchy 'dcache_dpram', File 'dcache_dpram.v', Line 160.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'index_a' was assigned but not read. 
RTL Name 'index_a', Hierarchy 'dcache_dpram', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v', Line 156.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'index_b' was assigned but not read. 
RTL Name 'index_b', Hierarchy 'dcache_dpram', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v', Line 158.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'proc_rq_port1' was assigned but not read. 
RTL Name 'proc_rq_port1', Hierarchy 'dcache_dpram', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v', Line 180.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'proc_rq_port2' was assigned but not read. 
RTL Name 'proc_rq_port2', Hierarchy 'dcache_dpram', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v', Line 181.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tag_a' was assigned but not read. 
RTL Name 'tag_a', Hierarchy 'dcache_dpram', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v', Line 155.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tag_b' was assigned but not read. 
RTL Name 'tag_b', Hierarchy 'dcache_dpram', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v', Line 160.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'bus_cache_buff' are not set. First unset bit index is 0. 
RTL Name 'bus_cache_buff', Hierarchy 'dcache_ram_fsm', File 'dcache_ram_fsm.v', Line 146.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'i__store' are not set. First unset bit index is 3. 
RTL Name 'i__store', Hierarchy 'dcache_ram_fsm', File 'dcache_ram_fsm.v', Line 174.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'i__store_buff' are not set. First unset bit index is 3. 
RTL Name 'i__store_buff', Hierarchy 'dcache_ram_fsm', File 'dcache_ram_fsm.v', Line 175.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'j__store' are not set. First unset bit index is 3. 
RTL Name 'j__store', Hierarchy 'dcache_ram_fsm', File 'dcache_ram_fsm.v', Line 174.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'j__store_buff' are not set. First unset bit index is 3. 
RTL Name 'j__store_buff', Hierarchy 'dcache_ram_fsm', File 'dcache_ram_fsm.v', Line 175.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'k__store' are not set. First unset bit index is 2. 
RTL Name 'k__store', Hierarchy 'dcache_ram_fsm', File 'dcache_ram_fsm.v', Line 174.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'k__store_buff' are not set. First unset bit index is 2. 
RTL Name 'k__store_buff', Hierarchy 'dcache_ram_fsm', File 'dcache_ram_fsm.v', Line 175.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'wb_adr_int' are not set. First unset bit index is 0. 
RTL Name 'wb_adr_int', Hierarchy 'dcache_ram_fsm', File 'dcache_ram_fsm.v', Line 138.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'DCache_Write_Data_w1_temp' was assigned but not read. 
RTL Name 'DCache_Write_Data_w1_temp', Hierarchy 'dcache_ram_fsm', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v', Line 165.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'force_cache_flush' was assigned but not read. 
RTL Name 'force_cache_flush', Hierarchy 'dcache_ram_fsm', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v', Line 126.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'tag_out_tlb' are not read. First unread bit index is 0. 
RTL Name 'tag_out_tlb', Hierarchy 'dcache_ram_fsm', File 'dcache_ram_fsm.v', Line 55.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for Load_Data_reg. 
RTL Name 'Load_Data_reg', Hierarchy 'dcache_ram_fsm', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v', Line 436.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for Tag_Clear_Done_reg. 
RTL Name 'Tag_Clear_Done_reg', Hierarchy 'dcache_ram_fsm', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v', Line 527.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'freeze' at '0' bit. 
Hierarchy 'dcache_ram_fsm', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v', Line 82.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bus_rq_str' declared and are not set.
RTL Name 'bus_rq_str', Hierarchy 'dcache_top', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v', Line 160.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'i' are not set. First unset bit index is 7. 
RTL Name 'i', Hierarchy 'dcache_top', File 'dcache_top.v', Line 217.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'p1' declared and are not set.
RTL Name 'p1', Hierarchy 'dcache_top', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v', Line 161.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'vpn_to_ppn_req1' declared and are not set.
RTL Name 'vpn_to_ppn_req1', Hierarchy 'dcache_top', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v', Line 189.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'vpn_to_ppn_req2' declared and are not set.
RTL Name 'vpn_to_ppn_req2', Hierarchy 'dcache_top', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v', Line 190.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'BSTROBE' are not set. First unset bit index is 0. 
RTL Name 'BSTROBE', Hierarchy 'dcache_top', File 'dcache_top.v', Line 76.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'lsustall' are not read. First unread bit index is 0. 
RTL Name 'lsustall', Hierarchy 'dcache_top', File 'dcache_top.v', Line 17.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'round' declared and are not set.
RTL Name 'round', Hierarchy 'FPDiv_11_52_comb_uid2', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl', Line 338.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'fR0' are not read. First unread bit index is 0. 
RTL Name 'fR0', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 334.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'qM28' are not read. First unread bit index is 1. 
RTL Name 'qM28', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 275.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w0full' are not read. First unread bit index is 54. 
RTL Name 'w0full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 271.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w10full' are not read. First unread bit index is 54. 
RTL Name 'w10full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 211.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w11full' are not read. First unread bit index is 54. 
RTL Name 'w11full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 205.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w12full' are not read. First unread bit index is 54. 
RTL Name 'w12full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 199.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w13full' are not read. First unread bit index is 54. 
RTL Name 'w13full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 193.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w14full' are not read. First unread bit index is 54. 
RTL Name 'w14full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 187.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w15full' are not read. First unread bit index is 54. 
RTL Name 'w15full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 181.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w16full' are not read. First unread bit index is 54. 
RTL Name 'w16full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 175.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w17full' are not read. First unread bit index is 54. 
RTL Name 'w17full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 169.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w18full' are not read. First unread bit index is 54. 
RTL Name 'w18full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 163.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w19full' are not read. First unread bit index is 54. 
RTL Name 'w19full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 157.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w1full' are not read. First unread bit index is 54. 
RTL Name 'w1full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 265.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w20full' are not read. First unread bit index is 54. 
RTL Name 'w20full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 151.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w21full' are not read. First unread bit index is 54. 
RTL Name 'w21full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 145.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w22full' are not read. First unread bit index is 54. 
RTL Name 'w22full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 139.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w23full' are not read. First unread bit index is 54. 
RTL Name 'w23full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 133.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w24full' are not read. First unread bit index is 54. 
RTL Name 'w24full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 127.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w25full' are not read. First unread bit index is 54. 
RTL Name 'w25full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 121.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w26full' are not read. First unread bit index is 54. 
RTL Name 'w26full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 115.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w27full' are not read. First unread bit index is 54. 
RTL Name 'w27full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 109.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w2full' are not read. First unread bit index is 54. 
RTL Name 'w2full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 259.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w3full' are not read. First unread bit index is 54. 
RTL Name 'w3full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 253.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w4full' are not read. First unread bit index is 54. 
RTL Name 'w4full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 247.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w5full' are not read. First unread bit index is 54. 
RTL Name 'w5full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 241.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w6full' are not read. First unread bit index is 54. 
RTL Name 'w6full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 235.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w7full' are not read. First unread bit index is 54. 
RTL Name 'w7full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 229.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w8full' are not read. First unread bit index is 54. 
RTL Name 'w8full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 223.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w9full' are not read. First unread bit index is 54. 
RTL Name 'w9full', Hierarchy 'FPDiv_11_52_comb_uid2', File 'div_DP.vhdl', Line 217.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'round' declared and are not set.
RTL Name 'round', Hierarchy 'FPDiv_8_23_comb_uid2', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl', Line 218.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'fR0' are not read. First unread bit index is 0. 
RTL Name 'fR0', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 214.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'qM13' are not read. First unread bit index is 1. 
RTL Name 'qM13', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 185.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w0full' are not read. First unread bit index is 25. 
RTL Name 'w0full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 181.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w10full' are not read. First unread bit index is 25. 
RTL Name 'w10full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 121.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w11full' are not read. First unread bit index is 25. 
RTL Name 'w11full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 115.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w12full' are not read. First unread bit index is 25. 
RTL Name 'w12full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 109.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w1full' are not read. First unread bit index is 25. 
RTL Name 'w1full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 175.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w2full' are not read. First unread bit index is 25. 
RTL Name 'w2full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 169.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w3full' are not read. First unread bit index is 25. 
RTL Name 'w3full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 163.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w4full' are not read. First unread bit index is 25. 
RTL Name 'w4full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 157.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w5full' are not read. First unread bit index is 25. 
RTL Name 'w5full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 151.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w6full' are not read. First unread bit index is 25. 
RTL Name 'w6full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 145.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w7full' are not read. First unread bit index is 25. 
RTL Name 'w7full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 139.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w8full' are not read. First unread bit index is 25. 
RTL Name 'w8full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 133.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'w9full' are not read. First unread bit index is 25. 
RTL Name 'w9full', Hierarchy 'FPDiv_8_23_comb_uid2', File 'div_SP.vhdl', Line 127.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'dina' are not read. First unread bit index is 0. 
RTL Name 'dina', Hierarchy 'dual_port_RAM', File 'dual_port_RAM.v', Line 32.
WARNING: [Synth 37-129] [ASSIGN-10] 2 signals within IO 'dinb' are not read, switch to verbose mode to see all details. 
RTL Name 'dinb', Hierarchy 'dual_port_RAM', File 'dual_port_RAM.v', Line 40
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'RF_value' are not set. First unset bit index is 0. 
RTL Name 'RF_value', Hierarchy 'fet_dec_ex_mem', File 'fet_dec_ex_mem.v', Line 140.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'lsu_op_port2_int' are not set. First unset bit index is 4. 
RTL Name 'lsu_op_port2_int', Hierarchy 'fet_dec_ex_mem', File 'fet_dec_ex_mem.v', Line 138.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'wb_data_int' are not set. First unset bit index is 0. 
RTL Name 'wb_data_int', Hierarchy 'fet_dec_ex_mem', File 'fet_dec_ex_mem.v', Line 125.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ADDR_CHK' was assigned but not read. 
RTL Name 'ADDR_CHK', Hierarchy 'fet_dec_ex_mem', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v', Line 302.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ADDR_CHK_2' was assigned but not read. 
RTL Name 'ADDR_CHK_2', Hierarchy 'fet_dec_ex_mem', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v', Line 304.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'csr_pmp_sb' are not set. First unset bit index is 640. 
RTL Name 'csr_pmp_sb', Hierarchy 'fet_dec_ex_mem', File 'fet_dec_ex_mem.v', Line 55.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'flag' declared and are not set.
RTL Name 'flag', Hierarchy 'icache', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v', Line 171.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'temp' are not set. First unset bit index is 7. 
RTL Name 'temp', Hierarchy 'icache', File 'icache.v', Line 94.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'i_addr_min4' are not read. First unread bit index is 0. 
RTL Name 'i_addr_min4', Hierarchy 'icache', File 'icache.v', Line 167.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'tag_out_tlb' are not read. First unread bit index is 0. 
RTL Name 'tag_out_tlb', Hierarchy 'icache', File 'icache.v', Line 153.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'wdirty' was assigned but not read. 
RTL Name 'wdirty', Hierarchy 'icache', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v', Line 166.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'WDATA' are not set. First unset bit index is 0. 
RTL Name 'WDATA', Hierarchy 'icache', File 'icache.v', Line 67.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 're_int' are not read. First unread bit index is 0. 
RTL Name 're_int', Hierarchy 'icache', File 'icache.v', Line 47.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'stall' are not read. First unread bit index is 0. 
RTL Name 'stall', Hierarchy 'icache', File 'icache.v', Line 43.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'virtual_addr' are not read. First unread bit index is 0. 
RTL Name 'virtual_addr', Hierarchy 'icache', File 'icache.v', Line 41.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'output_data_int' are not read. First unread bit index is 26. 
RTL Name 'output_data_int', Hierarchy 'iregisters', File 'icam.v', Line 70.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'Sig_mag' are not read. First unread bit index is 31. 
RTL Name 'Sig_mag', Hierarchy 'int_to_FP', File 'int_to_FP.v', Line 35.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for bus_reg_reg. 
RTL Name 'bus_reg_reg', Hierarchy 'interface_router', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v', Line 59.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for next_state_reg. 
RTL Name 'next_state_reg', Hierarchy 'interface_router', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v', Line 78.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for req_next_reg. 
RTL Name 'req_next_reg', Hierarchy 'interface_router', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v', Line 74.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wrb_next_reg. 
RTL Name 'wrb_next_reg', Hierarchy 'interface_router', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v', Line 75.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'interface_router', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v', Line 72.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'ICACHE_ACK' declared and are not set.
RTL Name 'ICACHE_ACK', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 174.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'ICACHE_RDATA' are not set. First unset bit index is 0. 
RTL Name 'ICACHE_RDATA', Hierarchy 'mem_hier', File 'mem_hier.v', Line 173.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'ICACHE_STALL' declared and are not set.
RTL Name 'ICACHE_STALL', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 175.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'TLB_ACK' declared and are not set.
RTL Name 'TLB_ACK', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 185.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'TLB_RDATA' are not set. First unset bit index is 0. 
RTL Name 'TLB_RDATA', Hierarchy 'mem_hier', File 'mem_hier.v', Line 184.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'TLB_STALL' declared and are not set.
RTL Name 'TLB_STALL', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 186.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'TLB_WDATA' are not set. First unset bit index is 0. 
RTL Name 'TLB_WDATA', Hierarchy 'mem_hier', File 'mem_hier.v', Line 183.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'addr' are not set. First unset bit index is 0. 
RTL Name 'addr', Hierarchy 'mem_hier', File 'mem_hier.v', Line 141.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'addr_latch' are not set. First unset bit index is 0. 
RTL Name 'addr_latch', Hierarchy 'mem_hier', File 'mem_hier.v', Line 146.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'biu_sel_i' are not set. First unset bit index is 1. 
RTL Name 'biu_sel_i', Hierarchy 'mem_hier', File 'mem_hier.v', Line 135.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'burst_len' are not set. First unset bit index is 0. 
RTL Name 'burst_len', Hierarchy 'mem_hier', File 'mem_hier.v', Line 124.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'bus_line' are not set. First unset bit index is 0. 
RTL Name 'bus_line', Hierarchy 'mem_hier', File 'mem_hier.v', Line 113.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'd_we' declared and are not set.
RTL Name 'd_we', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 126.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'i_addr_cache' are not set. First unset bit index is 0. 
RTL Name 'i_addr_cache', Hierarchy 'mem_hier', File 'mem_hier.v', Line 117.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'i_addr_int' are not set. First unset bit index is 0. 
RTL Name 'i_addr_int', Hierarchy 'mem_hier', File 'mem_hier.v', Line 199.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'm_data' are not set. First unset bit index is 0. 
RTL Name 'm_data', Hierarchy 'mem_hier', File 'mem_hier.v', Line 127.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'm_rdy_n' declared and are not set.
RTL Name 'm_rdy_n', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 140.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'physical_adr' are not set. First unset bit index is 0. 
RTL Name 'physical_adr', Hierarchy 'mem_hier', File 'mem_hier.v', Line 198.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rd' declared and are not set.
RTL Name 'rd', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 140.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rdy' declared and are not set.
RTL Name 'rdy', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 126.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'set_0' are not set. First unset bit index is 0. 
RTL Name 'set_0', Hierarchy 'mem_hier', File 'mem_hier.v', Line 128.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'set_1' are not set. First unset bit index is 0. 
RTL Name 'set_1', Hierarchy 'mem_hier', File 'mem_hier.v', Line 128.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'tag_0' are not set. First unset bit index is 0. 
RTL Name 'tag_0', Hierarchy 'mem_hier', File 'mem_hier.v', Line 129.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'tag_1' are not set. First unset bit index is 0. 
RTL Name 'tag_1', Hierarchy 'mem_hier', File 'mem_hier.v', Line 129.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'wb_cti_o' are not set. First unset bit index is 0. 
RTL Name 'wb_cti_o', Hierarchy 'mem_hier', File 'mem_hier.v', Line 138.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'wb_fsm_state_cur' are not set. First unset bit index is 0. 
RTL Name 'wb_fsm_state_cur', Hierarchy 'mem_hier', File 'mem_hier.v', Line 139.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'wr' declared and are not set.
RTL Name 'wr', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 140.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'biu_dat_o' was assigned but not read. 
RTL Name 'biu_dat_o', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 132.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bus_rdy' was assigned but not read. 
RTL Name 'bus_rdy', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 114.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'dat' was assigned but not read. 
RTL Name 'dat', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 252.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tag_o_tlb' was assigned but not read. 
RTL Name 'tag_o_tlb', Hierarchy 'mem_hier', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v', Line 200.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'CompressionResult6' are not read. First unread bit index is 106. 
RTL Name 'CompressionResult6', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 2892.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP107X0Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP107X0Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1432.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP107X1Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP107X1Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1439.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP107X2Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP107X2Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1446.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP107X3Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP107X3Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1453.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP107X4Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP107X4Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1460.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP107X5Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP107X5Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1467.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP107X6Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP107X6Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1474.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP107X7Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP107X7Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1481.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP126X0Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP126X0Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1493.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP126X1Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP126X1Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1499.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP34X0Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP34X0Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1168.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP34X0Y1_m5' are not read. First unread bit index is 0. 
RTL Name 'PP34X0Y1_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1181.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP34X0Y2_m5' are not read. First unread bit index is 0. 
RTL Name 'PP34X0Y2_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1196.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP34X0Y3_m5' are not read. First unread bit index is 0. 
RTL Name 'PP34X0Y3_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1211.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP34X0Y4_m5' are not read. First unread bit index is 0. 
RTL Name 'PP34X0Y4_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1226.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP34X0Y5_m5' are not read. First unread bit index is 0. 
RTL Name 'PP34X0Y5_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1241.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP34X1Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP34X1Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1174.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP61X0Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP61X0Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1266.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP61X0Y1_m5' are not read. First unread bit index is 0. 
RTL Name 'PP61X0Y1_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1279.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP61X0Y2_m5' are not read. First unread bit index is 0. 
RTL Name 'PP61X0Y2_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1294.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP61X0Y3_m5' are not read. First unread bit index is 0. 
RTL Name 'PP61X0Y3_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1309.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP61X0Y4_m5' are not read. First unread bit index is 0. 
RTL Name 'PP61X0Y4_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1324.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP61X0Y5_m5' are not read. First unread bit index is 0. 
RTL Name 'PP61X0Y5_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1339.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP61X1Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP61X1Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1272.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP7X0Y0_m5' are not read. First unread bit index is 0. 
RTL Name 'PP7X0Y0_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1070.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP7X0Y1_m5' are not read. First unread bit index is 0. 
RTL Name 'PP7X0Y1_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1083.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP7X0Y2_m5' are not read. First unread bit index is 0. 
RTL Name 'PP7X0Y2_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1098.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'PP7X0Y3_m5' are not read. First unread bit index is 0. 
RTL Name 'PP7X0Y3_m5', Hierarchy 'IntMultiplier_UsingDSP_53_53_106_unsigned_comb_uid4', File 'mul_DP.vhdl', Line 1113.
INFO: [Common 17-14] Message 'Synth 37-123' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bias' was assigned but not read. 
RTL Name 'bias', Hierarchy 'FPMult_11_52_11_52_11_52_comb_uid2', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl', Line 5805.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bias' was assigned but not read. 
RTL Name 'bias', Hierarchy 'FPMult_8_23_8_23_8_23_comb_uid2', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl', Line 297.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'B_32' are not set. First unset bit index is 0. 
RTL Name 'B_32', Hierarchy 'or1200_amultp2_32x32', File 'or1200_amultp2_32x32.v', Line 2377.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'INT_CARRY' are not set. First unset bit index is 0. 
RTL Name 'INT_CARRY', Hierarchy 'MULTIPLIER_33_32', File 'or1200_amultp2_32x32.v', Line 2304.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'c_int' are not set. First unset bit index is 0. 
RTL Name 'c_int', Hierarchy 'or1200_amultp2_32x32', File 'or1200_amultp2_32x32.v', Line 2340.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'count' are not set. First unset bit index is 0. 
RTL Name 'count', Hierarchy 'or1200_amultp2_32x32', File 'or1200_amultp2_32x32.v', Line 2349.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ss' was assigned but not read. 
RTL Name 'ss', Hierarchy 'or1200_amultp2_32x32', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v', Line 2341.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PHI' are not read. First unread bit index is 0. 
RTL Name 'PHI', Hierarchy 'BLOCK2A', File 'or1200_amultp2_32x32.v', Line 1652.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PHI' are not read. First unread bit index is 0. 
RTL Name 'PHI', Hierarchy 'XXOR1', File 'or1200_amultp2_32x32.v', Line 1595.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PHI' are not read. First unread bit index is 0. 
RTL Name 'PHI', Hierarchy 'BLOCK0', File 'or1200_amultp2_32x32.v', Line 1604.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PHI' are not read. First unread bit index is 0. 
RTL Name 'PHI', Hierarchy 'BLOCK1A', File 'or1200_amultp2_32x32.v', Line 1642.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PHI' are not read. First unread bit index is 0. 
RTL Name 'PHI', Hierarchy 'BLOCK2', File 'or1200_amultp2_32x32.v', Line 1630.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PHI' are not read. First unread bit index is 0. 
RTL Name 'PHI', Hierarchy 'INVBLOCK', File 'or1200_amultp2_32x32.v', Line 1585.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PHI' are not read. First unread bit index is 0. 
RTL Name 'PHI', Hierarchy 'BLOCK1', File 'or1200_amultp2_32x32.v', Line 1617.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'csr_pmp_sb' are not set. First unset bit index is 640. 
RTL Name 'csr_pmp_sb', Hierarchy 'riscv_platform', File 'riscv_platform.v', Line 91.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'dmem_read_allowed' was assigned but not read. 
RTL Name 'dmem_read_allowed', Hierarchy 'riscv_platform', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v', Line 136.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'dmem_write_allowed' was assigned but not read. 
RTL Name 'dmem_write_allowed', Hierarchy 'riscv_platform', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v', Line 137.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'imem_allow' was assigned but not read. 
RTL Name 'imem_allow', Hierarchy 'riscv_platform', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v', Line 93.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'imem_read_allowed' was assigned but not read. 
RTL Name 'imem_read_allowed', Hierarchy 'riscv_platform', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v', Line 140.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'imem_write_allowed' was assigned but not read. 
RTL Name 'imem_write_allowed', Hierarchy 'riscv_platform', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v', Line 141.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'lcd_reg' was assigned but not read. 
RTL Name 'lcd_reg', Hierarchy 'riscv_platform', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v', Line 95.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 's_addr' are not read. First unread bit index is 5. 
RTL Name 's_addr', Hierarchy 'rv32_clint', File 'rv32_clint.sv', Line 51.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'aclk' are not read. First unread bit index is 0. 
RTL Name 'aclk', Hierarchy 'rv32_mpu', File 'rv32_mpu.sv', Line 23.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'aresetn' are not read. First unread bit index is 0. 
RTL Name 'aresetn', Hierarchy 'rv32_mpu', File 'rv32_mpu.sv', Line 24.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'pmp_cfg' are not read. First unread bit index is 0. 
RTL Name 'pmp_cfg', Hierarchy 'rv32_pmp_region', File 'rv32_pmp_region.sv', Line 20.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'round' declared and are not set.
RTL Name 'round', Hierarchy 'FPSqrt_11_52', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl', Line 426.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'round' declared and are not set.
RTL Name 'round', Hierarchy 'FPSqrt_8_23', File '/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl', Line 223.
INFO: [Synth 37-85] Total of 451 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 12102.805 ; gain = 2119.645 ; free physical = 969 ; free virtual = 13929
INFO: [Common 17-83] Releasing license: Synthesis
459 Infos, 669 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 12106.805 ; gain = 2123.645 ; free physical = 977 ; free virtual = 13937
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4907.418; main = 4907.418; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 12106.809; main = 12106.809; forked = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/Testbench/tb_platform.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/TestCases/instruction_csr_test.mem /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/TestCases/data.mem /home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/TestCases/handler.mem}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
set_property top tb_platform [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v:]
