INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Scan_Chain_Design/Lab4_111060013_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Scan_Chain_Design/Lab4_111060013_Scan_Chain_Design_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_111060013_Scan_Chain_Design_t
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Scan_Chain_Design/Lab4_111060013_Scan_Chain_Design_t.v:26]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Scan_Chain_Design/Lab4_111060013_Scan_Chain_Design_t.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Scan_Chain_Design/Lab4_111060013_Scan_Chain_Design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
