m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/lez/intelFPGA/20.1/modelsim_ase/bin
valu
Z0 !s110 1763688184
!i10b 1
!s100 VR]_Ql3gKUKEGhc7gg;5`2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IaJ<IENN1@97WW>DHooU>`3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/lez/Documents/Projects/Architecture/RV32I/functional_verification
w1763564719
8/home/lez/Documents/Projects/Architecture/RV32I/src/alu.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/alu.v
!i122 900
L0 1 103
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1763688184.000000
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/alu.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vbranch_unit
R0
!i10b 1
!s100 :ae_c`1Ck_TIRf3WUO<5o2
R1
IDWi[12XUNh3RZZaf`4@FB3
R2
R3
w1763649293
8/home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v
!i122 901
L0 1 31
R4
r1
!s85 0
31
R5
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v|
!i113 1
R6
R7
vctrl_unit
R0
!i10b 1
!s100 _H<TKaFKhIWeXNKzoeL0F1
R1
IACebIEdmo=T=_1n>YjKJa2
R2
R3
w1763687472
8/home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v
!i122 902
L0 1 403
R4
r1
!s85 0
31
R5
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v|
!i113 1
R6
R7
vdata_mem
R0
!i10b 1
!s100 Uom4d8=2VI]Agn9zfAonJ0
R1
IP1e8]a`_2Fcm2fICJDRF02
R2
R3
w1763519988
8/home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v
!i122 897
L0 1 25
R4
r1
!s85 0
31
R5
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v|
!i113 1
R6
R7
vimm_unit
R0
!i10b 1
!s100 6>3?=o<<k0bk5YW:Mo4OB2
R1
IU3=Z_NZBRRbSCI6DSoYaH3
R2
R3
w1763685497
8/home/lez/Documents/Projects/Architecture/RV32I/src/imm_unit.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/imm_unit.v
!i122 904
Z8 L0 1 28
R4
r1
!s85 0
31
R5
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/imm_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/imm_unit.v|
!i113 1
R6
R7
vinst_mem
R0
!i10b 1
!s100 M40zD5hOWadlE`WDljMDf1
R1
IPHgd64CKkmjK4[Kji6a643
R2
R3
w1763688180
8/home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v
!i122 898
L0 1 99
R4
r1
!s85 0
31
R5
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v|
!i113 1
R6
R7
vprog_ctr
R0
!i10b 1
!s100 ViJ>J29k9Jf@bNh?5oldb0
R1
I_1o:C;4eQoHK013ZK<FE:2
R2
R3
w1763683743
8/home/lez/Documents/Projects/Architecture/RV32I/src/prog_ctr.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/prog_ctr.v
!i122 903
R8
R4
r1
!s85 0
31
R5
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/prog_ctr.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/prog_ctr.v|
!i113 1
R6
R7
vreg_file
R0
!i10b 1
!s100 z<?m;i`9XFei?VXZAAMJI0
R1
ITbPY]gf2SBohQW9PVE7gN1
R2
R3
w1763687668
8/home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v
!i122 899
L0 1 29
R4
r1
!s85 0
31
R5
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v|
!i113 1
R6
R7
vRV32I_TB
R0
!i10b 1
!s100 khRPSA9DUb6Bkf9MnzjVV1
R1
I1o=^mV_n2?T]mKoENZzZ52
R2
R3
w1763685885
8/home/lez/Documents/Projects/Architecture/RV32I/functional_verification/RV32I_TB.v
F/home/lez/Documents/Projects/Architecture/RV32I/functional_verification/RV32I_TB.v
!i122 895
L0 1 17
R4
r1
!s85 0
31
R5
!s107 /home/lez/Documents/Projects/Architecture/RV32I/functional_verification/RV32I_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/functional_verification/RV32I_TB.v|
!i113 1
R6
R7
n@r@v32@i_@t@b
vRV32I_top_level
R0
!i10b 1
!s100 =81W[hEfCL?4g]aUGS8Qj2
R1
IRe3ESJi<MU`Wo`PLoM;N10
R2
R3
w1763688098
8/home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v
!i122 896
L0 1 194
R4
r1
!s85 0
31
R5
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v|
!i113 1
R6
R7
n@r@v32@i_top_level
