// Seed: 3488618327
module module_0 ();
  logic id_1;
  assign module_3.id_14 = 0;
  assign module_2.id_2  = 0;
endmodule
module module_1;
  parameter ['b0 : (  1  -  1  )  *  -1  /  -1] id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_24 = 32'd57
) (
    output uwire id_0,
    input supply1 id_1,
    output tri id_2,
    input wor id_3,
    input tri id_4,
    input wor id_5,
    input uwire id_6,
    input wand id_7,
    input wand id_8,
    input wand id_9,
    input wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output wor id_14,
    output logic id_15,
    input supply0 id_16,
    input uwire id_17,
    output logic id_18,
    input wor id_19,
    inout supply1 id_20,
    input supply1 id_21,
    input supply0 id_22
);
  wire  _id_24;
  logic id_25;
  module_0 modCall_1 ();
  logic [id_24 : 1] id_26;
  always_latch @(-1 or posedge id_3 or posedge ~id_3) begin : LABEL_0
    if (1) begin : LABEL_1
      id_15 <= -1;
      disable id_27;
    end else id_18 <= id_17;
  end
  wire id_28;
endmodule
