Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sat Sep 13 21:25:14 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 87.1069%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 5 endpoints;  Total Negative Slack: 9.192 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_57__i27/SR   clocker/counter_57__i28/SR}                           
                                        |           No arrival time
{clocker/counter_57__i25/SR   clocker/counter_57__i26/SR}                           
                                        |           No arrival time
{clocker/counter_57__i23/SR   clocker/counter_57__i24/SR}                           
                                        |           No arrival time
{clocker/counter_57__i21/SR   clocker/counter_57__i22/SR}                           
                                        |           No arrival time
clocker/counter_57__i31/SR              |           No arrival time
{clocker/counter_57__i29/SR   clocker/counter_57__i30/SR}                           
                                        |           No arrival time
{clocker/counter_57__i19/SR   clocker/counter_57__i20/SR}                           
                                        |           No arrival time
{clocker/counter_57__i17/SR   clocker/counter_57__i18/SR}                           
                                        |           No arrival time
{clocker/counter_57__i15/SR   clocker/counter_57__i16/SR}                           
                                        |           No arrival time
{clocker/counter_57__i13/SR   clocker/counter_57__i14/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        28
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
segout[4]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          28.172 ns |         35.496 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
accepting_c/SP                           |   -7.340 ns 
{i0__i1/SP   i0__i0/SP}                  |   -0.909 ns 
{i1__i3/SP   i1__i2/SP}                  |   -0.315 ns 
{i1__i0/SP   i1__i1/SP}                  |   -0.315 ns 
{i0__i3/SP   i0__i2/SP}                  |   -0.315 ns 
{countstart_res1__i26/SP   countstart_res1__i25/SP}              
                                         |    1.522 ns 
{countstart_res1__i28/SP   countstart_res1__i27/SP}              
                                         |    1.522 ns 
{countstart_res1__i30/SP   countstart_res1__i29/SP}              
                                         |    1.522 ns 
{countstart_res1__i32/SP   countstart_res1__i31/SP}              
                                         |    1.522 ns 
{countstart_res1__i24/SP   countstart_res1__i23/SP}              
                                         |    2.037 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           5 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_57__i0/Q  (SLICE_R19C16A)
Path End         : accepting_c/SP  (SLICE_R17C15B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 56.0% (route), 44.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -7.339 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  45      
clocker/counter_57__i0/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker/counter_57__i0/CK->clocker/counter_57__i0/Q
                                          SLICE_R19C16A      CLK_TO_Q1_DELAY         1.388                  6.887  3       
clocker/counter[0]                                           NET DELAY               2.868                  9.755  3       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R16C16A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1[0]                                                        NET DELAY               2.432                 12.636  1       
add_105_2/C0->add_105_2/CO0               SLICE_R17C17A      C0_TO_COUT0_DELAY       0.343                 12.979  2       
n1997                                                        NET DELAY               0.000                 12.979  2       
add_105_2/CI1->add_105_2/CO1              SLICE_R17C17A      CIN1_TO_COUT1_DELAY     0.277                 13.256  2       
n826                                                         NET DELAY               0.000                 13.256  2       
add_105_4/CI0->add_105_4/CO0              SLICE_R17C17B      CIN0_TO_COUT0_DELAY     0.277                 13.533  2       
n2000                                                        NET DELAY               0.000                 13.533  2       
add_105_4/CI1->add_105_4/CO1              SLICE_R17C17B      CIN1_TO_COUT1_DELAY     0.277                 13.810  2       
n828                                                         NET DELAY               0.000                 13.810  2       
add_105_6/CI0->add_105_6/CO0              SLICE_R17C17C      CIN0_TO_COUT0_DELAY     0.277                 14.087  2       
n2003                                                        NET DELAY               0.000                 14.087  2       
add_105_6/CI1->add_105_6/CO1              SLICE_R17C17C      CIN1_TO_COUT1_DELAY     0.277                 14.364  2       
n830                                                         NET DELAY               0.000                 14.364  2       
add_105_8/CI0->add_105_8/CO0              SLICE_R17C17D      CIN0_TO_COUT0_DELAY     0.277                 14.641  2       
n2006                                                        NET DELAY               0.000                 14.641  2       
add_105_8/CI1->add_105_8/CO1              SLICE_R17C17D      CIN1_TO_COUT1_DELAY     0.277                 14.918  2       
n832                                                         NET DELAY               0.555                 15.473  2       
add_105_10/CI0->add_105_10/CO0            SLICE_R17C18A      CIN0_TO_COUT0_DELAY     0.277                 15.750  2       
n2009                                                        NET DELAY               0.000                 15.750  2       
add_105_10/CI1->add_105_10/CO1            SLICE_R17C18A      CIN1_TO_COUT1_DELAY     0.277                 16.027  2       
n834                                                         NET DELAY               0.000                 16.027  2       
add_105_12/CI0->add_105_12/CO0            SLICE_R17C18B      CIN0_TO_COUT0_DELAY     0.277                 16.304  2       
n2012                                                        NET DELAY               0.000                 16.304  2       
add_105_12/CI1->add_105_12/CO1            SLICE_R17C18B      CIN1_TO_COUT1_DELAY     0.277                 16.581  2       
n836                                                         NET DELAY               0.000                 16.581  2       
add_105_14/CI0->add_105_14/CO0            SLICE_R17C18C      CIN0_TO_COUT0_DELAY     0.277                 16.858  2       
n2015                                                        NET DELAY               0.000                 16.858  2       
add_105_14/CI1->add_105_14/CO1            SLICE_R17C18C      CIN1_TO_COUT1_DELAY     0.277                 17.135  2       
n838                                                         NET DELAY               0.000                 17.135  2       
add_105_16/CI0->add_105_16/CO0            SLICE_R17C18D      CIN0_TO_COUT0_DELAY     0.277                 17.412  2       
n2018                                                        NET DELAY               0.000                 17.412  2       
add_105_16/CI1->add_105_16/CO1            SLICE_R17C18D      CIN1_TO_COUT1_DELAY     0.277                 17.689  2       
n840                                                         NET DELAY               0.555                 18.244  2       
add_105_18/CI0->add_105_18/CO0            SLICE_R17C19A      CIN0_TO_COUT0_DELAY     0.277                 18.521  2       
n2021                                                        NET DELAY               0.000                 18.521  2       
add_105_18/CI1->add_105_18/CO1            SLICE_R17C19A      CIN1_TO_COUT1_DELAY     0.277                 18.798  2       
n842                                                         NET DELAY               0.000                 18.798  2       
add_105_20/CI0->add_105_20/CO0            SLICE_R17C19B      CIN0_TO_COUT0_DELAY     0.277                 19.075  2       
n2024                                                        NET DELAY               0.000                 19.075  2       
add_105_20/CI1->add_105_20/CO1            SLICE_R17C19B      CIN1_TO_COUT1_DELAY     0.277                 19.352  2       
n844                                                         NET DELAY               0.000                 19.352  2       
add_105_22/CI0->add_105_22/CO0            SLICE_R17C19C      CIN0_TO_COUT0_DELAY     0.277                 19.629  2       
n2027                                                        NET DELAY               0.000                 19.629  2       
add_105_22/CI1->add_105_22/CO1            SLICE_R17C19C      CIN1_TO_COUT1_DELAY     0.277                 19.906  2       
n846                                                         NET DELAY               0.000                 19.906  2       
add_105_24/CI0->add_105_24/CO0            SLICE_R17C19D      CIN0_TO_COUT0_DELAY     0.277                 20.183  2       
n2030                                                        NET DELAY               0.000                 20.183  2       
add_105_24/CI1->add_105_24/CO1            SLICE_R17C19D      CIN1_TO_COUT1_DELAY     0.277                 20.460  2       
n848                                                         NET DELAY               0.555                 21.015  2       
add_105_26/CI0->add_105_26/CO0            SLICE_R17C20A      CIN0_TO_COUT0_DELAY     0.277                 21.292  2       
n2033                                                        NET DELAY               0.000                 21.292  2       
add_105_26/CI1->add_105_26/CO1            SLICE_R17C20A      CIN1_TO_COUT1_DELAY     0.277                 21.569  2       
n850                                                         NET DELAY               0.000                 21.569  2       
add_105_28/CI0->add_105_28/CO0            SLICE_R17C20B      CIN0_TO_COUT0_DELAY     0.277                 21.846  2       
n2036                                                        NET DELAY               0.000                 21.846  2       
add_105_28/CI1->add_105_28/CO1            SLICE_R17C20B      CIN1_TO_COUT1_DELAY     0.277                 22.123  2       
n852                                                         NET DELAY               0.000                 22.123  2       
add_105_30/CI0->add_105_30/CO0            SLICE_R17C20C      CIN0_TO_COUT0_DELAY     0.277                 22.400  2       
n2039                                                        NET DELAY               0.000                 22.400  2       
add_105_30/CI1->add_105_30/CO1            SLICE_R17C20C      CIN1_TO_COUT1_DELAY     0.277                 22.677  2       
n854                                                         NET DELAY               0.000                 22.677  2       
add_105_32/CI0->add_105_32/CO0            SLICE_R17C20D      CIN0_TO_COUT0_DELAY     0.277                 22.954  2       
n2042                                                        NET DELAY               0.661                 23.615  2       
add_105_32/D1->add_105_32/S1              SLICE_R17C20D      D1_TO_F1_DELAY          0.449                 24.064  1       
timepassed_N_84[32]                                          NET DELAY               3.357                 27.421  1       
i8_3_lut/C->i8_3_lut/Z                    SLICE_R16C16A      D0_TO_F0_DELAY          0.449                 27.870  1       
n23_adj_92                                                   NET DELAY               2.168                 30.038  1       
i14_4_lut/A->i14_4_lut/Z                  SLICE_R16C16B      D0_TO_F0_DELAY          0.476                 30.514  1       
timepassed                                                   NET DELAY               0.304                 30.818  1       
i2_4_lut_4_lut/B->i2_4_lut_4_lut/Z        SLICE_R16C16B      C1_TO_F1_DELAY          0.449                 31.267  1       
n600                                                         NET DELAY               2.207                 33.474  1       
accepting_c/SP                                               ENDPOINT                0.000                 33.474  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY               5.499                 26.332  45      
accepting_c/CK                                               CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(33.473)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                       -7.339  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i17/Q  (SLICE_R19C18B)
Path End         : {i0__i1/SP   i0__i0/SP}  (SLICE_R17C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -0.908 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i17/CK->clocker/counter_57__i17/Q
                                          SLICE_R19C18B      CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[17]                                           NET DELAY           4.402                 11.289  13      
keypad/i368_2_lut/A->keypad/i368_2_lut/Z  SLICE_R18C7D       C0_TO_F0_DELAY      0.449                 11.738  3       
keypad/row_c_3                                               NET DELAY           3.146                 14.884  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R18C8C       A1_TO_F1_DELAY      0.449                 15.333  1       
keypad/n67                                                   NET DELAY           2.168                 17.501  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R17C8C       D0_TO_F0_DELAY      0.476                 17.977  2       
keypad/num[3]                                                NET DELAY           0.304                 18.281  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R17C8C       C1_TO_F1_DELAY      0.449                 18.730  4       
keypad/pressed                                               NET DELAY           3.357                 22.087  4       
i332_2_lut_3_lut/B->i332_2_lut_3_lut/Z    SLICE_R17C15B      D0_TO_F0_DELAY      0.449                 22.536  4       
n615                                                         NET DELAY           4.507                 27.043  4       
{i0__i1/SP   i0__i0/SP}                                      ENDPOINT            0.000                 27.043  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{i0__i1/CK   i0__i0/CK}                                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(27.042)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -0.908  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i17/Q  (SLICE_R19C18B)
Path End         : {i1__i3/SP   i1__i2/SP}  (SLICE_R16C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -0.314 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i17/CK->clocker/counter_57__i17/Q
                                          SLICE_R19C18B      CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[17]                                           NET DELAY           4.402                 11.289  13      
keypad/i368_2_lut/A->keypad/i368_2_lut/Z  SLICE_R18C7D       C0_TO_F0_DELAY      0.449                 11.738  3       
keypad/row_c_3                                               NET DELAY           3.146                 14.884  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R18C8C       A1_TO_F1_DELAY      0.449                 15.333  1       
keypad/n67                                                   NET DELAY           2.168                 17.501  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R17C8C       D0_TO_F0_DELAY      0.476                 17.977  2       
keypad/num[3]                                                NET DELAY           0.304                 18.281  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R17C8C       C1_TO_F1_DELAY      0.449                 18.730  4       
keypad/pressed                                               NET DELAY           3.357                 22.087  4       
i332_2_lut_3_lut/B->i332_2_lut_3_lut/Z    SLICE_R17C15B      D0_TO_F0_DELAY      0.449                 22.536  4       
n615                                                         NET DELAY           3.913                 26.449  4       
{i1__i3/SP   i1__i2/SP}                                      ENDPOINT            0.000                 26.449  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(26.448)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -0.314  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i17/Q  (SLICE_R19C18B)
Path End         : {i1__i0/SP   i1__i1/SP}  (SLICE_R16C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -0.314 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i17/CK->clocker/counter_57__i17/Q
                                          SLICE_R19C18B      CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[17]                                           NET DELAY           4.402                 11.289  13      
keypad/i368_2_lut/A->keypad/i368_2_lut/Z  SLICE_R18C7D       C0_TO_F0_DELAY      0.449                 11.738  3       
keypad/row_c_3                                               NET DELAY           3.146                 14.884  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R18C8C       A1_TO_F1_DELAY      0.449                 15.333  1       
keypad/n67                                                   NET DELAY           2.168                 17.501  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R17C8C       D0_TO_F0_DELAY      0.476                 17.977  2       
keypad/num[3]                                                NET DELAY           0.304                 18.281  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R17C8C       C1_TO_F1_DELAY      0.449                 18.730  4       
keypad/pressed                                               NET DELAY           3.357                 22.087  4       
i332_2_lut_3_lut/B->i332_2_lut_3_lut/Z    SLICE_R17C15B      D0_TO_F0_DELAY      0.449                 22.536  4       
n615                                                         NET DELAY           3.913                 26.449  4       
{i1__i0/SP   i1__i1/SP}                                      ENDPOINT            0.000                 26.449  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(26.448)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -0.314  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i17/Q  (SLICE_R19C18B)
Path End         : {i0__i3/SP   i0__i2/SP}  (SLICE_R16C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -0.314 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i17/CK->clocker/counter_57__i17/Q
                                          SLICE_R19C18B      CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[17]                                           NET DELAY           4.402                 11.289  13      
keypad/i368_2_lut/A->keypad/i368_2_lut/Z  SLICE_R18C7D       C0_TO_F0_DELAY      0.449                 11.738  3       
keypad/row_c_3                                               NET DELAY           3.146                 14.884  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R18C8C       A1_TO_F1_DELAY      0.449                 15.333  1       
keypad/n67                                                   NET DELAY           2.168                 17.501  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R17C8C       D0_TO_F0_DELAY      0.476                 17.977  2       
keypad/num[3]                                                NET DELAY           0.304                 18.281  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R17C8C       C1_TO_F1_DELAY      0.449                 18.730  4       
keypad/pressed                                               NET DELAY           3.357                 22.087  4       
i332_2_lut_3_lut/B->i332_2_lut_3_lut/Z    SLICE_R17C15B      D0_TO_F0_DELAY      0.449                 22.536  4       
n615                                                         NET DELAY           3.913                 26.449  4       
{i0__i3/SP   i0__i2/SP}                                      ENDPOINT            0.000                 26.449  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(26.448)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -0.314  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i17/Q  (SLICE_R19C18B)
Path End         : {countstart_res1__i26/SP   countstart_res1__i25/SP}  (SLICE_R18C20C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.522 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i17/CK->clocker/counter_57__i17/Q
                                          SLICE_R19C18B      CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[17]                                           NET DELAY           4.402                 11.289  13      
keypad/i368_2_lut/A->keypad/i368_2_lut/Z  SLICE_R18C7D       C0_TO_F0_DELAY      0.449                 11.738  3       
keypad/row_c_3                                               NET DELAY           3.146                 14.884  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R18C8C       A1_TO_F1_DELAY      0.449                 15.333  1       
keypad/n67                                                   NET DELAY           2.168                 17.501  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R17C8C       D0_TO_F0_DELAY      0.476                 17.977  2       
keypad/num[3]                                                NET DELAY           0.304                 18.281  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R17C8C       C1_TO_F1_DELAY      0.476                 18.757  4       
keypad/pressed                                               NET DELAY           0.304                 19.061  4       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R17C8D       C0_TO_F0_DELAY      0.449                 19.510  16      
n301                                                         NET DELAY           5.102                 24.612  16      
{countstart_res1__i26/SP   countstart_res1__i25/SP}
                                                             ENDPOINT            0.000                 24.612  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{countstart_res1__i26/CK   countstart_res1__i25/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.611)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.522  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i17/Q  (SLICE_R19C18B)
Path End         : {countstart_res1__i28/SP   countstart_res1__i27/SP}  (SLICE_R18C20D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.522 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i17/CK->clocker/counter_57__i17/Q
                                          SLICE_R19C18B      CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[17]                                           NET DELAY           4.402                 11.289  13      
keypad/i368_2_lut/A->keypad/i368_2_lut/Z  SLICE_R18C7D       C0_TO_F0_DELAY      0.449                 11.738  3       
keypad/row_c_3                                               NET DELAY           3.146                 14.884  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R18C8C       A1_TO_F1_DELAY      0.449                 15.333  1       
keypad/n67                                                   NET DELAY           2.168                 17.501  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R17C8C       D0_TO_F0_DELAY      0.476                 17.977  2       
keypad/num[3]                                                NET DELAY           0.304                 18.281  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R17C8C       C1_TO_F1_DELAY      0.476                 18.757  4       
keypad/pressed                                               NET DELAY           0.304                 19.061  4       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R17C8D       C0_TO_F0_DELAY      0.449                 19.510  16      
n301                                                         NET DELAY           5.102                 24.612  16      
{countstart_res1__i28/SP   countstart_res1__i27/SP}
                                                             ENDPOINT            0.000                 24.612  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{countstart_res1__i28/CK   countstart_res1__i27/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.611)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.522  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i17/Q  (SLICE_R19C18B)
Path End         : {countstart_res1__i30/SP   countstart_res1__i29/SP}  (SLICE_R18C20A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.522 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i17/CK->clocker/counter_57__i17/Q
                                          SLICE_R19C18B      CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[17]                                           NET DELAY           4.402                 11.289  13      
keypad/i368_2_lut/A->keypad/i368_2_lut/Z  SLICE_R18C7D       C0_TO_F0_DELAY      0.449                 11.738  3       
keypad/row_c_3                                               NET DELAY           3.146                 14.884  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R18C8C       A1_TO_F1_DELAY      0.449                 15.333  1       
keypad/n67                                                   NET DELAY           2.168                 17.501  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R17C8C       D0_TO_F0_DELAY      0.476                 17.977  2       
keypad/num[3]                                                NET DELAY           0.304                 18.281  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R17C8C       C1_TO_F1_DELAY      0.476                 18.757  4       
keypad/pressed                                               NET DELAY           0.304                 19.061  4       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R17C8D       C0_TO_F0_DELAY      0.449                 19.510  16      
n301                                                         NET DELAY           5.102                 24.612  16      
{countstart_res1__i30/SP   countstart_res1__i29/SP}
                                                             ENDPOINT            0.000                 24.612  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{countstart_res1__i30/CK   countstart_res1__i29/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.611)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.522  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i17/Q  (SLICE_R19C18B)
Path End         : {countstart_res1__i32/SP   countstart_res1__i31/SP}  (SLICE_R16C20B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.522 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i17/CK->clocker/counter_57__i17/Q
                                          SLICE_R19C18B      CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[17]                                           NET DELAY           4.402                 11.289  13      
keypad/i368_2_lut/A->keypad/i368_2_lut/Z  SLICE_R18C7D       C0_TO_F0_DELAY      0.449                 11.738  3       
keypad/row_c_3                                               NET DELAY           3.146                 14.884  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R18C8C       A1_TO_F1_DELAY      0.449                 15.333  1       
keypad/n67                                                   NET DELAY           2.168                 17.501  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R17C8C       D0_TO_F0_DELAY      0.476                 17.977  2       
keypad/num[3]                                                NET DELAY           0.304                 18.281  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R17C8C       C1_TO_F1_DELAY      0.476                 18.757  4       
keypad/pressed                                               NET DELAY           0.304                 19.061  4       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R17C8D       C0_TO_F0_DELAY      0.449                 19.510  16      
n301                                                         NET DELAY           5.102                 24.612  16      
{countstart_res1__i32/SP   countstart_res1__i31/SP}
                                                             ENDPOINT            0.000                 24.612  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{countstart_res1__i32/CK   countstart_res1__i31/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.611)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.522  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i17/Q  (SLICE_R19C18B)
Path End         : {countstart_res1__i24/SP   countstart_res1__i23/SP}  (SLICE_R16C19D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.037 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i17/CK->clocker/counter_57__i17/Q
                                          SLICE_R19C18B      CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[17]                                           NET DELAY           4.402                 11.289  13      
keypad/i368_2_lut/A->keypad/i368_2_lut/Z  SLICE_R18C7D       C0_TO_F0_DELAY      0.449                 11.738  3       
keypad/row_c_3                                               NET DELAY           3.146                 14.884  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R18C8C       A1_TO_F1_DELAY      0.449                 15.333  1       
keypad/n67                                                   NET DELAY           2.168                 17.501  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R17C8C       D0_TO_F0_DELAY      0.476                 17.977  2       
keypad/num[3]                                                NET DELAY           0.304                 18.281  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R17C8C       C1_TO_F1_DELAY      0.476                 18.757  4       
keypad/pressed                                               NET DELAY           0.304                 19.061  4       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R17C8D       C0_TO_F0_DELAY      0.449                 19.510  16      
n301                                                         NET DELAY           4.587                 24.097  16      
{countstart_res1__i24/SP   countstart_res1__i23/SP}
                                                             ENDPOINT            0.000                 24.097  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{countstart_res1__i24/CK   countstart_res1__i23/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.096)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.037  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
countstart_res1__i26/D                   |    1.743 ns 
countstart_res1__i25/D                   |    1.743 ns 
countstart_res1__i28/D                   |    1.743 ns 
countstart_res1__i27/D                   |    1.743 ns 
countstart_res1__i30/D                   |    1.743 ns 
countstart_res1__i29/D                   |    1.743 ns 
i1__i3/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
countstart_res1__i1/D                    |    1.743 ns 
iActive__i0/D                            |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_57__i25/Q  (SLICE_R19C19B)
Path End         : countstart_res1__i26/D  (SLICE_R18C20C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i25/CK   clocker/counter_57__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i25/CK->clocker/counter_57__i25/Q
                                          SLICE_R19C19B      CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[25]                                          NET DELAY        0.712                  4.575  3       
SLICE_49/D0->SLICE_49/F0                  SLICE_R18C20C      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[25].sig_011.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i26/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i26/CK   countstart_res1__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i24/Q  (SLICE_R19C19A)
Path End         : countstart_res1__i25/D  (SLICE_R18C20C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i23/CK   clocker/counter_57__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i24/CK->clocker/counter_57__i24/Q
                                          SLICE_R19C19A      CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[24]                                          NET DELAY        0.712                  4.575  3       
SLICE_49/D1->SLICE_49/F1                  SLICE_R18C20C      D1_TO_F1_DELAY   0.252                  4.827  1       
counter[24].sig_012.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i25/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i26/CK   countstart_res1__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i27/Q  (SLICE_R19C19C)
Path End         : countstart_res1__i28/D  (SLICE_R18C20D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i27/CK   clocker/counter_57__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i27/CK->clocker/counter_57__i27/Q
                                          SLICE_R19C19C      CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[27]                                          NET DELAY        0.712                  4.575  3       
SLICE_47/D0->SLICE_47/F0                  SLICE_R18C20D      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[27].sig_009.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i28/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i28/CK   countstart_res1__i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i26/Q  (SLICE_R19C19B)
Path End         : countstart_res1__i27/D  (SLICE_R18C20D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i25/CK   clocker/counter_57__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i26/CK->clocker/counter_57__i26/Q
                                          SLICE_R19C19B      CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[26]                                          NET DELAY        0.712                  4.575  3       
SLICE_47/D1->SLICE_47/F1                  SLICE_R18C20D      D1_TO_F1_DELAY   0.252                  4.827  1       
counter[26].sig_010.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i27/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i28/CK   countstart_res1__i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i29/Q  (SLICE_R19C19D)
Path End         : countstart_res1__i30/D  (SLICE_R18C20A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i29/CK   clocker/counter_57__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i29/CK->clocker/counter_57__i29/Q
                                          SLICE_R19C19D      CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[29]                                          NET DELAY        0.712                  4.575  3       
SLICE_45/D0->SLICE_45/F0                  SLICE_R18C20A      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[29].sig_007.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i30/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i30/CK   countstart_res1__i29/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i28/Q  (SLICE_R19C19C)
Path End         : countstart_res1__i29/D  (SLICE_R18C20A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i27/CK   clocker/counter_57__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i28/CK->clocker/counter_57__i28/Q
                                          SLICE_R19C19C      CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[28]                                          NET DELAY        0.712                  4.575  3       
SLICE_45/D1->SLICE_45/F1                  SLICE_R18C20A      D1_TO_F1_DELAY   0.252                  4.827  1       
counter[28].sig_008.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i29/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i30/CK   countstart_res1__i29/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i3/Q  (SLICE_R16C8C)
Path End         : i1__i3/D  (SLICE_R16C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R16C8C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_40/D0->SLICE_40/F0                  SLICE_R16C8D       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_002.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R16C8C)
Path End         : i1__i2/D  (SLICE_R16C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R16C8C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_40/D1->SLICE_40/F1                  SLICE_R16C8D       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_003.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i0/Q  (SLICE_R19C16A)
Path End         : countstart_res1__i1/D  (SLICE_R18C16A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
clocker/counter_57__i0/CK                                    CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i0/CK->clocker/counter_57__i0/Q
                                          SLICE_R19C16A      CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[0]                                           NET DELAY        0.712                  4.575  3       
SLICE_39/D0->SLICE_39/F0                  SLICE_R18C16A      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[0].sig_001.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
countstart_res1__i1/D                                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i1/CK   countstart_res1__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i0/Q  (SLICE_R16C8B)
Path End         : iActive__i0/D  (SLICE_R16C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i0/CK->i1__i0/Q                       SLICE_R16C8B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[0]                                                        NET DELAY        0.712                  4.575  1       
mux_7_i1_3_lut/A->mux_7_i1_3_lut/Z        SLICE_R16C7D       D0_TO_F0_DELAY   0.252                  4.827  1       
n91[0]                                                       NET DELAY        0.000                  4.827  1       
iActive__i0/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



