#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct 25 12:47:35 2016
# Process ID: 18741
# Log file: /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/mem_test_CI.vds
# Journal file: /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mem_test_CI.tcl -notrace
Command: synth_design -top mem_test_CI -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -86 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.828 ; gain = 154.520 ; free physical = 8011 ; free virtual = 20032
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mem_test_CI' [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_test.sv:6]
INFO: [Synth 8-638] synthesizing module 'mem_top' [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:23]
INFO: [Synth 8-638] synthesizing module 'register' [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:200]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (1#1) [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:200]
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:200]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (1#1) [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:200]
INFO: [Synth 8-638] synthesizing module 'register__parameterized1' [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:200]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized1' (1#1) [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:200]
INFO: [Synth 8-638] synthesizing module 'register__parameterized2' [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:200]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized2' (1#1) [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:200]
INFO: [Synth 8-638] synthesizing module 'mem_decoder' [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:171]
INFO: [Synth 8-256] done synthesizing module 'mem_decoder' (2#1) [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:171]
INFO: [Synth 8-638] synthesizing module 'system_rom' [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-18741-ares.andrew.local.cmu.edu/realtime/system_rom_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'system_rom' (3#1) [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-18741-ares.andrew.local.cmu.edu/realtime/system_rom_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'InternRAM' [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-18741-ares.andrew.local.cmu.edu/realtime/InternRAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'InternRAM' (4#1) [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-18741-ares.andrew.local.cmu.edu/realtime/InternRAM_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'vram' [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-18741-ares.andrew.local.cmu.edu/realtime/vram_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'vram' (5#1) [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-18741-ares.andrew.local.cmu.edu/realtime/vram_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'palette_ram' [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-18741-ares.andrew.local.cmu.edu/realtime/palette_ram_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'palette_ram' (6#1) [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-18741-ares.andrew.local.cmu.edu/realtime/palette_ram_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'OAM' [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-18741-ares.andrew.local.cmu.edu/realtime/OAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'OAM' (7#1) [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-18741-ares.andrew.local.cmu.edu/realtime/OAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'mem_top' (8#1) [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_top.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mem_test_CI' (9#1) [/afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/mem_test.sv:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.117 ; gain = 190.809 ; free physical = 7971 ; free virtual = 19992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.117 ; gain = 190.809 ; free physical = 7970 ; free virtual = 19991
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:116]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc:144]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mem_test_CI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/ece.cmu.edu/usr/nryan/Desktop/vivado_projects/board_test/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mem_test_CI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mem_test_CI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1448.883 ; gain = 0.000 ; free physical = 7774 ; free virtual = 19796
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7773 ; free virtual = 19795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7773 ; free virtual = 19795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7773 ; free virtual = 19795
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ns0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7770 ; free virtual = 19792
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	  15 Input     27 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_test_CI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	  15 Input     27 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mem_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mem_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7770 ; free virtual = 19792
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7762 ; free virtual = 19784
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7762 ; free virtual = 19784

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem/baddr/Q_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LD_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[31] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[30] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[29] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[28] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[27] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[23] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[22] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[21] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[20] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[19] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[18] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[17] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[15] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[13] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[11] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[10] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[7] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[5] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[3] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[2] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\mem/baddr/Q_reg[1] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\LD_reg[7] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\LD_reg[6] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\LD_reg[5] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\LD_reg[4] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\LD_reg[2] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\LD_reg[1] ) is unused and will be removed from module mem_test_CI.
WARNING: [Synth 8-3332] Sequential element (\LD_reg[0] ) is unused and will be removed from module mem_test_CI.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7746 ; free virtual = 19768
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7746 ; free virtual = 19768

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7746 ; free virtual = 19768
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7697 ; free virtual = 19719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7697 ; free virtual = 19719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7668 ; free virtual = 19690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7668 ; free virtual = 19690
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7668 ; free virtual = 19690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7668 ; free virtual = 19690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7668 ; free virtual = 19690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7668 ; free virtual = 19690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |system_rom    |         1|
|2     |InternRAM     |         1|
|3     |vram          |         1|
|4     |palette_ram   |         1|
|5     |OAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |InternRAM   |     1|
|2     |OAM         |     1|
|3     |palette_ram |     1|
|4     |system_rom  |     1|
|5     |vram        |     1|
|6     |BUFG        |     1|
|7     |CARRY4      |    21|
|8     |LUT1        |    15|
|9     |LUT2        |     2|
|10    |LUT3        |     6|
|11    |LUT4        |    45|
|12    |LUT5        |    20|
|13    |LUT6        |   169|
|14    |FDCE        |    20|
|15    |FDPE        |     1|
|16    |IBUF        |     2|
|17    |OBUF        |     8|
+------+------------+------+

Report Instance Areas: 
+------+-----------+-------------------------+------+
|      |Instance   |Module                   |Cells |
+------+-----------+-------------------------+------+
|1     |top        |                         |   630|
|2     |  mem      |mem_top                  |   602|
|3     |    baddr  |register                 |   230|
|4     |    bsize  |register__parameterized1 |     3|
|5     |    bwrite |register__parameterized0 |     8|
|6     |    wpause |register__parameterized2 |     3|
+------+-----------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7668 ; free virtual = 19690
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.883 ; gain = 74.285 ; free physical = 7668 ; free virtual = 19690
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1448.883 ; gain = 539.574 ; free physical = 7668 ; free virtual = 19690
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1465.891 ; gain = 448.062 ; free physical = 7668 ; free virtual = 19690
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1497.910 ; gain = 0.000 ; free physical = 7666 ; free virtual = 19688
INFO: [Common 17-206] Exiting Vivado at Tue Oct 25 12:47:58 2016...
