vendor_name = ModelSim
source_file = 1, G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd
source_file = 1, G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder_tb.vwf
source_file = 1, G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/db/seven_segment_decoder.cbx.xml
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = seven_segment_decoder
instance = comp, \C[0]~I , C[0], seven_segment_decoder, 1
instance = comp, \C[1]~I , C[1], seven_segment_decoder, 1
instance = comp, \C[2]~I , C[2], seven_segment_decoder, 1
instance = comp, \O[0]~I , O[0], seven_segment_decoder, 1
instance = comp, \O[1]~I , O[1], seven_segment_decoder, 1
instance = comp, \O[2]~I , O[2], seven_segment_decoder, 1
instance = comp, \O[3]~I , O[3], seven_segment_decoder, 1
instance = comp, \O[4]~I , O[4], seven_segment_decoder, 1
instance = comp, \O[5]~I , O[5], seven_segment_decoder, 1
instance = comp, \O[6]~I , O[6], seven_segment_decoder, 1
