

================================================================
== Vitis HLS Report for 'fir_Pipeline_loop'
================================================================
* Date:           Tue Feb 25 13:49:20 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.712 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |      130|      130|         5|          1|          1|   127|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        1|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     54|    -|
|Register         |        -|   -|    122|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|    122|    116|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       ~0|   1|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_12s_16s_34s_34_4_1_U1  |mac_muladd_12s_16s_34s_34_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |coeff_U  |fir_Pipeline_loop_coeff_ROM_AUTO_1R  |        1|  0|   0|    0|   129|   12|     1|         1548|
    +---------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                     |        1|  0|   0|    0|   129|   12|     1|         1548|
    +---------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_124_p2   |         +|   0|  0|  14|           7|           2|
    |icmp_ln16_fu_113_p2  |      icmp|   0|  0|  14|           7|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          15|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_36                |   9|          2|   34|         68|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_1   |   9|          2|   34|         68|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_40                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   84|        168|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_36                         |  34|   0|   34|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_40                           |   7|   0|    7|          0|
    |icmp_ln16_reg_183                 |   1|   0|    1|          0|
    |zext_ln16_reg_187                 |   7|   0|   64|         57|
    |icmp_ln16_reg_183                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 122|  32|  116|         57|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|sext_ln12           |   in|   22|     ap_none|          sext_ln12|        scalar|
|acc_2_out           |  out|   31|      ap_vld|          acc_2_out|       pointer|
|acc_2_out_ap_vld    |  out|    1|      ap_vld|          acc_2_out|       pointer|
|shift_reg_address0  |  out|    7|   ap_memory|          shift_reg|         array|
|shift_reg_ce0       |  out|    1|   ap_memory|          shift_reg|         array|
|shift_reg_we0       |  out|    1|   ap_memory|          shift_reg|         array|
|shift_reg_d0        |  out|   16|   ap_memory|          shift_reg|         array|
|shift_reg_address1  |  out|    7|   ap_memory|          shift_reg|         array|
|shift_reg_ce1       |  out|    1|   ap_memory|          shift_reg|         array|
|shift_reg_q1        |   in|   16|   ap_memory|          shift_reg|         array|
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 8 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:13]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln12_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sext_ln12"   --->   Operation 10 'read' 'sext_ln12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln12_cast = sext i22 %sext_ln12_read"   --->   Operation 11 'sext' 'sext_ln12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 127, i7 %i" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:13]   --->   Operation 12 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln12 = store i34 %sext_ln12_cast, i34 %acc" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 13 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%icmp_ln16 = icmp_eq  i7 %i_1, i7 0" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 16 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.end.exitStub" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 17 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %i_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 18 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln16 = add i7 %i_1, i7 127" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 19 'add' 'add_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %add_ln16" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 20 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i16 %shift_reg, i64 0, i64 %zext_ln18" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 21 'getelementptr' 'shift_reg_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%shift_reg_load = load i7 %shift_reg_addr" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 22 'load' 'shift_reg_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i12 %coeff, i64 0, i64 %zext_ln16" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 23 'getelementptr' 'coeff_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%coeff_load = load i8 %coeff_addr" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 24 'load' 'coeff_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 129> <ROM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 %add_ln16, i7 %i" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:13]   --->   Operation 25 'store' 'store_ln13' <Predicate = (!icmp_ln16)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%shift_reg_load = load i7 %shift_reg_addr" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 26 'load' 'shift_reg_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %shift_reg_load" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 27 'sext' 'sext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%coeff_load = load i8 %coeff_addr" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 28 'load' 'coeff_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 129> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %coeff_load" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 29 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (1.05ns) (grouped into DSP with root node acc_2)   --->   "%mul_ln18 = mul i28 %sext_ln18_1, i28 %sext_ln18" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 30 'mul' 'mul_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i16 %shift_reg, i64 0, i64 %zext_ln16" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:19]   --->   Operation 31 'getelementptr' 'shift_reg_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln19 = store i16 %shift_reg_load, i7 %shift_reg_addr_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:19]   --->   Operation 32 'store' 'store_ln19' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 33 [2/3] (1.05ns) (grouped into DSP with root node acc_2)   --->   "%mul_ln18 = mul i28 %sext_ln18_1, i28 %sext_ln18" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 33 'mul' 'mul_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%acc_1 = load i34 %acc" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 34 'load' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i34 %acc_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 35 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node acc_2)   --->   "%mul_ln18 = mul i28 %sext_ln18_1, i28 %sext_ln18" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 36 'mul' 'mul_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into DSP with root node acc_2)   --->   "%sext_ln18_2 = sext i28 %mul_ln18" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 37 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc_2 = add i34 %sext_ln18_2, i34 %acc_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 38 'add' 'acc_2' <Predicate = (!icmp_ln16)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %acc_2_out, i31 %trunc_ln16" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 45 'write' 'write_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:17]   --->   Operation 39 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 41 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc_2 = add i34 %sext_ln18_2, i34 %acc_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:18]   --->   Operation 42 'add' 'acc_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln12 = store i34 %acc_2, i34 %acc" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 43 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 44 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ coeff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                    (alloca           ) [ 011111]
i                      (alloca           ) [ 010000]
sext_ln12_read         (read             ) [ 000000]
sext_ln12_cast         (sext             ) [ 000000]
store_ln13             (store            ) [ 000000]
store_ln12             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i_1                    (load             ) [ 000000]
icmp_ln16              (icmp             ) [ 011110]
br_ln16                (br               ) [ 000000]
zext_ln16              (zext             ) [ 011000]
add_ln16               (add              ) [ 000000]
zext_ln18              (zext             ) [ 000000]
shift_reg_addr         (getelementptr    ) [ 011000]
coeff_addr             (getelementptr    ) [ 011000]
store_ln13             (store            ) [ 000000]
shift_reg_load         (load             ) [ 000000]
sext_ln18              (sext             ) [ 010110]
coeff_load             (load             ) [ 000000]
sext_ln18_1            (sext             ) [ 010110]
shift_reg_addr_1       (getelementptr    ) [ 000000]
store_ln19             (store            ) [ 000000]
acc_1                  (load             ) [ 010001]
trunc_ln16             (trunc            ) [ 000000]
mul_ln18               (mul              ) [ 000000]
sext_ln18_2            (sext             ) [ 010001]
specpipeline_ln17      (specpipeline     ) [ 000000]
speclooptripcount_ln12 (speclooptripcount) [ 000000]
specloopname_ln16      (specloopname     ) [ 000000]
acc_2                  (add              ) [ 000000]
store_ln12             (store            ) [ 000000]
br_ln16                (br               ) [ 000000]
write_ln16             (write            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeff">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="acc_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="sext_ln12_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="22" slack="0"/>
<pin id="46" dir="0" index="1" bw="22" slack="0"/>
<pin id="47" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln12_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln16_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="31" slack="0"/>
<pin id="53" dir="0" index="2" bw="31" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="shift_reg_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="16" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="7" slack="0"/>
<pin id="61" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="72" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/1 store_ln19/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="coeff_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="shift_reg_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="1"/>
<pin id="91" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln12_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="22" slack="0"/>
<pin id="98" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln13_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln12_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="22" slack="0"/>
<pin id="107" dir="0" index="1" bw="34" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_1_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln16_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="0" index="1" bw="7" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln16_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln16_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln18_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln13_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="7" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln18_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sext_ln18_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="acc_1_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="34" slack="3"/>
<pin id="150" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln16_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="34" slack="0"/>
<pin id="153" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln12_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="34" slack="0"/>
<pin id="158" dir="0" index="1" bw="34" slack="4"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/5 "/>
</bind>
</comp>

<comp id="160" class="1007" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="34" slack="0"/>
<pin id="164" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18/2 sext_ln18_2/4 acc_2/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="acc_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="34" slack="0"/>
<pin id="171" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="183" class="1005" name="icmp_ln16_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="187" class="1005" name="zext_ln16_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="192" class="1005" name="shift_reg_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="1"/>
<pin id="194" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="197" class="1005" name="coeff_addr_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="202" class="1005" name="sext_ln18_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="28" slack="1"/>
<pin id="204" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="207" class="1005" name="sext_ln18_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="28" slack="1"/>
<pin id="209" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18_1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="acc_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="34" slack="1"/>
<pin id="214" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="34" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="73"><net_src comp="57" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="64" pin="7"/><net_sink comp="64" pin=1"/></net>

<net id="95"><net_src comp="87" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="99"><net_src comp="44" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="128"><net_src comp="110" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="139"><net_src comp="124" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="64" pin="7"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="81" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="165"><net_src comp="144" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="140" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="148" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="160" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="172"><net_src comp="36" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="179"><net_src comp="40" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="186"><net_src comp="113" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="119" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="195"><net_src comp="57" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="200"><net_src comp="74" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="205"><net_src comp="140" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="210"><net_src comp="144" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="215"><net_src comp="148" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="160" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_2_out | {4 }
	Port: shift_reg | {2 }
	Port: coeff | {}
 - Input state : 
	Port: fir_Pipeline_loop : sext_ln12 | {1 }
	Port: fir_Pipeline_loop : shift_reg | {1 2 }
	Port: fir_Pipeline_loop : coeff | {1 2 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln12 : 1
		i_1 : 1
		icmp_ln16 : 2
		br_ln16 : 3
		zext_ln16 : 2
		add_ln16 : 2
		zext_ln18 : 3
		shift_reg_addr : 4
		shift_reg_load : 5
		coeff_addr : 3
		coeff_load : 4
		store_ln13 : 3
	State 2
		sext_ln18 : 1
		sext_ln18_1 : 1
		mul_ln18 : 2
		store_ln19 : 1
	State 3
	State 4
		trunc_ln16 : 1
		sext_ln18_2 : 1
		acc_2 : 2
		write_ln16 : 2
	State 5
		store_ln12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln16_fu_113     |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln16_fu_124      |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_160        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | sext_ln12_read_read_fu_44 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln16_write_fu_50  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    sext_ln12_cast_fu_96   |    0    |    0    |    0    |
|   sext   |      sext_ln18_fu_140     |    0    |    0    |    0    |
|          |     sext_ln18_1_fu_144    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      zext_ln16_fu_119     |    0    |    0    |    0    |
|          |      zext_ln18_fu_130     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln16_fu_151     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |    28   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_1_reg_212    |   34   |
|      acc_reg_169     |   34   |
|  coeff_addr_reg_197  |    8   |
|       i_reg_176      |    7   |
|   icmp_ln16_reg_183  |    1   |
|  sext_ln18_1_reg_207 |   28   |
|   sext_ln18_reg_202  |   28   |
|shift_reg_addr_reg_192|    7   |
|   zext_ln16_reg_187  |   64   |
+----------------------+--------+
|         Total        |   211  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_81 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_160    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_160    |  p1  |   3  |  16  |   48   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  6.4713 ||    41   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   211  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   211  |   69   |
+-----------+--------+--------+--------+--------+
