
PRACTICA10SENSOR-LCDI2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001064  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800122c  0800122c  0000222c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800123c  0800123c  00003004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800123c  0800123c  00003004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800123c  0800123c  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800123c  0800123c  0000223c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001240  08001240  00002240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08001244  00003000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08001248  00003004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08001248  00003024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000022f2  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000008ea  00000000  00000000  00005326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002c8  00000000  00000000  00005c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001f1  00000000  00000000  00005ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192c5  00000000  00000000  000060c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002c09  00000000  00000000  0001f38e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c177c  00000000  00000000  00021f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3713  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000009a0  00000000  00000000  000e3758  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000e40f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000004 	.word	0x20000004
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08001214 	.word	0x08001214

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000008 	.word	0x20000008
 8000204:	08001214 	.word	0x08001214

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2f>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009ac:	bf24      	itt	cs
 80009ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009b6:	d90d      	bls.n	80009d4 <__aeabi_d2f+0x30>
 80009b8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009cc:	bf08      	it	eq
 80009ce:	f020 0001 	biceq.w	r0, r0, #1
 80009d2:	4770      	bx	lr
 80009d4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009d8:	d121      	bne.n	8000a1e <__aeabi_d2f+0x7a>
 80009da:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009de:	bfbc      	itt	lt
 80009e0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009e4:	4770      	bxlt	lr
 80009e6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ee:	f1c2 0218 	rsb	r2, r2, #24
 80009f2:	f1c2 0c20 	rsb	ip, r2, #32
 80009f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	bf18      	it	ne
 8000a00:	f040 0001 	orrne.w	r0, r0, #1
 8000a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a10:	ea40 000c 	orr.w	r0, r0, ip
 8000a14:	fa23 f302 	lsr.w	r3, r3, r2
 8000a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1c:	e7cc      	b.n	80009b8 <__aeabi_d2f+0x14>
 8000a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a22:	d107      	bne.n	8000a34 <__aeabi_d2f+0x90>
 8000a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a28:	bf1e      	ittt	ne
 8000a2a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a2e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a32:	4770      	bxne	lr
 8000a34:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	db0b      	blt.n	8000a6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	f003 021f 	and.w	r2, r3, #31
 8000a5c:	4907      	ldr	r1, [pc, #28]	@ (8000a7c <__NVIC_EnableIRQ+0x38>)
 8000a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a62:	095b      	lsrs	r3, r3, #5
 8000a64:	2001      	movs	r0, #1
 8000a66:	fa00 f202 	lsl.w	r2, r0, r2
 8000a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000a6e:	bf00      	nop
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	e000e100 	.word	0xe000e100

08000a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	6039      	str	r1, [r7, #0]
 8000a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	db0a      	blt.n	8000aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	490c      	ldr	r1, [pc, #48]	@ (8000acc <__NVIC_SetPriority+0x4c>)
 8000a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a9e:	0112      	lsls	r2, r2, #4
 8000aa0:	b2d2      	uxtb	r2, r2
 8000aa2:	440b      	add	r3, r1
 8000aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000aa8:	e00a      	b.n	8000ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	b2da      	uxtb	r2, r3
 8000aae:	4908      	ldr	r1, [pc, #32]	@ (8000ad0 <__NVIC_SetPriority+0x50>)
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
 8000ab2:	f003 030f 	and.w	r3, r3, #15
 8000ab6:	3b04      	subs	r3, #4
 8000ab8:	0112      	lsls	r2, r2, #4
 8000aba:	b2d2      	uxtb	r2, r2
 8000abc:	440b      	add	r3, r1
 8000abe:	761a      	strb	r2, [r3, #24]
}
 8000ac0:	bf00      	nop
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	e000e100 	.word	0xe000e100
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <confRCC>:
PB9 SDA
PA0 ADC1 IN0
PA1 >>
PA2 <<
*/
void confRCC(void){
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0

    RCC->AHB1ENR |=(1<<1)|(1<<0); // GPIOB y GPIOA
 8000ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <confRCC+0x40>)
 8000ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000adc:	4a0d      	ldr	r2, [pc, #52]	@ (8000b14 <confRCC+0x40>)
 8000ade:	f043 0303 	orr.w	r3, r3, #3
 8000ae2:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |=(RCC_APB1ENR_I2C1EN);//ENCENDEMOS I2C1
 8000ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8000b14 <confRCC+0x40>)
 8000ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae8:	4a0a      	ldr	r2, [pc, #40]	@ (8000b14 <confRCC+0x40>)
 8000aea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000aee:	6413      	str	r3, [r2, #64]	@ 0x40
	RCC->APB2ENR |=(RCC_APB2ENR_SYSCFGEN);//ENCENDMOS SYSCFG PARA EXTI
 8000af0:	4b08      	ldr	r3, [pc, #32]	@ (8000b14 <confRCC+0x40>)
 8000af2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000af4:	4a07      	ldr	r2, [pc, #28]	@ (8000b14 <confRCC+0x40>)
 8000af6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000afa:	6453      	str	r3, [r2, #68]	@ 0x44
	RCC->APB2ENR |=(RCC_APB2ENR_ADC1EN);//ENCENDMOS ADC1
 8000afc:	4b05      	ldr	r3, [pc, #20]	@ (8000b14 <confRCC+0x40>)
 8000afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b00:	4a04      	ldr	r2, [pc, #16]	@ (8000b14 <confRCC+0x40>)
 8000b02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b06:	6453      	str	r3, [r2, #68]	@ 0x44

}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	40023800 	.word	0x40023800

08000b18 <confGPIO>:
void confGPIO(void){
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
	GPIOB->MODER |=(2<<(2*8))|(2<<(2*9));// ALTERNATE FUNCTION PB8(SCL) Y PB9(SDA)
 8000b1c:	4b11      	ldr	r3, [pc, #68]	@ (8000b64 <confGPIO+0x4c>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a10      	ldr	r2, [pc, #64]	@ (8000b64 <confGPIO+0x4c>)
 8000b22:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 8000b26:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] |=(4<<(4*0))|(4<<(4*1));//AF4 EN PB8 (bit 0-3) Y PB9 (bit 4-7)
 8000b28:	4b0e      	ldr	r3, [pc, #56]	@ (8000b64 <confGPIO+0x4c>)
 8000b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b64 <confGPIO+0x4c>)
 8000b2e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8000b32:	6253      	str	r3, [r2, #36]	@ 0x24
	
	GPIOB->OTYPER|=(1<<8)|(1<<9);//opendrain PB8 Y PB9
 8000b34:	4b0b      	ldr	r3, [pc, #44]	@ (8000b64 <confGPIO+0x4c>)
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	4a0a      	ldr	r2, [pc, #40]	@ (8000b64 <confGPIO+0x4c>)
 8000b3a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000b3e:	6053      	str	r3, [r2, #4]
	
	// PU PA1    || PU PA2
	GPIOA->PUPDR |=(1<<(2*1))|(1<<(2*2));
 8000b40:	4b09      	ldr	r3, [pc, #36]	@ (8000b68 <confGPIO+0x50>)
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	4a08      	ldr	r2, [pc, #32]	@ (8000b68 <confGPIO+0x50>)
 8000b46:	f043 0314 	orr.w	r3, r3, #20
 8000b4a:	60d3      	str	r3, [r2, #12]
	// ADC
	GPIOA->MODER|= (3<<(2*0));//ANALOG MODE PA0
 8000b4c:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <confGPIO+0x50>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a05      	ldr	r2, [pc, #20]	@ (8000b68 <confGPIO+0x50>)
 8000b52:	f043 0303 	orr.w	r3, r3, #3
 8000b56:	6013      	str	r3, [r2, #0]
	
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	40020400 	.word	0x40020400
 8000b68:	40020000 	.word	0x40020000

08000b6c <confI2C>:


void confI2C(void){//esta configurado a traa de 8 bits con 1 bit de parada sin paridad
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
	I2C1->CR1 &= ~(1<<0); // Disable I2C first
 8000b70:	4b14      	ldr	r3, [pc, #80]	@ (8000bc4 <confI2C+0x58>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a13      	ldr	r2, [pc, #76]	@ (8000bc4 <confI2C+0x58>)
 8000b76:	f023 0301 	bic.w	r3, r3, #1
 8000b7a:	6013      	str	r3, [r2, #0]
	I2C1->CR2 |=(16<<0);//16mhz de frecuencia del 12c
 8000b7c:	4b11      	ldr	r3, [pc, #68]	@ (8000bc4 <confI2C+0x58>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	4a10      	ldr	r2, [pc, #64]	@ (8000bc4 <confI2C+0x58>)
 8000b82:	f043 0310 	orr.w	r3, r3, #16
 8000b86:	6053      	str	r3, [r2, #4]
	I2C1->CCR|=(80<<0);//estamos configurando una frecuencia de scl de fast mode
 8000b88:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc4 <confI2C+0x58>)
 8000b8a:	69db      	ldr	r3, [r3, #28]
 8000b8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc4 <confI2C+0x58>)
 8000b8e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000b92:	61d3      	str	r3, [r2, #28]
	I2C1->TRISE|=(17<<0);//TRISETIME (1000ns/62.5ns)+1=17
 8000b94:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc4 <confI2C+0x58>)
 8000b96:	6a1b      	ldr	r3, [r3, #32]
 8000b98:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc4 <confI2C+0x58>)
 8000b9a:	f043 0311 	orr.w	r3, r3, #17
 8000b9e:	6213      	str	r3, [r2, #32]
	I2C1->CR1 |=(1<<0); // Enable I2C
 8000ba0:	4b08      	ldr	r3, [pc, #32]	@ (8000bc4 <confI2C+0x58>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a07      	ldr	r2, [pc, #28]	@ (8000bc4 <confI2C+0x58>)
 8000ba6:	f043 0301 	orr.w	r3, r3, #1
 8000baa:	6013      	str	r3, [r2, #0]
	I2C1->CR1|=I2C_CR1_ACK; // Enable ACK for slave communication
 8000bac:	4b05      	ldr	r3, [pc, #20]	@ (8000bc4 <confI2C+0x58>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a04      	ldr	r2, [pc, #16]	@ (8000bc4 <confI2C+0x58>)
 8000bb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	40005400 	.word	0x40005400

08000bc8 <confEXTI>:



void confEXTI(void){
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
				// PA1  || PA2
	EXTI->IMR   |=(1<<1)|(1<<2); //ACTIVAMOS LA LINEA 1 DE LA INTERRPUCION
 8000bcc:	4b08      	ldr	r3, [pc, #32]	@ (8000bf0 <confEXTI+0x28>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a07      	ldr	r2, [pc, #28]	@ (8000bf0 <confEXTI+0x28>)
 8000bd2:	f043 0306 	orr.w	r3, r3, #6
 8000bd6:	6013      	str	r3, [r2, #0]
	EXTI->FTSR |= (1<<1)|(1<<2); //ACTIVAMOS EL FALLING DE NUESTRA INTERRUUPCION 
 8000bd8:	4b05      	ldr	r3, [pc, #20]	@ (8000bf0 <confEXTI+0x28>)
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	4a04      	ldr	r2, [pc, #16]	@ (8000bf0 <confEXTI+0x28>)
 8000bde:	f043 0306 	orr.w	r3, r3, #6
 8000be2:	60d3      	str	r3, [r2, #12]

}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	40013c00 	.word	0x40013c00

08000bf4 <confNVIC>:

void confNVIC(void){
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
	NVIC_EnableIRQ(EXTI1_IRQn);
 8000bf8:	2007      	movs	r0, #7
 8000bfa:	f7ff ff23 	bl	8000a44 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI1_IRQn,1);
 8000bfe:	2101      	movs	r1, #1
 8000c00:	2007      	movs	r0, #7
 8000c02:	f7ff ff3d 	bl	8000a80 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI2_IRQn);
 8000c06:	2008      	movs	r0, #8
 8000c08:	f7ff ff1c 	bl	8000a44 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI2_IRQn,1);
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	2008      	movs	r0, #8
 8000c10:	f7ff ff36 	bl	8000a80 <__NVIC_SetPriority>
}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <confADC>:

void confADC(void){
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
	/*EMPEZAMOS LA CONFIGURACIÓN DEL ADC1 CON LA CONVERSIÓN EN EL CANAL 13*/
	//ADC1->SQR3|=(13<<0);
	ADC1->CR2|=(3<<0);//ACTIVAMOS CONTINUOS CONV Y ADCON
 8000c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c58 <confADC+0x40>)
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	4a0d      	ldr	r2, [pc, #52]	@ (8000c58 <confADC+0x40>)
 8000c22:	f043 0303 	orr.w	r3, r3, #3
 8000c26:	6093      	str	r3, [r2, #8]
    ADC1->CR2|=(1<<30);//INICIAMOS LA CONVERSIÓN
 8000c28:	4b0b      	ldr	r3, [pc, #44]	@ (8000c58 <confADC+0x40>)
 8000c2a:	689b      	ldr	r3, [r3, #8]
 8000c2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c58 <confADC+0x40>)
 8000c2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000c32:	6093      	str	r3, [r2, #8]
	ADC1->CR1|=(1<<8);//SCANMODE
 8000c34:	4b08      	ldr	r3, [pc, #32]	@ (8000c58 <confADC+0x40>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	4a07      	ldr	r2, [pc, #28]	@ (8000c58 <confADC+0x40>)
 8000c3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c3e:	6053      	str	r3, [r2, #4]
	ADC1->SMPR2|=(2<<0); //ESTAMOS CONFIGURANDO 28 CICLOS DE MUESTREO
 8000c40:	4b05      	ldr	r3, [pc, #20]	@ (8000c58 <confADC+0x40>)
 8000c42:	691b      	ldr	r3, [r3, #16]
 8000c44:	4a04      	ldr	r2, [pc, #16]	@ (8000c58 <confADC+0x40>)
 8000c46:	f043 0302 	orr.w	r3, r3, #2
 8000c4a:	6113      	str	r3, [r2, #16]
    
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	40012000 	.word	0x40012000

08000c5c <config>:

void config(void){
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
    confRCC();
 8000c60:	f7ff ff38 	bl	8000ad4 <confRCC>
    confGPIO();
 8000c64:	f7ff ff58 	bl	8000b18 <confGPIO>
    confI2C();
 8000c68:	f7ff ff80 	bl	8000b6c <confI2C>
	confEXTI();
 8000c6c:	f7ff ffac 	bl	8000bc8 <confEXTI>
	confNVIC();
 8000c70:	f7ff ffc0 	bl	8000bf4 <confNVIC>
	confADC();
 8000c74:	f7ff ffd0 	bl	8000c18 <confADC>
}
 8000c78:	bf00      	nop
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <I2C_Write>:
#include "i2c.h"

void I2C_Write(uint8_t add,uint8_t data){
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	460a      	mov	r2, r1
 8000c86:	71fb      	strb	r3, [r7, #7]
 8000c88:	4613      	mov	r3, r2
 8000c8a:	71bb      	strb	r3, [r7, #6]
    I2C1->CR1|=(1<<8);//Generamos el START
 8000c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <I2C_Write+0x7c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a19      	ldr	r2, [pc, #100]	@ (8000cf8 <I2C_Write+0x7c>)
 8000c92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c96:	6013      	str	r3, [r2, #0]
    while(!(I2C1->SR1 & I2C_SR1_SB));//ESPERO A QUE SE GENERO EL START
 8000c98:	bf00      	nop
 8000c9a:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <I2C_Write+0x7c>)
 8000c9c:	695b      	ldr	r3, [r3, #20]
 8000c9e:	f003 0301 	and.w	r3, r3, #1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d0f9      	beq.n	8000c9a <I2C_Write+0x1e>
    I2C1->DR = add;
 8000ca6:	4a14      	ldr	r2, [pc, #80]	@ (8000cf8 <I2C_Write+0x7c>)
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	6113      	str	r3, [r2, #16]
    while(!(I2C1->SR1 & I2C_SR1_ADDR));//ESPERO A QUE SE ENVIE LA DIRECCION
 8000cac:	bf00      	nop
 8000cae:	4b12      	ldr	r3, [pc, #72]	@ (8000cf8 <I2C_Write+0x7c>)
 8000cb0:	695b      	ldr	r3, [r3, #20]
 8000cb2:	f003 0302 	and.w	r3, r3, #2
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d0f9      	beq.n	8000cae <I2C_Write+0x32>
    (void)I2C1->SR2;  // CRITICAL: Must read SR2 to clear ADDR flag
 8000cba:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf8 <I2C_Write+0x7c>)
 8000cbc:	699b      	ldr	r3, [r3, #24]
    /*if(I2C1->SR1 & I2C_SR1_AF){//pregunto si se genero un error por acknolage
    I2C1->CR1|=I2C_CR1_STOP;//DETENEMOS LA TRANSMISION
    }*/
    while(!(I2C1->SR1 & I2C_SR1_TXE));//Corroboramos la Transmision de datos y esperamos a que la transmision temrine
 8000cbe:	bf00      	nop
 8000cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf8 <I2C_Write+0x7c>)
 8000cc2:	695b      	ldr	r3, [r3, #20]
 8000cc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d0f9      	beq.n	8000cc0 <I2C_Write+0x44>
   I2C1->DR = data;
 8000ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <I2C_Write+0x7c>)
 8000cce:	79bb      	ldrb	r3, [r7, #6]
 8000cd0:	6113      	str	r3, [r2, #16]
   while(!(I2C1->SR1 & I2C_SR1_BTF));
 8000cd2:	bf00      	nop
 8000cd4:	4b08      	ldr	r3, [pc, #32]	@ (8000cf8 <I2C_Write+0x7c>)
 8000cd6:	695b      	ldr	r3, [r3, #20]
 8000cd8:	f003 0304 	and.w	r3, r3, #4
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d0f9      	beq.n	8000cd4 <I2C_Write+0x58>
   /*generamos condición de stop*/
   I2C1->CR1|=I2C_CR1_STOP;
 8000ce0:	4b05      	ldr	r3, [pc, #20]	@ (8000cf8 <I2C_Write+0x7c>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a04      	ldr	r2, [pc, #16]	@ (8000cf8 <I2C_Write+0x7c>)
 8000ce6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cea:	6013      	str	r3, [r2, #0]
}
 8000cec:	bf00      	nop
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	40005400 	.word	0x40005400

08000cfc <LCD_SendCommand>:
static void LCD_Write4Bits(uint8_t);
static void LCD_PulseEnable(uint8_t);

/*FUnciones propias*/

static void LCD_SendCommand(uint8_t data){
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
    uint8_t dataH=0xF0 & data;          // High nibble (upper 4 bits)
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	f023 030f 	bic.w	r3, r3, #15
 8000d0c:	73fb      	strb	r3, [r7, #15]
    uint8_t dataL=(data & 0x0F) << 4;   // Low nibble shifted to upper position
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	011b      	lsls	r3, r3, #4
 8000d12:	73bb      	strb	r3, [r7, #14]

    
    LCD_Write4Bits(dataH|LCD_BACKLIGHT);
 8000d14:	7bfb      	ldrb	r3, [r7, #15]
 8000d16:	f043 0308 	orr.w	r3, r3, #8
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f000 f80b 	bl	8000d38 <LCD_Write4Bits>
    LCD_Write4Bits(dataL|LCD_BACKLIGHT);
 8000d22:	7bbb      	ldrb	r3, [r7, #14]
 8000d24:	f043 0308 	orr.w	r3, r3, #8
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 f804 	bl	8000d38 <LCD_Write4Bits>
}
 8000d30:	bf00      	nop
 8000d32:	3710      	adds	r7, #16
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <LCD_Write4Bits>:
static void LCD_Write4Bits(uint8_t data){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	71fb      	strb	r3, [r7, #7]
    I2C_Write(ADDRS_LCD_I2C,data);
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	4619      	mov	r1, r3
 8000d46:	204e      	movs	r0, #78	@ 0x4e
 8000d48:	f7ff ff98 	bl	8000c7c <I2C_Write>
    LCD_PulseEnable(data);
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 f804 	bl	8000d5c <LCD_PulseEnable>

}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <LCD_PulseEnable>:
static void LCD_PulseEnable(uint8_t data){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
    I2C_Write(ADDRS_LCD_I2C,data|ENABLE_BIT);
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	f043 0304 	orr.w	r3, r3, #4
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	4619      	mov	r1, r3
 8000d70:	204e      	movs	r0, #78	@ 0x4e
 8000d72:	f7ff ff83 	bl	8000c7c <I2C_Write>
    delay_ms(1);
 8000d76:	2001      	movs	r0, #1
 8000d78:	f000 f80c 	bl	8000d94 <delay_ms>
    I2C_Write(ADDRS_LCD_I2C,data&~ENABLE_BIT);
 8000d7c:	79fb      	ldrb	r3, [r7, #7]
 8000d7e:	f023 0304 	bic.w	r3, r3, #4
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	4619      	mov	r1, r3
 8000d86:	204e      	movs	r0, #78	@ 0x4e
 8000d88:	f7ff ff78 	bl	8000c7c <I2C_Write>
}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <delay_ms>:

void delay_ms(uint32_t ms){
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
    for(uint32_t i = 0; i < ms; i++){
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	e00d      	b.n	8000dbe <delay_ms+0x2a>
        for(volatile uint32_t j = 0; j < 1067; j++);
 8000da2:	2300      	movs	r3, #0
 8000da4:	60bb      	str	r3, [r7, #8]
 8000da6:	e002      	b.n	8000dae <delay_ms+0x1a>
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	3301      	adds	r3, #1
 8000dac:	60bb      	str	r3, [r7, #8]
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	f240 422a 	movw	r2, #1066	@ 0x42a
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d9f7      	bls.n	8000da8 <delay_ms+0x14>
    for(uint32_t i = 0; i < ms; i++){
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	60fb      	str	r3, [r7, #12]
 8000dbe:	68fa      	ldr	r2, [r7, #12]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d3ed      	bcc.n	8000da2 <delay_ms+0xe>
    }
}
 8000dc6:	bf00      	nop
 8000dc8:	bf00      	nop
 8000dca:	3714      	adds	r7, #20
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr

08000dd4 <LCD_Init>:

void LCD_Init(void){
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
    delay_ms(50);  // Wait for LCD power up
 8000dd8:	2032      	movs	r0, #50	@ 0x32
 8000dda:	f7ff ffdb 	bl	8000d94 <delay_ms>
    
    LCD_Write4Bits(INTERFACE_8B| LCD_BACKLIGHT);  // 8-bit mode attempt 1
 8000dde:	2038      	movs	r0, #56	@ 0x38
 8000de0:	f7ff ffaa 	bl	8000d38 <LCD_Write4Bits>
    delay_ms(5);
 8000de4:	2005      	movs	r0, #5
 8000de6:	f7ff ffd5 	bl	8000d94 <delay_ms>
    LCD_Write4Bits(INTERFACE_8B | LCD_BACKLIGHT);  // 8-bit mode attempt 2
 8000dea:	2038      	movs	r0, #56	@ 0x38
 8000dec:	f7ff ffa4 	bl	8000d38 <LCD_Write4Bits>
    delay_ms(1);
 8000df0:	2001      	movs	r0, #1
 8000df2:	f7ff ffcf 	bl	8000d94 <delay_ms>
    LCD_Write4Bits(INTERFACE_8B | LCD_BACKLIGHT);  // 8-bit mode attempt 3
 8000df6:	2038      	movs	r0, #56	@ 0x38
 8000df8:	f7ff ff9e 	bl	8000d38 <LCD_Write4Bits>
    delay_ms(1);
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	f7ff ffc9 	bl	8000d94 <delay_ms>
    LCD_Write4Bits(INTERFACE_4B | LCD_BACKLIGHT);  // Switch to 4-bit mode
 8000e02:	2028      	movs	r0, #40	@ 0x28
 8000e04:	f7ff ff98 	bl	8000d38 <LCD_Write4Bits>
    delay_ms(1);
 8000e08:	2001      	movs	r0, #1
 8000e0a:	f7ff ffc3 	bl	8000d94 <delay_ms>
    
    LCD_SendCommand(FUN_SET_4B);    // 0x28: 4-bit, 2 lines, 5x8 font
 8000e0e:	2028      	movs	r0, #40	@ 0x28
 8000e10:	f7ff ff74 	bl	8000cfc <LCD_SendCommand>
    LCD_SendCommand(DISPLAY_OFF);   // 0x08: Display off
 8000e14:	2008      	movs	r0, #8
 8000e16:	f7ff ff71 	bl	8000cfc <LCD_SendCommand>
    LCD_SendCommand(CLEAR_DISPLAY); // 0x01: Clear display
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	f7ff ff6e 	bl	8000cfc <LCD_SendCommand>
    delay_ms(2);
 8000e20:	2002      	movs	r0, #2
 8000e22:	f7ff ffb7 	bl	8000d94 <delay_ms>
    LCD_SendCommand(ENTRY_MODE);    // 0x06: Entry mode set
 8000e26:	2006      	movs	r0, #6
 8000e28:	f7ff ff68 	bl	8000cfc <LCD_SendCommand>
    LCD_SendCommand(COMBINADO_FUNSET); // 0x0C: Display on, cursor off
 8000e2c:	200c      	movs	r0, #12
 8000e2e:	f7ff ff65 	bl	8000cfc <LCD_SendCommand>
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}

08000e36 <LCD_ScrollLeft>:
    LCD_SendCommand(RET_HOME);
        delay_ms(2);
}


void LCD_ScrollLeft(uint8_t scrolls){
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b084      	sub	sp, #16
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	71fb      	strb	r3, [r7, #7]
    for(uint8_t i=0; i<scrolls;i++){
 8000e40:	2300      	movs	r3, #0
 8000e42:	73fb      	strb	r3, [r7, #15]
 8000e44:	e005      	b.n	8000e52 <LCD_ScrollLeft+0x1c>
        LCD_SendCommand(0x18);}
 8000e46:	2018      	movs	r0, #24
 8000e48:	f7ff ff58 	bl	8000cfc <LCD_SendCommand>
    for(uint8_t i=0; i<scrolls;i++){
 8000e4c:	7bfb      	ldrb	r3, [r7, #15]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	73fb      	strb	r3, [r7, #15]
 8000e52:	7bfa      	ldrb	r2, [r7, #15]
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d3f5      	bcc.n	8000e46 <LCD_ScrollLeft+0x10>
}
 8000e5a:	bf00      	nop
 8000e5c:	bf00      	nop
 8000e5e:	3710      	adds	r7, #16
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <LCD_ScrollRight>:


void LCD_ScrollRight(uint8_t scrolls){
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
     for(uint8_t i=0; i<scrolls;i++){
 8000e6e:	2300      	movs	r3, #0
 8000e70:	73fb      	strb	r3, [r7, #15]
 8000e72:	e005      	b.n	8000e80 <LCD_ScrollRight+0x1c>
        LCD_SendCommand(0x1C);}
 8000e74:	201c      	movs	r0, #28
 8000e76:	f7ff ff41 	bl	8000cfc <LCD_SendCommand>
     for(uint8_t i=0; i<scrolls;i++){
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	73fb      	strb	r3, [r7, #15]
 8000e80:	7bfa      	ldrb	r2, [r7, #15]
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d3f5      	bcc.n	8000e74 <LCD_ScrollRight+0x10>
}
 8000e88:	bf00      	nop
 8000e8a:	bf00      	nop
 8000e8c:	3710      	adds	r7, #16
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <LCD_SendChar>:

void LCD_SendChar(char c){
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b084      	sub	sp, #16
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	4603      	mov	r3, r0
 8000e9a:	71fb      	strb	r3, [r7, #7]
    uint8_t dataH=0xF0 & c;
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	f023 030f 	bic.w	r3, r3, #15
 8000ea2:	73fb      	strb	r3, [r7, #15]
    uint8_t dataL=(c & 0X0F)<<4;
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	011b      	lsls	r3, r3, #4
 8000ea8:	73bb      	strb	r3, [r7, #14]
    LCD_Write4Bits(dataH|REGISTER_SELECT|LCD_BACKLIGHT);
 8000eaa:	7bfb      	ldrb	r3, [r7, #15]
 8000eac:	f043 0309 	orr.w	r3, r3, #9
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff ff40 	bl	8000d38 <LCD_Write4Bits>
    LCD_Write4Bits(dataL|REGISTER_SELECT|LCD_BACKLIGHT);
 8000eb8:	7bbb      	ldrb	r3, [r7, #14]
 8000eba:	f043 0309 	orr.w	r3, r3, #9
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff ff39 	bl	8000d38 <LCD_Write4Bits>
}
 8000ec6:	bf00      	nop
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <LCD_SendString>:

void LCD_SendString(const char *str){
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	6078      	str	r0, [r7, #4]
    while(*str){
 8000ed6:	e006      	b.n	8000ee6 <LCD_SendString+0x18>
        LCD_SendChar(*str++);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	1c5a      	adds	r2, r3, #1
 8000edc:	607a      	str	r2, [r7, #4]
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff ffd6 	bl	8000e92 <LCD_SendChar>
    while(*str){
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d1f4      	bne.n	8000ed8 <LCD_SendString+0xa>
    }
    
}
 8000eee:	bf00      	nop
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col){
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	460a      	mov	r2, r1
 8000f02:	71fb      	strb	r3, [r7, #7]
 8000f04:	4613      	mov	r3, r2
 8000f06:	71bb      	strb	r3, [r7, #6]
    uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8000f08:	4b0d      	ldr	r3, [pc, #52]	@ (8000f40 <LCD_SetCursor+0x48>)
 8000f0a:	60fb      	str	r3, [r7, #12]
    if(row > MAX_ROWS) row = MAX_ROWS - 1;
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	2b04      	cmp	r3, #4
 8000f10:	d901      	bls.n	8000f16 <LCD_SetCursor+0x1e>
 8000f12:	2303      	movs	r3, #3
 8000f14:	71fb      	strb	r3, [r7, #7]
    LCD_SendCommand(SET_DD_RAM_ADDR | (col + row_offsets[row]));
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	3310      	adds	r3, #16
 8000f1a:	443b      	add	r3, r7
 8000f1c:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8000f20:	79bb      	ldrb	r3, [r7, #6]
 8000f22:	4413      	add	r3, r2
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	b25b      	sxtb	r3, r3
 8000f28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f2c:	b25b      	sxtb	r3, r3
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff fee3 	bl	8000cfc <LCD_SendCommand>
 8000f36:	bf00      	nop
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	54144000 	.word	0x54144000
 8000f44:	00000000 	.word	0x00000000

08000f48 <main>:
// --------- Function ---------
// ---------- Class ----------
// -------- Variables --------
// ----------- Main -----------

int main(void){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
	config();
 8000f4e:	f7ff fe85 	bl	8000c5c <config>
	LCD_Init();
 8000f52:	f7ff ff3f 	bl	8000dd4 <LCD_Init>
//	LCD_SendString("Tmp: ");
	delay_ms(1000);
 8000f56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f5a:	f7ff ff1b 	bl	8000d94 <delay_ms>
	uint8_t x=0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	73fb      	strb	r3, [r7, #15]
	uint8_t y=0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	73bb      	strb	r3, [r7, #14]
	while (1)
	{	
	uint16_t adc_value = ADC1->DR; 
 8000f66:	4b42      	ldr	r3, [pc, #264]	@ (8001070 <main+0x128>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6a:	81bb      	strh	r3, [r7, #12]
	float voltage = (adc_value / 4095.0) * 3.3; 
 8000f6c:	89bb      	ldrh	r3, [r7, #12]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff fa9c 	bl	80004ac <__aeabi_i2d>
 8000f74:	a33a      	add	r3, pc, #232	@ (adr r3, 8001060 <main+0x118>)
 8000f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f7a:	f7ff fc2b 	bl	80007d4 <__aeabi_ddiv>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	460b      	mov	r3, r1
 8000f82:	4610      	mov	r0, r2
 8000f84:	4619      	mov	r1, r3
 8000f86:	a338      	add	r3, pc, #224	@ (adr r3, 8001068 <main+0x120>)
 8000f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f8c:	f7ff faf8 	bl	8000580 <__aeabi_dmul>
 8000f90:	4602      	mov	r2, r0
 8000f92:	460b      	mov	r3, r1
 8000f94:	4610      	mov	r0, r2
 8000f96:	4619      	mov	r1, r3
 8000f98:	f7ff fd04 	bl	80009a4 <__aeabi_d2f>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	60bb      	str	r3, [r7, #8]
	// 4095/(3.3*10^3)*100 
	float temperature = voltage * 100.0; //  Convertir a temperatura en °C (LM35: 10mV/°C)
 8000fa0:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fa4:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001074 <main+0x12c>
 8000fa8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fac:	edc7 7a01 	vstr	s15, [r7, #4]
	LCD_SendString("Tmp: ");
 8000fb0:	4831      	ldr	r0, [pc, #196]	@ (8001078 <main+0x130>)
 8000fb2:	f7ff ff8c 	bl	8000ece <LCD_SendString>
	LCD_SendChar((int)temperature / 10 + '0'); // Decenas
 8000fb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fbe:	ee17 1a90 	vmov	r1, s15
 8000fc2:	4b2e      	ldr	r3, [pc, #184]	@ (800107c <main+0x134>)
 8000fc4:	fb83 2301 	smull	r2, r3, r3, r1
 8000fc8:	109a      	asrs	r2, r3, #2
 8000fca:	17cb      	asrs	r3, r1, #31
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	3330      	adds	r3, #48	@ 0x30
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ff5c 	bl	8000e92 <LCD_SendChar>
	LCD_SendChar((int)temperature % 10 + '0'); // Unidades
 8000fda:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fe2:	ee17 1a90 	vmov	r1, s15
 8000fe6:	4b25      	ldr	r3, [pc, #148]	@ (800107c <main+0x134>)
 8000fe8:	fb83 2301 	smull	r2, r3, r3, r1
 8000fec:	109a      	asrs	r2, r3, #2
 8000fee:	17cb      	asrs	r3, r1, #31
 8000ff0:	1ad2      	subs	r2, r2, r3
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	4413      	add	r3, r2
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	1aca      	subs	r2, r1, r3
 8000ffc:	b2d3      	uxtb	r3, r2
 8000ffe:	3330      	adds	r3, #48	@ 0x30
 8001000:	b2db      	uxtb	r3, r3
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff ff45 	bl	8000e92 <LCD_SendChar>
	LCD_SendChar('.');
 8001008:	202e      	movs	r0, #46	@ 0x2e
 800100a:	f7ff ff42 	bl	8000e92 <LCD_SendChar>
	LCD_SendChar((int)(temperature * 10) % 10 + '0');
 800100e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001012:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001016:	ee67 7a87 	vmul.f32	s15, s15, s14
 800101a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800101e:	ee17 1a90 	vmov	r1, s15
 8001022:	4b16      	ldr	r3, [pc, #88]	@ (800107c <main+0x134>)
 8001024:	fb83 2301 	smull	r2, r3, r3, r1
 8001028:	109a      	asrs	r2, r3, #2
 800102a:	17cb      	asrs	r3, r1, #31
 800102c:	1ad2      	subs	r2, r2, r3
 800102e:	4613      	mov	r3, r2
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4413      	add	r3, r2
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	1aca      	subs	r2, r1, r3
 8001038:	b2d3      	uxtb	r3, r2
 800103a:	3330      	adds	r3, #48	@ 0x30
 800103c:	b2db      	uxtb	r3, r3
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff ff27 	bl	8000e92 <LCD_SendChar>
	LCD_SendString(" C  ");
 8001044:	480e      	ldr	r0, [pc, #56]	@ (8001080 <main+0x138>)
 8001046:	f7ff ff42 	bl	8000ece <LCD_SendString>
	delay_ms(250);
 800104a:	20fa      	movs	r0, #250	@ 0xfa
 800104c:	f7ff fea2 	bl	8000d94 <delay_ms>
	LCD_SetCursor(0,0); // Vuelve al inicio para actualizar
 8001050:	2100      	movs	r1, #0
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff ff50 	bl	8000ef8 <LCD_SetCursor>
	{	
 8001058:	bf00      	nop
 800105a:	e784      	b.n	8000f66 <main+0x1e>
 800105c:	f3af 8000 	nop.w
 8001060:	00000000 	.word	0x00000000
 8001064:	40affe00 	.word	0x40affe00
 8001068:	66666666 	.word	0x66666666
 800106c:	400a6666 	.word	0x400a6666
 8001070:	40012000 	.word	0x40012000
 8001074:	42c80000 	.word	0x42c80000
 8001078:	0800122c 	.word	0x0800122c
 800107c:	66666667 	.word	0x66666667
 8001080:	08001234 	.word	0x08001234

08001084 <EXTI1_IRQHandler>:
	}
	
}


void EXTI1_IRQHandler(void){
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
	if(EXTI->PR & (1<<1)){
 8001088:	4b06      	ldr	r3, [pc, #24]	@ (80010a4 <EXTI1_IRQHandler+0x20>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f003 0302 	and.w	r3, r3, #2
 8001090:	2b00      	cmp	r3, #0
 8001092:	d005      	beq.n	80010a0 <EXTI1_IRQHandler+0x1c>
	//<<
	LCD_ScrollLeft(6);
 8001094:	2006      	movs	r0, #6
 8001096:	f7ff fece 	bl	8000e36 <LCD_ScrollLeft>
	EXTI->PR = EXTI_PR_PR1;// EL PR ME DICE SI HUBO UNA INTERRUPCION Y LO REINICIO
 800109a:	4b02      	ldr	r3, [pc, #8]	@ (80010a4 <EXTI1_IRQHandler+0x20>)
 800109c:	2202      	movs	r2, #2
 800109e:	615a      	str	r2, [r3, #20]
// q hace despues de q se chiftie o q
}

}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40013c00 	.word	0x40013c00

080010a8 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	if(EXTI->PR & (1<<2)){
 80010ac:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <EXTI2_IRQHandler+0x20>)
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	f003 0304 	and.w	r3, r3, #4
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d005      	beq.n	80010c4 <EXTI2_IRQHandler+0x1c>
	//>>
	LCD_ScrollRight(6);
 80010b8:	2006      	movs	r0, #6
 80010ba:	f7ff fed3 	bl	8000e64 <LCD_ScrollRight>
	EXTI->PR = EXTI_PR_PR2;// EL PR ME DICE SI HUBO UNA INTERRUPCION Y LO REINICIO
 80010be:	4b02      	ldr	r3, [pc, #8]	@ (80010c8 <EXTI2_IRQHandler+0x20>)
 80010c0:	2204      	movs	r2, #4
 80010c2:	615a      	str	r2, [r3, #20]
	}

}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40013c00 	.word	0x40013c00

080010cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <NMI_Handler+0x4>

080010d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <HardFault_Handler+0x4>

080010dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <MemManage_Handler+0x4>

080010e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <BusFault_Handler+0x4>

080010ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <UsageFault_Handler+0x4>

080010f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001102:	b480      	push	{r7}
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001122:	f000 f83f 	bl	80011a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001130:	4b06      	ldr	r3, [pc, #24]	@ (800114c <SystemInit+0x20>)
 8001132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001136:	4a05      	ldr	r2, [pc, #20]	@ (800114c <SystemInit+0x20>)
 8001138:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800113c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	e000ed00 	.word	0xe000ed00

08001150 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001150:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001188 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001154:	f7ff ffea 	bl	800112c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001158:	480c      	ldr	r0, [pc, #48]	@ (800118c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800115a:	490d      	ldr	r1, [pc, #52]	@ (8001190 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800115c:	4a0d      	ldr	r2, [pc, #52]	@ (8001194 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800115e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001160:	e002      	b.n	8001168 <LoopCopyDataInit>

08001162 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001162:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001164:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001166:	3304      	adds	r3, #4

08001168 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001168:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800116a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800116c:	d3f9      	bcc.n	8001162 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800116e:	4a0a      	ldr	r2, [pc, #40]	@ (8001198 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001170:	4c0a      	ldr	r4, [pc, #40]	@ (800119c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001172:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001174:	e001      	b.n	800117a <LoopFillZerobss>

08001176 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001176:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001178:	3204      	adds	r2, #4

0800117a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800117a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800117c:	d3fb      	bcc.n	8001176 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800117e:	f000 f825 	bl	80011cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001182:	f7ff fee1 	bl	8000f48 <main>
  bx  lr    
 8001186:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001188:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800118c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001190:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001194:	08001244 	.word	0x08001244
  ldr r2, =_sbss
 8001198:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800119c:	20000024 	.word	0x20000024

080011a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011a0:	e7fe      	b.n	80011a0 <ADC_IRQHandler>
	...

080011a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011a8:	4b06      	ldr	r3, [pc, #24]	@ (80011c4 <HAL_IncTick+0x20>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <HAL_IncTick+0x24>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4413      	add	r3, r2
 80011b4:	4a04      	ldr	r2, [pc, #16]	@ (80011c8 <HAL_IncTick+0x24>)
 80011b6:	6013      	str	r3, [r2, #0]
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	20000000 	.word	0x20000000
 80011c8:	20000020 	.word	0x20000020

080011cc <__libc_init_array>:
 80011cc:	b570      	push	{r4, r5, r6, lr}
 80011ce:	4d0d      	ldr	r5, [pc, #52]	@ (8001204 <__libc_init_array+0x38>)
 80011d0:	4c0d      	ldr	r4, [pc, #52]	@ (8001208 <__libc_init_array+0x3c>)
 80011d2:	1b64      	subs	r4, r4, r5
 80011d4:	10a4      	asrs	r4, r4, #2
 80011d6:	2600      	movs	r6, #0
 80011d8:	42a6      	cmp	r6, r4
 80011da:	d109      	bne.n	80011f0 <__libc_init_array+0x24>
 80011dc:	4d0b      	ldr	r5, [pc, #44]	@ (800120c <__libc_init_array+0x40>)
 80011de:	4c0c      	ldr	r4, [pc, #48]	@ (8001210 <__libc_init_array+0x44>)
 80011e0:	f000 f818 	bl	8001214 <_init>
 80011e4:	1b64      	subs	r4, r4, r5
 80011e6:	10a4      	asrs	r4, r4, #2
 80011e8:	2600      	movs	r6, #0
 80011ea:	42a6      	cmp	r6, r4
 80011ec:	d105      	bne.n	80011fa <__libc_init_array+0x2e>
 80011ee:	bd70      	pop	{r4, r5, r6, pc}
 80011f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80011f4:	4798      	blx	r3
 80011f6:	3601      	adds	r6, #1
 80011f8:	e7ee      	b.n	80011d8 <__libc_init_array+0xc>
 80011fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80011fe:	4798      	blx	r3
 8001200:	3601      	adds	r6, #1
 8001202:	e7f2      	b.n	80011ea <__libc_init_array+0x1e>
 8001204:	0800123c 	.word	0x0800123c
 8001208:	0800123c 	.word	0x0800123c
 800120c:	0800123c 	.word	0x0800123c
 8001210:	08001240 	.word	0x08001240

08001214 <_init>:
 8001214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001216:	bf00      	nop
 8001218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800121a:	bc08      	pop	{r3}
 800121c:	469e      	mov	lr, r3
 800121e:	4770      	bx	lr

08001220 <_fini>:
 8001220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001222:	bf00      	nop
 8001224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001226:	bc08      	pop	{r3}
 8001228:	469e      	mov	lr, r3
 800122a:	4770      	bx	lr
