# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.080   */3.597         */0.409         U12_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.064   */5.996         */0.424         U12_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.068   */8.691         */0.421         U12_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.073   */10.683        */0.416         U12_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.082   */11.594        */0.407         U12_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.082   */11.872        */0.407         U12_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.080   */12.270        */0.409         U12_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.081   */12.624        */0.407         U12_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.069   */12.765        */0.419         U12_ALU/\ALU_OUT_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	15.975   */12.863        */4.000         SO[3]    1
REF_CLK(R)->ALU_CLK(R)	20.084   */12.973        */0.406         U12_ALU/\ALU_OUT_reg[11] /D    1
DFTCLK(R)->DFTCLK(R)	15.975   13.009/*        4.000/*         SO[1]    1
DFTCLK(R)->DFTCLK(R)	15.975   13.039/*        4.000/*         SO[2]    1
REF_CLK(R)->ALU_CLK(R)	20.082   */13.158        */0.406         U12_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.083   */13.386        */0.406         U12_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.072   */13.477        */0.417         U12_ALU/\ALU_OUT_reg[8] /D    1
DFTCLK(R)->DFTCLK(R)	19.806   */13.679        */0.486         U6_CLK_DIV_TX/output_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.073   */13.931        */0.415         U12_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.071   */14.288        */0.417         U12_ALU/\ALU_OUT_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	19.806   */14.310        */0.487         U8_CLK_DIV_RX/output_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.067   */14.489        */0.421         U12_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */14.668        */0.404         U11_REG_FILE/\Rd_DATA_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */14.680        */0.407         U11_REG_FILE/\Rd_DATA_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */14.686        */0.405         U11_REG_FILE/\Rd_DATA_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */14.746        */0.408         U11_REG_FILE/\Rd_DATA_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */14.755        */0.409         U11_REG_FILE/\Rd_DATA_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */14.757        */0.407         U11_REG_FILE/\Rd_DATA_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */14.783        */0.405         U11_REG_FILE/\Rd_DATA_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */14.808        */0.406         U11_REG_FILE/\Rd_DATA_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.972   */15.119        */0.517         U11_REG_FILE/\REG_FILE_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.975   */15.128        */0.514         U11_REG_FILE/\REG_FILE_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.970   */15.134        */0.518         U11_REG_FILE/\REG_FILE_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.142        */0.428         U11_REG_FILE/\REG_FILE_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.973   */15.152        */0.516         U11_REG_FILE/\REG_FILE_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.978   */15.170        */0.510         U11_REG_FILE/\REG_FILE_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.175        */0.431         U11_REG_FILE/\REG_FILE_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.181        */0.423         U11_REG_FILE/\REG_FILE_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.183        */0.422         U11_REG_FILE/\REG_FILE_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.192        */0.430         U11_REG_FILE/\REG_FILE_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.202        */0.421         U11_REG_FILE/\REG_FILE_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.202        */0.417         U11_REG_FILE/\REG_FILE_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.204        */0.446         U11_REG_FILE/\REG_FILE_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.209        */0.424         U11_REG_FILE/\REG_FILE_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.211        */0.415         U11_REG_FILE/\REG_FILE_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.211        */0.425         U11_REG_FILE/\REG_FILE_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.212        */0.417         U11_REG_FILE/\REG_FILE_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.214        */0.414         U11_REG_FILE/\REG_FILE_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.214        */0.415         U11_REG_FILE/\REG_FILE_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.039   */15.217        */0.448         U11_REG_FILE/\REG_FILE_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.217        */0.414         U11_REG_FILE/\REG_FILE_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.218        */0.413         U11_REG_FILE/\REG_FILE_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.220        */0.413         U11_REG_FILE/\REG_FILE_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.221        */0.421         U11_REG_FILE/\REG_FILE_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.222        */0.415         U11_REG_FILE/\REG_FILE_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.223        */0.411         U11_REG_FILE/\REG_FILE_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.225        */0.420         U11_REG_FILE/\REG_FILE_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.225        */0.414         U11_REG_FILE/\REG_FILE_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.226        */0.415         U11_REG_FILE/\REG_FILE_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.226        */0.421         U11_REG_FILE/\REG_FILE_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.226        */0.412         U11_REG_FILE/\REG_FILE_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.227        */0.421         U11_REG_FILE/\REG_FILE_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.227        */0.414         U11_REG_FILE/\REG_FILE_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.228        */0.413         U11_REG_FILE/\REG_FILE_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.228        */0.412         U11_REG_FILE/\REG_FILE_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.228        */0.420         U11_REG_FILE/\REG_FILE_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.229        */0.413         U11_REG_FILE/\REG_FILE_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.230        */0.414         U11_REG_FILE/\REG_FILE_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.231        */0.414         U11_REG_FILE/\REG_FILE_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.232        */0.410         U11_REG_FILE/\REG_FILE_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.232        */0.412         U11_REG_FILE/\REG_FILE_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	21.220   */15.232        */0.428         U6_CLK_DIV_TX/\cyc_counter_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.233        */0.412         U11_REG_FILE/\REG_FILE_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	21.220   */15.234        */0.428         U6_CLK_DIV_TX/\cyc_counter_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.234        */0.419         U11_REG_FILE/\REG_FILE_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.234        */0.412         U11_REG_FILE/\REG_FILE_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.236        */0.418         U11_REG_FILE/\REG_FILE_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.239        */0.418         U11_REG_FILE/\REG_FILE_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.240        */0.413         U11_REG_FILE/\REG_FILE_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.240        */0.411         U11_REG_FILE/\REG_FILE_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.240        */0.420         U11_REG_FILE/\REG_FILE_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.241        */0.412         U11_REG_FILE/\REG_FILE_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.241        */0.413         U11_REG_FILE/\REG_FILE_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.241        */0.410         U11_REG_FILE/\REG_FILE_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.243        */0.417         U11_REG_FILE/\REG_FILE_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.244        */0.416         U11_REG_FILE/\REG_FILE_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.245        */0.417         U11_REG_FILE/\REG_FILE_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.246        */0.432         U11_REG_FILE/\REG_FILE_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.246        */0.416         U11_REG_FILE/\REG_FILE_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.251        */0.415         U11_REG_FILE/\REG_FILE_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.251        */0.417         U11_REG_FILE/\REG_FILE_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.252        */0.416         U11_REG_FILE/\REG_FILE_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.252        */0.414         U11_REG_FILE/\REG_FILE_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.253        */0.429         U11_REG_FILE/\REG_FILE_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.223   */15.255        */0.425         U6_CLK_DIV_TX/\cyc_counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.223   */15.255        */0.425         U6_CLK_DIV_TX/\cyc_counter_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.256        */0.413         U11_REG_FILE/\REG_FILE_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.258        */0.419         U11_REG_FILE/\REG_FILE_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.258        */0.415         U11_REG_FILE/\REG_FILE_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.259        */0.413         U11_REG_FILE/\REG_FILE_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.259        */0.432         U11_REG_FILE/\REG_FILE_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.261        */0.415         U11_REG_FILE/\REG_FILE_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.261        */0.417         U11_REG_FILE/\REG_FILE_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	21.225   */15.261        */0.424         U6_CLK_DIV_TX/\cyc_counter_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.261        */0.427         U11_REG_FILE/\REG_FILE_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.262        */0.413         U11_REG_FILE/\REG_FILE_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.262        */0.414         U11_REG_FILE/\REG_FILE_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.262        */0.412         U11_REG_FILE/\REG_FILE_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.263        */0.415         U11_REG_FILE/\REG_FILE_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.264        */0.416         U11_REG_FILE/\REG_FILE_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.265        */0.413         U11_REG_FILE/\REG_FILE_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.265        */0.415         U11_REG_FILE/\REG_FILE_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.265        */0.416         U11_REG_FILE/\REG_FILE_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.267        */0.414         U11_REG_FILE/\REG_FILE_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.267        */0.411         U11_REG_FILE/\REG_FILE_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.267        */0.411         U11_REG_FILE/\REG_FILE_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.267        */0.412         U11_REG_FILE/\REG_FILE_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.268        */0.415         U11_REG_FILE/\REG_FILE_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.269        */0.414         U11_REG_FILE/\REG_FILE_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.271        */0.411         U11_REG_FILE/\REG_FILE_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.273        */0.414         U11_REG_FILE/\REG_FILE_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	21.172   */15.273        */0.448         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.273        */0.415         U11_REG_FILE/\REG_FILE_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.274        */0.413         U11_REG_FILE/\REG_FILE_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.274        */0.415         U11_REG_FILE/\REG_FILE_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.275        */0.415         U11_REG_FILE/\REG_FILE_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.275        */0.414         U11_REG_FILE/\REG_FILE_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.276        */0.413         U11_REG_FILE/\REG_FILE_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.276        */0.412         U11_REG_FILE/\REG_FILE_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	21.227   */15.277        */0.421         U6_CLK_DIV_TX/\cyc_counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	21.227   */15.279        */0.421         U6_CLK_DIV_TX/\cyc_counter_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.281        */0.411         U11_REG_FILE/\REG_FILE_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.282        */0.416         U11_REG_FILE/\REG_FILE_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.289        */0.411         U11_REG_FILE/\REG_FILE_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.290        */0.413         U11_REG_FILE/\REG_FILE_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.229   */15.292        */0.419         U6_CLK_DIV_TX/\cyc_counter_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.298        */0.421         U11_REG_FILE/\REG_FILE_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.305        */0.420         U11_REG_FILE/\REG_FILE_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.305        */0.421         U11_REG_FILE/\REG_FILE_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.307        */0.419         U11_REG_FILE/\REG_FILE_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.307        */0.418         U11_REG_FILE/\REG_FILE_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.308        */0.419         U11_REG_FILE/\REG_FILE_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.309        */0.419         U11_REG_FILE/\REG_FILE_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.312        */0.419         U11_REG_FILE/\REG_FILE_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	21.115   */15.316        */0.531         U8_CLK_DIV_RX/\cyc_counter_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.317        */0.417         U11_REG_FILE/\REG_FILE_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.317        */0.417         U11_REG_FILE/\REG_FILE_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.318        */0.418         U11_REG_FILE/\REG_FILE_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.319        */0.416         U11_REG_FILE/\REG_FILE_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.320        */0.417         U11_REG_FILE/\REG_FILE_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.321        */0.418         U11_REG_FILE/\REG_FILE_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.321        */0.416         U11_REG_FILE/\REG_FILE_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.325        */0.417         U11_REG_FILE/\REG_FILE_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.329        */0.416         U11_REG_FILE/\REG_FILE_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.338        */0.413         U11_REG_FILE/\REG_FILE_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.341        */0.413         U11_REG_FILE/\REG_FILE_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */15.346        */0.411         U11_REG_FILE/\REG_FILE_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.348        */0.410         U11_REG_FILE/\REG_FILE_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.365        */0.413         U11_REG_FILE/\REG_FILE_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.369        */0.413         U11_REG_FILE/\REG_FILE_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.371        */0.413         U11_REG_FILE/\REG_FILE_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.372        */0.414         U11_REG_FILE/\REG_FILE_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.373        */0.414         U11_REG_FILE/\REG_FILE_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.378        */0.412         U11_REG_FILE/\REG_FILE_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.380        */0.411         U11_REG_FILE/\REG_FILE_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.385        */0.410         U11_REG_FILE/\REG_FILE_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   15.396/*        0.340/*         U11_REG_FILE/\REG_FILE_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.166   15.410/*        0.320/*         U11_REG_FILE/\REG_FILE_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.117   */15.487        */0.530         U8_CLK_DIV_RX/\cyc_counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.109   */15.514        */0.538         U6_CLK_DIV_TX/x_flag_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.551        */0.416         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.557        */0.424         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.563        */0.423         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.563        */0.426         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.564        */0.423         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.564        */0.426         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.572        */0.424         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.577        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */15.580        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	21.148   */15.583        */0.472         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.583        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */15.584        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.589        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.592        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.594        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.594        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.596        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.596        */0.419         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.596        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.597        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.599        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.599        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.600        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.087   */15.607        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.617        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.618        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.619        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.619        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.620        */0.414         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.623        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.623        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.623        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.626        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.626        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.626        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.627        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.087   */15.629        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.635        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.637        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.638        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.638        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.642        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.643        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.090   */15.643        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.646        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.649        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.650        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.650        */0.405         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.650        */0.405         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.661        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.663        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.664        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.673        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */15.674        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.675        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.087   */15.676        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.676        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.678        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.087   */15.678        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.685        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.687        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.688        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.088   */15.690        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.692        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.088   */15.697        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	21.116   */15.777        */0.531         U8_CLK_DIV_RX/\cyc_counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.165   */15.813        */0.453         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.124   */15.829        */0.522         U8_CLK_DIV_RX/\cyc_counter_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.905        */0.409         U10_SYS_CTRL/\Address_seq_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.333   15.925/*        0.286/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.282   15.965/*        0.337/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.198   */16.016        */0.420         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.199   */16.017        */0.420         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.199   */16.017        */0.420         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.200   */16.022        */0.419         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.201   */16.029        */0.418         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	21.299   16.031/*        0.320/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.202   */16.034        */0.417         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.211   */16.049        */0.408         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	21.200   */16.079        */0.418         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.083   */16.081        */0.535         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.129   */16.104        */0.517         U8_CLK_DIV_RX/x_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.144   */16.107        */0.475         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.089   */16.111        */0.403         U3_FIFO/U3/\wptr_reg_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */16.117        */0.408         U3_FIFO/U3/\wptr_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.223   16.122/*        0.269/*         U3_FIFO/U3/\wptr_reg_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */16.156        */0.409         U10_SYS_CTRL/\Address_seq_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.323   16.199/*        0.296/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.095   */16.200        */0.397         U3_FIFO/U3/\waddr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.093   */16.251        */0.398         U3_FIFO/U3/\wptr_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.092   */16.276        */0.400         U3_FIFO/U3/\waddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.188   */16.309        */0.429         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.189   */16.313        */0.430         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.212   */16.315        */0.405         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.209   16.326/*        0.283/*         U3_FIFO/U3/\waddr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.215   */16.338        */0.402         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.216   */16.340        */0.401         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.216   */16.340        */0.402         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.288   16.385/*        0.331/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */16.556        */0.413         U10_SYS_CTRL/\Address_seq_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.200   */16.650        */0.437         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.206   */16.661        */0.431         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */16.664        */0.409         U10_SYS_CTRL/\Address_seq_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */16.743        */0.405         U10_SYS_CTRL/frame_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.188   */16.795        */0.449         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.115   16.826/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.832/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.833/*        0.374/*         U2_DATA_SYNC/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.833/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.833/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.833/*        0.374/*         U10_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.834/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.834/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.834/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.834/*        0.397/*         U11_REG_FILE/\REG_FILE_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.834/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.834/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.834/*        0.397/*         U11_REG_FILE/\REG_FILE_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.835/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.835/*        0.397/*         U11_REG_FILE/\REG_FILE_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.835/*        0.374/*         U2_DATA_SYNC/\sync_flops_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.837/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.837/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.838/*        0.397/*         U11_REG_FILE/\REG_FILE_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.838/*        0.374/*         U2_DATA_SYNC/\sync_flops_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.839/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.839/*        0.373/*         U2_DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.841/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.841/*        0.397/*         U11_REG_FILE/\REG_FILE_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.842/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.843/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.844/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.844/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.844/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.844/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.845/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.845/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.845/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.845/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.112   16.846/*        0.376/*         U12_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.846/*        0.374/*         U2_DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.110   16.847/*        0.374/*         U10_SYS_CTRL/\Address_seq_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.847/*        0.374/*         U10_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.847/*        0.374/*         U10_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.847/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.848/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.848/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.848/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.848/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.848/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   16.848/*        0.374/*         U10_SYS_CTRL/\Address_seq_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   16.848/*        0.374/*         U10_SYS_CTRL/\Address_seq_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   16.849/*        0.374/*         U11_REG_FILE/\REG_FILE_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.849/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.849/*        0.374/*         U10_SYS_CTRL/\Address_seq_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.850/*        0.379/*         U11_REG_FILE/\REG_FILE_reg[8][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.112   16.851/*        0.376/*         U12_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   16.852/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.854/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.854/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.854/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.855/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.855/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.855/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.855/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][4] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.112   16.855/*        0.376/*         U12_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.855/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.855/*        0.374/*         U11_REG_FILE/\REG_FILE_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.855/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.855/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.855/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.855/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.856/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.856/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.856/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   16.857/*        0.374/*         U11_REG_FILE/\REG_FILE_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   16.857/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.857/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.857/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.857/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.857/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.857/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.857/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[8][0] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.112   16.859/*        0.376/*         U12_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.859/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[8][5] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.113   16.859/*        0.376/*         U12_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.859/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.859/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.860/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.860/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.860/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[3][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.113   16.860/*        0.376/*         U12_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.113   16.860/*        0.376/*         U12_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.860/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.860/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.860/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.861/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][0] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.113   16.861/*        0.376/*         U12_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.113   16.861/*        0.376/*         U12_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.113   16.861/*        0.376/*         U12_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.861/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.861/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.861/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.861/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.862/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.113   16.863/*        0.376/*         U12_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.864/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.864/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.864/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.864/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.864/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][1] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.113   16.866/*        0.376/*         U12_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.866/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   16.867/*        0.373/*         U10_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   16.867/*        0.373/*         U10_SYS_CTRL/frame_flag_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	20.113   16.868/*        0.376/*         U12_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   16.869/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.870/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.870/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.870/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.870/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.871/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.114   16.871/*        0.376/*         U12_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.112   16.872/*        0.376/*         U12_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.872/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.873/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.873/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.113   16.873/*        0.376/*         U12_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.874/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.874/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.875/*        0.373/*         U11_REG_FILE/Rd_DATA_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.876/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.877/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.877/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][5] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.114   16.877/*        0.376/*         U12_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.878/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.878/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.878/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.878/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.878/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.879/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.879/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.880/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.880/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.880/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.880/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.881/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.881/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.882/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.882/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.882/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.882/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.882/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.882/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.882/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.884/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.884/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.885/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.888/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.889/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.890/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.890/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.891/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.892/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.892/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.893/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.894/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.897        */0.435         U10_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.121   16.900/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.069   */16.924        */0.417         U10_SYS_CTRL/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.362   16.930/*        0.274/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	21.049   */16.940        */0.569         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.366   16.969/*        0.271/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.362   16.976/*        0.275/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.365   16.980/*        0.272/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.367   16.983/*        0.271/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	21.367   16.987/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.368   16.990/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.368   16.991/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.368   16.993/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */17.011        */0.409         U11_REG_FILE/Rd_DATA_VLD_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.080   */17.031        */0.509         U11_REG_FILE/\REG_FILE_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.113   */17.046        */0.517         U3_FIFO/U1/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */17.049        */0.506         U0_RST_SYNC1/\RST_REG_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.236   */17.139        */0.402         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.236   */17.141        */0.402         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.236   */17.145        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.237   */17.146        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	21.237   */17.147        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.237   */17.148        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.238   */17.152        */0.400         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	21.237   */17.152        */0.400         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */17.170        */0.396         U10_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.431   17.174/*        0.055/*         U11_REG_FILE/\REG_FILE_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.434   17.176/*        0.051/*         U11_REG_FILE/\REG_FILE_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.437   17.181/*        0.052/*         U11_REG_FILE/\REG_FILE_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.433   17.186/*        0.054/*         U11_REG_FILE/\REG_FILE_reg[2][0] /SN    1
DFTCLK(R)->DFTCLK(R)	21.356   17.414/*        0.275/*         U3_FIFO/U4/\rptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	19.664   */17.484        */0.628         U6_CLK_DIV_TX/output_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.214   */17.503        */0.417         U3_FIFO/U4/\rptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.224   */17.506        */0.406         U3_FIFO/U4/\rptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.665   */17.572        */0.628         U8_CLK_DIV_RX/output_clk_reg/SI    1
REF_CLK(R)->ALU_CLK(R)	20.208   17.617/*        0.281/*         U12_ALU/OUT_VALID_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.226   */17.657        */0.404         U3_FIFO/U4/\rptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.205   */17.662        */0.425         U3_FIFO/U4/\raddr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.998   17.722/*        0.074/*         U13_CLK_GATE/U0_TLATNCAX12M/E    1
DFTCLK(R)->DFTCLK(R)	21.224   */17.734        */0.406         U3_FIFO/U4/\raddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.336   17.797/*        0.295/*         U3_FIFO/U4/\raddr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.323   17.816/*        0.295/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.320   17.824/*        0.317/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.209   17.862/*        0.277/*         U10_SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */17.968        */0.413         U2_DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */17.973        */0.412         U2_DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */17.976        */0.410         U2_DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */17.998        */0.408         U2_DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */18.000        */0.408         U2_DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */18.006        */0.407         U2_DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */18.006        */0.407         U2_DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */18.017        */0.405         U2_DATA_SYNC/\sync_bus_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	21.353   18.021/*        0.285/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.001   */18.027        */0.630         U3_FIFO/U1/\SYNC_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.208   */18.089        */0.411         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.132   */18.159        */0.451         U2_DATA_SYNC/\sync_flops_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.185   */18.179        */0.434         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.110   18.198/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.198/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.198/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.199/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.199/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.199/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.200/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.201/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.202/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.203/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.203/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   18.204/*        0.377/*         U3_FIFO/U3/\wptr_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.205/*        0.377/*         U3_FIFO/U3/\wptr_reg_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.205/*        0.377/*         U3_FIFO/U3/\wptr_reg_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.206/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.206/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.206/*        0.377/*         U3_FIFO/U3/\wptr_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.207/*        0.377/*         U3_FIFO/U3/\waddr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.208/*        0.377/*         U3_FIFO/U3/\waddr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   18.208/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   18.208/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.208/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.209/*        0.377/*         U3_FIFO/U3/\waddr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.212/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.213/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.215/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /RN    1
DFTCLK(R)->DFTCLK(R)	21.208   */18.216        */0.429         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.193   */18.220        */0.426         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.109   18.229/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.233/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.240/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   18.242/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   18.242/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   18.242/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   18.249/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   18.250/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   18.250/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.251/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.253/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   18.254/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.255/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.260/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.264/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.264/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   18.268/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   18.268/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][0] /RN    1
DFTCLK(R)->DFTCLK(R)	20.978   */18.305        */0.660         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /SI    1
REF_CLK(R)->REF_CLK(R)	20.050   */18.381        */0.437         U2_DATA_SYNC/enable_pulse_reg/D    1
DFTCLK(R)->DFTCLK(R)	20.929   */18.391        */0.653         U11_REG_FILE/\REG_FILE_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	20.898   */18.501        */0.687         U11_REG_FILE/\REG_FILE_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.201   18.512/*        0.418/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.214   18.544/*        0.405/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	20.954   */18.560        */0.631         U11_REG_FILE/\REG_FILE_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	20.994   */18.565        */0.590         U11_REG_FILE/\REG_FILE_reg[2][3] /SI    1
REF_CLK(R)->REF_CLK(R)	20.435   18.571/*        0.057/*         U11_REG_FILE/\REG_FILE_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	21.033   */18.574        */0.584         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.117   */18.577        */0.514         U4_PLSE_GEN1/prev_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	20.919   */18.579        */0.666         U11_REG_FILE/\REG_FILE_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.081   */18.591        */0.504         U11_REG_FILE/\REG_FILE_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.596        */0.576         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */18.604        */0.573         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	20.866   */18.622        */0.718         U11_REG_FILE/\REG_FILE_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	20.910   */18.632        */0.675         U11_REG_FILE/\REG_FILE_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.180   */18.637        */0.409         U3_FIFO/U2/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.054   */18.639        */0.564         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.187   */18.646        */0.402         U3_FIFO/U2/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.054   */18.657        */0.563         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.340   18.668/*        0.298/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.179   */18.672        */0.410         U3_FIFO/U2/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.181   */18.683        */0.407         U3_FIFO/U2/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.220   */18.683        */0.411         U3_FIFO/U1/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.692        */0.550         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.239   */18.695        */0.398         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.040   */18.725        */0.535         U2_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.216   */18.732        */0.415         U3_FIFO/U1/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.216   */18.740        */0.414         U3_FIFO/U1/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	20.998   */18.742        */0.648         U8_CLK_DIV_RX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.027   */18.755        */0.559         U11_REG_FILE/\REG_FILE_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.756        */0.512         U10_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.352   18.764/*        0.285/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.024   */18.764        */0.561         U11_REG_FILE/\REG_FILE_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.027   */18.775        */0.558         U11_REG_FILE/\REG_FILE_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.012   */18.784        */0.572         U11_REG_FILE/\REG_FILE_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.030   */18.788        */0.555         U11_REG_FILE/\REG_FILE_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.005   */18.789        */0.642         U8_CLK_DIV_RX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */18.789        */0.549         U3_FIFO/U4/\raddr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.089   */18.791        */0.541         U3_FIFO/U4/\raddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.013   */18.791        */0.570         U11_REG_FILE/\REG_FILE_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	20.947   */18.794        */0.638         U11_REG_FILE/\REG_FILE_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */18.798        */0.503         U2_DATA_SYNC/\sync_bus_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.518   */18.805        */0.518         U12_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.518   */18.805        */0.518         U12_ALU/\ALU_OUT_reg[9] /SI    1
DFTCLK(R)->DFTCLK(R)	21.034   */18.806        */0.552         U11_REG_FILE/\REG_FILE_reg[0][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.519   */18.808        */0.517         U12_ALU/\ALU_OUT_reg[15] /SI    1
DFTCLK(R)->DFTCLK(R)	21.036   */18.813        */0.549         U11_REG_FILE/\REG_FILE_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.061   */18.814        */0.520         U10_SYS_CTRL/\Address_seq_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	20.972   */18.815        */0.646         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.815        */0.516         U12_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.817        */0.516         U12_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.819        */0.515         U12_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.820        */0.515         U12_ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.823        */0.515         U12_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.824        */0.515         U12_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.825        */0.515         U12_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.825        */0.515         U12_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.826        */0.514         U12_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.829        */0.514         U12_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.830        */0.514         U12_ALU/\ALU_OUT_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.831        */0.506         U11_REG_FILE/\REG_FILE_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */18.833        */0.545         U11_REG_FILE/\REG_FILE_reg[1][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.835        */0.513         U12_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.523   */18.837        */0.513         U12_ALU/\ALU_OUT_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.837        */0.515         U10_SYS_CTRL/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */18.842        */0.541         U11_REG_FILE/\REG_FILE_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */18.846        */0.537         U11_REG_FILE/\REG_FILE_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.848        */0.546         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	20.068   */18.855        */0.418         U2_DATA_SYNC/enable_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.857        */0.539         U11_REG_FILE/\REG_FILE_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.866        */0.542         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.868        */0.536         U11_REG_FILE/\REG_FILE_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.057   */18.868        */0.581         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */18.878        */0.534         U11_REG_FILE/\REG_FILE_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.883        */0.510         U3_FIFO/U3/\wptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.038   */18.885        */0.580         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.117   */18.885        */0.513         U3_FIFO/U4/\rptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.102   */18.890        */0.516         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.136   */18.896        */0.446         U11_REG_FILE/\REG_FILE_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.063   */18.896        */0.519         U2_DATA_SYNC/enable_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.197   */18.898        */0.434         U3_FIFO/U1/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.053   */18.901        */0.565         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.036   */18.905        */0.584         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.059   */18.905        */0.529         U3_FIFO/U3/\waddr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.100   */18.911        */0.531         U3_FIFO/U4/\rptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.118   */18.914        */0.530         U6_CLK_DIV_TX/\cyc_counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	20.992   */18.914        */0.654         U8_CLK_DIV_RX/\cyc_counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.915        */0.509         U3_FIFO/U3/\waddr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.059   */18.919        */0.521         U11_REG_FILE/\REG_FILE_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.061   */18.920        */0.527         U11_REG_FILE/\REG_FILE_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.101   */18.920        */0.529         U3_FIFO/U4/\rptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.922        */0.525         U3_FIFO/U3/\wptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.057   */18.923        */0.525         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.924        */0.559         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.106   */18.928        */0.531         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.063   */18.928        */0.524         U3_FIFO/U3/\wptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.121   */18.929        */0.527         U6_CLK_DIV_TX/\cyc_counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.060   */18.930        */0.560         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.057   */18.932        */0.522         U11_REG_FILE/\REG_FILE_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.933        */0.541         U11_REG_FILE/\REG_FILE_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.065   */18.934        */0.523         U11_REG_FILE/\REG_FILE_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.064   */18.935        */0.556         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.936        */0.573         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.059   */18.938        */0.523         U2_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.123   */18.940        */0.525         U6_CLK_DIV_TX/\cyc_counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.123   */18.940        */0.525         U6_CLK_DIV_TX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.061   */18.944        */0.522         U2_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	20.997   */18.945        */0.650         U8_CLK_DIV_RX/\cyc_counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */18.946        */0.524         U6_CLK_DIV_TX/\cyc_counter_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.056   */18.946        */0.520         U10_SYS_CTRL/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */18.947        */0.524         U6_CLK_DIV_TX/\cyc_counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.056   */18.947        */0.521         U10_SYS_CTRL/frame_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.949        */0.520         U11_REG_FILE/\REG_FILE_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.949        */0.521         U2_DATA_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.949        */0.521         U2_DATA_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */18.951        */0.523         U6_CLK_DIV_TX/\cyc_counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.084   */18.954        */0.553         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.063   */18.955        */0.520         U2_DATA_SYNC/\sync_flops_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.955        */0.513         U3_FIFO/U2/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.063   */18.955        */0.520         U2_DATA_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.061   */18.959        */0.519         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.959        */0.518         U3_FIFO/U3/\wptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.084   */18.959        */0.552         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.195   */18.961        */0.436         U4_PLSE_GEN1/prev_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.116   */18.962        */0.521         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.962        */0.518         U11_REG_FILE/\REG_FILE_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.962        */0.518         U11_REG_FILE/\REG_FILE_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.065   */18.963        */0.518         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.965        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.965        */0.518         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.966        */0.517         U11_REG_FILE/\REG_FILE_reg[9][3] /SI    1
REF_CLK(R)->REF_CLK(R)	20.095   */18.966        */0.398         U3_FIFO/U2/\SYNC_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.065   */18.966        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /SI    1
REF_CLK(R)->REF_CLK(R)	20.095   */18.966        */0.398         U3_FIFO/U2/\SYNC_reg_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.095   */18.967        */0.398         U0_RST_SYNC1/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.110   */18.967        */0.509         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
REF_CLK(R)->REF_CLK(R)	20.095   */18.967        */0.397         U3_FIFO/U2/\SYNC_reg_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.089   */18.967        */0.398         U2_DATA_SYNC/\sync_flops_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.968        */0.516         U11_REG_FILE/\REG_FILE_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.968        */0.516         U11_REG_FILE/\REG_FILE_reg[8][1] /SI    1
REF_CLK(R)->REF_CLK(R)	20.096   */18.968        */0.397         U3_FIFO/U2/\SYNC_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.064   */18.969        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.970        */0.517         U10_SYS_CTRL/\Address_seq_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.970        */0.516         U11_REG_FILE/\REG_FILE_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.971        */0.516         U11_REG_FILE/\REG_FILE_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.971        */0.516         U11_REG_FILE/\REG_FILE_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.111   */18.972        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.064   */18.972        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.973        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.973        */0.516         U11_REG_FILE/\REG_FILE_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.974        */0.517         U11_REG_FILE/\REG_FILE_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.974        */0.516         U11_REG_FILE/Rd_DATA_VLD_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.975        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.111   */18.975        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.975        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.976        */0.516         U2_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.977        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.978        */0.515         U11_REG_FILE/\REG_FILE_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.978        */0.515         U11_REG_FILE/\REG_FILE_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.978        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.979        */0.515         U11_REG_FILE/\REG_FILE_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.979        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.979        */0.514         U11_REG_FILE/\REG_FILE_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.111   */18.979        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.980        */0.515         U11_REG_FILE/\REG_FILE_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.980        */0.516         U11_REG_FILE/\REG_FILE_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.980        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.980        */0.514         U11_REG_FILE/\REG_FILE_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.980        */0.515         U11_REG_FILE/\REG_FILE_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.981        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.981        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.981        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.981        */0.515         U11_REG_FILE/\REG_FILE_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.982        */0.514         U11_REG_FILE/\REG_FILE_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.982        */0.514         U11_REG_FILE/\REG_FILE_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.982        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.982        */0.514         U11_REG_FILE/\REG_FILE_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.982        */0.514         U11_REG_FILE/\REG_FILE_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.982        */0.515         U11_REG_FILE/\Rd_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.983        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.983        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.983        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.983        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.983        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.983        */0.514         U11_REG_FILE/\REG_FILE_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.983        */0.514         U11_REG_FILE/\REG_FILE_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.081   */18.983        */0.510         U11_REG_FILE/\REG_FILE_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.066   */18.984        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.984        */0.514         U11_REG_FILE/\REG_FILE_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.984        */0.514         U11_REG_FILE/\REG_FILE_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.066   */18.984        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.984        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.984        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.984        */0.514         U11_REG_FILE/\REG_FILE_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.984        */0.514         U11_REG_FILE/\REG_FILE_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.985        */0.513         U11_REG_FILE/\REG_FILE_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.985        */0.513         U11_REG_FILE/\REG_FILE_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.985        */0.513         U11_REG_FILE/\REG_FILE_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.985        */0.514         U11_REG_FILE/\REG_FILE_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.985        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.985        */0.514         U11_REG_FILE/\REG_FILE_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.985        */0.514         U11_REG_FILE/\REG_FILE_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.986        */0.514         U11_REG_FILE/\REG_FILE_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.986        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.986        */0.514         U11_REG_FILE/\REG_FILE_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.111   */18.986        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.986        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.986        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.987        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.987        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.987        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.066   */18.987        */0.514         U10_SYS_CTRL/\Address_seq_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.987        */0.514         U11_REG_FILE/\REG_FILE_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.988        */0.514         U11_REG_FILE/\Rd_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.988        */0.513         U3_FIFO/U3/\waddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.101   */18.988        */0.517         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.988        */0.513         U11_REG_FILE/\REG_FILE_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.988        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.988        */0.514         U11_REG_FILE/\REG_FILE_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.988        */0.513         U11_REG_FILE/\REG_FILE_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.988        */0.513         U11_REG_FILE/\REG_FILE_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.988        */0.513         U11_REG_FILE/\REG_FILE_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.989        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.989        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.111   */18.989        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.122   */18.989        */0.515         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.990        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.990        */0.513         U11_REG_FILE/\REG_FILE_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.990        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.990        */0.513         U11_REG_FILE/\Rd_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.122   */18.990        */0.515         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.990        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.990        */0.513         U11_REG_FILE/\REG_FILE_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.990        */0.513         U11_REG_FILE/\REG_FILE_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.991        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.991        */0.513         U3_FIFO/U2/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.991        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.991        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.991        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.991        */0.512         U11_REG_FILE/\REG_FILE_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.991        */0.513         U11_REG_FILE/\REG_FILE_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.991        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.127   */18.992        */0.510         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.992        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.992        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.992        */0.512         U11_REG_FILE/\REG_FILE_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.122   */18.993        */0.514         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.993        */0.512         U11_REG_FILE/\REG_FILE_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.993        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.993        */0.512         U11_REG_FILE/\REG_FILE_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.993        */0.513         U11_REG_FILE/\REG_FILE_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.993        */0.513         U11_REG_FILE/\REG_FILE_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.993        */0.513         U3_FIFO/U2/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.994        */0.513         U11_REG_FILE/\Rd_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.994        */0.511         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.994        */0.513         U11_REG_FILE/\REG_FILE_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.115   */18.994        */0.516         U3_FIFO/U1/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.994        */0.513         U11_REG_FILE/\REG_FILE_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.994        */0.512         U11_REG_FILE/\REG_FILE_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.995        */0.513         U11_REG_FILE/\Rd_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.995        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.995        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.995        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.995        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.996        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.996        */0.513         U11_REG_FILE/\REG_FILE_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.996        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.996        */0.512         U11_REG_FILE/\REG_FILE_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.996        */0.512         U11_REG_FILE/\REG_FILE_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.996        */0.512         U11_REG_FILE/\REG_FILE_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.996        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.997        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.997        */0.511         U11_REG_FILE/\REG_FILE_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.997        */0.511         U11_REG_FILE/\REG_FILE_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.997        */0.513         U10_SYS_CTRL/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.997        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.998        */0.512         U11_REG_FILE/\Rd_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.998        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.998        */0.512         U11_REG_FILE/\Rd_DATA_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.998        */0.511         U11_REG_FILE/\REG_FILE_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */18.998        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */18.998        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.998        */0.513         U2_DATA_SYNC/enable_pulse_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.999        */0.511         U11_REG_FILE/\REG_FILE_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.999        */0.511         U11_REG_FILE/\REG_FILE_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */18.999        */0.512         U11_REG_FILE/\REG_FILE_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.999        */0.512         U11_REG_FILE/\REG_FILE_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */19.000        */0.514         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */19.000        */0.511         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */19.000        */0.512         U11_REG_FILE/\REG_FILE_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */19.000        */0.511         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */19.000        */0.511         U11_REG_FILE/\REG_FILE_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */19.000        */0.512         U10_SYS_CTRL/\Address_seq_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */19.001        */0.511         U11_REG_FILE/\REG_FILE_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */19.001        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */19.001        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */19.001        */0.511         U11_REG_FILE/\REG_FILE_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */19.001        */0.512         U11_REG_FILE/\REG_FILE_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */19.002        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.002        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */19.003        */0.511         U11_REG_FILE/\REG_FILE_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.081   */19.003        */0.510         U11_REG_FILE/\REG_FILE_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */19.003        */0.510         U11_REG_FILE/\REG_FILE_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.003        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */19.003        */0.511         U11_REG_FILE/\REG_FILE_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.004        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.004        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.004        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.117   */19.005        */0.514         U3_FIFO/U1/\SYNC_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */19.005        */0.511         U11_REG_FILE/\REG_FILE_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.005        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */19.005        */0.510         U11_REG_FILE/\REG_FILE_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */19.006        */0.510         U11_REG_FILE/\REG_FILE_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.117   */19.006        */0.514         U3_FIFO/U1/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */19.006        */0.510         U11_REG_FILE/\REG_FILE_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */19.007        */0.510         U11_REG_FILE/\REG_FILE_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.126   */19.009        */0.512         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */19.009        */0.510         U11_REG_FILE/\Rd_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.109   */19.009        */0.521         U3_FIFO/U1/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */19.010        */0.510         U3_FIFO/U2/\SYNC_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.081   */19.015        */0.510         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.119   */19.020        */0.512         U4_PLSE_GEN1/pulse_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.119   */19.021        */0.512         U3_FIFO/U1/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.134   */19.024        */0.514         U6_CLK_DIV_TX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.139   */19.031        */0.510         U1_RST_SYNC2/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */19.032        */0.507         U3_FIFO/U2/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */19.033        */0.507         U3_FIFO/U2/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */19.033        */0.507         U0_RST_SYNC1/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */19.033        */0.506         U3_FIFO/U2/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */19.033        */0.507         U2_DATA_SYNC/\sync_flops_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.121   */19.033        */0.510         U3_FIFO/U1/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.101   */19.034        */0.529         U3_FIFO/U4/\rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.120   */19.034        */0.510         U3_FIFO/U1/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.083   */19.034        */0.506         U3_FIFO/U2/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.135   */19.064        */0.513         U1_RST_SYNC2/\RST_REG_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */19.102        */0.560         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.058   */19.109        */0.560         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */19.112        */0.579         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */19.126        */0.557         U3_FIFO/U4/\raddr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.228   */19.129        */0.403         U4_PLSE_GEN1/pulse_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.228   */19.130        */0.403         U3_FIFO/U1/\SYNC_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.248   */19.141        */0.401         U1_RST_SYNC2/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.230   */19.142        */0.401         U3_FIFO/U1/\SYNC_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.229   */19.143        */0.401         U3_FIFO/U1/\SYNC_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.117   */19.149        */0.520         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.087   */19.159        */0.549         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /SI    1
@(R)->DFTCLK(R)	19.995   19.308/*        0.298/*         U8_CLK_DIV_RX/output_clk_reg/RN    1
@(R)->DFTCLK(R)	19.994   19.314/*        0.298/*         U6_CLK_DIV_TX/output_clk_reg/RN    1
@(R)->DFTCLK(R)	21.227   19.692/*        0.391/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->DFTCLK(R)	21.228   19.695/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->DFTCLK(R)	21.228   19.695/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->DFTCLK(R)	21.230   19.695/*        0.388/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->DFTCLK(R)	21.223   19.696/*        0.397/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->DFTCLK(R)	21.228   19.697/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->DFTCLK(R)	21.228   19.697/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->DFTCLK(R)	21.228   19.699/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	21.223   19.699/*        0.397/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->DFTCLK(R)	21.229   19.701/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->DFTCLK(R)	21.237   19.703/*        0.380/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->DFTCLK(R)	21.237   19.703/*        0.380/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->DFTCLK(R)	21.229   19.703/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->DFTCLK(R)	21.237   19.704/*        0.380/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->DFTCLK(R)	21.229   19.705/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->DFTCLK(R)	21.239   19.709/*        0.380/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	21.240   19.711/*        0.380/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	21.238   19.712/*        0.380/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->DFTCLK(R)	21.240   19.713/*        0.380/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->DFTCLK(R)	21.248   19.723/*        0.389/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /RN    1
@(R)->DFTCLK(R)	21.248   19.724/*        0.389/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /RN    1
@(R)->DFTCLK(R)	21.248   19.725/*        0.389/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /RN    1
@(R)->DFTCLK(R)	21.248   19.730/*        0.389/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/RN    1
@(R)->DFTCLK(R)	21.248   19.734/*        0.389/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	21.259   19.734/*        0.378/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /RN    1
@(R)->DFTCLK(R)	21.258   19.735/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /RN    1
@(R)->DFTCLK(R)	21.259   19.735/*        0.378/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /RN    1
@(R)->DFTCLK(R)	21.259   19.735/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /RN    1
@(R)->DFTCLK(R)	21.259   19.735/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /RN    1
@(R)->DFTCLK(R)	21.259   19.735/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /RN    1
@(R)->DFTCLK(R)	21.258   19.735/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /RN    1
@(R)->DFTCLK(R)	21.259   19.735/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /RN    1
@(R)->DFTCLK(R)	21.259   19.735/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /RN    1
@(R)->DFTCLK(R)	21.259   19.735/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /RN    1
@(R)->DFTCLK(R)	21.258   19.743/*        0.378/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	21.284   19.750/*        0.334/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->DFTCLK(R)	21.259   19.751/*        0.378/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /RN    1
@(R)->REF_CLK(R)	20.182   19.946/*        0.310/*         U0_RST_SYNC1/\RST_REG_reg[1] /RN    1
@(R)->REF_CLK(R)	20.182   19.946/*        0.310/*         U0_RST_SYNC1/\RST_REG_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	20.995   */20.251        */0.652         U8_CLK_DIV_RX/x_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	20.998   */20.270        */0.650         U6_CLK_DIV_TX/x_flag_reg/SI    1
@(R)->DFTCLK(R)	21.249   20.547/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->DFTCLK(R)	21.249   20.547/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->DFTCLK(R)	21.249   20.548/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->DFTCLK(R)	21.250   20.548/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->DFTCLK(R)	21.250   20.548/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->DFTCLK(R)	21.250   20.549/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->DFTCLK(R)	21.250   20.549/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->DFTCLK(R)	21.250   20.549/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->DFTCLK(R)	21.260   20.559/*        0.378/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/RN    1
@(R)->DFTCLK(R)	21.251   20.567/*        0.379/*         U3_FIFO/U4/\raddr_reg[2] /RN    1
@(R)->DFTCLK(R)	21.251   20.567/*        0.379/*         U3_FIFO/U4/\raddr_reg[1] /RN    1
@(R)->DFTCLK(R)	21.270   20.569/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /RN    1
@(R)->DFTCLK(R)	21.270   20.569/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/RN    1
@(R)->DFTCLK(R)	21.270   20.569/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /RN    1
@(R)->DFTCLK(R)	21.270   20.569/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /RN    1
@(R)->DFTCLK(R)	21.270   20.570/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /RN    1
@(R)->DFTCLK(R)	21.270   20.571/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /RN    1
@(R)->DFTCLK(R)	21.270   20.571/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /RN    1
@(R)->DFTCLK(R)	21.260   20.576/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	21.261   20.577/*        0.369/*         U3_FIFO/U4/\rptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	21.261   20.577/*        0.369/*         U3_FIFO/U4/\raddr_reg[0] /RN    1
@(R)->DFTCLK(R)	21.261   20.577/*        0.369/*         U3_FIFO/U4/\rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	21.261   20.577/*        0.369/*         U3_FIFO/U4/\rptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	21.262   20.578/*        0.369/*         U3_FIFO/U4/\rptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	21.260   20.578/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	21.262   20.580/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	21.261   20.580/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	21.262   20.581/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	21.262   20.581/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	21.261   20.584/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	21.262   20.585/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	21.262   20.585/*        0.369/*         U4_PLSE_GEN1/prev_flop_reg/RN    1
@(R)->DFTCLK(R)	21.262   20.585/*        0.369/*         U4_PLSE_GEN1/pulse_flop_reg/RN    1
@(R)->DFTCLK(R)	21.279   20.604/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[0] /RN    1
@(R)->DFTCLK(R)	21.279   20.607/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[1] /RN    1
@(R)->DFTCLK(R)	21.279   20.609/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[2] /RN    1
@(R)->DFTCLK(R)	21.279   20.614/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	21.280   20.617/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[5] /RN    1
@(R)->DFTCLK(R)	21.280   20.617/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[4] /RN    1
@(R)->DFTCLK(R)	21.280   20.617/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[7] /RN    1
@(R)->DFTCLK(R)	21.279   20.617/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[6] /RN    1
@(R)->DFTCLK(R)	21.318   20.629/*        0.329/*         U8_CLK_DIV_RX/x_flag_reg/RN    1
@(R)->DFTCLK(R)	21.318   20.631/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	21.318   20.632/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[2] /RN    1
@(R)->DFTCLK(R)	21.318   20.635/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[0] /RN    1
@(R)->DFTCLK(R)	21.318   20.635/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[1] /RN    1
@(R)->DFTCLK(R)	21.318   20.638/*        0.329/*         U6_CLK_DIV_TX/x_flag_reg/RN    1
@(R)->DFTCLK(R)	21.590   20.890/*        0.048/*         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SN    1
@(R)->DFTCLK(R)	21.335   21.083/*        0.313/*         U1_RST_SYNC2/\RST_REG_reg[1] /RN    1
@(R)->DFTCLK(R)	21.335   21.083/*        0.313/*         U1_RST_SYNC2/\RST_REG_reg[0] /RN    1
RX_CLK(R)->TX_CLK(R)	217.954  215.262/*       54.254/*        framing_error    1
RX_CLK(R)->TX_CLK(R)	217.954  215.269/*       54.254/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	8627.231 8624.467/*      54.253/*        UART_TX_O    1
