/*
 * nfb_versaclock_registers.h
 *
 *  Created on: Oct 15, 2023
 *      Author: nbarros
 */

#ifndef ZYNQMP_FSBL_NFB_VERSACLOCK_REGISTERS_H_
#define ZYNQMP_FSBL_NFB_VERSACLOCK_REGISTERS_H_


typedef struct versaclock_register
{
   unsigned char addr;
   unsigned char val;
   unsigned char mask;
} versaclock_register;


//FIXME: correct for the right number of registers
#define NUM_REGS_MAX 91


versaclock_register const reg_store[NUM_REGS_MAX] = // Size, Offset , Data
    {
    {0x1, 78, 0x01},
    {0x1, 77, 0x01},
    {0x1, 73, 0x00},
    {0x1, 74, 0x00},
    {0x1, 75, 0x00},
    {0x1, 76, 0x00},
    {0x1, 72, 0x01},
    {0x1, 72, 0x00},
    {0x1, 00, 0x00},
    {0x1, 01, 0x00},
    {0x1, 78, 0x01},
    {0x1, 77, 0x01},
    {0x1, 73, 0x0C},
    {0x1, 74, 0x80},
    {0x1, 75, 0x0C},
    {0x1, 76, 0x80},
    {0x1, 72, 0x01},
    {0x1, 72, 0x00},
    {0x1, 78, 0x01},
    {0x1, 77, 0x01},
    {0x1, 73, 0x39},
    {0x1, 74, 0x80},
    {0x1, 75, 0x39},
    {0x1, 76, 0x80},
    {0x1, 72, 0x01},
    {0x1, 72, 0x00},
    {0x1, 78, 0x01},
    {0x1, 77, 0x01},
    {0x1, 73, 0x66},
    {0x1, 74, 0x80},
    {0x1, 75, 0x66},
    {0x1, 76, 0x80},
    {0x1, 72, 0x01},
    {0x1, 72, 0x00},
    {0x1, 78, 0x01},
    {0x1, 77, 0x01},
    {0x1, 73, 0x93},
    {0x1, 74, 0x80},
    {0x1, 75, 0x93},
    {0x1, 76, 0x80},
    {0x1, 72, 0x01},
    {0x1, 72, 0x00},
    {0x1, 01, 0x00},
    {0x1, 78, 0x01},
    {0x1, 77, 0x01},
    {0x1, 73, 0x00},
    {0x1, 74, 0x80},
    {0x1, 75, 0x00},
    {0x1, 76, 0x80},
    {0x1, 72, 0x01},
    {0x1, 72, 0x00},
    {0x1, 78, 0x01},
    {0x1, 77, 0x01},
    {0x1, 73, 0x0C},
    {0x1, 74, 0x80},
    {0x1, 75, 0x0C},
    {0x1, 76, 0x80},
    {0x1, 72, 0x01},
    {0x1, 72, 0x00},
    {0x1, 78, 0x01},
    {0x1, 77, 0x01},
    {0x1, 73, 0x39},
    {0x1, 74, 0x80},
    {0x1, 75, 0x39},
    {0x1, 76, 0x80},
    {0x1, 72, 0x01},
    {0x1, 72, 0x00},
    {0x1, 78, 0x01},
    {0x1, 77, 0x01},
    {0x1, 73, 0x66},
    {0x1, 74, 0x80},
    {0x1, 75, 0x66},
    {0x1, 76, 0x80},
    {0x1, 72, 0x01},
    {0x1, 72, 0x00},
    {0x1, 78, 0x01},
    {0x1, 77, 0x01},
    {0x1, 73, 0x93},
    {0x1, 74, 0x80},
    {0x1, 75, 0x93},
    {0x1, 76, 0x80},
    {0x1, 72, 0x01},
    {0x1, 0x72, 0x00},
    {0x1, 0x01, 0x00},
    {0x5, 0x6A, 0x0000000000},
    {0x20, 0x00, 0x010F00000000000000FF01C000B6B492440C818000038C01900000009FFFE080},
    {0x20, 0x20, 0x000C000000000000000004000000000000810000000000000000040000000000},
    {0x20, 0x40, 0x0081000000000000000004000000000000810000000000000000040000000000},
    {0xA, 0x60, 0x6301630163016301FC04},
    {0x1, 0x76, 0x00},
    {0x1, 0x76, 0x20}
    };

#endif /* ZYNQMP_FSBL_NFB_VERSACLOCK_REGISTERS_H_ */

