DRM_DEBUG_KMS,FUNC_0
I915_READ,FUNC_1
I915_WRITE,FUNC_2
SNB_READ_WM0_LATENCY,FUNC_3
SNB_READ_WM1_LATENCY,FUNC_4
SNB_READ_WM2_LATENCY,FUNC_5
SNB_READ_WM3_LATENCY,FUNC_6
WM0_PIPEA_ILK,VAR_0
WM0_PIPEB_ILK,VAR_1
WM0_PIPE_CURSOR_MASK,VAR_2
WM0_PIPE_PLANE_MASK,VAR_3
WM0_PIPE_PLANE_SHIFT,VAR_4
WM1_LP_FBC_SHIFT,VAR_5
WM1_LP_ILK,VAR_6
WM1_LP_LATENCY_SHIFT,VAR_7
WM1_LP_SR_EN,VAR_8
WM1_LP_SR_SHIFT,VAR_9
WM2_LP_EN,VAR_10
WM2_LP_ILK,VAR_11
WM3_LP_EN,VAR_12
WM3_LP_ILK,VAR_13
ffs,FUNC_7
g4x_compute_wm0,FUNC_8
ironlake_compute_srwm,FUNC_9
sandybridge_cursor_srwm_info,VAR_14
sandybridge_cursor_wm_info,VAR_15
sandybridge_display_srwm_info,VAR_16
sandybridge_display_wm_info,VAR_17
single_plane_enabled,FUNC_10
sandybridge_update_wm,FUNC_11
dev,VAR_18
dev_priv,VAR_19
latency,VAR_20
val,VAR_21
fbc_wm,VAR_22
plane_wm,VAR_23
cursor_wm,VAR_24
enabled,VAR_25
