WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAp branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1250367 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 34 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1250367 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 3458097 heartbeat IPC: 2.892 cumulative IPC: 2.265 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 11089267 heartbeat IPC: 1.31 cumulative IPC: 1.525 (Simulation time: 00 hr 04 min 21 sec)
Simulation finished CPU 0 instructions: 20000001 cycles: 13092825 cumulative IPC: 1.528 (Simulation time: 00 hr 05 min 43 sec)
Simulation complete CPU 0 instructions: 20000001 cycles: 13092825 cumulative IPC: 1.528 (Simulation time: 00 hr 05 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/654.roms_s-293B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.528 instructions: 20000001 cycles: 13092825
CPU 0 Branch Prediction Accuracy: 99.75% MPKI: 0.02825 Average ROB Occupancy at Mispredict: 300.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     288916 HIT:     159044 MISS:     129872
LLC LOAD         ACCESS:      90804 HIT:      35776 MISS:      55028
LLC RFO          ACCESS:      96265 HIT:      23976 MISS:      72289
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      99222 HIT:      99205 MISS:         17
LLC TRANSLATION  ACCESS:       2625 HIT:         87 MISS:       2538
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 447.5 cycles
cpu0_DTLB TOTAL        ACCESS:    4260175 HIT:    4244088 MISS:      16087
cpu0_DTLB LOAD         ACCESS:    4260175 HIT:    4244088 MISS:      16087
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 83.67 cycles
cpu0_ITLB TOTAL        ACCESS:        202 HIT:        202 MISS:          0
cpu0_ITLB LOAD         ACCESS:        202 HIT:        202 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    5530296 HIT:    4823122 MISS:     707174
cpu0_L1D LOAD         ACCESS:    3661344 HIT:    3353043 MISS:     308301
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1866205 HIT:    1470007 MISS:     396198
cpu0_L1D TRANSLATION  ACCESS:       2747 HIT:         72 MISS:       2675
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 60.48 cycles
cpu0_L1I TOTAL        ACCESS:        268 HIT:        260 MISS:          8
cpu0_L1I LOAD         ACCESS:        268 HIT:        260 MISS:          8
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 517 cycles
cpu0_L2C TOTAL        ACCESS:     319089 HIT:     129336 MISS:     189753
cpu0_L2C LOAD         ACCESS:     122713 HIT:      31906 MISS:      90807
cpu0_L2C RFO          ACCESS:      96522 HIT:        257 MISS:      96265
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      97194 HIT:      97138 MISS:         56
cpu0_L2C TRANSLATION  ACCESS:       2660 HIT:         35 MISS:       2625
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 327 cycles
cpu0_STLB TOTAL        ACCESS:       4843 HIT:       3015 MISS:       1828
cpu0_STLB LOAD         ACCESS:       4843 HIT:       3015 MISS:       1828
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1034 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      25457
  ROW_BUFFER_MISS:     104309
 AVG DBUS CONGESTED CYCLE: 3.969
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2440
  FULL:      78282
