{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763118851545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763118851546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 12:14:11 2025 " "Processing started: Fri Nov 14 12:14:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763118851546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763118851546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week1 -c week1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week1 -c week1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763118851546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763118851657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763118851658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file week1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 week1-synth " "Found design unit 1: week1-synth" {  } { { "week1.vhd" "" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/week1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763118855400 ""} { "Info" "ISGN_ENTITY_NAME" "1 week1 " "Found entity 1: week1" {  } { { "week1.vhd" "" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/week1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763118855400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763118855400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week1a2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file week1a2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 week1a2-structural " "Found design unit 1: week1a2-structural" {  } { { "week1a2.vhd" "" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/week1a2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763118855400 ""} { "Info" "ISGN_ENTITY_NAME" "1 week1a2 " "Found entity 1: week1a2" {  } { { "week1a2.vhd" "" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/week1a2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763118855400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763118855400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2_4-synth " "Found design unit 1: decoder2_4-synth" {  } { { "decoder2_4.vhd" "" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/decoder2_4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763118855400 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.vhd" "" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/decoder2_4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763118855400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763118855400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer4_1-synth " "Found design unit 1: multiplexer4_1-synth" {  } { { "multiplexer4_1.vhd" "" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/multiplexer4_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763118855401 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4_1 " "Found entity 1: multiplexer4_1" {  } { { "multiplexer4_1.vhd" "" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/multiplexer4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763118855401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763118855401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplexer4_1 " "Elaborating entity \"multiplexer4_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763118855427 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "y 0 " "Ignored assignment(s) for \"y\[0\]\" because \"y\" is not a bus or array" {  } { { "multiplexer4_1.vhd" "y" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/multiplexer4_1.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1763118855536 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "y 1 " "Ignored assignment(s) for \"y\[1\]\" because \"y\" is not a bus or array" {  } { { "multiplexer4_1.vhd" "y" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/multiplexer4_1.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1763118855536 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "y 2 " "Ignored assignment(s) for \"y\[2\]\" because \"y\" is not a bus or array" {  } { { "multiplexer4_1.vhd" "y" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/multiplexer4_1.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1763118855536 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "y 3 " "Ignored assignment(s) for \"y\[3\]\" because \"y\" is not a bus or array" {  } { { "multiplexer4_1.vhd" "y" { Text "/home/nw1728/study/y2q2/ComputerArchitectureAndSynthesis/week1/quartus1/multiplexer4_1.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1763118855536 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763118855596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763118855742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763118855742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763118855754 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763118855754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763118855754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763118855754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763118855758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 12:14:15 2025 " "Processing ended: Fri Nov 14 12:14:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763118855758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763118855758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763118855758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763118855758 ""}
