Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Aug 17 04:14:18 2024
| Host         : max running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_methodology -file interpolator_methodology_drc_routed.rpt -pb interpolator_methodology_drc_routed.pb -rpx interpolator_methodology_drc_routed.rpx
| Design       : interpolator
| Device       : xc7a200tifbg484-1L
| Speed File   : -1L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 2          |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 6          |
| TIMING-18 | Warning  | Missing input or output delay | 33         |
| TIMING-20 | Warning  | Non-clocked latch             | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell CONVERTER_CNT_DISPLAY/wr_en_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) wr_en_reg/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[0]/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[1]/CLR, CONVERTER_CNT_DISPLAY/t_cnt_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell PIX_CNT_DISPLAY/t_cnt[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PIX_CNT_DISPLAY/t_cnt_reg[0]/CLR, PIX_CNT_DISPLAY/t_cnt_reg[1]/CLR, PIX_CNT_DISPLAY/t_cnt_reg[2]/CLR, PIX_CNT_DISPLAY/t_cnt_reg[3]/CLR, PIX_CNT_DISPLAY/t_cnt_reg[4]/CLR, PIX_CNT_DISPLAY/t_cnt_reg[5]/CLR, PIX_CNT_DISPLAY/t_cnt_reg[6]/CLR, PIX_CNT_DISPLAY/t_cnt_reg[7]/CLR, PIX_CNT_DISPLAY/t_cnt_reg[8]/CLR, PIX_CNT_DISPLAY/t_cnt_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin CONVERTER_CNT_DISPLAY/t_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin REG_FILE_CNT/t_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin REG_FILE_CNT/t_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin REG_FILE_CNT/t_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on D_IN[0] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on D_IN[1] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on D_IN[2] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on D_IN[3] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on D_IN[4] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on D_IN[5] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on D_IN[6] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on D_IN[7] relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on EN relative to clock(s) clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on D_OUT[0] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on D_OUT[10] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on D_OUT[11] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on D_OUT[12] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on D_OUT[13] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on D_OUT[14] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on D_OUT[15] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on D_OUT[16] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on D_OUT[17] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on D_OUT[18] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on D_OUT[19] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on D_OUT[1] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on D_OUT[20] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on D_OUT[21] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on D_OUT[22] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on D_OUT[23] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on D_OUT[2] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on D_OUT[3] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on D_OUT[4] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on D_OUT[5] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on D_OUT[6] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on D_OUT[7] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on D_OUT[8] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on D_OUT[9] relative to clock(s) clk_display_pin, clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch wr_en_reg cannot be properly analyzed as its control pin wr_en_reg/G is not reached by a timing clock
Related violations: <none>


