verilog work ../example_design/tri_mode_eth_mac_v5_4_mod.v
verilog work ../example_design/fifo/tri_mode_eth_mac_v5_4_tx_client_fifo.v
verilog work ../example_design/fifo/tri_mode_eth_mac_v5_4_rx_client_fifo.v
verilog work ../example_design/fifo/tri_mode_eth_mac_v5_4_ten_100_1g_eth_fifo.v
verilog work ../example_design/common/tri_mode_eth_mac_v5_4_reset_sync.v
verilog work ../example_design/common/tri_mode_eth_mac_v5_4_sync_block.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_4_address_swap.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_4_axi_mux.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_4_axi_pat_gen.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_4_axi_pat_check.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_4_axi_pipe.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_4_basic_pat_gen.v
verilog work ../example_design/physical/tri_mode_eth_mac_v5_4_gmii_if.v
verilog work ../example_design/control/tri_mode_eth_mac_v5_4_config_vector_sm.v
verilog work ../example_design/tri_mode_eth_mac_v5_4_clk_wiz.v
verilog work ../example_design/tri_mode_eth_mac_v5_4_block.v
verilog work ../example_design/tri_mode_eth_mac_v5_4_fifo_block.v
verilog work ../example_design/tri_mode_eth_mac_v5_4_example_design.v
