Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Sat Apr 29 14:48:32 2017
| Host              : shirasu running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command           : report_timing -nworst 50 -file work/Ctrl_timing_synth.rpt
| Design            : ctrl
| Device            : 7v2000t-flg1925
| Speed File        : -1  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 r  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 f  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 f  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 f  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 r  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 r  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 f  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 f  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 r  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 srambeta/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 3.385ns (55.605%)  route 2.703ns (44.395%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.584     1.985    srambeta/clk_IBUF_BUFG
                                                                      r  srambeta/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     4.065 f  srambeta/mem_reg/DOBDO[1]
                         net (fo=4, unplaced)         0.584     4.649    srambeta/DOBDO[1]
                         LUT1 (Prop_lut1_I0_O)        0.062     4.711 r  srambeta/r_min[3]_i_3/O
                         net (fo=1, unplaced)         0.000     4.711    row/p_0_in[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.030 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.030    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.088 r  row/r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.088    row/n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.275 r  row/r_min_reg[11]_i_2/O[3]
                         net (fo=2, unplaced)         0.586     5.861    srambeta/funcabs_return0[11]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.017 r  srambeta/r_min[11]_i_1/O
                         net (fo=2, unplaced)         0.253     6.270    row/I25[11]
                         LUT6 (Prop_lut6_I1_O)        0.168     6.438 f  row/r_min[15]_i_8/O
                         net (fo=1, unplaced)         0.363     6.801    row/n_0_r_min[15]_i_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.103 f  row/r_min_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.518     7.621    row/n_0_r_min_reg[15]_i_3
                         LUT5 (Prop_lut5_I4_O)        0.053     7.674 f  row/r_min[15]_i_1/O
                         net (fo=16, unplaced)        0.399     8.073    row/n_0_r_min[15]_i_1
                         FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, unplaced)       0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[10]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.628    




