Starting…
Running 'Verilator.Lint' at 'runs/RUN_2025-05-10_05-38-48/01-verilator-lint'…
Logging subprocess to [repr.filename]'runs/RUN_2025-05-10_05-38-48/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/RUN_2025-05-10_05-38-48/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/RUN_2025-05-10_05-38-48/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/RUN_2025-05-10_05-38-48/04-checker-lintwarnings'…
43 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/RUN_2025-05-10_05-38-48/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/RUN_2025-05-10_05-38-48/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/axi_fifo.sv
/home/asic/workspace/lab3/rtl/axi_fifo.sv:76: ERROR: syntax error, unexpected TOK_UNBASED_UNSIZED_CONSTVAL

Full log file: 'runs/RUN_2025-05-10_05-38-48/05-yosys-jsonheader/yosys-jsonheader.log'
