
NRF24_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007210  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  08007320  08007320  00008320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076b4  080076b4  000091dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080076b4  080076b4  000086b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076bc  080076bc  000091dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076bc  080076bc  000086bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080076c0  080076c0  000086c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080076c4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  200001dc  080078a0  000091dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e0  080078a0  000094e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d7a2  00000000  00000000  00009205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aaa  00000000  00000000  000169a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  00019458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bed  00000000  00000000  0001a400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000195ec  00000000  00000000  0001afed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000112c1  00000000  00000000  000345d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d06c  00000000  00000000  0004589a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2906  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005038  00000000  00000000  000d294c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000d7984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007308 	.word	0x08007308

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08007308 	.word	0x08007308

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_frsub>:
 8000bf0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bf4:	e002      	b.n	8000bfc <__addsf3>
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_fsub>:
 8000bf8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bfc <__addsf3>:
 8000bfc:	0042      	lsls	r2, r0, #1
 8000bfe:	bf1f      	itttt	ne
 8000c00:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c04:	ea92 0f03 	teqne	r2, r3
 8000c08:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c0c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c10:	d06a      	beq.n	8000ce8 <__addsf3+0xec>
 8000c12:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c16:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c1a:	bfc1      	itttt	gt
 8000c1c:	18d2      	addgt	r2, r2, r3
 8000c1e:	4041      	eorgt	r1, r0
 8000c20:	4048      	eorgt	r0, r1
 8000c22:	4041      	eorgt	r1, r0
 8000c24:	bfb8      	it	lt
 8000c26:	425b      	neglt	r3, r3
 8000c28:	2b19      	cmp	r3, #25
 8000c2a:	bf88      	it	hi
 8000c2c:	4770      	bxhi	lr
 8000c2e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c36:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4240      	negne	r0, r0
 8000c3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c42:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c46:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4249      	negne	r1, r1
 8000c4e:	ea92 0f03 	teq	r2, r3
 8000c52:	d03f      	beq.n	8000cd4 <__addsf3+0xd8>
 8000c54:	f1a2 0201 	sub.w	r2, r2, #1
 8000c58:	fa41 fc03 	asr.w	ip, r1, r3
 8000c5c:	eb10 000c 	adds.w	r0, r0, ip
 8000c60:	f1c3 0320 	rsb	r3, r3, #32
 8000c64:	fa01 f103 	lsl.w	r1, r1, r3
 8000c68:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6c:	d502      	bpl.n	8000c74 <__addsf3+0x78>
 8000c6e:	4249      	negs	r1, r1
 8000c70:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c74:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c78:	d313      	bcc.n	8000ca2 <__addsf3+0xa6>
 8000c7a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c7e:	d306      	bcc.n	8000c8e <__addsf3+0x92>
 8000c80:	0840      	lsrs	r0, r0, #1
 8000c82:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c86:	f102 0201 	add.w	r2, r2, #1
 8000c8a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c8c:	d251      	bcs.n	8000d32 <__addsf3+0x136>
 8000c8e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c96:	bf08      	it	eq
 8000c98:	f020 0001 	biceq.w	r0, r0, #1
 8000c9c:	ea40 0003 	orr.w	r0, r0, r3
 8000ca0:	4770      	bx	lr
 8000ca2:	0049      	lsls	r1, r1, #1
 8000ca4:	eb40 0000 	adc.w	r0, r0, r0
 8000ca8:	3a01      	subs	r2, #1
 8000caa:	bf28      	it	cs
 8000cac:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cb0:	d2ed      	bcs.n	8000c8e <__addsf3+0x92>
 8000cb2:	fab0 fc80 	clz	ip, r0
 8000cb6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cba:	ebb2 020c 	subs.w	r2, r2, ip
 8000cbe:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cc2:	bfaa      	itet	ge
 8000cc4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cc8:	4252      	neglt	r2, r2
 8000cca:	4318      	orrge	r0, r3
 8000ccc:	bfbc      	itt	lt
 8000cce:	40d0      	lsrlt	r0, r2
 8000cd0:	4318      	orrlt	r0, r3
 8000cd2:	4770      	bx	lr
 8000cd4:	f092 0f00 	teq	r2, #0
 8000cd8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cdc:	bf06      	itte	eq
 8000cde:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ce2:	3201      	addeq	r2, #1
 8000ce4:	3b01      	subne	r3, #1
 8000ce6:	e7b5      	b.n	8000c54 <__addsf3+0x58>
 8000ce8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf0:	bf18      	it	ne
 8000cf2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf6:	d021      	beq.n	8000d3c <__addsf3+0x140>
 8000cf8:	ea92 0f03 	teq	r2, r3
 8000cfc:	d004      	beq.n	8000d08 <__addsf3+0x10c>
 8000cfe:	f092 0f00 	teq	r2, #0
 8000d02:	bf08      	it	eq
 8000d04:	4608      	moveq	r0, r1
 8000d06:	4770      	bx	lr
 8000d08:	ea90 0f01 	teq	r0, r1
 8000d0c:	bf1c      	itt	ne
 8000d0e:	2000      	movne	r0, #0
 8000d10:	4770      	bxne	lr
 8000d12:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d16:	d104      	bne.n	8000d22 <__addsf3+0x126>
 8000d18:	0040      	lsls	r0, r0, #1
 8000d1a:	bf28      	it	cs
 8000d1c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d20:	4770      	bx	lr
 8000d22:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d26:	bf3c      	itt	cc
 8000d28:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d2c:	4770      	bxcc	lr
 8000d2e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d32:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d36:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d3a:	4770      	bx	lr
 8000d3c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d40:	bf16      	itet	ne
 8000d42:	4608      	movne	r0, r1
 8000d44:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d48:	4601      	movne	r1, r0
 8000d4a:	0242      	lsls	r2, r0, #9
 8000d4c:	bf06      	itte	eq
 8000d4e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d52:	ea90 0f01 	teqeq	r0, r1
 8000d56:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_ui2f>:
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	e004      	b.n	8000d6c <__aeabi_i2f+0x8>
 8000d62:	bf00      	nop

08000d64 <__aeabi_i2f>:
 8000d64:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d68:	bf48      	it	mi
 8000d6a:	4240      	negmi	r0, r0
 8000d6c:	ea5f 0c00 	movs.w	ip, r0
 8000d70:	bf08      	it	eq
 8000d72:	4770      	bxeq	lr
 8000d74:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d78:	4601      	mov	r1, r0
 8000d7a:	f04f 0000 	mov.w	r0, #0
 8000d7e:	e01c      	b.n	8000dba <__aeabi_l2f+0x2a>

08000d80 <__aeabi_ul2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e00a      	b.n	8000da4 <__aeabi_l2f+0x14>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_l2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d9c:	d502      	bpl.n	8000da4 <__aeabi_l2f+0x14>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	ea5f 0c01 	movs.w	ip, r1
 8000da8:	bf02      	ittt	eq
 8000daa:	4684      	moveq	ip, r0
 8000dac:	4601      	moveq	r1, r0
 8000dae:	2000      	moveq	r0, #0
 8000db0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000db4:	bf08      	it	eq
 8000db6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dba:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dbe:	fabc f28c 	clz	r2, ip
 8000dc2:	3a08      	subs	r2, #8
 8000dc4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dc8:	db10      	blt.n	8000dec <__aeabi_l2f+0x5c>
 8000dca:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dce:	4463      	add	r3, ip
 8000dd0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ddc:	fa20 f202 	lsr.w	r2, r0, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	f020 0001 	biceq.w	r0, r0, #1
 8000dea:	4770      	bx	lr
 8000dec:	f102 0220 	add.w	r2, r2, #32
 8000df0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000df4:	f1c2 0220 	rsb	r2, r2, #32
 8000df8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dfc:	fa21 f202 	lsr.w	r2, r1, r2
 8000e00:	eb43 0002 	adc.w	r0, r3, r2
 8000e04:	bf08      	it	eq
 8000e06:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e0a:	4770      	bx	lr

08000e0c <csn_high>:
#include "NRF24.h"

extern SPI_HandleTypeDef hspi1;


void csn_high(void){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 1);
 8000e10:	2201      	movs	r2, #1
 8000e12:	2108      	movs	r1, #8
 8000e14:	4802      	ldr	r0, [pc, #8]	@ (8000e20 <csn_high+0x14>)
 8000e16:	f001 fe6e 	bl	8002af6 <HAL_GPIO_WritePin>
}
 8000e1a:	bf00      	nop
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40010800 	.word	0x40010800

08000e24 <csn_low>:

void csn_low(void){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 0);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2108      	movs	r1, #8
 8000e2c:	4802      	ldr	r0, [pc, #8]	@ (8000e38 <csn_low+0x14>)
 8000e2e:	f001 fe62 	bl	8002af6 <HAL_GPIO_WritePin>
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40010800 	.word	0x40010800

08000e3c <ce_high>:

void ce_high(void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 8000e40:	2201      	movs	r2, #1
 8000e42:	2110      	movs	r1, #16
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <ce_high+0x14>)
 8000e46:	f001 fe56 	bl	8002af6 <HAL_GPIO_WritePin>
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	40010800 	.word	0x40010800

08000e54 <ce_low>:

void ce_low(void){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 0);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2110      	movs	r1, #16
 8000e5c:	4802      	ldr	r0, [pc, #8]	@ (8000e68 <ce_low+0x14>)
 8000e5e:	f001 fe4a 	bl	8002af6 <HAL_GPIO_WritePin>
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40010800 	.word	0x40010800

08000e6c <nrf24_w_reg>:

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	6039      	str	r1, [r7, #0]
 8000e76:	71fb      	strb	r3, [r7, #7]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	71bb      	strb	r3, [r7, #6]

	uint8_t cmd = W_REGISTER | reg;
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	f043 0320 	orr.w	r3, r3, #32
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	73fb      	strb	r3, [r7, #15]

	csn_low();
 8000e86:	f7ff ffcd 	bl	8000e24 <csn_low>

	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000e8a:	f107 010f 	add.w	r1, r7, #15
 8000e8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e92:	2201      	movs	r2, #1
 8000e94:	4808      	ldr	r0, [pc, #32]	@ (8000eb8 <nrf24_w_reg+0x4c>)
 8000e96:	f002 fae3 	bl	8003460 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, data, size, spi_w_timeout);
 8000e9a:	79bb      	ldrb	r3, [r7, #6]
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ea2:	6839      	ldr	r1, [r7, #0]
 8000ea4:	4804      	ldr	r0, [pc, #16]	@ (8000eb8 <nrf24_w_reg+0x4c>)
 8000ea6:	f002 fadb 	bl	8003460 <HAL_SPI_Transmit>

	csn_high();
 8000eaa:	f7ff ffaf 	bl	8000e0c <csn_high>
}
 8000eae:	bf00      	nop
 8000eb0:	3710      	adds	r7, #16
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000280 	.word	0x20000280

08000ebc <nrf24_r_reg>:

uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	460a      	mov	r2, r1
 8000ec6:	71fb      	strb	r3, [r7, #7]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd = R_REGISTER | reg;
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	73bb      	strb	r3, [r7, #14]

	csn_low();
 8000ed4:	f7ff ffa6 	bl	8000e24 <csn_low>

	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000ed8:	f107 010f 	add.w	r1, r7, #15
 8000edc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	4809      	ldr	r0, [pc, #36]	@ (8000f08 <nrf24_r_reg+0x4c>)
 8000ee4:	f002 fabc 	bl	8003460 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &data, size, spi_r_timeout);
 8000ee8:	79bb      	ldrb	r3, [r7, #6]
 8000eea:	b29a      	uxth	r2, r3
 8000eec:	f107 010e 	add.w	r1, r7, #14
 8000ef0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ef4:	4804      	ldr	r0, [pc, #16]	@ (8000f08 <nrf24_r_reg+0x4c>)
 8000ef6:	f002 fbf7 	bl	80036e8 <HAL_SPI_Receive>

	csn_high();
 8000efa:	f7ff ff87 	bl	8000e0c <csn_high>

	return data;
 8000efe:	7bbb      	ldrb	r3, [r7, #14]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000280 	.word	0x20000280

08000f0c <nrf24_w_spec_cmd>:

void nrf24_w_spec_cmd(uint8_t cmd){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000f16:	1df9      	adds	r1, r7, #7
 8000f18:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	4803      	ldr	r0, [pc, #12]	@ (8000f2c <nrf24_w_spec_cmd+0x20>)
 8000f20:	f002 fa9e 	bl	8003460 <HAL_SPI_Transmit>
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20000280 	.word	0x20000280

08000f30 <nrf24_pwr_up>:

void nrf24_r_spec_reg(uint8_t *data, uint8_t size){
	HAL_SPI_Receive(&hspi1, data, size, spi_r_timeout);
}

void nrf24_pwr_up(void){
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f7ff ffbd 	bl	8000ebc <nrf24_r_reg>
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]

	data |= (1 << PWR_UP);
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	f043 0302 	orr.w	r3, r3, #2
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8000f50:	1dfb      	adds	r3, r7, #7
 8000f52:	2201      	movs	r2, #1
 8000f54:	4619      	mov	r1, r3
 8000f56:	2000      	movs	r0, #0
 8000f58:	f7ff ff88 	bl	8000e6c <nrf24_w_reg>
}
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 8000f72:	2101      	movs	r1, #1
 8000f74:	2006      	movs	r0, #6
 8000f76:	f7ff ffa1 	bl	8000ebc <nrf24_r_reg>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	73fb      	strb	r3, [r7, #15]

	data &= 184;
 8000f7e:	7bfb      	ldrb	r3, [r7, #15]
 8000f80:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	73fb      	strb	r3, [r7, #15]

	data |= (pwr << RF_PWR);
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	b25a      	sxtb	r2, r3
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	b25b      	sxtb	r3, r3
 8000f94:	4313      	orrs	r3, r2
 8000f96:	b25b      	sxtb	r3, r3
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(RF_SETUP, &data, 1);
 8000f9c:	f107 030f 	add.w	r3, r7, #15
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	2006      	movs	r0, #6
 8000fa6:	f7ff ff61 	bl	8000e6c <nrf24_w_reg>
}
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b084      	sub	sp, #16
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	4603      	mov	r3, r0
 8000fba:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	2006      	movs	r0, #6
 8000fc4:	f7ff ff7a 	bl	8000ebc <nrf24_r_reg>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	73fb      	strb	r3, [r7, #15]

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	73fb      	strb	r3, [r7, #15]

	if(bps == _2mbps){
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d105      	bne.n	8000fe8 <nrf24_data_rate+0x36>
		data |= (1 << RF_DR_HIGH);
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	f043 0308 	orr.w	r3, r3, #8
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	73fb      	strb	r3, [r7, #15]
 8000fe6:	e007      	b.n	8000ff8 <nrf24_data_rate+0x46>
	}else if(bps == _250kbps){
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d104      	bne.n	8000ff8 <nrf24_data_rate+0x46>
		data |= (1 << RF_DR_LOW);
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	f043 0320 	orr.w	r3, r3, #32
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	73fb      	strb	r3, [r7, #15]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8000ff8:	f107 030f 	add.w	r3, r7, #15
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	4619      	mov	r1, r3
 8001000:	2006      	movs	r0, #6
 8001002:	f7ff ff33 	bl	8000e6c <nrf24_w_reg>
}
 8001006:	bf00      	nop
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(RF_CH, &ch, 1);
 8001018:	1dfb      	adds	r3, r7, #7
 800101a:	2201      	movs	r2, #1
 800101c:	4619      	mov	r1, r3
 800101e:	2005      	movs	r0, #5
 8001020:	f7ff ff24 	bl	8000e6c <nrf24_w_reg>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <nrf24_open_tx_pipe>:

void nrf24_open_tx_pipe(uint8_t *addr){
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
	nrf24_w_reg(TX_ADDR, addr, 5);
 8001034:	2205      	movs	r2, #5
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	2010      	movs	r0, #16
 800103a:	f7ff ff17 	bl	8000e6c <nrf24_w_reg>
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <nrf24_set_addr_width>:
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_set_addr_width(uint8_t bytes){
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	4603      	mov	r3, r0
 800104e:	71fb      	strb	r3, [r7, #7]
	bytes -= 2;
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	3b02      	subs	r3, #2
 8001054:	b2db      	uxtb	r3, r3
 8001056:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 8001058:	1dfb      	adds	r3, r7, #7
 800105a:	2201      	movs	r2, #1
 800105c:	4619      	mov	r1, r3
 800105e:	2003      	movs	r0, #3
 8001060:	f7ff ff04 	bl	8000e6c <nrf24_w_reg>
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
	csn_low();
 8001070:	f7ff fed8 	bl	8000e24 <csn_low>
	nrf24_w_spec_cmd(FLUSH_TX);
 8001074:	20e1      	movs	r0, #225	@ 0xe1
 8001076:	f7ff ff49 	bl	8000f0c <nrf24_w_spec_cmd>
	csn_high();
 800107a:	f7ff fec7 	bl	8000e0c <csn_high>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}

08001082 <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 8001082:	b580      	push	{r7, lr}
 8001084:	af00      	add	r7, sp, #0
	csn_low();
 8001086:	f7ff fecd 	bl	8000e24 <csn_low>
	nrf24_w_spec_cmd(FLUSH_RX);
 800108a:	20e2      	movs	r0, #226	@ 0xe2
 800108c:	f7ff ff3e 	bl	8000f0c <nrf24_w_spec_cmd>
	csn_high();
 8001090:	f7ff febc 	bl	8000e0c <csn_high>
}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}

08001098 <nrf24_r_status>:

uint8_t nrf24_r_status(void){
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af02      	add	r7, sp, #8
	uint8_t data = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = NOP_CMD;
 80010a2:	23ff      	movs	r3, #255	@ 0xff
 80010a4:	71bb      	strb	r3, [r7, #6]

	csn_low();
 80010a6:	f7ff febd 	bl	8000e24 <csn_low>
	HAL_SPI_TransmitReceive(&hspi1, &cmd, &data, 1, spi_rw_timeout);
 80010aa:	1dfa      	adds	r2, r7, #7
 80010ac:	1db9      	adds	r1, r7, #6
 80010ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2301      	movs	r3, #1
 80010b6:	4805      	ldr	r0, [pc, #20]	@ (80010cc <nrf24_r_status+0x34>)
 80010b8:	f002 fc2f 	bl	800391a <HAL_SPI_TransmitReceive>
	csn_high();
 80010bc:	f7ff fea6 	bl	8000e0c <csn_high>

	return data;
 80010c0:	79fb      	ldrb	r3, [r7, #7]
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000280 	.word	0x20000280

080010d0 <nrf24_clear_rx_dr>:

void nrf24_clear_rx_dr(void){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 80010da:	f7ff ffdd 	bl	8001098 <nrf24_r_status>
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]

	data |= (1 << RX_DR);
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(STATUS, &data, 1);
 80010ec:	1dfb      	adds	r3, r7, #7
 80010ee:	2201      	movs	r2, #1
 80010f0:	4619      	mov	r1, r3
 80010f2:	2007      	movs	r0, #7
 80010f4:	f7ff feba 	bl	8000e6c <nrf24_w_reg>
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 800110a:	f7ff ffc5 	bl	8001098 <nrf24_r_status>
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]

	data |= (1 << TX_DS);
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	f043 0320 	orr.w	r3, r3, #32
 8001118:	b2db      	uxtb	r3, r3
 800111a:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 800111c:	1dfb      	adds	r3, r7, #7
 800111e:	2201      	movs	r2, #1
 8001120:	4619      	mov	r1, r3
 8001122:	2007      	movs	r0, #7
 8001124:	f7ff fea2 	bl	8000e6c <nrf24_w_reg>
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 800113a:	f7ff ffad 	bl	8001098 <nrf24_r_status>
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]

	data |= (1 << MAX_RT);
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	f043 0310 	orr.w	r3, r3, #16
 8001148:	b2db      	uxtb	r3, r3
 800114a:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 800114c:	1dfb      	adds	r3, r7, #7
 800114e:	2201      	movs	r2, #1
 8001150:	4619      	mov	r1, r3
 8001152:	2007      	movs	r0, #7
 8001154:	f7ff fe8a 	bl	8000e6c <nrf24_w_reg>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <nrf24_stop_listen>:
	nrf24_w_reg(CONFIG, &data, 1);

	ce_high();
}

void nrf24_stop_listen(void){
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 800116a:	2101      	movs	r1, #1
 800116c:	2000      	movs	r0, #0
 800116e:	f7ff fea5 	bl	8000ebc <nrf24_r_reg>
 8001172:	4603      	mov	r3, r0
 8001174:	71fb      	strb	r3, [r7, #7]

	data &= ~(1 << PRIM_RX);
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	f023 0301 	bic.w	r3, r3, #1
 800117c:	b2db      	uxtb	r3, r3
 800117e:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8001180:	1dfb      	adds	r3, r7, #7
 8001182:	2201      	movs	r2, #1
 8001184:	4619      	mov	r1, r3
 8001186:	2000      	movs	r0, #0
 8001188:	f7ff fe70 	bl	8000e6c <nrf24_w_reg>
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <nrf24_transmit>:

	return out;
}


uint8_t nrf24_transmit(uint8_t *data, uint8_t size){
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	70fb      	strb	r3, [r7, #3]

	ce_low();
 80011a0:	f7ff fe58 	bl	8000e54 <ce_low>

	uint8_t cmd = W_TX_PAYLOAD;
 80011a4:	23a0      	movs	r3, #160	@ 0xa0
 80011a6:	73fb      	strb	r3, [r7, #15]

	csn_low();
 80011a8:	f7ff fe3c 	bl	8000e24 <csn_low>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 80011ac:	f107 010f 	add.w	r1, r7, #15
 80011b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011b4:	2201      	movs	r2, #1
 80011b6:	4813      	ldr	r0, [pc, #76]	@ (8001204 <nrf24_transmit+0x70>)
 80011b8:	f002 f952 	bl	8003460 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, data, size, spi_w_timeout);
 80011bc:	78fb      	ldrb	r3, [r7, #3]
 80011be:	b29a      	uxth	r2, r3
 80011c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c4:	6879      	ldr	r1, [r7, #4]
 80011c6:	480f      	ldr	r0, [pc, #60]	@ (8001204 <nrf24_transmit+0x70>)
 80011c8:	f002 f94a 	bl	8003460 <HAL_SPI_Transmit>
	csn_high();
 80011cc:	f7ff fe1e 	bl	8000e0c <csn_high>

	ce_high();
 80011d0:	f7ff fe34 	bl	8000e3c <ce_high>
	HAL_Delay(1);
 80011d4:	2001      	movs	r0, #1
 80011d6:	f001 f949 	bl	800246c <HAL_Delay>
	ce_low();
 80011da:	f7ff fe3b 	bl	8000e54 <ce_low>

	if(nrf24_r_status() & (1 << MAX_RT)){
 80011de:	f7ff ff5b 	bl	8001098 <nrf24_r_status>
 80011e2:	4603      	mov	r3, r0
 80011e4:	f003 0310 	and.w	r3, r3, #16
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d005      	beq.n	80011f8 <nrf24_transmit+0x64>
		nrf24_clear_max_rt();
 80011ec:	f7ff ffa0 	bl	8001130 <nrf24_clear_max_rt>
		nrf24_flush_tx();
 80011f0:	f7ff ff3c 	bl	800106c <nrf24_flush_tx>
		return 1;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e000      	b.n	80011fa <nrf24_transmit+0x66>
	}

	return 0;
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000280 	.word	0x20000280

08001208 <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0

	nrf24_pwr_up();
 800120c:	f7ff fe90 	bl	8000f30 <nrf24_pwr_up>

	nrf24_flush_tx();
 8001210:	f7ff ff2c 	bl	800106c <nrf24_flush_tx>
	nrf24_flush_rx();
 8001214:	f7ff ff35 	bl	8001082 <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 8001218:	f7ff ff5a 	bl	80010d0 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 800121c:	f7ff ff70 	bl	8001100 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 8001220:	f7ff ff86 	bl	8001130 <nrf24_clear_max_rt>
}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}

08001228 <DS18B20_StartAll>:

//
//	Start conversion on all sensors
//
void DS18B20_StartAll()
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	OneWire_Reset(&OneWire); // Reset the bus
 800122c:	4806      	ldr	r0, [pc, #24]	@ (8001248 <DS18B20_StartAll+0x20>)
 800122e:	f000 fc43 	bl	8001ab8 <OneWire_Reset>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_SKIPROM); // Skip ROM command
 8001232:	21cc      	movs	r1, #204	@ 0xcc
 8001234:	4804      	ldr	r0, [pc, #16]	@ (8001248 <DS18B20_StartAll+0x20>)
 8001236:	f000 fcbc 	bl	8001bb2 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, DS18B20_CMD_CONVERTTEMP); // Start conversion on all sensors
 800123a:	2144      	movs	r1, #68	@ 0x44
 800123c:	4802      	ldr	r0, [pc, #8]	@ (8001248 <DS18B20_StartAll+0x20>)
 800123e:	f000 fcb8 	bl	8001bb2 <OneWire_WriteByte>
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000238 	.word	0x20000238

0800124c <DS18B20_Read>:

//
//	Read one sensor
//
uint8_t DS18B20_Read(uint8_t number, float *destination)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b087      	sub	sp, #28
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	6039      	str	r1, [r7, #0]
 8001256:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount) // If read sensor is not availible
 8001258:	4b50      	ldr	r3, [pc, #320]	@ (800139c <DS18B20_Read+0x150>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	79fa      	ldrb	r2, [r7, #7]
 800125e:	429a      	cmp	r2, r3
 8001260:	d301      	bcc.n	8001266 <DS18B20_Read+0x1a>
		return 0;
 8001262:	2300      	movs	r3, #0
 8001264:	e096      	b.n	8001394 <DS18B20_Read+0x148>

	uint16_t temperature;
	uint8_t resolution;
	float result;
	uint8_t i = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	74fb      	strb	r3, [r7, #19]
	uint8_t crc;

#endif

	
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address)) // Check if sensor is DS18B20 family
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	011b      	lsls	r3, r3, #4
 800126e:	4a4c      	ldr	r2, [pc, #304]	@ (80013a0 <DS18B20_Read+0x154>)
 8001270:	4413      	add	r3, r2
 8001272:	4618      	mov	r0, r3
 8001274:	f000 f940 	bl	80014f8 <DS18B20_Is>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d101      	bne.n	8001282 <DS18B20_Read+0x36>
		return 0;
 800127e:	2300      	movs	r3, #0
 8001280:	e088      	b.n	8001394 <DS18B20_Read+0x148>

	if (!OneWire_ReadBit(&OneWire)) // Check if the bus is released
 8001282:	4848      	ldr	r0, [pc, #288]	@ (80013a4 <DS18B20_Read+0x158>)
 8001284:	f000 fc6b 	bl	8001b5e <OneWire_ReadBit>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d101      	bne.n	8001292 <DS18B20_Read+0x46>
		return 0; // Busy bus - conversion is not finished
 800128e:	2300      	movs	r3, #0
 8001290:	e080      	b.n	8001394 <DS18B20_Read+0x148>

	OneWire_Reset(&OneWire); // Reset the bus
 8001292:	4844      	ldr	r0, [pc, #272]	@ (80013a4 <DS18B20_Read+0x158>)
 8001294:	f000 fc10 	bl	8001ab8 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	011b      	lsls	r3, r3, #4
 800129c:	4a40      	ldr	r2, [pc, #256]	@ (80013a0 <DS18B20_Read+0x154>)
 800129e:	4413      	add	r3, r2
 80012a0:	4619      	mov	r1, r3
 80012a2:	4840      	ldr	r0, [pc, #256]	@ (80013a4 <DS18B20_Read+0x158>)
 80012a4:	f000 fdb9 	bl	8001e1a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 80012a8:	21be      	movs	r1, #190	@ 0xbe
 80012aa:	483e      	ldr	r0, [pc, #248]	@ (80013a4 <DS18B20_Read+0x158>)
 80012ac:	f000 fc81 	bl	8001bb2 <OneWire_WriteByte>
	
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 80012b0:	2300      	movs	r3, #0
 80012b2:	74fb      	strb	r3, [r7, #19]
 80012b4:	e00d      	b.n	80012d2 <DS18B20_Read+0x86>
		data[i] = OneWire_ReadByte(&OneWire);
 80012b6:	7cfc      	ldrb	r4, [r7, #19]
 80012b8:	483a      	ldr	r0, [pc, #232]	@ (80013a4 <DS18B20_Read+0x158>)
 80012ba:	f000 fc98 	bl	8001bee <OneWire_ReadByte>
 80012be:	4603      	mov	r3, r0
 80012c0:	461a      	mov	r2, r3
 80012c2:	f104 0318 	add.w	r3, r4, #24
 80012c6:	443b      	add	r3, r7
 80012c8:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 80012cc:	7cfb      	ldrb	r3, [r7, #19]
 80012ce:	3301      	adds	r3, #1
 80012d0:	74fb      	strb	r3, [r7, #19]
 80012d2:	7cfb      	ldrb	r3, [r7, #19]
 80012d4:	2b04      	cmp	r3, #4
 80012d6:	d9ee      	bls.n	80012b6 <DS18B20_Read+0x6a>
	crc = OneWire_CRC8(data, 8); // CRC calculation

	if (crc != data[8])
		return 0; // CRC invalid
#endif
	temperature = data[0] | (data[1] << 8); // Temperature is 16-bit length
 80012d8:	7a3b      	ldrb	r3, [r7, #8]
 80012da:	b21a      	sxth	r2, r3
 80012dc:	7a7b      	ldrb	r3, [r7, #9]
 80012de:	b21b      	sxth	r3, r3
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	b21b      	sxth	r3, r3
 80012e4:	4313      	orrs	r3, r2
 80012e6:	b21b      	sxth	r3, r3
 80012e8:	823b      	strh	r3, [r7, #16]

	OneWire_Reset(&OneWire); // Reset the bus
 80012ea:	482e      	ldr	r0, [pc, #184]	@ (80013a4 <DS18B20_Read+0x158>)
 80012ec:	f000 fbe4 	bl	8001ab8 <OneWire_Reset>
	
	resolution = ((data[4] & 0x60) >> 5) + 9; // Sensor's resolution from scratchpad's byte 4
 80012f0:	7b3b      	ldrb	r3, [r7, #12]
 80012f2:	115b      	asrs	r3, r3, #5
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	f003 0303 	and.w	r3, r3, #3
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	3309      	adds	r3, #9
 80012fe:	73fb      	strb	r3, [r7, #15]

	switch (resolution) // Chceck the correct value dur to resolution
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	3b09      	subs	r3, #9
 8001304:	2b03      	cmp	r3, #3
 8001306:	d83f      	bhi.n	8001388 <DS18B20_Read+0x13c>
 8001308:	a201      	add	r2, pc, #4	@ (adr r2, 8001310 <DS18B20_Read+0xc4>)
 800130a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800130e:	bf00      	nop
 8001310:	08001321 	.word	0x08001321
 8001314:	0800133b 	.word	0x0800133b
 8001318:	08001355 	.word	0x08001355
 800131c:	0800136f 	.word	0x0800136f
	{
		case DS18B20_Resolution_9bits:
			result = temperature*(float)DS18B20_STEP_9BIT;
 8001320:	8a3b      	ldrh	r3, [r7, #16]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff fd1e 	bl	8000d64 <__aeabi_i2f>
 8001328:	4603      	mov	r3, r0
 800132a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800132e:	4618      	mov	r0, r3
 8001330:	f7fe ff16 	bl	8000160 <__aeabi_fmul>
 8001334:	4603      	mov	r3, r0
 8001336:	617b      	str	r3, [r7, #20]
		break;
 8001338:	e028      	b.n	800138c <DS18B20_Read+0x140>
		case DS18B20_Resolution_10bits:
			result = temperature*(float)DS18B20_STEP_10BIT;
 800133a:	8a3b      	ldrh	r3, [r7, #16]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff fd11 	bl	8000d64 <__aeabi_i2f>
 8001342:	4603      	mov	r3, r0
 8001344:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8001348:	4618      	mov	r0, r3
 800134a:	f7fe ff09 	bl	8000160 <__aeabi_fmul>
 800134e:	4603      	mov	r3, r0
 8001350:	617b      	str	r3, [r7, #20]
		 break;
 8001352:	e01b      	b.n	800138c <DS18B20_Read+0x140>
		case DS18B20_Resolution_11bits:
			result = temperature*(float)DS18B20_STEP_11BIT;
 8001354:	8a3b      	ldrh	r3, [r7, #16]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fd04 	bl	8000d64 <__aeabi_i2f>
 800135c:	4603      	mov	r3, r0
 800135e:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8001362:	4618      	mov	r0, r3
 8001364:	f7fe fefc 	bl	8000160 <__aeabi_fmul>
 8001368:	4603      	mov	r3, r0
 800136a:	617b      	str	r3, [r7, #20]
		break;
 800136c:	e00e      	b.n	800138c <DS18B20_Read+0x140>
		case DS18B20_Resolution_12bits:
			result = temperature*(float)DS18B20_STEP_12BIT;
 800136e:	8a3b      	ldrh	r3, [r7, #16]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fcf7 	bl	8000d64 <__aeabi_i2f>
 8001376:	4603      	mov	r3, r0
 8001378:	f04f 5176 	mov.w	r1, #1031798784	@ 0x3d800000
 800137c:	4618      	mov	r0, r3
 800137e:	f7fe feef 	bl	8000160 <__aeabi_fmul>
 8001382:	4603      	mov	r3, r0
 8001384:	617b      	str	r3, [r7, #20]
		 break;
 8001386:	e001      	b.n	800138c <DS18B20_Read+0x140>
		default: 
			result = 0xFF;
 8001388:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <DS18B20_Read+0x15c>)
 800138a:	617b      	str	r3, [r7, #20]
	}
	
	*destination = result;
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	697a      	ldr	r2, [r7, #20]
 8001390:	601a      	str	r2, [r3, #0]
	
	return 1; //temperature valid
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	371c      	adds	r7, #28
 8001398:	46bd      	mov	sp, r7
 800139a:	bd90      	pop	{r4, r7, pc}
 800139c:	2000024c 	.word	0x2000024c
 80013a0:	200001f8 	.word	0x200001f8
 80013a4:	20000238 	.word	0x20000238
 80013a8:	437f0000 	.word	0x437f0000

080013ac <DS18B20_SetResolution>:
	
	return conf;
}

uint8_t DS18B20_SetResolution(uint8_t number, DS18B20_Resolution_t resolution)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	460a      	mov	r2, r1
 80013b6:	71fb      	strb	r3, [r7, #7]
 80013b8:	4613      	mov	r3, r2
 80013ba:	71bb      	strb	r3, [r7, #6]
	if( number >= TempSensorCount)
 80013bc:	4b4b      	ldr	r3, [pc, #300]	@ (80014ec <DS18B20_SetResolution+0x140>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	79fa      	ldrb	r2, [r7, #7]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d301      	bcc.n	80013ca <DS18B20_SetResolution+0x1e>
		return 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	e08c      	b.n	80014e4 <DS18B20_SetResolution+0x138>

	uint8_t th, tl, conf;
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address))
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	011b      	lsls	r3, r3, #4
 80013ce:	4a48      	ldr	r2, [pc, #288]	@ (80014f0 <DS18B20_SetResolution+0x144>)
 80013d0:	4413      	add	r3, r2
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 f890 	bl	80014f8 <DS18B20_Is>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <DS18B20_SetResolution+0x36>
		return 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	e080      	b.n	80014e4 <DS18B20_SetResolution+0x138>
	
	OneWire_Reset(&OneWire); // Reset the bus
 80013e2:	4844      	ldr	r0, [pc, #272]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80013e4:	f000 fb68 	bl	8001ab8 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	011b      	lsls	r3, r3, #4
 80013ec:	4a40      	ldr	r2, [pc, #256]	@ (80014f0 <DS18B20_SetResolution+0x144>)
 80013ee:	4413      	add	r3, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	4840      	ldr	r0, [pc, #256]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80013f4:	f000 fd11 	bl	8001e1a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 80013f8:	21be      	movs	r1, #190	@ 0xbe
 80013fa:	483e      	ldr	r0, [pc, #248]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80013fc:	f000 fbd9 	bl	8001bb2 <OneWire_WriteByte>
	
	OneWire_ReadByte(&OneWire);
 8001400:	483c      	ldr	r0, [pc, #240]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 8001402:	f000 fbf4 	bl	8001bee <OneWire_ReadByte>
	OneWire_ReadByte(&OneWire);
 8001406:	483b      	ldr	r0, [pc, #236]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 8001408:	f000 fbf1 	bl	8001bee <OneWire_ReadByte>
	
	th = OneWire_ReadByte(&OneWire); 	// Writing to scratchpad begins from the temperature alarms bytes
 800140c:	4839      	ldr	r0, [pc, #228]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 800140e:	f000 fbee 	bl	8001bee <OneWire_ReadByte>
 8001412:	4603      	mov	r3, r0
 8001414:	73bb      	strb	r3, [r7, #14]
	tl = OneWire_ReadByte(&OneWire); 	// 	so i have to store them.
 8001416:	4837      	ldr	r0, [pc, #220]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 8001418:	f000 fbe9 	bl	8001bee <OneWire_ReadByte>
 800141c:	4603      	mov	r3, r0
 800141e:	737b      	strb	r3, [r7, #13]
	conf = OneWire_ReadByte(&OneWire);	// Config byte
 8001420:	4834      	ldr	r0, [pc, #208]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 8001422:	f000 fbe4 	bl	8001bee <OneWire_ReadByte>
 8001426:	4603      	mov	r3, r0
 8001428:	73fb      	strb	r3, [r7, #15]
	
	if (resolution == DS18B20_Resolution_9bits) // Bits setting
 800142a:	79bb      	ldrb	r3, [r7, #6]
 800142c:	2b09      	cmp	r3, #9
 800142e:	d108      	bne.n	8001442 <DS18B20_SetResolution+0x96>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001430:	7bfb      	ldrb	r3, [r7, #15]
 8001432:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001436:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	f023 0320 	bic.w	r3, r3, #32
 800143e:	73fb      	strb	r3, [r7, #15]
 8001440:	e022      	b.n	8001488 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_10bits) 
 8001442:	79bb      	ldrb	r3, [r7, #6]
 8001444:	2b0a      	cmp	r3, #10
 8001446:	d108      	bne.n	800145a <DS18B20_SetResolution+0xae>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800144e:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	f043 0320 	orr.w	r3, r3, #32
 8001456:	73fb      	strb	r3, [r7, #15]
 8001458:	e016      	b.n	8001488 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 800145a:	79bb      	ldrb	r3, [r7, #6]
 800145c:	2b0b      	cmp	r3, #11
 800145e:	d108      	bne.n	8001472 <DS18B20_SetResolution+0xc6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001466:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	f023 0320 	bic.w	r3, r3, #32
 800146e:	73fb      	strb	r3, [r7, #15]
 8001470:	e00a      	b.n	8001488 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8001472:	79bb      	ldrb	r3, [r7, #6]
 8001474:	2b0c      	cmp	r3, #12
 8001476:	d107      	bne.n	8001488 <DS18B20_SetResolution+0xdc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800147e:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	f043 0320 	orr.w	r3, r3, #32
 8001486:	73fb      	strb	r3, [r7, #15]
	}
	
	OneWire_Reset(&OneWire); // Reset the bus
 8001488:	481a      	ldr	r0, [pc, #104]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 800148a:	f000 fb15 	bl	8001ab8 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	011b      	lsls	r3, r3, #4
 8001492:	4a17      	ldr	r2, [pc, #92]	@ (80014f0 <DS18B20_SetResolution+0x144>)
 8001494:	4413      	add	r3, r2
 8001496:	4619      	mov	r1, r3
 8001498:	4816      	ldr	r0, [pc, #88]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 800149a:	f000 fcbe 	bl	8001e1a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_WSCRATCHPAD); // Write scratchpad command
 800149e:	214e      	movs	r1, #78	@ 0x4e
 80014a0:	4814      	ldr	r0, [pc, #80]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014a2:	f000 fb86 	bl	8001bb2 <OneWire_WriteByte>
	
	OneWire_WriteByte(&OneWire, th); // Write 3 bytes to scratchpad
 80014a6:	7bbb      	ldrb	r3, [r7, #14]
 80014a8:	4619      	mov	r1, r3
 80014aa:	4812      	ldr	r0, [pc, #72]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014ac:	f000 fb81 	bl	8001bb2 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, tl);
 80014b0:	7b7b      	ldrb	r3, [r7, #13]
 80014b2:	4619      	mov	r1, r3
 80014b4:	480f      	ldr	r0, [pc, #60]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014b6:	f000 fb7c 	bl	8001bb2 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, conf);
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	4619      	mov	r1, r3
 80014be:	480d      	ldr	r0, [pc, #52]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014c0:	f000 fb77 	bl	8001bb2 <OneWire_WriteByte>
	
	OneWire_Reset(&OneWire); // Reset the bus
 80014c4:	480b      	ldr	r0, [pc, #44]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014c6:	f000 faf7 	bl	8001ab8 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	011b      	lsls	r3, r3, #4
 80014ce:	4a08      	ldr	r2, [pc, #32]	@ (80014f0 <DS18B20_SetResolution+0x144>)
 80014d0:	4413      	add	r3, r2
 80014d2:	4619      	mov	r1, r3
 80014d4:	4807      	ldr	r0, [pc, #28]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014d6:	f000 fca0 	bl	8001e1a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_CPYSCRATCHPAD); // Copy scratchpad to EEPROM
 80014da:	2148      	movs	r1, #72	@ 0x48
 80014dc:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014de:	f000 fb68 	bl	8001bb2 <OneWire_WriteByte>
	
	return 1;
 80014e2:	2301      	movs	r3, #1
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3710      	adds	r7, #16
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	2000024c 	.word	0x2000024c
 80014f0:	200001f8 	.word	0x200001f8
 80014f4:	20000238 	.word	0x20000238

080014f8 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t* ROM)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	if (*ROM == DS18B20_FAMILY_CODE) // Check family code
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b28      	cmp	r3, #40	@ 0x28
 8001506:	d101      	bne.n	800150c <DS18B20_Is+0x14>
		return 1;
 8001508:	2301      	movs	r3, #1
 800150a:	e000      	b.n	800150e <DS18B20_Is+0x16>
	return 0;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	bc80      	pop	{r7}
 8001516:	4770      	bx	lr

08001518 <DS18B20_AllDone>:

uint8_t DS18B20_AllDone(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
	return OneWire_ReadBit(&OneWire); // Bus is down - busy
 800151c:	4802      	ldr	r0, [pc, #8]	@ (8001528 <DS18B20_AllDone+0x10>)
 800151e:	f000 fb1e 	bl	8001b5e <OneWire_ReadBit>
 8001522:	4603      	mov	r3, r0
}
 8001524:	4618      	mov	r0, r3
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000238 	.word	0x20000238

0800152c <DS18B20_ReadAll>:

void DS18B20_ReadAll(void)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
	uint8_t i;

	if (DS18B20_AllDone())
 8001532:	f7ff fff1 	bl	8001518 <DS18B20_AllDone>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d02e      	beq.n	800159a <DS18B20_ReadAll+0x6e>
	{
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 800153c:	2300      	movs	r3, #0
 800153e:	71fb      	strb	r3, [r7, #7]
 8001540:	e026      	b.n	8001590 <DS18B20_ReadAll+0x64>
		{
			ds18b20[i].ValidDataFlag = 0;
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	4a17      	ldr	r2, [pc, #92]	@ (80015a4 <DS18B20_ReadAll+0x78>)
 8001546:	011b      	lsls	r3, r3, #4
 8001548:	4413      	add	r3, r2
 800154a:	330c      	adds	r3, #12
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]

			if (DS18B20_Is((uint8_t*)&ds18b20[i].Address))
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	011b      	lsls	r3, r3, #4
 8001554:	4a13      	ldr	r2, [pc, #76]	@ (80015a4 <DS18B20_ReadAll+0x78>)
 8001556:	4413      	add	r3, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff ffcd 	bl	80014f8 <DS18B20_Is>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d012      	beq.n	800158a <DS18B20_ReadAll+0x5e>
			{
				ds18b20[i].ValidDataFlag = DS18B20_Read(i, &ds18b20[i].Temperature); // Read single sensor
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	011b      	lsls	r3, r3, #4
 8001568:	3308      	adds	r3, #8
 800156a:	4a0e      	ldr	r2, [pc, #56]	@ (80015a4 <DS18B20_ReadAll+0x78>)
 800156c:	441a      	add	r2, r3
 800156e:	79fc      	ldrb	r4, [r7, #7]
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff fe69 	bl	800124c <DS18B20_Read>
 800157a:	4603      	mov	r3, r0
 800157c:	4619      	mov	r1, r3
 800157e:	4a09      	ldr	r2, [pc, #36]	@ (80015a4 <DS18B20_ReadAll+0x78>)
 8001580:	0123      	lsls	r3, r4, #4
 8001582:	4413      	add	r3, r2
 8001584:	330c      	adds	r3, #12
 8001586:	460a      	mov	r2, r1
 8001588:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	3301      	adds	r3, #1
 800158e:	71fb      	strb	r3, [r7, #7]
 8001590:	4b05      	ldr	r3, [pc, #20]	@ (80015a8 <DS18B20_ReadAll+0x7c>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	79fa      	ldrb	r2, [r7, #7]
 8001596:	429a      	cmp	r2, r3
 8001598:	d3d3      	bcc.n	8001542 <DS18B20_ReadAll+0x16>
			}
		}
	}
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd90      	pop	{r4, r7, pc}
 80015a2:	bf00      	nop
 80015a4:	200001f8 	.word	0x200001f8
 80015a8:	2000024c 	.word	0x2000024c

080015ac <DS18B20_Quantity>:
	for(i = 0; i < 8; i++)
		ds18b20[number].Address[i] = ROM[i]; // Write ROM into sensor's structure
}

uint8_t DS18B20_Quantity(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
	return TempSensorCount;
 80015b0:	4b02      	ldr	r3, [pc, #8]	@ (80015bc <DS18B20_Quantity+0x10>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	2000024c 	.word	0x2000024c

080015c0 <DS18B20_GetTemperature>:

uint8_t DS18B20_GetTemperature(uint8_t number, float* destination)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	6039      	str	r1, [r7, #0]
 80015ca:	71fb      	strb	r3, [r7, #7]
	if(!ds18b20[number].ValidDataFlag)
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	4a0b      	ldr	r2, [pc, #44]	@ (80015fc <DS18B20_GetTemperature+0x3c>)
 80015d0:	011b      	lsls	r3, r3, #4
 80015d2:	4413      	add	r3, r2
 80015d4:	330c      	adds	r3, #12
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d101      	bne.n	80015e0 <DS18B20_GetTemperature+0x20>
		return 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	e008      	b.n	80015f2 <DS18B20_GetTemperature+0x32>

	*destination = ds18b20[number].Temperature;
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	4a06      	ldr	r2, [pc, #24]	@ (80015fc <DS18B20_GetTemperature+0x3c>)
 80015e4:	011b      	lsls	r3, r3, #4
 80015e6:	4413      	add	r3, r2
 80015e8:	3308      	adds	r3, #8
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	601a      	str	r2, [r3, #0]
	return 1;
 80015f0:	2301      	movs	r3, #1

}
 80015f2:	4618      	mov	r0, r3
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr
 80015fc:	200001f8 	.word	0x200001f8

08001600 <DS18B20_Init>:

void DS18B20_Init(DS18B20_Resolution_t resolution)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
	uint8_t next = 0, i = 0, j;
 800160a:	2300      	movs	r3, #0
 800160c:	73fb      	strb	r3, [r7, #15]
 800160e:	2300      	movs	r3, #0
 8001610:	73bb      	strb	r3, [r7, #14]
	OneWire_Init(&OneWire, DS18B20_GPIO_Port, DS18B20_Pin); // Init OneWire bus
 8001612:	2201      	movs	r2, #1
 8001614:	491f      	ldr	r1, [pc, #124]	@ (8001694 <DS18B20_Init+0x94>)
 8001616:	4820      	ldr	r0, [pc, #128]	@ (8001698 <DS18B20_Init+0x98>)
 8001618:	f000 fc3a 	bl	8001e90 <OneWire_Init>

	next = OneWire_First(&OneWire); // Search first OneWire device
 800161c:	481e      	ldr	r0, [pc, #120]	@ (8001698 <DS18B20_Init+0x98>)
 800161e:	f000 fbdf 	bl	8001de0 <OneWire_First>
 8001622:	4603      	mov	r3, r0
 8001624:	73fb      	strb	r3, [r7, #15]
	while(next)
 8001626:	e018      	b.n	800165a <DS18B20_Init+0x5a>
	{
		TempSensorCount++;
 8001628:	4b1c      	ldr	r3, [pc, #112]	@ (800169c <DS18B20_Init+0x9c>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	3301      	adds	r3, #1
 800162e:	b2da      	uxtb	r2, r3
 8001630:	4b1a      	ldr	r3, [pc, #104]	@ (800169c <DS18B20_Init+0x9c>)
 8001632:	701a      	strb	r2, [r3, #0]
		OneWire_GetFullROM(&OneWire, (uint8_t*)&ds18b20[i++].Address); // Get the ROM of next sensor
 8001634:	7bbb      	ldrb	r3, [r7, #14]
 8001636:	1c5a      	adds	r2, r3, #1
 8001638:	73ba      	strb	r2, [r7, #14]
 800163a:	011b      	lsls	r3, r3, #4
 800163c:	4a18      	ldr	r2, [pc, #96]	@ (80016a0 <DS18B20_Init+0xa0>)
 800163e:	4413      	add	r3, r2
 8001640:	4619      	mov	r1, r3
 8001642:	4815      	ldr	r0, [pc, #84]	@ (8001698 <DS18B20_Init+0x98>)
 8001644:	f000 fc08 	bl	8001e58 <OneWire_GetFullROM>
		next = OneWire_Next(&OneWire);
 8001648:	4813      	ldr	r0, [pc, #76]	@ (8001698 <DS18B20_Init+0x98>)
 800164a:	f000 fbd9 	bl	8001e00 <OneWire_Next>
 800164e:	4603      	mov	r3, r0
 8001650:	73fb      	strb	r3, [r7, #15]
		if(TempSensorCount >= _DS18B20_MAX_SENSORS) // More sensors than set maximum is not allowed
 8001652:	4b12      	ldr	r3, [pc, #72]	@ (800169c <DS18B20_Init+0x9c>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b03      	cmp	r3, #3
 8001658:	d803      	bhi.n	8001662 <DS18B20_Init+0x62>
	while(next)
 800165a:	7bfb      	ldrb	r3, [r7, #15]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1e3      	bne.n	8001628 <DS18B20_Init+0x28>
 8001660:	e000      	b.n	8001664 <DS18B20_Init+0x64>
			break;
 8001662:	bf00      	nop
	}

	for(j = 0; j < i; j++)
 8001664:	2300      	movs	r3, #0
 8001666:	737b      	strb	r3, [r7, #13]
 8001668:	e00a      	b.n	8001680 <DS18B20_Init+0x80>
	{
		DS18B20_SetResolution(j, resolution); // Set the initial resolution to sensor
 800166a:	79fa      	ldrb	r2, [r7, #7]
 800166c:	7b7b      	ldrb	r3, [r7, #13]
 800166e:	4611      	mov	r1, r2
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fe9b 	bl	80013ac <DS18B20_SetResolution>

		DS18B20_StartAll(); // Start conversion on all sensors
 8001676:	f7ff fdd7 	bl	8001228 <DS18B20_StartAll>
	for(j = 0; j < i; j++)
 800167a:	7b7b      	ldrb	r3, [r7, #13]
 800167c:	3301      	adds	r3, #1
 800167e:	737b      	strb	r3, [r7, #13]
 8001680:	7b7a      	ldrb	r2, [r7, #13]
 8001682:	7bbb      	ldrb	r3, [r7, #14]
 8001684:	429a      	cmp	r2, r3
 8001686:	d3f0      	bcc.n	800166a <DS18B20_Init+0x6a>
	}
}
 8001688:	bf00      	nop
 800168a:	bf00      	nop
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40010c00 	.word	0x40010c00
 8001698:	20000238 	.word	0x20000238
 800169c:	2000024c 	.word	0x2000024c
 80016a0:	200001f8 	.word	0x200001f8

080016a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b088      	sub	sp, #32
 80016a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016aa:	f107 0310 	add.w	r3, r7, #16
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b8:	4b43      	ldr	r3, [pc, #268]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	4a42      	ldr	r2, [pc, #264]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016be:	f043 0310 	orr.w	r3, r3, #16
 80016c2:	6193      	str	r3, [r2, #24]
 80016c4:	4b40      	ldr	r3, [pc, #256]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	f003 0310 	and.w	r3, r3, #16
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016d0:	4b3d      	ldr	r3, [pc, #244]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	4a3c      	ldr	r2, [pc, #240]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016d6:	f043 0320 	orr.w	r3, r3, #32
 80016da:	6193      	str	r3, [r2, #24]
 80016dc:	4b3a      	ldr	r3, [pc, #232]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	f003 0320 	and.w	r3, r3, #32
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e8:	4b37      	ldr	r3, [pc, #220]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	4a36      	ldr	r2, [pc, #216]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016ee:	f043 0304 	orr.w	r3, r3, #4
 80016f2:	6193      	str	r3, [r2, #24]
 80016f4:	4b34      	ldr	r3, [pc, #208]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	f003 0304 	and.w	r3, r3, #4
 80016fc:	607b      	str	r3, [r7, #4]
 80016fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001700:	4b31      	ldr	r3, [pc, #196]	@ (80017c8 <MX_GPIO_Init+0x124>)
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	4a30      	ldr	r2, [pc, #192]	@ (80017c8 <MX_GPIO_Init+0x124>)
 8001706:	f043 0308 	orr.w	r3, r3, #8
 800170a:	6193      	str	r3, [r2, #24]
 800170c:	4b2e      	ldr	r3, [pc, #184]	@ (80017c8 <MX_GPIO_Init+0x124>)
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	f003 0308 	and.w	r3, r3, #8
 8001714:	603b      	str	r3, [r7, #0]
 8001716:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001718:	2200      	movs	r2, #0
 800171a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800171e:	482b      	ldr	r0, [pc, #172]	@ (80017cc <MX_GPIO_Init+0x128>)
 8001720:	f001 f9e9 	bl	8002af6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8001724:	2201      	movs	r2, #1
 8001726:	2108      	movs	r1, #8
 8001728:	4829      	ldr	r0, [pc, #164]	@ (80017d0 <MX_GPIO_Init+0x12c>)
 800172a:	f001 f9e4 	bl	8002af6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 800172e:	2200      	movs	r2, #0
 8001730:	2110      	movs	r1, #16
 8001732:	4827      	ldr	r0, [pc, #156]	@ (80017d0 <MX_GPIO_Init+0x12c>)
 8001734:	f001 f9df 	bl	8002af6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_SET);
 8001738:	2201      	movs	r2, #1
 800173a:	2101      	movs	r1, #1
 800173c:	4825      	ldr	r0, [pc, #148]	@ (80017d4 <MX_GPIO_Init+0x130>)
 800173e:	f001 f9da 	bl	8002af6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001742:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001746:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001748:	2301      	movs	r3, #1
 800174a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001750:	2302      	movs	r3, #2
 8001752:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001754:	f107 0310 	add.w	r3, r7, #16
 8001758:	4619      	mov	r1, r3
 800175a:	481c      	ldr	r0, [pc, #112]	@ (80017cc <MX_GPIO_Init+0x128>)
 800175c:	f001 f830 	bl	80027c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001760:	2301      	movs	r3, #1
 8001762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001764:	4b1c      	ldr	r3, [pc, #112]	@ (80017d8 <MX_GPIO_Init+0x134>)
 8001766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176c:	f107 0310 	add.w	r3, r7, #16
 8001770:	4619      	mov	r1, r3
 8001772:	4817      	ldr	r0, [pc, #92]	@ (80017d0 <MX_GPIO_Init+0x12c>)
 8001774:	f001 f824 	bl	80027c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 8001778:	2318      	movs	r3, #24
 800177a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177c:	2301      	movs	r3, #1
 800177e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001784:	2303      	movs	r3, #3
 8001786:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001788:	f107 0310 	add.w	r3, r7, #16
 800178c:	4619      	mov	r1, r3
 800178e:	4810      	ldr	r0, [pc, #64]	@ (80017d0 <MX_GPIO_Init+0x12c>)
 8001790:	f001 f816 	bl	80027c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DS18B20_Pin */
  GPIO_InitStruct.Pin = DS18B20_Pin;
 8001794:	2301      	movs	r3, #1
 8001796:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001798:	2311      	movs	r3, #17
 800179a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017a0:	2303      	movs	r3, #3
 80017a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 80017a4:	f107 0310 	add.w	r3, r7, #16
 80017a8:	4619      	mov	r1, r3
 80017aa:	480a      	ldr	r0, [pc, #40]	@ (80017d4 <MX_GPIO_Init+0x130>)
 80017ac:	f001 f808 	bl	80027c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80017b0:	2200      	movs	r2, #0
 80017b2:	2100      	movs	r1, #0
 80017b4:	2006      	movs	r0, #6
 80017b6:	f000 ff54 	bl	8002662 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017ba:	2006      	movs	r0, #6
 80017bc:	f000 ff6d 	bl	800269a <HAL_NVIC_EnableIRQ>

}
 80017c0:	bf00      	nop
 80017c2:	3720      	adds	r7, #32
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40021000 	.word	0x40021000
 80017cc:	40011000 	.word	0x40011000
 80017d0:	40010800 	.word	0x40010800
 80017d4:	40010c00 	.word	0x40010c00
 80017d8:	10210000 	.word	0x10210000

080017dc <XOR_Cipher>:
RadioPacket myPacket;
uint8_t tx_data[32];
float temperature = 0.0f;

// Prosta funkcja szyfrujca/deszyfrujca (XOR)
void XOR_Cipher(uint8_t* data, uint16_t len) {
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	460b      	mov	r3, r1
 80017e6:	807b      	strh	r3, [r7, #2]
    for(int i=0; i<len; i++) {
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	e00e      	b.n	800180c <XOR_Cipher+0x30>
        data[i] ^= CRYPTO_KEY;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	4413      	add	r3, r2
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	68fa      	ldr	r2, [r7, #12]
 80017f8:	6879      	ldr	r1, [r7, #4]
 80017fa:	440a      	add	r2, r1
 80017fc:	f083 035a 	eor.w	r3, r3, #90	@ 0x5a
 8001800:	43db      	mvns	r3, r3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	7013      	strb	r3, [r2, #0]
    for(int i=0; i<len; i++) {
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	3301      	adds	r3, #1
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	887b      	ldrh	r3, [r7, #2]
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	429a      	cmp	r2, r3
 8001812:	dbec      	blt.n	80017ee <XOR_Cipher+0x12>
    }
}
 8001814:	bf00      	nop
 8001816:	bf00      	nop
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr

08001820 <Calc_CRC>:

uint16_t Calc_CRC(uint8_t* data, uint16_t len) {
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	807b      	strh	r3, [r7, #2]
    uint16_t sum = 0;
 800182c:	2300      	movs	r3, #0
 800182e:	81fb      	strh	r3, [r7, #14]
    for(int i=0; i<len; i++) {
 8001830:	2300      	movs	r3, #0
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	e00a      	b.n	800184c <Calc_CRC+0x2c>
        sum += data[i];
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	4413      	add	r3, r2
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	89fb      	ldrh	r3, [r7, #14]
 8001842:	4413      	add	r3, r2
 8001844:	81fb      	strh	r3, [r7, #14]
    for(int i=0; i<len; i++) {
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	3301      	adds	r3, #1
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	887b      	ldrh	r3, [r7, #2]
 800184e:	68ba      	ldr	r2, [r7, #8]
 8001850:	429a      	cmp	r2, r3
 8001852:	dbf0      	blt.n	8001836 <Calc_CRC+0x16>
    }
    return sum;
 8001854:	89fb      	ldrh	r3, [r7, #14]
}
 8001856:	4618      	mov	r0, r3
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr

08001860 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8001866:	f000 fd9f 	bl	80023a8 <HAL_Init>
  SystemClock_Config();
 800186a:	f000 f871 	bl	8001950 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800186e:	f7ff ff19 	bl	80016a4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001872:	f000 fb39 	bl	8001ee8 <MX_SPI1_Init>

  // WANE: Inicjalizacja TIM2 jest krytyczna dla nowej biblioteki DS18B20!
  // Upewnij si, e w CubeMX Prescaler = 71 (dla 72MHz CPU)
  MX_TIM2_Init();
 8001876:	f000 fd01 	bl	800227c <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */

  // --- INICJALIZACJA NRF24 ---
  csn_high();
 800187a:	f7ff fac7 	bl	8000e0c <csn_high>
  ce_high();
 800187e:	f7ff fadd 	bl	8000e3c <ce_high>
  HAL_Delay(100);
 8001882:	2064      	movs	r0, #100	@ 0x64
 8001884:	f000 fdf2 	bl	800246c <HAL_Delay>

  nrf24_init();
 8001888:	f7ff fcbe 	bl	8001208 <nrf24_init>
  nrf24_tx_pwr(3);          // Max moc
 800188c:	2003      	movs	r0, #3
 800188e:	f7ff fb69 	bl	8000f64 <nrf24_tx_pwr>
  nrf24_data_rate(0);       // 1Mbps
 8001892:	2000      	movs	r0, #0
 8001894:	f7ff fb8d 	bl	8000fb2 <nrf24_data_rate>
  nrf24_set_channel(81);
 8001898:	2051      	movs	r0, #81	@ 0x51
 800189a:	f7ff fbb8 	bl	800100e <nrf24_set_channel>
  nrf24_set_addr_width(5);
 800189e:	2005      	movs	r0, #5
 80018a0:	f7ff fbd1 	bl	8001046 <nrf24_set_addr_width>
  nrf24_open_tx_pipe(tx_address);
 80018a4:	4824      	ldr	r0, [pc, #144]	@ (8001938 <main+0xd8>)
 80018a6:	f7ff fbc1 	bl	800102c <nrf24_open_tx_pipe>
  nrf24_stop_listen();      // Tryb nadajnika
 80018aa:	f7ff fc59 	bl	8001160 <nrf24_stop_listen>

  // --- INICJALIZACJA DS18B20 ---
  // Biblioteka sama uruchomi Timer 2 i przeskanuje magistral
  DS18B20_Init(DS18B20_Resolution_12bits);
 80018ae:	200c      	movs	r0, #12
 80018b0:	f7ff fea6 	bl	8001600 <DS18B20_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t pck_counter = 0; // Licznik wysanych pakietw
 80018b4:	2300      	movs	r3, #0
 80018b6:	607b      	str	r3, [r7, #4]

  while (1)
  {
	  // 1. Rozpocznij konwersj na wszystkich czujnikach
	  	  DS18B20_StartAll();
 80018b8:	f7ff fcb6 	bl	8001228 <DS18B20_StartAll>

	  	  // 2. Czekaj na konwersj (dla 12bit to max 750ms)
	  	  HAL_Delay(1000);
 80018bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018c0:	f000 fdd4 	bl	800246c <HAL_Delay>

	  	  // 3. Odczytaj dane
	  	  DS18B20_ReadAll();
 80018c4:	f7ff fe32 	bl	800152c <DS18B20_ReadAll>

	  	  // 4. Przygotuj dane do wysyki
	  	  if(DS18B20_Quantity() > 0 && DS18B20_GetTemperature(0, &temperature))
 80018c8:	f7ff fe70 	bl	80015ac <DS18B20_Quantity>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d00b      	beq.n	80018ea <main+0x8a>
 80018d2:	491a      	ldr	r1, [pc, #104]	@ (800193c <main+0xdc>)
 80018d4:	2000      	movs	r0, #0
 80018d6:	f7ff fe73 	bl	80015c0 <DS18B20_GetTemperature>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d004      	beq.n	80018ea <main+0x8a>
	  	  {
	  		  myPacket.temperature = temperature;
 80018e0:	4b16      	ldr	r3, [pc, #88]	@ (800193c <main+0xdc>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a16      	ldr	r2, [pc, #88]	@ (8001940 <main+0xe0>)
 80018e6:	6013      	str	r3, [r2, #0]
 80018e8:	e002      	b.n	80018f0 <main+0x90>
	  	  }
	  	  else
	  	  {
	  		  myPacket.temperature = -999.0f;
 80018ea:	4b15      	ldr	r3, [pc, #84]	@ (8001940 <main+0xe0>)
 80018ec:	4a15      	ldr	r2, [pc, #84]	@ (8001944 <main+0xe4>)
 80018ee:	601a      	str	r2, [r3, #0]
	  	  }

	  	  // 5. Wypenij reszt struktury
	  	  myPacket.packet_id = pck_counter++; // Zwiksz licznik
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	1c5a      	adds	r2, r3, #1
 80018f4:	607a      	str	r2, [r7, #4]
 80018f6:	4a12      	ldr	r2, [pc, #72]	@ (8001940 <main+0xe0>)
 80018f8:	6053      	str	r3, [r2, #4]

	  	  // 6. Oblicz Sum Kontroln (CRC)
	  	  // Liczymy CRC z caej struktury OPRCZ pola crc (ostatnie 2 bajty)
	  	  myPacket.crc = Calc_CRC((uint8_t*)&myPacket, sizeof(RadioPacket) - 2);
 80018fa:	2108      	movs	r1, #8
 80018fc:	4810      	ldr	r0, [pc, #64]	@ (8001940 <main+0xe0>)
 80018fe:	f7ff ff8f 	bl	8001820 <Calc_CRC>
 8001902:	4603      	mov	r3, r0
 8001904:	461a      	mov	r2, r3
 8001906:	4b0e      	ldr	r3, [pc, #56]	@ (8001940 <main+0xe0>)
 8001908:	811a      	strh	r2, [r3, #8]

	  	  // 7. Kopiuj struktur do bufora wysykowego (tx_data)
	  	  // Musimy skopiowa bajty, bo NRF wysya tablic uint8_t
	  	  memcpy(tx_data, &myPacket, sizeof(RadioPacket));
 800190a:	4b0f      	ldr	r3, [pc, #60]	@ (8001948 <main+0xe8>)
 800190c:	4a0c      	ldr	r2, [pc, #48]	@ (8001940 <main+0xe0>)
 800190e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001910:	c303      	stmia	r3!, {r0, r1}
 8001912:	801a      	strh	r2, [r3, #0]

	  	  // 8. ZASZYFRUJ (XOR)
	  	  // "Mieszamy" bajty w buforze tx_data przed wysaniem
	  	  XOR_Cipher(tx_data, sizeof(RadioPacket));
 8001914:	210a      	movs	r1, #10
 8001916:	480c      	ldr	r0, [pc, #48]	@ (8001948 <main+0xe8>)
 8001918:	f7ff ff60 	bl	80017dc <XOR_Cipher>

	  	  // 9. Wylij przez NRF
	  	  // Wysyamy dokadnie tyle bajtw, ile zajmuje struktura (czyli 10)
	  	  nrf24_transmit(tx_data, sizeof(RadioPacket));
 800191c:	210a      	movs	r1, #10
 800191e:	480a      	ldr	r0, [pc, #40]	@ (8001948 <main+0xe8>)
 8001920:	f7ff fc38 	bl	8001194 <nrf24_transmit>

	  	  // Mrugnij diod dla potwierdzenia ycia
	  	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001924:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001928:	4808      	ldr	r0, [pc, #32]	@ (800194c <main+0xec>)
 800192a:	f001 f8fc 	bl	8002b26 <HAL_GPIO_TogglePin>

	  	  HAL_Delay(1000);
 800192e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001932:	f000 fd9b 	bl	800246c <HAL_Delay>
	  	  DS18B20_StartAll();
 8001936:	e7bf      	b.n	80018b8 <main+0x58>
 8001938:	20000000 	.word	0x20000000
 800193c:	2000027c 	.word	0x2000027c
 8001940:	20000250 	.word	0x20000250
 8001944:	c479c000 	.word	0xc479c000
 8001948:	2000025c 	.word	0x2000025c
 800194c:	40011000 	.word	0x40011000

08001950 <SystemClock_Config>:
  /* USER CODE END 3 */
}

/* USER CODE BEGIN 4 */
void SystemClock_Config(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b090      	sub	sp, #64	@ 0x40
 8001954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001956:	f107 0318 	add.w	r3, r7, #24
 800195a:	2228      	movs	r2, #40	@ 0x28
 800195c:	2100      	movs	r1, #0
 800195e:	4618      	mov	r0, r3
 8001960:	f003 fda1 	bl	80054a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001964:	1d3b      	adds	r3, r7, #4
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
 8001970:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001972:	2301      	movs	r3, #1
 8001974:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001976:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800197a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800197c:	2300      	movs	r3, #0
 800197e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001980:	2301      	movs	r3, #1
 8001982:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001984:	2302      	movs	r3, #2
 8001986:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001988:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800198c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800198e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001992:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001994:	f107 0318 	add.w	r3, r7, #24
 8001998:	4618      	mov	r0, r3
 800199a:	f001 f8ff 	bl	8002b9c <HAL_RCC_OscConfig>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80019a4:	f000 f819 	bl	80019da <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019a8:	230f      	movs	r3, #15
 80019aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ac:	2302      	movs	r3, #2
 80019ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	2102      	movs	r1, #2
 80019c2:	4618      	mov	r0, r3
 80019c4:	f001 fb6c 	bl	80030a0 <HAL_RCC_ClockConfig>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80019ce:	f000 f804 	bl	80019da <Error_Handler>
  }
}
 80019d2:	bf00      	nop
 80019d4:	3740      	adds	r7, #64	@ 0x40
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <Error_Handler>:

void Error_Handler(void)
{
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019de:	b672      	cpsid	i
}
 80019e0:	bf00      	nop
  __disable_irq();
  while (1)
 80019e2:	bf00      	nop
 80019e4:	e7fd      	b.n	80019e2 <Error_Handler+0x8>
	...

080019e8 <OneWire_Delay>:

//
//	Delay function for constant 1-Wire timings
//
void OneWire_Delay(uint16_t us)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 80019f2:	4b08      	ldr	r3, [pc, #32]	@ (8001a14 <OneWire_Delay+0x2c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2200      	movs	r2, #0
 80019f8:	625a      	str	r2, [r3, #36]	@ 0x24
	while(_DS18B20_TIMER.Instance->CNT <= us);
 80019fa:	bf00      	nop
 80019fc:	4b05      	ldr	r3, [pc, #20]	@ (8001a14 <OneWire_Delay+0x2c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a02:	88fb      	ldrh	r3, [r7, #6]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d9f9      	bls.n	80019fc <OneWire_Delay+0x14>
}
 8001a08:	bf00      	nop
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr
 8001a14:	200002dc 	.word	0x200002dc

08001a18 <OneWire_BusInputDirection>:

//
//	Bus direction control
//
void OneWire_BusInputDirection(OneWire_t *onewire)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Set as input
 8001a20:	2300      	movs	r3, #0
 8001a22:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8001a24:	2300      	movs	r3, #0
 8001a26:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8001a28:	2301      	movs	r3, #1
 8001a2a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	889b      	ldrh	r3, [r3, #4]
 8001a30:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f107 0208 	add.w	r2, r7, #8
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f000 febf 	bl	80027c0 <HAL_GPIO_Init>
}	
 8001a42:	bf00      	nop
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <OneWire_BusOutputDirection>:

void OneWire_BusOutputDirection(OneWire_t *onewire)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b086      	sub	sp, #24
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // Set as open-drain output
 8001a52:	2311      	movs	r3, #17
 8001a54:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8001a56:	2300      	movs	r3, #0
 8001a58:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	889b      	ldrh	r3, [r3, #4]
 8001a62:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f107 0208 	add.w	r2, r7, #8
 8001a6c:	4611      	mov	r1, r2
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f000 fea6 	bl	80027c0 <HAL_GPIO_Init>
}
 8001a74:	bf00      	nop
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <OneWire_OutputLow>:

//
//	Bus pin output state control
//
void OneWire_OutputLow(OneWire_t *onewire)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin<<16; // Reset the 1-Wire pin
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	889b      	ldrh	r3, [r3, #4]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	0412      	lsls	r2, r2, #16
 8001a90:	611a      	str	r2, [r3, #16]
}	
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr

08001a9c <OneWire_OutputHigh>:

void OneWire_OutputHigh(OneWire_t *onewire)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin; // Set the 1-Wire pin
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	889a      	ldrh	r2, [r3, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	611a      	str	r2, [r3, #16]
}
 8001aae:	bf00      	nop
 8001ab0:	370c      	adds	r7, #12
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bc80      	pop	{r7}
 8001ab6:	4770      	bx	lr

08001ab8 <OneWire_Reset>:
//	Returns:
//	0 - Reset ok
//	1 - Error
//
uint8_t OneWire_Reset(OneWire_t* onewire)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	OneWire_OutputLow(onewire);  // Write bus output low
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f7ff ffdb 	bl	8001a7c <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f7ff ffbf 	bl	8001a4a <OneWire_BusOutputDirection>
	OneWire_Delay(480); // Wait 480 us for reset
 8001acc:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8001ad0:	f7ff ff8a 	bl	80019e8 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release the bus by switching to input
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f7ff ff9f 	bl	8001a18 <OneWire_BusInputDirection>
	OneWire_Delay(70);
 8001ada:	2046      	movs	r0, #70	@ 0x46
 8001adc:	f7ff ff84 	bl	80019e8 <OneWire_Delay>
	
	i = HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin); // Check if bus is low
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	889b      	ldrh	r3, [r3, #4]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4610      	mov	r0, r2
 8001aec:	f000 ffec 	bl	8002ac8 <HAL_GPIO_ReadPin>
 8001af0:	4603      	mov	r3, r0
 8001af2:	73fb      	strb	r3, [r7, #15]
															 // if it's high - no device is presence on the bus
	OneWire_Delay(410);
 8001af4:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 8001af8:	f7ff ff76 	bl	80019e8 <OneWire_Delay>

	return i;
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <OneWire_WriteBit>:

//
//	Writing/Reading operations
//
void OneWire_WriteBit(OneWire_t* onewire, uint8_t bit)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b082      	sub	sp, #8
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
 8001b0e:	460b      	mov	r3, r1
 8001b10:	70fb      	strb	r3, [r7, #3]
	if (bit) // Send '1',
 8001b12:	78fb      	ldrb	r3, [r7, #3]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d00f      	beq.n	8001b38 <OneWire_WriteBit+0x32>
	{
		OneWire_OutputLow(onewire);	// Set the bus low
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff ffaf 	bl	8001a7c <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f7ff ff93 	bl	8001a4a <OneWire_BusOutputDirection>
		OneWire_Delay(6);
 8001b24:	2006      	movs	r0, #6
 8001b26:	f7ff ff5f 	bl	80019e8 <OneWire_Delay>
		
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f7ff ff74 	bl	8001a18 <OneWire_BusInputDirection>
		OneWire_Delay(64);
 8001b30:	2040      	movs	r0, #64	@ 0x40
 8001b32:	f7ff ff59 	bl	80019e8 <OneWire_Delay>
		OneWire_Delay(60);
		
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
		OneWire_Delay(10);
	}
}
 8001b36:	e00e      	b.n	8001b56 <OneWire_WriteBit+0x50>
		OneWire_OutputLow(onewire); // Set the bus low
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f7ff ff9f 	bl	8001a7c <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f7ff ff83 	bl	8001a4a <OneWire_BusOutputDirection>
		OneWire_Delay(60);
 8001b44:	203c      	movs	r0, #60	@ 0x3c
 8001b46:	f7ff ff4f 	bl	80019e8 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f7ff ff64 	bl	8001a18 <OneWire_BusInputDirection>
		OneWire_Delay(10);
 8001b50:	200a      	movs	r0, #10
 8001b52:	f7ff ff49 	bl	80019e8 <OneWire_Delay>
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <OneWire_ReadBit>:

uint8_t OneWire_ReadBit(OneWire_t* onewire)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b084      	sub	sp, #16
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0; // Default read bit state is low
 8001b66:	2300      	movs	r3, #0
 8001b68:	73fb      	strb	r3, [r7, #15]
	
	OneWire_OutputLow(onewire); // Set low to initiate reading
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f7ff ff86 	bl	8001a7c <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ff6a 	bl	8001a4a <OneWire_BusOutputDirection>
	OneWire_Delay(2);
 8001b76:	2002      	movs	r0, #2
 8001b78:	f7ff ff36 	bl	80019e8 <OneWire_Delay>
	
	OneWire_BusInputDirection(onewire); // Release bus for Slave response
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f7ff ff4b 	bl	8001a18 <OneWire_BusInputDirection>
	OneWire_Delay(10);
 8001b82:	200a      	movs	r0, #10
 8001b84:	f7ff ff30 	bl	80019e8 <OneWire_Delay>
	
	if (HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin)) // Read the bus state
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	889b      	ldrh	r3, [r3, #4]
 8001b90:	4619      	mov	r1, r3
 8001b92:	4610      	mov	r0, r2
 8001b94:	f000 ff98 	bl	8002ac8 <HAL_GPIO_ReadPin>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <OneWire_ReadBit+0x44>
		bit = 1;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	73fb      	strb	r3, [r7, #15]
	
	OneWire_Delay(50); // Wait for end of read cycle
 8001ba2:	2032      	movs	r0, #50	@ 0x32
 8001ba4:	f7ff ff20 	bl	80019e8 <OneWire_Delay>

	return bit;
 8001ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* onewire, uint8_t byte)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b084      	sub	sp, #16
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
 8001bba:	460b      	mov	r3, r1
 8001bbc:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8001bbe:	2308      	movs	r3, #8
 8001bc0:	73fb      	strb	r3, [r7, #15]

	do
	{
		OneWire_WriteBit(onewire, byte & 1); // LSB first
 8001bc2:	78fb      	ldrb	r3, [r7, #3]
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	4619      	mov	r1, r3
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff ff9a 	bl	8001b06 <OneWire_WriteBit>
		byte >>= 1;
 8001bd2:	78fb      	ldrb	r3, [r7, #3]
 8001bd4:	085b      	lsrs	r3, r3, #1
 8001bd6:	70fb      	strb	r3, [r7, #3]
	} while(--i);
 8001bd8:	7bfb      	ldrb	r3, [r7, #15]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	73fb      	strb	r3, [r7, #15]
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d1ee      	bne.n	8001bc2 <OneWire_WriteByte+0x10>
}
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* onewire)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b084      	sub	sp, #16
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8001bf6:	2308      	movs	r3, #8
 8001bf8:	73fb      	strb	r3, [r7, #15]
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	73bb      	strb	r3, [r7, #14]

	do{
		byte >>= 1;
 8001bfe:	7bbb      	ldrb	r3, [r7, #14]
 8001c00:	085b      	lsrs	r3, r3, #1
 8001c02:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(onewire) << 7); // LSB first
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f7ff ffaa 	bl	8001b5e <OneWire_ReadBit>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	01db      	lsls	r3, r3, #7
 8001c0e:	b25a      	sxtb	r2, r3
 8001c10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	b25b      	sxtb	r3, r3
 8001c18:	73bb      	strb	r3, [r7, #14]
	} while(--i);
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	73fb      	strb	r3, [r7, #15]
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d1eb      	bne.n	8001bfe <OneWire_ReadByte+0x10>
	
	return byte;
 8001c26:	7bbb      	ldrb	r3, [r7, #14]
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3710      	adds	r7, #16
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <OneWire_ResetSearch>:

//
// 1-Wire search operations
//
void OneWire_ResetSearch(OneWire_t* onewire)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
	// Clear the search results
	onewire->LastDiscrepancy = 0;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	719a      	strb	r2, [r3, #6]
	onewire->LastDeviceFlag = 0;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	721a      	strb	r2, [r3, #8]
	onewire->LastFamilyDiscrepancy = 0;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	71da      	strb	r2, [r3, #7]
}
 8001c4a:	bf00      	nop
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr

08001c54 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* onewire, uint8_t command)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	70fb      	strb	r3, [r7, #3]
	uint8_t id_bit_number;
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	id_bit_number = 1;
 8001c60:	2301      	movs	r3, #1
 8001c62:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	733b      	strb	r3, [r7, #12]

	if (!onewire->LastDeviceFlag) // If last device flag is not set
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	7a1b      	ldrb	r3, [r3, #8]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	f040 809a 	bne.w	8001db2 <OneWire_Search+0x15e>
	{
		if (OneWire_Reset(onewire)) // Reset bus
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f7ff ff1a 	bl	8001ab8 <OneWire_Reset>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d00a      	beq.n	8001ca0 <OneWire_Search+0x4c>
		{
			// If error while reset - reset search results
			onewire->LastDiscrepancy = 0;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	719a      	strb	r2, [r3, #6]
			onewire->LastDeviceFlag = 0;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	721a      	strb	r2, [r3, #8]
			onewire->LastFamilyDiscrepancy = 0;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	71da      	strb	r2, [r3, #7]
			return 0;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	e09b      	b.n	8001dd8 <OneWire_Search+0x184>
		}

		OneWire_WriteByte(onewire, command); // Send searching command
 8001ca0:	78fb      	ldrb	r3, [r7, #3]
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff ff84 	bl	8001bb2 <OneWire_WriteByte>

		// Searching loop, Maxim APPLICATION NOTE 187
		do
		{
			id_bit = OneWire_ReadBit(onewire); // Read a bit 1
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7ff ff57 	bl	8001b5e <OneWire_ReadBit>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(onewire); // Read the complement of bit 1
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f7ff ff52 	bl	8001b5e <OneWire_ReadBit>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	723b      	strb	r3, [r7, #8]

			if ((id_bit == 1) && (cmp_id_bit == 1)) // 11 - data error
 8001cbe:	7a7b      	ldrb	r3, [r7, #9]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d102      	bne.n	8001cca <OneWire_Search+0x76>
 8001cc4:	7a3b      	ldrb	r3, [r7, #8]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d064      	beq.n	8001d94 <OneWire_Search+0x140>
			{
				break;
			}
			else
			{
				if (id_bit != cmp_id_bit)
 8001cca:	7a7a      	ldrb	r2, [r7, #9]
 8001ccc:	7a3b      	ldrb	r3, [r7, #8]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d002      	beq.n	8001cd8 <OneWire_Search+0x84>
				{
					search_direction = id_bit;  // Bit write value for search
 8001cd2:	7a7b      	ldrb	r3, [r7, #9]
 8001cd4:	72bb      	strb	r3, [r7, #10]
 8001cd6:	e026      	b.n	8001d26 <OneWire_Search+0xd2>
				}
				else // 00 - 2 devices
				{
					// Table 3. Search Path Direction
					if (id_bit_number < onewire->LastDiscrepancy)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	799b      	ldrb	r3, [r3, #6]
 8001cdc:	7bfa      	ldrb	r2, [r7, #15]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d20d      	bcs.n	8001cfe <OneWire_Search+0xaa>
					{
						search_direction = ((onewire->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8001ce2:	7b7b      	ldrb	r3, [r7, #13]
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	7a5a      	ldrb	r2, [r3, #9]
 8001cea:	7afb      	ldrb	r3, [r7, #11]
 8001cec:	4013      	ands	r3, r2
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	bf14      	ite	ne
 8001cf4:	2301      	movne	r3, #1
 8001cf6:	2300      	moveq	r3, #0
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	72bb      	strb	r3, [r7, #10]
 8001cfc:	e008      	b.n	8001d10 <OneWire_Search+0xbc>
					}
					else
					{
						// If bit is equal to last - pick 1
						// If not - then pick 0
						search_direction = (id_bit_number == onewire->LastDiscrepancy);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	799b      	ldrb	r3, [r3, #6]
 8001d02:	7bfa      	ldrb	r2, [r7, #15]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	bf0c      	ite	eq
 8001d08:	2301      	moveq	r3, #1
 8001d0a:	2300      	movne	r3, #0
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	72bb      	strb	r3, [r7, #10]
					}

					if (search_direction == 0) // If 0 was picked, write it to LastZero
 8001d10:	7abb      	ldrb	r3, [r7, #10]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d107      	bne.n	8001d26 <OneWire_Search+0xd2>
					{
						last_zero = id_bit_number;
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
 8001d18:	73bb      	strb	r3, [r7, #14]

						if (last_zero < 9) // Check for last discrepancy in family
 8001d1a:	7bbb      	ldrb	r3, [r7, #14]
 8001d1c:	2b08      	cmp	r3, #8
 8001d1e:	d802      	bhi.n	8001d26 <OneWire_Search+0xd2>
						{
							onewire->LastFamilyDiscrepancy = last_zero;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	7bba      	ldrb	r2, [r7, #14]
 8001d24:	71da      	strb	r2, [r3, #7]
						}
					}
				}

				if (search_direction == 1)
 8001d26:	7abb      	ldrb	r3, [r7, #10]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d10c      	bne.n	8001d46 <OneWire_Search+0xf2>
				{
					onewire->ROM_NO[rom_byte_number] |= rom_byte_mask; // Set the bit in the ROM byte rom_byte_number
 8001d2c:	7b7b      	ldrb	r3, [r7, #13]
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	4413      	add	r3, r2
 8001d32:	7a59      	ldrb	r1, [r3, #9]
 8001d34:	7b7b      	ldrb	r3, [r7, #13]
 8001d36:	7afa      	ldrb	r2, [r7, #11]
 8001d38:	430a      	orrs	r2, r1
 8001d3a:	b2d1      	uxtb	r1, r2
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	4413      	add	r3, r2
 8001d40:	460a      	mov	r2, r1
 8001d42:	725a      	strb	r2, [r3, #9]
 8001d44:	e010      	b.n	8001d68 <OneWire_Search+0x114>
				}
				else
				{
					onewire->ROM_NO[rom_byte_number] &= ~rom_byte_mask; // Clear the bit in the ROM byte rom_byte_number
 8001d46:	7b7b      	ldrb	r3, [r7, #13]
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	7a5b      	ldrb	r3, [r3, #9]
 8001d4e:	b25a      	sxtb	r2, r3
 8001d50:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001d54:	43db      	mvns	r3, r3
 8001d56:	b25b      	sxtb	r3, r3
 8001d58:	4013      	ands	r3, r2
 8001d5a:	b25a      	sxtb	r2, r3
 8001d5c:	7b7b      	ldrb	r3, [r7, #13]
 8001d5e:	b2d1      	uxtb	r1, r2
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	4413      	add	r3, r2
 8001d64:	460a      	mov	r2, r1
 8001d66:	725a      	strb	r2, [r3, #9]
				}
				
				OneWire_WriteBit(onewire, search_direction); // Search direction write bit
 8001d68:	7abb      	ldrb	r3, [r7, #10]
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f7ff feca 	bl	8001b06 <OneWire_WriteBit>

				id_bit_number++; // Next bit search - increase the id
 8001d72:	7bfb      	ldrb	r3, [r7, #15]
 8001d74:	3301      	adds	r3, #1
 8001d76:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1; // Shoft the mask for next bit
 8001d78:	7afb      	ldrb	r3, [r7, #11]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	72fb      	strb	r3, [r7, #11]

				if (rom_byte_mask == 0) // If the mask is 0, it says the whole byte is read
 8001d7e:	7afb      	ldrb	r3, [r7, #11]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d104      	bne.n	8001d8e <OneWire_Search+0x13a>
				{
					rom_byte_number++; // Next byte number
 8001d84:	7b7b      	ldrb	r3, [r7, #13]
 8001d86:	3301      	adds	r3, #1
 8001d88:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1; // Reset the mask - first bit
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while(rom_byte_number < 8);  // Read 8 bytes
 8001d8e:	7b7b      	ldrb	r3, [r7, #13]
 8001d90:	2b07      	cmp	r3, #7
 8001d92:	d98a      	bls.n	8001caa <OneWire_Search+0x56>

		if (!(id_bit_number < 65)) // If all read bits number is below 65 (8 bytes)
 8001d94:	7bfb      	ldrb	r3, [r7, #15]
 8001d96:	2b40      	cmp	r3, #64	@ 0x40
 8001d98:	d90b      	bls.n	8001db2 <OneWire_Search+0x15e>
		{
			onewire->LastDiscrepancy = last_zero;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	7bba      	ldrb	r2, [r7, #14]
 8001d9e:	719a      	strb	r2, [r3, #6]

			if (onewire->LastDiscrepancy == 0) // If last discrepancy is 0 - last device found
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	799b      	ldrb	r3, [r3, #6]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d102      	bne.n	8001dae <OneWire_Search+0x15a>
			{
				onewire->LastDeviceFlag = 1; // Set the flag
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1; // Searching successful
 8001dae:	2301      	movs	r3, #1
 8001db0:	733b      	strb	r3, [r7, #12]
		}
	}

	// If no device is found - reset search data and return 0
	if (!search_result || !onewire->ROM_NO[0])
 8001db2:	7b3b      	ldrb	r3, [r7, #12]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d003      	beq.n	8001dc0 <OneWire_Search+0x16c>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	7a5b      	ldrb	r3, [r3, #9]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d10a      	bne.n	8001dd6 <OneWire_Search+0x182>
	{
		onewire->LastDiscrepancy = 0;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	719a      	strb	r2, [r3, #6]
		onewire->LastDeviceFlag = 0;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	721a      	strb	r2, [r3, #8]
		onewire->LastFamilyDiscrepancy = 0;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8001dd6:	7b3b      	ldrb	r3, [r7, #12]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3710      	adds	r7, #16
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <OneWire_First>:

//
//	Return first device on 1-Wire bus
//
uint8_t OneWire_First(OneWire_t* onewire)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
	OneWire_ResetSearch(onewire);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ff21 	bl	8001c30 <OneWire_ResetSearch>

	return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8001dee:	21f0      	movs	r1, #240	@ 0xf0
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff ff2f 	bl	8001c54 <OneWire_Search>
 8001df6:	4603      	mov	r3, r0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <OneWire_Next>:

//
//	Return next device on 1-Wire bus
//
uint8_t OneWire_Next(OneWire_t* onewire)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8001e08:	21f0      	movs	r1, #240	@ 0xf0
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f7ff ff22 	bl	8001c54 <OneWire_Search>
 8001e10:	4603      	mov	r3, r0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <OneWire_SelectWithPointer>:

//
//	Select a device on bus by pointer to ROM address
//
void OneWire_SelectWithPointer(OneWire_t* onewire, uint8_t *ROM)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b084      	sub	sp, #16
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
 8001e22:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(onewire, ONEWIRE_CMD_MATCHROM); // Match ROM command
 8001e24:	2155      	movs	r1, #85	@ 0x55
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff fec3 	bl	8001bb2 <OneWire_WriteByte>
	
	for (i = 0; i < 8; i++)
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	73fb      	strb	r3, [r7, #15]
 8001e30:	e00a      	b.n	8001e48 <OneWire_SelectWithPointer+0x2e>
	{
		OneWire_WriteByte(onewire, *(ROM + i));
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	4413      	add	r3, r2
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff feb8 	bl	8001bb2 <OneWire_WriteByte>
	for (i = 0; i < 8; i++)
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
 8001e44:	3301      	adds	r3, #1
 8001e46:	73fb      	strb	r3, [r7, #15]
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
 8001e4a:	2b07      	cmp	r3, #7
 8001e4c:	d9f1      	bls.n	8001e32 <OneWire_SelectWithPointer+0x18>
	}	
}
 8001e4e:	bf00      	nop
 8001e50:	bf00      	nop
 8001e52:	3710      	adds	r7, #16
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <OneWire_GetFullROM>:

//
//	Get the ROM of found device
//
void OneWire_GetFullROM(OneWire_t* onewire, uint8_t *firstIndex)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8001e62:	2300      	movs	r3, #0
 8001e64:	73fb      	strb	r3, [r7, #15]
 8001e66:	e00a      	b.n	8001e7e <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = onewire->ROM_NO[i];
 8001e68:	7bfa      	ldrb	r2, [r7, #15]
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	6839      	ldr	r1, [r7, #0]
 8001e6e:	440b      	add	r3, r1
 8001e70:	6879      	ldr	r1, [r7, #4]
 8001e72:	440a      	add	r2, r1
 8001e74:	7a52      	ldrb	r2, [r2, #9]
 8001e76:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8001e78:	7bfb      	ldrb	r3, [r7, #15]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	73fb      	strb	r3, [r7, #15]
 8001e7e:	7bfb      	ldrb	r3, [r7, #15]
 8001e80:	2b07      	cmp	r3, #7
 8001e82:	d9f1      	bls.n	8001e68 <OneWire_GetFullROM+0x10>
	}
}
 8001e84:	bf00      	nop
 8001e86:	bf00      	nop
 8001e88:	3714      	adds	r7, #20
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr

08001e90 <OneWire_Init>:

//
//	1-Wire initialization
//
void OneWire_Init(OneWire_t* onewire, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER); // Start the delay timer
 8001e9e:	4811      	ldr	r0, [pc, #68]	@ (8001ee4 <OneWire_Init+0x54>)
 8001ea0:	f002 f950 	bl	8004144 <HAL_TIM_Base_Start>

	onewire->GPIOx = GPIOx; // Save 1-wire bus pin
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	68ba      	ldr	r2, [r7, #8]
 8001ea8:	601a      	str	r2, [r3, #0]
	onewire->GPIO_Pin = GPIO_Pin;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	88fa      	ldrh	r2, [r7, #6]
 8001eae:	809a      	strh	r2, [r3, #4]

	// 1-Wire bit bang initialization
	OneWire_BusOutputDirection(onewire);
 8001eb0:	68f8      	ldr	r0, [r7, #12]
 8001eb2:	f7ff fdca 	bl	8001a4a <OneWire_BusOutputDirection>
	OneWire_OutputHigh(onewire);
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f7ff fdf0 	bl	8001a9c <OneWire_OutputHigh>
	HAL_Delay(100);
 8001ebc:	2064      	movs	r0, #100	@ 0x64
 8001ebe:	f000 fad5 	bl	800246c <HAL_Delay>
	OneWire_OutputLow(onewire);
 8001ec2:	68f8      	ldr	r0, [r7, #12]
 8001ec4:	f7ff fdda 	bl	8001a7c <OneWire_OutputLow>
	HAL_Delay(100);
 8001ec8:	2064      	movs	r0, #100	@ 0x64
 8001eca:	f000 facf 	bl	800246c <HAL_Delay>
	OneWire_OutputHigh(onewire);
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	f7ff fde4 	bl	8001a9c <OneWire_OutputHigh>
	HAL_Delay(200);
 8001ed4:	20c8      	movs	r0, #200	@ 0xc8
 8001ed6:	f000 fac9 	bl	800246c <HAL_Delay>
}
 8001eda:	bf00      	nop
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	200002dc 	.word	0x200002dc

08001ee8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001eec:	4b17      	ldr	r3, [pc, #92]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001eee:	4a18      	ldr	r2, [pc, #96]	@ (8001f50 <MX_SPI1_Init+0x68>)
 8001ef0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ef2:	4b16      	ldr	r3, [pc, #88]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001ef4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ef8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001efa:	4b14      	ldr	r3, [pc, #80]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f00:	4b12      	ldr	r3, [pc, #72]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f06:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f12:	4b0e      	ldr	r3, [pc, #56]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001f14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f18:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001f1c:	2210      	movs	r2, #16
 8001f1e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f20:	4b0a      	ldr	r3, [pc, #40]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f26:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f2c:	4b07      	ldr	r3, [pc, #28]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f32:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001f34:	220a      	movs	r2, #10
 8001f36:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f38:	4804      	ldr	r0, [pc, #16]	@ (8001f4c <MX_SPI1_Init+0x64>)
 8001f3a:	f001 fa0d 	bl	8003358 <HAL_SPI_Init>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f44:	f7ff fd49 	bl	80019da <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f48:	bf00      	nop
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	20000280 	.word	0x20000280
 8001f50:	40013000 	.word	0x40013000

08001f54 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b088      	sub	sp, #32
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5c:	f107 0310 	add.w	r3, r7, #16
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a1f      	ldr	r2, [pc, #124]	@ (8001fec <HAL_SPI_MspInit+0x98>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d137      	bne.n	8001fe4 <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f74:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff0 <HAL_SPI_MspInit+0x9c>)
 8001f76:	699b      	ldr	r3, [r3, #24]
 8001f78:	4a1d      	ldr	r2, [pc, #116]	@ (8001ff0 <HAL_SPI_MspInit+0x9c>)
 8001f7a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f7e:	6193      	str	r3, [r2, #24]
 8001f80:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff0 <HAL_SPI_MspInit+0x9c>)
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8c:	4b18      	ldr	r3, [pc, #96]	@ (8001ff0 <HAL_SPI_MspInit+0x9c>)
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	4a17      	ldr	r2, [pc, #92]	@ (8001ff0 <HAL_SPI_MspInit+0x9c>)
 8001f92:	f043 0304 	orr.w	r3, r3, #4
 8001f96:	6193      	str	r3, [r2, #24]
 8001f98:	4b15      	ldr	r3, [pc, #84]	@ (8001ff0 <HAL_SPI_MspInit+0x9c>)
 8001f9a:	699b      	ldr	r3, [r3, #24]
 8001f9c:	f003 0304 	and.w	r3, r3, #4
 8001fa0:	60bb      	str	r3, [r7, #8]
 8001fa2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001fa4:	23a0      	movs	r3, #160	@ 0xa0
 8001fa6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fac:	2303      	movs	r3, #3
 8001fae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb0:	f107 0310 	add.w	r3, r7, #16
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	480f      	ldr	r0, [pc, #60]	@ (8001ff4 <HAL_SPI_MspInit+0xa0>)
 8001fb8:	f000 fc02 	bl	80027c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fbc:	2340      	movs	r3, #64	@ 0x40
 8001fbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc8:	f107 0310 	add.w	r3, r7, #16
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4809      	ldr	r0, [pc, #36]	@ (8001ff4 <HAL_SPI_MspInit+0xa0>)
 8001fd0:	f000 fbf6 	bl	80027c0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	2023      	movs	r0, #35	@ 0x23
 8001fda:	f000 fb42 	bl	8002662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001fde:	2023      	movs	r0, #35	@ 0x23
 8001fe0:	f000 fb5b 	bl	800269a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001fe4:	bf00      	nop
 8001fe6:	3720      	adds	r7, #32
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40013000 	.word	0x40013000
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	40010800 	.word	0x40010800

08001ff8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ffe:	4b15      	ldr	r3, [pc, #84]	@ (8002054 <HAL_MspInit+0x5c>)
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	4a14      	ldr	r2, [pc, #80]	@ (8002054 <HAL_MspInit+0x5c>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6193      	str	r3, [r2, #24]
 800200a:	4b12      	ldr	r3, [pc, #72]	@ (8002054 <HAL_MspInit+0x5c>)
 800200c:	699b      	ldr	r3, [r3, #24]
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002016:	4b0f      	ldr	r3, [pc, #60]	@ (8002054 <HAL_MspInit+0x5c>)
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	4a0e      	ldr	r2, [pc, #56]	@ (8002054 <HAL_MspInit+0x5c>)
 800201c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002020:	61d3      	str	r3, [r2, #28]
 8002022:	4b0c      	ldr	r3, [pc, #48]	@ (8002054 <HAL_MspInit+0x5c>)
 8002024:	69db      	ldr	r3, [r3, #28]
 8002026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800202a:	607b      	str	r3, [r7, #4]
 800202c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800202e:	4b0a      	ldr	r3, [pc, #40]	@ (8002058 <HAL_MspInit+0x60>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	4a04      	ldr	r2, [pc, #16]	@ (8002058 <HAL_MspInit+0x60>)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800204a:	bf00      	nop
 800204c:	3714      	adds	r7, #20
 800204e:	46bd      	mov	sp, r7
 8002050:	bc80      	pop	{r7}
 8002052:	4770      	bx	lr
 8002054:	40021000 	.word	0x40021000
 8002058:	40010000 	.word	0x40010000

0800205c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002060:	bf00      	nop
 8002062:	e7fd      	b.n	8002060 <NMI_Handler+0x4>

08002064 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002068:	bf00      	nop
 800206a:	e7fd      	b.n	8002068 <HardFault_Handler+0x4>

0800206c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002070:	bf00      	nop
 8002072:	e7fd      	b.n	8002070 <MemManage_Handler+0x4>

08002074 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002078:	bf00      	nop
 800207a:	e7fd      	b.n	8002078 <BusFault_Handler+0x4>

0800207c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002080:	bf00      	nop
 8002082:	e7fd      	b.n	8002080 <UsageFault_Handler+0x4>

08002084 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002094:	bf00      	nop
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr

0800209c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr

080020a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ac:	f000 f9c2 	bl	8002434 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80020b8:	2001      	movs	r0, #1
 80020ba:	f000 fd4d 	bl	8002b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}
	...

080020c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80020c8:	4802      	ldr	r0, [pc, #8]	@ (80020d4 <TIM2_IRQHandler+0x10>)
 80020ca:	f002 f885 	bl	80041d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	200002dc 	.word	0x200002dc

080020d8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80020dc:	4802      	ldr	r0, [pc, #8]	@ (80020e8 <SPI1_IRQHandler+0x10>)
 80020de:	f001 fdc5 	bl	8003c6c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000280 	.word	0x20000280

080020ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return 1;
 80020f0:	2301      	movs	r3, #1
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr

080020fa <_kill>:

int _kill(int pid, int sig)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b082      	sub	sp, #8
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002104:	f003 fa22 	bl	800554c <__errno>
 8002108:	4603      	mov	r3, r0
 800210a:	2216      	movs	r2, #22
 800210c:	601a      	str	r2, [r3, #0]
  return -1;
 800210e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002112:	4618      	mov	r0, r3
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <_exit>:

void _exit (int status)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b082      	sub	sp, #8
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002122:	f04f 31ff 	mov.w	r1, #4294967295
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f7ff ffe7 	bl	80020fa <_kill>
  while (1) {}    /* Make sure we hang here */
 800212c:	bf00      	nop
 800212e:	e7fd      	b.n	800212c <_exit+0x12>

08002130 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800213c:	2300      	movs	r3, #0
 800213e:	617b      	str	r3, [r7, #20]
 8002140:	e00a      	b.n	8002158 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002142:	f3af 8000 	nop.w
 8002146:	4601      	mov	r1, r0
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	1c5a      	adds	r2, r3, #1
 800214c:	60ba      	str	r2, [r7, #8]
 800214e:	b2ca      	uxtb	r2, r1
 8002150:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	3301      	adds	r3, #1
 8002156:	617b      	str	r3, [r7, #20]
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	429a      	cmp	r2, r3
 800215e:	dbf0      	blt.n	8002142 <_read+0x12>
  }

  return len;
 8002160:	687b      	ldr	r3, [r7, #4]
}
 8002162:	4618      	mov	r0, r3
 8002164:	3718      	adds	r7, #24
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b086      	sub	sp, #24
 800216e:	af00      	add	r7, sp, #0
 8002170:	60f8      	str	r0, [r7, #12]
 8002172:	60b9      	str	r1, [r7, #8]
 8002174:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002176:	2300      	movs	r3, #0
 8002178:	617b      	str	r3, [r7, #20]
 800217a:	e009      	b.n	8002190 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	1c5a      	adds	r2, r3, #1
 8002180:	60ba      	str	r2, [r7, #8]
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	4618      	mov	r0, r3
 8002186:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	3301      	adds	r3, #1
 800218e:	617b      	str	r3, [r7, #20]
 8002190:	697a      	ldr	r2, [r7, #20]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	429a      	cmp	r2, r3
 8002196:	dbf1      	blt.n	800217c <_write+0x12>
  }
  return len;
 8002198:	687b      	ldr	r3, [r7, #4]
}
 800219a:	4618      	mov	r0, r3
 800219c:	3718      	adds	r7, #24
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <_close>:

int _close(int file)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bc80      	pop	{r7}
 80021b6:	4770      	bx	lr

080021b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021c8:	605a      	str	r2, [r3, #4]
  return 0;
 80021ca:	2300      	movs	r3, #0
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bc80      	pop	{r7}
 80021d4:	4770      	bx	lr

080021d6 <_isatty>:

int _isatty(int file)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021de:	2301      	movs	r3, #1
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr

080021ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021ea:	b480      	push	{r7}
 80021ec:	b085      	sub	sp, #20
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	60f8      	str	r0, [r7, #12]
 80021f2:	60b9      	str	r1, [r7, #8]
 80021f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021f6:	2300      	movs	r3, #0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bc80      	pop	{r7}
 8002200:	4770      	bx	lr
	...

08002204 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800220c:	4a14      	ldr	r2, [pc, #80]	@ (8002260 <_sbrk+0x5c>)
 800220e:	4b15      	ldr	r3, [pc, #84]	@ (8002264 <_sbrk+0x60>)
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002218:	4b13      	ldr	r3, [pc, #76]	@ (8002268 <_sbrk+0x64>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d102      	bne.n	8002226 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002220:	4b11      	ldr	r3, [pc, #68]	@ (8002268 <_sbrk+0x64>)
 8002222:	4a12      	ldr	r2, [pc, #72]	@ (800226c <_sbrk+0x68>)
 8002224:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002226:	4b10      	ldr	r3, [pc, #64]	@ (8002268 <_sbrk+0x64>)
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4413      	add	r3, r2
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	429a      	cmp	r2, r3
 8002232:	d207      	bcs.n	8002244 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002234:	f003 f98a 	bl	800554c <__errno>
 8002238:	4603      	mov	r3, r0
 800223a:	220c      	movs	r2, #12
 800223c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800223e:	f04f 33ff 	mov.w	r3, #4294967295
 8002242:	e009      	b.n	8002258 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002244:	4b08      	ldr	r3, [pc, #32]	@ (8002268 <_sbrk+0x64>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800224a:	4b07      	ldr	r3, [pc, #28]	@ (8002268 <_sbrk+0x64>)
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	4a05      	ldr	r2, [pc, #20]	@ (8002268 <_sbrk+0x64>)
 8002254:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002256:	68fb      	ldr	r3, [r7, #12]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3718      	adds	r7, #24
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	20005000 	.word	0x20005000
 8002264:	00000400 	.word	0x00000400
 8002268:	200002d8 	.word	0x200002d8
 800226c:	200004e0 	.word	0x200004e0

08002270 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002282:	f107 0308 	add.w	r3, r7, #8
 8002286:	2200      	movs	r2, #0
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	605a      	str	r2, [r3, #4]
 800228c:	609a      	str	r2, [r3, #8]
 800228e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002290:	463b      	mov	r3, r7
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002298:	4b1d      	ldr	r3, [pc, #116]	@ (8002310 <MX_TIM2_Init+0x94>)
 800229a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800229e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80022a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002310 <MX_TIM2_Init+0x94>)
 80022a2:	2247      	movs	r2, #71	@ 0x47
 80022a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002310 <MX_TIM2_Init+0x94>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80022ac:	4b18      	ldr	r3, [pc, #96]	@ (8002310 <MX_TIM2_Init+0x94>)
 80022ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022b4:	4b16      	ldr	r3, [pc, #88]	@ (8002310 <MX_TIM2_Init+0x94>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022ba:	4b15      	ldr	r3, [pc, #84]	@ (8002310 <MX_TIM2_Init+0x94>)
 80022bc:	2280      	movs	r2, #128	@ 0x80
 80022be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022c0:	4813      	ldr	r0, [pc, #76]	@ (8002310 <MX_TIM2_Init+0x94>)
 80022c2:	f001 fee3 	bl	800408c <HAL_TIM_Base_Init>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80022cc:	f7ff fb85 	bl	80019da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022d6:	f107 0308 	add.w	r3, r7, #8
 80022da:	4619      	mov	r1, r3
 80022dc:	480c      	ldr	r0, [pc, #48]	@ (8002310 <MX_TIM2_Init+0x94>)
 80022de:	f002 f88b 	bl	80043f8 <HAL_TIM_ConfigClockSource>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80022e8:	f7ff fb77 	bl	80019da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022ec:	2300      	movs	r3, #0
 80022ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022f0:	2300      	movs	r3, #0
 80022f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022f4:	463b      	mov	r3, r7
 80022f6:	4619      	mov	r1, r3
 80022f8:	4805      	ldr	r0, [pc, #20]	@ (8002310 <MX_TIM2_Init+0x94>)
 80022fa:	f002 fafb 	bl	80048f4 <HAL_TIMEx_MasterConfigSynchronization>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002304:	f7ff fb69 	bl	80019da <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002308:	bf00      	nop
 800230a:	3718      	adds	r7, #24
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	200002dc 	.word	0x200002dc

08002314 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002324:	d113      	bne.n	800234e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002326:	4b0c      	ldr	r3, [pc, #48]	@ (8002358 <HAL_TIM_Base_MspInit+0x44>)
 8002328:	69db      	ldr	r3, [r3, #28]
 800232a:	4a0b      	ldr	r2, [pc, #44]	@ (8002358 <HAL_TIM_Base_MspInit+0x44>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	61d3      	str	r3, [r2, #28]
 8002332:	4b09      	ldr	r3, [pc, #36]	@ (8002358 <HAL_TIM_Base_MspInit+0x44>)
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800233e:	2200      	movs	r2, #0
 8002340:	2100      	movs	r1, #0
 8002342:	201c      	movs	r0, #28
 8002344:	f000 f98d 	bl	8002662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002348:	201c      	movs	r0, #28
 800234a:	f000 f9a6 	bl	800269a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800234e:	bf00      	nop
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40021000 	.word	0x40021000

0800235c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800235c:	f7ff ff88 	bl	8002270 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002360:	480b      	ldr	r0, [pc, #44]	@ (8002390 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002362:	490c      	ldr	r1, [pc, #48]	@ (8002394 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002364:	4a0c      	ldr	r2, [pc, #48]	@ (8002398 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002366:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002368:	e002      	b.n	8002370 <LoopCopyDataInit>

0800236a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800236a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800236c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800236e:	3304      	adds	r3, #4

08002370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002374:	d3f9      	bcc.n	800236a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002376:	4a09      	ldr	r2, [pc, #36]	@ (800239c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002378:	4c09      	ldr	r4, [pc, #36]	@ (80023a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800237a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800237c:	e001      	b.n	8002382 <LoopFillZerobss>

0800237e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800237e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002380:	3204      	adds	r2, #4

08002382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002384:	d3fb      	bcc.n	800237e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002386:	f003 f8e7 	bl	8005558 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800238a:	f7ff fa69 	bl	8001860 <main>
  bx lr
 800238e:	4770      	bx	lr
  ldr r0, =_sdata
 8002390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002394:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002398:	080076c4 	.word	0x080076c4
  ldr r2, =_sbss
 800239c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80023a0:	200004e0 	.word	0x200004e0

080023a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023a4:	e7fe      	b.n	80023a4 <ADC1_2_IRQHandler>
	...

080023a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023ac:	4b08      	ldr	r3, [pc, #32]	@ (80023d0 <HAL_Init+0x28>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a07      	ldr	r2, [pc, #28]	@ (80023d0 <HAL_Init+0x28>)
 80023b2:	f043 0310 	orr.w	r3, r3, #16
 80023b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023b8:	2003      	movs	r0, #3
 80023ba:	f000 f947 	bl	800264c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023be:	200f      	movs	r0, #15
 80023c0:	f000 f808 	bl	80023d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023c4:	f7ff fe18 	bl	8001ff8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	40022000 	.word	0x40022000

080023d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023dc:	4b12      	ldr	r3, [pc, #72]	@ (8002428 <HAL_InitTick+0x54>)
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	4b12      	ldr	r3, [pc, #72]	@ (800242c <HAL_InitTick+0x58>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	4619      	mov	r1, r3
 80023e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80023ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f2:	4618      	mov	r0, r3
 80023f4:	f000 f95f 	bl	80026b6 <HAL_SYSTICK_Config>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e00e      	b.n	8002420 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2b0f      	cmp	r3, #15
 8002406:	d80a      	bhi.n	800241e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002408:	2200      	movs	r2, #0
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	f04f 30ff 	mov.w	r0, #4294967295
 8002410:	f000 f927 	bl	8002662 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002414:	4a06      	ldr	r2, [pc, #24]	@ (8002430 <HAL_InitTick+0x5c>)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800241a:	2300      	movs	r3, #0
 800241c:	e000      	b.n	8002420 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
}
 8002420:	4618      	mov	r0, r3
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	20000008 	.word	0x20000008
 800242c:	20000010 	.word	0x20000010
 8002430:	2000000c 	.word	0x2000000c

08002434 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002438:	4b05      	ldr	r3, [pc, #20]	@ (8002450 <HAL_IncTick+0x1c>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	461a      	mov	r2, r3
 800243e:	4b05      	ldr	r3, [pc, #20]	@ (8002454 <HAL_IncTick+0x20>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4413      	add	r3, r2
 8002444:	4a03      	ldr	r2, [pc, #12]	@ (8002454 <HAL_IncTick+0x20>)
 8002446:	6013      	str	r3, [r2, #0]
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr
 8002450:	20000010 	.word	0x20000010
 8002454:	20000390 	.word	0x20000390

08002458 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return uwTick;
 800245c:	4b02      	ldr	r3, [pc, #8]	@ (8002468 <HAL_GetTick+0x10>)
 800245e:	681b      	ldr	r3, [r3, #0]
}
 8002460:	4618      	mov	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr
 8002468:	20000390 	.word	0x20000390

0800246c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002474:	f7ff fff0 	bl	8002458 <HAL_GetTick>
 8002478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002484:	d005      	beq.n	8002492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002486:	4b0a      	ldr	r3, [pc, #40]	@ (80024b0 <HAL_Delay+0x44>)
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4413      	add	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002492:	bf00      	nop
 8002494:	f7ff ffe0 	bl	8002458 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d8f7      	bhi.n	8002494 <HAL_Delay+0x28>
  {
  }
}
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	20000010 	.word	0x20000010

080024b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f003 0307 	and.w	r3, r3, #7
 80024c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024c4:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <__NVIC_SetPriorityGrouping+0x44>)
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ca:	68ba      	ldr	r2, [r7, #8]
 80024cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024d0:	4013      	ands	r3, r2
 80024d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024e6:	4a04      	ldr	r2, [pc, #16]	@ (80024f8 <__NVIC_SetPriorityGrouping+0x44>)
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	60d3      	str	r3, [r2, #12]
}
 80024ec:	bf00      	nop
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002500:	4b04      	ldr	r3, [pc, #16]	@ (8002514 <__NVIC_GetPriorityGrouping+0x18>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	0a1b      	lsrs	r3, r3, #8
 8002506:	f003 0307 	and.w	r3, r3, #7
}
 800250a:	4618      	mov	r0, r3
 800250c:	46bd      	mov	sp, r7
 800250e:	bc80      	pop	{r7}
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	e000ed00 	.word	0xe000ed00

08002518 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002526:	2b00      	cmp	r3, #0
 8002528:	db0b      	blt.n	8002542 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	f003 021f 	and.w	r2, r3, #31
 8002530:	4906      	ldr	r1, [pc, #24]	@ (800254c <__NVIC_EnableIRQ+0x34>)
 8002532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002536:	095b      	lsrs	r3, r3, #5
 8002538:	2001      	movs	r0, #1
 800253a:	fa00 f202 	lsl.w	r2, r0, r2
 800253e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr
 800254c:	e000e100 	.word	0xe000e100

08002550 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	6039      	str	r1, [r7, #0]
 800255a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800255c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002560:	2b00      	cmp	r3, #0
 8002562:	db0a      	blt.n	800257a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	b2da      	uxtb	r2, r3
 8002568:	490c      	ldr	r1, [pc, #48]	@ (800259c <__NVIC_SetPriority+0x4c>)
 800256a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256e:	0112      	lsls	r2, r2, #4
 8002570:	b2d2      	uxtb	r2, r2
 8002572:	440b      	add	r3, r1
 8002574:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002578:	e00a      	b.n	8002590 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	b2da      	uxtb	r2, r3
 800257e:	4908      	ldr	r1, [pc, #32]	@ (80025a0 <__NVIC_SetPriority+0x50>)
 8002580:	79fb      	ldrb	r3, [r7, #7]
 8002582:	f003 030f 	and.w	r3, r3, #15
 8002586:	3b04      	subs	r3, #4
 8002588:	0112      	lsls	r2, r2, #4
 800258a:	b2d2      	uxtb	r2, r2
 800258c:	440b      	add	r3, r1
 800258e:	761a      	strb	r2, [r3, #24]
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	bc80      	pop	{r7}
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	e000e100 	.word	0xe000e100
 80025a0:	e000ed00 	.word	0xe000ed00

080025a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b089      	sub	sp, #36	@ 0x24
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	f1c3 0307 	rsb	r3, r3, #7
 80025be:	2b04      	cmp	r3, #4
 80025c0:	bf28      	it	cs
 80025c2:	2304      	movcs	r3, #4
 80025c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	3304      	adds	r3, #4
 80025ca:	2b06      	cmp	r3, #6
 80025cc:	d902      	bls.n	80025d4 <NVIC_EncodePriority+0x30>
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	3b03      	subs	r3, #3
 80025d2:	e000      	b.n	80025d6 <NVIC_EncodePriority+0x32>
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d8:	f04f 32ff 	mov.w	r2, #4294967295
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	43da      	mvns	r2, r3
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	401a      	ands	r2, r3
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025ec:	f04f 31ff 	mov.w	r1, #4294967295
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	fa01 f303 	lsl.w	r3, r1, r3
 80025f6:	43d9      	mvns	r1, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025fc:	4313      	orrs	r3, r2
         );
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3724      	adds	r7, #36	@ 0x24
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr

08002608 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	3b01      	subs	r3, #1
 8002614:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002618:	d301      	bcc.n	800261e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800261a:	2301      	movs	r3, #1
 800261c:	e00f      	b.n	800263e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800261e:	4a0a      	ldr	r2, [pc, #40]	@ (8002648 <SysTick_Config+0x40>)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	3b01      	subs	r3, #1
 8002624:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002626:	210f      	movs	r1, #15
 8002628:	f04f 30ff 	mov.w	r0, #4294967295
 800262c:	f7ff ff90 	bl	8002550 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002630:	4b05      	ldr	r3, [pc, #20]	@ (8002648 <SysTick_Config+0x40>)
 8002632:	2200      	movs	r2, #0
 8002634:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002636:	4b04      	ldr	r3, [pc, #16]	@ (8002648 <SysTick_Config+0x40>)
 8002638:	2207      	movs	r2, #7
 800263a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	e000e010 	.word	0xe000e010

0800264c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f7ff ff2d 	bl	80024b4 <__NVIC_SetPriorityGrouping>
}
 800265a:	bf00      	nop
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002662:	b580      	push	{r7, lr}
 8002664:	b086      	sub	sp, #24
 8002666:	af00      	add	r7, sp, #0
 8002668:	4603      	mov	r3, r0
 800266a:	60b9      	str	r1, [r7, #8]
 800266c:	607a      	str	r2, [r7, #4]
 800266e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002674:	f7ff ff42 	bl	80024fc <__NVIC_GetPriorityGrouping>
 8002678:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	68b9      	ldr	r1, [r7, #8]
 800267e:	6978      	ldr	r0, [r7, #20]
 8002680:	f7ff ff90 	bl	80025a4 <NVIC_EncodePriority>
 8002684:	4602      	mov	r2, r0
 8002686:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800268a:	4611      	mov	r1, r2
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff ff5f 	bl	8002550 <__NVIC_SetPriority>
}
 8002692:	bf00      	nop
 8002694:	3718      	adds	r7, #24
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b082      	sub	sp, #8
 800269e:	af00      	add	r7, sp, #0
 80026a0:	4603      	mov	r3, r0
 80026a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff ff35 	bl	8002518 <__NVIC_EnableIRQ>
}
 80026ae:	bf00      	nop
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b082      	sub	sp, #8
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f7ff ffa2 	bl	8002608 <SysTick_Config>
 80026c4:	4603      	mov	r3, r0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026d8:	2300      	movs	r3, #0
 80026da:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d005      	beq.n	80026f4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2204      	movs	r2, #4
 80026ec:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	73fb      	strb	r3, [r7, #15]
 80026f2:	e051      	b.n	8002798 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 020e 	bic.w	r2, r2, #14
 8002702:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0201 	bic.w	r2, r2, #1
 8002712:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a22      	ldr	r2, [pc, #136]	@ (80027a4 <HAL_DMA_Abort_IT+0xd4>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d029      	beq.n	8002772 <HAL_DMA_Abort_IT+0xa2>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a21      	ldr	r2, [pc, #132]	@ (80027a8 <HAL_DMA_Abort_IT+0xd8>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d022      	beq.n	800276e <HAL_DMA_Abort_IT+0x9e>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a1f      	ldr	r2, [pc, #124]	@ (80027ac <HAL_DMA_Abort_IT+0xdc>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d01a      	beq.n	8002768 <HAL_DMA_Abort_IT+0x98>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a1e      	ldr	r2, [pc, #120]	@ (80027b0 <HAL_DMA_Abort_IT+0xe0>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d012      	beq.n	8002762 <HAL_DMA_Abort_IT+0x92>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a1c      	ldr	r2, [pc, #112]	@ (80027b4 <HAL_DMA_Abort_IT+0xe4>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d00a      	beq.n	800275c <HAL_DMA_Abort_IT+0x8c>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a1b      	ldr	r2, [pc, #108]	@ (80027b8 <HAL_DMA_Abort_IT+0xe8>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d102      	bne.n	8002756 <HAL_DMA_Abort_IT+0x86>
 8002750:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002754:	e00e      	b.n	8002774 <HAL_DMA_Abort_IT+0xa4>
 8002756:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800275a:	e00b      	b.n	8002774 <HAL_DMA_Abort_IT+0xa4>
 800275c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002760:	e008      	b.n	8002774 <HAL_DMA_Abort_IT+0xa4>
 8002762:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002766:	e005      	b.n	8002774 <HAL_DMA_Abort_IT+0xa4>
 8002768:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800276c:	e002      	b.n	8002774 <HAL_DMA_Abort_IT+0xa4>
 800276e:	2310      	movs	r3, #16
 8002770:	e000      	b.n	8002774 <HAL_DMA_Abort_IT+0xa4>
 8002772:	2301      	movs	r3, #1
 8002774:	4a11      	ldr	r2, [pc, #68]	@ (80027bc <HAL_DMA_Abort_IT+0xec>)
 8002776:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	4798      	blx	r3
    } 
  }
  return status;
 8002798:	7bfb      	ldrb	r3, [r7, #15]
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40020008 	.word	0x40020008
 80027a8:	4002001c 	.word	0x4002001c
 80027ac:	40020030 	.word	0x40020030
 80027b0:	40020044 	.word	0x40020044
 80027b4:	40020058 	.word	0x40020058
 80027b8:	4002006c 	.word	0x4002006c
 80027bc:	40020000 	.word	0x40020000

080027c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b08b      	sub	sp, #44	@ 0x2c
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027ca:	2300      	movs	r3, #0
 80027cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80027ce:	2300      	movs	r3, #0
 80027d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027d2:	e169      	b.n	8002aa8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027d4:	2201      	movs	r2, #1
 80027d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	69fa      	ldr	r2, [r7, #28]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	f040 8158 	bne.w	8002aa2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	4a9a      	ldr	r2, [pc, #616]	@ (8002a60 <HAL_GPIO_Init+0x2a0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d05e      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
 80027fc:	4a98      	ldr	r2, [pc, #608]	@ (8002a60 <HAL_GPIO_Init+0x2a0>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d875      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 8002802:	4a98      	ldr	r2, [pc, #608]	@ (8002a64 <HAL_GPIO_Init+0x2a4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d058      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
 8002808:	4a96      	ldr	r2, [pc, #600]	@ (8002a64 <HAL_GPIO_Init+0x2a4>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d86f      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 800280e:	4a96      	ldr	r2, [pc, #600]	@ (8002a68 <HAL_GPIO_Init+0x2a8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d052      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
 8002814:	4a94      	ldr	r2, [pc, #592]	@ (8002a68 <HAL_GPIO_Init+0x2a8>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d869      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 800281a:	4a94      	ldr	r2, [pc, #592]	@ (8002a6c <HAL_GPIO_Init+0x2ac>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d04c      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
 8002820:	4a92      	ldr	r2, [pc, #584]	@ (8002a6c <HAL_GPIO_Init+0x2ac>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d863      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 8002826:	4a92      	ldr	r2, [pc, #584]	@ (8002a70 <HAL_GPIO_Init+0x2b0>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d046      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
 800282c:	4a90      	ldr	r2, [pc, #576]	@ (8002a70 <HAL_GPIO_Init+0x2b0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d85d      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 8002832:	2b12      	cmp	r3, #18
 8002834:	d82a      	bhi.n	800288c <HAL_GPIO_Init+0xcc>
 8002836:	2b12      	cmp	r3, #18
 8002838:	d859      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 800283a:	a201      	add	r2, pc, #4	@ (adr r2, 8002840 <HAL_GPIO_Init+0x80>)
 800283c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002840:	080028bb 	.word	0x080028bb
 8002844:	08002895 	.word	0x08002895
 8002848:	080028a7 	.word	0x080028a7
 800284c:	080028e9 	.word	0x080028e9
 8002850:	080028ef 	.word	0x080028ef
 8002854:	080028ef 	.word	0x080028ef
 8002858:	080028ef 	.word	0x080028ef
 800285c:	080028ef 	.word	0x080028ef
 8002860:	080028ef 	.word	0x080028ef
 8002864:	080028ef 	.word	0x080028ef
 8002868:	080028ef 	.word	0x080028ef
 800286c:	080028ef 	.word	0x080028ef
 8002870:	080028ef 	.word	0x080028ef
 8002874:	080028ef 	.word	0x080028ef
 8002878:	080028ef 	.word	0x080028ef
 800287c:	080028ef 	.word	0x080028ef
 8002880:	080028ef 	.word	0x080028ef
 8002884:	0800289d 	.word	0x0800289d
 8002888:	080028b1 	.word	0x080028b1
 800288c:	4a79      	ldr	r2, [pc, #484]	@ (8002a74 <HAL_GPIO_Init+0x2b4>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d013      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002892:	e02c      	b.n	80028ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	623b      	str	r3, [r7, #32]
          break;
 800289a:	e029      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	3304      	adds	r3, #4
 80028a2:	623b      	str	r3, [r7, #32]
          break;
 80028a4:	e024      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	3308      	adds	r3, #8
 80028ac:	623b      	str	r3, [r7, #32]
          break;
 80028ae:	e01f      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	330c      	adds	r3, #12
 80028b6:	623b      	str	r3, [r7, #32]
          break;
 80028b8:	e01a      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d102      	bne.n	80028c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028c2:	2304      	movs	r3, #4
 80028c4:	623b      	str	r3, [r7, #32]
          break;
 80028c6:	e013      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d105      	bne.n	80028dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028d0:	2308      	movs	r3, #8
 80028d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	69fa      	ldr	r2, [r7, #28]
 80028d8:	611a      	str	r2, [r3, #16]
          break;
 80028da:	e009      	b.n	80028f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028dc:	2308      	movs	r3, #8
 80028de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	69fa      	ldr	r2, [r7, #28]
 80028e4:	615a      	str	r2, [r3, #20]
          break;
 80028e6:	e003      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028e8:	2300      	movs	r3, #0
 80028ea:	623b      	str	r3, [r7, #32]
          break;
 80028ec:	e000      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          break;
 80028ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	2bff      	cmp	r3, #255	@ 0xff
 80028f4:	d801      	bhi.n	80028fa <HAL_GPIO_Init+0x13a>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	e001      	b.n	80028fe <HAL_GPIO_Init+0x13e>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	3304      	adds	r3, #4
 80028fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	2bff      	cmp	r3, #255	@ 0xff
 8002904:	d802      	bhi.n	800290c <HAL_GPIO_Init+0x14c>
 8002906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	e002      	b.n	8002912 <HAL_GPIO_Init+0x152>
 800290c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290e:	3b08      	subs	r3, #8
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	210f      	movs	r1, #15
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	fa01 f303 	lsl.w	r3, r1, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	401a      	ands	r2, r3
 8002924:	6a39      	ldr	r1, [r7, #32]
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	fa01 f303 	lsl.w	r3, r1, r3
 800292c:	431a      	orrs	r2, r3
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 80b1 	beq.w	8002aa2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002940:	4b4d      	ldr	r3, [pc, #308]	@ (8002a78 <HAL_GPIO_Init+0x2b8>)
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	4a4c      	ldr	r2, [pc, #304]	@ (8002a78 <HAL_GPIO_Init+0x2b8>)
 8002946:	f043 0301 	orr.w	r3, r3, #1
 800294a:	6193      	str	r3, [r2, #24]
 800294c:	4b4a      	ldr	r3, [pc, #296]	@ (8002a78 <HAL_GPIO_Init+0x2b8>)
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002958:	4a48      	ldr	r2, [pc, #288]	@ (8002a7c <HAL_GPIO_Init+0x2bc>)
 800295a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295c:	089b      	lsrs	r3, r3, #2
 800295e:	3302      	adds	r3, #2
 8002960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002964:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002968:	f003 0303 	and.w	r3, r3, #3
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	220f      	movs	r2, #15
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	43db      	mvns	r3, r3
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	4013      	ands	r3, r2
 800297a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a40      	ldr	r2, [pc, #256]	@ (8002a80 <HAL_GPIO_Init+0x2c0>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d013      	beq.n	80029ac <HAL_GPIO_Init+0x1ec>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a3f      	ldr	r2, [pc, #252]	@ (8002a84 <HAL_GPIO_Init+0x2c4>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d00d      	beq.n	80029a8 <HAL_GPIO_Init+0x1e8>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a3e      	ldr	r2, [pc, #248]	@ (8002a88 <HAL_GPIO_Init+0x2c8>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d007      	beq.n	80029a4 <HAL_GPIO_Init+0x1e4>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a3d      	ldr	r2, [pc, #244]	@ (8002a8c <HAL_GPIO_Init+0x2cc>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d101      	bne.n	80029a0 <HAL_GPIO_Init+0x1e0>
 800299c:	2303      	movs	r3, #3
 800299e:	e006      	b.n	80029ae <HAL_GPIO_Init+0x1ee>
 80029a0:	2304      	movs	r3, #4
 80029a2:	e004      	b.n	80029ae <HAL_GPIO_Init+0x1ee>
 80029a4:	2302      	movs	r3, #2
 80029a6:	e002      	b.n	80029ae <HAL_GPIO_Init+0x1ee>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <HAL_GPIO_Init+0x1ee>
 80029ac:	2300      	movs	r3, #0
 80029ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029b0:	f002 0203 	and.w	r2, r2, #3
 80029b4:	0092      	lsls	r2, r2, #2
 80029b6:	4093      	lsls	r3, r2
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029be:	492f      	ldr	r1, [pc, #188]	@ (8002a7c <HAL_GPIO_Init+0x2bc>)
 80029c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c2:	089b      	lsrs	r3, r3, #2
 80029c4:	3302      	adds	r3, #2
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d006      	beq.n	80029e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	492c      	ldr	r1, [pc, #176]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	608b      	str	r3, [r1, #8]
 80029e4:	e006      	b.n	80029f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 80029e8:	689a      	ldr	r2, [r3, #8]
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	43db      	mvns	r3, r3
 80029ee:	4928      	ldr	r1, [pc, #160]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 80029f0:	4013      	ands	r3, r2
 80029f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d006      	beq.n	8002a0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a00:	4b23      	ldr	r3, [pc, #140]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a02:	68da      	ldr	r2, [r3, #12]
 8002a04:	4922      	ldr	r1, [pc, #136]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	60cb      	str	r3, [r1, #12]
 8002a0c:	e006      	b.n	8002a1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a0e:	4b20      	ldr	r3, [pc, #128]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	43db      	mvns	r3, r3
 8002a16:	491e      	ldr	r1, [pc, #120]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d006      	beq.n	8002a36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a28:	4b19      	ldr	r3, [pc, #100]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	4918      	ldr	r1, [pc, #96]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	604b      	str	r3, [r1, #4]
 8002a34:	e006      	b.n	8002a44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a36:	4b16      	ldr	r3, [pc, #88]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	4914      	ldr	r1, [pc, #80]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a40:	4013      	ands	r3, r2
 8002a42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d021      	beq.n	8002a94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a50:	4b0f      	ldr	r3, [pc, #60]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	490e      	ldr	r1, [pc, #56]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	600b      	str	r3, [r1, #0]
 8002a5c:	e021      	b.n	8002aa2 <HAL_GPIO_Init+0x2e2>
 8002a5e:	bf00      	nop
 8002a60:	10320000 	.word	0x10320000
 8002a64:	10310000 	.word	0x10310000
 8002a68:	10220000 	.word	0x10220000
 8002a6c:	10210000 	.word	0x10210000
 8002a70:	10120000 	.word	0x10120000
 8002a74:	10110000 	.word	0x10110000
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	40010000 	.word	0x40010000
 8002a80:	40010800 	.word	0x40010800
 8002a84:	40010c00 	.word	0x40010c00
 8002a88:	40011000 	.word	0x40011000
 8002a8c:	40011400 	.word	0x40011400
 8002a90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a94:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac4 <HAL_GPIO_Init+0x304>)
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	4909      	ldr	r1, [pc, #36]	@ (8002ac4 <HAL_GPIO_Init+0x304>)
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aae:	fa22 f303 	lsr.w	r3, r2, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f47f ae8e 	bne.w	80027d4 <HAL_GPIO_Init+0x14>
  }
}
 8002ab8:	bf00      	nop
 8002aba:	bf00      	nop
 8002abc:	372c      	adds	r7, #44	@ 0x2c
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr
 8002ac4:	40010400 	.word	0x40010400

08002ac8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	887b      	ldrh	r3, [r7, #2]
 8002ada:	4013      	ands	r3, r2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d002      	beq.n	8002ae6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	73fb      	strb	r3, [r7, #15]
 8002ae4:	e001      	b.n	8002aea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr

08002af6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
 8002afe:	460b      	mov	r3, r1
 8002b00:	807b      	strh	r3, [r7, #2]
 8002b02:	4613      	mov	r3, r2
 8002b04:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b06:	787b      	ldrb	r3, [r7, #1]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d003      	beq.n	8002b14 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b0c:	887a      	ldrh	r2, [r7, #2]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002b12:	e003      	b.n	8002b1c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002b14:	887b      	ldrh	r3, [r7, #2]
 8002b16:	041a      	lsls	r2, r3, #16
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	611a      	str	r2, [r3, #16]
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bc80      	pop	{r7}
 8002b24:	4770      	bx	lr

08002b26 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b26:	b480      	push	{r7}
 8002b28:	b085      	sub	sp, #20
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b38:	887a      	ldrh	r2, [r7, #2]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	041a      	lsls	r2, r3, #16
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	43d9      	mvns	r1, r3
 8002b44:	887b      	ldrh	r3, [r7, #2]
 8002b46:	400b      	ands	r3, r1
 8002b48:	431a      	orrs	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	611a      	str	r2, [r3, #16]
}
 8002b4e:	bf00      	nop
 8002b50:	3714      	adds	r7, #20
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002b62:	4b08      	ldr	r3, [pc, #32]	@ (8002b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b64:	695a      	ldr	r2, [r3, #20]
 8002b66:	88fb      	ldrh	r3, [r7, #6]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d006      	beq.n	8002b7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b6e:	4a05      	ldr	r2, [pc, #20]	@ (8002b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b70:	88fb      	ldrh	r3, [r7, #6]
 8002b72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b74:	88fb      	ldrh	r3, [r7, #6]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f000 f806 	bl	8002b88 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b7c:	bf00      	nop
 8002b7e:	3708      	adds	r7, #8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40010400 	.word	0x40010400

08002b88 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e272      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	f000 8087 	beq.w	8002cca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bbc:	4b92      	ldr	r3, [pc, #584]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f003 030c 	and.w	r3, r3, #12
 8002bc4:	2b04      	cmp	r3, #4
 8002bc6:	d00c      	beq.n	8002be2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bc8:	4b8f      	ldr	r3, [pc, #572]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f003 030c 	and.w	r3, r3, #12
 8002bd0:	2b08      	cmp	r3, #8
 8002bd2:	d112      	bne.n	8002bfa <HAL_RCC_OscConfig+0x5e>
 8002bd4:	4b8c      	ldr	r3, [pc, #560]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002be0:	d10b      	bne.n	8002bfa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be2:	4b89      	ldr	r3, [pc, #548]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d06c      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x12c>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d168      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e24c      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c02:	d106      	bne.n	8002c12 <HAL_RCC_OscConfig+0x76>
 8002c04:	4b80      	ldr	r3, [pc, #512]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a7f      	ldr	r2, [pc, #508]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c0e:	6013      	str	r3, [r2, #0]
 8002c10:	e02e      	b.n	8002c70 <HAL_RCC_OscConfig+0xd4>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10c      	bne.n	8002c34 <HAL_RCC_OscConfig+0x98>
 8002c1a:	4b7b      	ldr	r3, [pc, #492]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a7a      	ldr	r2, [pc, #488]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c24:	6013      	str	r3, [r2, #0]
 8002c26:	4b78      	ldr	r3, [pc, #480]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a77      	ldr	r2, [pc, #476]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c30:	6013      	str	r3, [r2, #0]
 8002c32:	e01d      	b.n	8002c70 <HAL_RCC_OscConfig+0xd4>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c3c:	d10c      	bne.n	8002c58 <HAL_RCC_OscConfig+0xbc>
 8002c3e:	4b72      	ldr	r3, [pc, #456]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a71      	ldr	r2, [pc, #452]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c48:	6013      	str	r3, [r2, #0]
 8002c4a:	4b6f      	ldr	r3, [pc, #444]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a6e      	ldr	r2, [pc, #440]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c54:	6013      	str	r3, [r2, #0]
 8002c56:	e00b      	b.n	8002c70 <HAL_RCC_OscConfig+0xd4>
 8002c58:	4b6b      	ldr	r3, [pc, #428]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a6a      	ldr	r2, [pc, #424]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c62:	6013      	str	r3, [r2, #0]
 8002c64:	4b68      	ldr	r3, [pc, #416]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a67      	ldr	r2, [pc, #412]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c6e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d013      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c78:	f7ff fbee 	bl	8002458 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c80:	f7ff fbea 	bl	8002458 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b64      	cmp	r3, #100	@ 0x64
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e200      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c92:	4b5d      	ldr	r3, [pc, #372]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0f0      	beq.n	8002c80 <HAL_RCC_OscConfig+0xe4>
 8002c9e:	e014      	b.n	8002cca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca0:	f7ff fbda 	bl	8002458 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca8:	f7ff fbd6 	bl	8002458 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b64      	cmp	r3, #100	@ 0x64
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e1ec      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cba:	4b53      	ldr	r3, [pc, #332]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1f0      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x10c>
 8002cc6:	e000      	b.n	8002cca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d063      	beq.n	8002d9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cd6:	4b4c      	ldr	r3, [pc, #304]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f003 030c 	and.w	r3, r3, #12
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00b      	beq.n	8002cfa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ce2:	4b49      	ldr	r3, [pc, #292]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f003 030c 	and.w	r3, r3, #12
 8002cea:	2b08      	cmp	r3, #8
 8002cec:	d11c      	bne.n	8002d28 <HAL_RCC_OscConfig+0x18c>
 8002cee:	4b46      	ldr	r3, [pc, #280]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d116      	bne.n	8002d28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cfa:	4b43      	ldr	r3, [pc, #268]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d005      	beq.n	8002d12 <HAL_RCC_OscConfig+0x176>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d001      	beq.n	8002d12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e1c0      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d12:	4b3d      	ldr	r3, [pc, #244]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	4939      	ldr	r1, [pc, #228]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d26:	e03a      	b.n	8002d9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d020      	beq.n	8002d72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d30:	4b36      	ldr	r3, [pc, #216]	@ (8002e0c <HAL_RCC_OscConfig+0x270>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d36:	f7ff fb8f 	bl	8002458 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d3c:	e008      	b.n	8002d50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d3e:	f7ff fb8b 	bl	8002458 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e1a1      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d50:	4b2d      	ldr	r3, [pc, #180]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d0f0      	beq.n	8002d3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d5c:	4b2a      	ldr	r3, [pc, #168]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	4927      	ldr	r1, [pc, #156]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	600b      	str	r3, [r1, #0]
 8002d70:	e015      	b.n	8002d9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d72:	4b26      	ldr	r3, [pc, #152]	@ (8002e0c <HAL_RCC_OscConfig+0x270>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d78:	f7ff fb6e 	bl	8002458 <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d80:	f7ff fb6a 	bl	8002458 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e180      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d92:	4b1d      	ldr	r3, [pc, #116]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1f0      	bne.n	8002d80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0308 	and.w	r3, r3, #8
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d03a      	beq.n	8002e20 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d019      	beq.n	8002de6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002db2:	4b17      	ldr	r3, [pc, #92]	@ (8002e10 <HAL_RCC_OscConfig+0x274>)
 8002db4:	2201      	movs	r2, #1
 8002db6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002db8:	f7ff fb4e 	bl	8002458 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dc0:	f7ff fb4a 	bl	8002458 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e160      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d0f0      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002dde:	2001      	movs	r0, #1
 8002de0:	f000 fa9c 	bl	800331c <RCC_Delay>
 8002de4:	e01c      	b.n	8002e20 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002de6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e10 <HAL_RCC_OscConfig+0x274>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dec:	f7ff fb34 	bl	8002458 <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df2:	e00f      	b.n	8002e14 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002df4:	f7ff fb30 	bl	8002458 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d908      	bls.n	8002e14 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e146      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
 8002e06:	bf00      	nop
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	42420000 	.word	0x42420000
 8002e10:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e14:	4b92      	ldr	r3, [pc, #584]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e18:	f003 0302 	and.w	r3, r3, #2
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d1e9      	bne.n	8002df4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0304 	and.w	r3, r3, #4
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 80a6 	beq.w	8002f7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e32:	4b8b      	ldr	r3, [pc, #556]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002e34:	69db      	ldr	r3, [r3, #28]
 8002e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10d      	bne.n	8002e5a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e3e:	4b88      	ldr	r3, [pc, #544]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	4a87      	ldr	r2, [pc, #540]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002e44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e48:	61d3      	str	r3, [r2, #28]
 8002e4a:	4b85      	ldr	r3, [pc, #532]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e52:	60bb      	str	r3, [r7, #8]
 8002e54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e56:	2301      	movs	r3, #1
 8002e58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e5a:	4b82      	ldr	r3, [pc, #520]	@ (8003064 <HAL_RCC_OscConfig+0x4c8>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d118      	bne.n	8002e98 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e66:	4b7f      	ldr	r3, [pc, #508]	@ (8003064 <HAL_RCC_OscConfig+0x4c8>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a7e      	ldr	r2, [pc, #504]	@ (8003064 <HAL_RCC_OscConfig+0x4c8>)
 8002e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e72:	f7ff faf1 	bl	8002458 <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e78:	e008      	b.n	8002e8c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e7a:	f7ff faed 	bl	8002458 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b64      	cmp	r3, #100	@ 0x64
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e103      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e8c:	4b75      	ldr	r3, [pc, #468]	@ (8003064 <HAL_RCC_OscConfig+0x4c8>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0f0      	beq.n	8002e7a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d106      	bne.n	8002eae <HAL_RCC_OscConfig+0x312>
 8002ea0:	4b6f      	ldr	r3, [pc, #444]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	4a6e      	ldr	r2, [pc, #440]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ea6:	f043 0301 	orr.w	r3, r3, #1
 8002eaa:	6213      	str	r3, [r2, #32]
 8002eac:	e02d      	b.n	8002f0a <HAL_RCC_OscConfig+0x36e>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d10c      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x334>
 8002eb6:	4b6a      	ldr	r3, [pc, #424]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
 8002eba:	4a69      	ldr	r2, [pc, #420]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ebc:	f023 0301 	bic.w	r3, r3, #1
 8002ec0:	6213      	str	r3, [r2, #32]
 8002ec2:	4b67      	ldr	r3, [pc, #412]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	4a66      	ldr	r2, [pc, #408]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ec8:	f023 0304 	bic.w	r3, r3, #4
 8002ecc:	6213      	str	r3, [r2, #32]
 8002ece:	e01c      	b.n	8002f0a <HAL_RCC_OscConfig+0x36e>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	2b05      	cmp	r3, #5
 8002ed6:	d10c      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x356>
 8002ed8:	4b61      	ldr	r3, [pc, #388]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002eda:	6a1b      	ldr	r3, [r3, #32]
 8002edc:	4a60      	ldr	r2, [pc, #384]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ede:	f043 0304 	orr.w	r3, r3, #4
 8002ee2:	6213      	str	r3, [r2, #32]
 8002ee4:	4b5e      	ldr	r3, [pc, #376]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	4a5d      	ldr	r2, [pc, #372]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002eea:	f043 0301 	orr.w	r3, r3, #1
 8002eee:	6213      	str	r3, [r2, #32]
 8002ef0:	e00b      	b.n	8002f0a <HAL_RCC_OscConfig+0x36e>
 8002ef2:	4b5b      	ldr	r3, [pc, #364]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	4a5a      	ldr	r2, [pc, #360]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ef8:	f023 0301 	bic.w	r3, r3, #1
 8002efc:	6213      	str	r3, [r2, #32]
 8002efe:	4b58      	ldr	r3, [pc, #352]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f00:	6a1b      	ldr	r3, [r3, #32]
 8002f02:	4a57      	ldr	r2, [pc, #348]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f04:	f023 0304 	bic.w	r3, r3, #4
 8002f08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d015      	beq.n	8002f3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f12:	f7ff faa1 	bl	8002458 <HAL_GetTick>
 8002f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f18:	e00a      	b.n	8002f30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f1a:	f7ff fa9d 	bl	8002458 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e0b1      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f30:	4b4b      	ldr	r3, [pc, #300]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0ee      	beq.n	8002f1a <HAL_RCC_OscConfig+0x37e>
 8002f3c:	e014      	b.n	8002f68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f3e:	f7ff fa8b 	bl	8002458 <HAL_GetTick>
 8002f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f44:	e00a      	b.n	8002f5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f46:	f7ff fa87 	bl	8002458 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e09b      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f5c:	4b40      	ldr	r3, [pc, #256]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f5e:	6a1b      	ldr	r3, [r3, #32]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1ee      	bne.n	8002f46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f68:	7dfb      	ldrb	r3, [r7, #23]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d105      	bne.n	8002f7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f6e:	4b3c      	ldr	r3, [pc, #240]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	4a3b      	ldr	r2, [pc, #236]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f000 8087 	beq.w	8003092 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f84:	4b36      	ldr	r3, [pc, #216]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 030c 	and.w	r3, r3, #12
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d061      	beq.n	8003054 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d146      	bne.n	8003026 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f98:	4b33      	ldr	r3, [pc, #204]	@ (8003068 <HAL_RCC_OscConfig+0x4cc>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f9e:	f7ff fa5b 	bl	8002458 <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa4:	e008      	b.n	8002fb8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fa6:	f7ff fa57 	bl	8002458 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e06d      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb8:	4b29      	ldr	r3, [pc, #164]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d1f0      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fcc:	d108      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fce:	4b24      	ldr	r3, [pc, #144]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	4921      	ldr	r1, [pc, #132]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a19      	ldr	r1, [r3, #32]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff0:	430b      	orrs	r3, r1
 8002ff2:	491b      	ldr	r1, [pc, #108]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8003068 <HAL_RCC_OscConfig+0x4cc>)
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ffe:	f7ff fa2b 	bl	8002458 <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003004:	e008      	b.n	8003018 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003006:	f7ff fa27 	bl	8002458 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e03d      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003018:	4b11      	ldr	r3, [pc, #68]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d0f0      	beq.n	8003006 <HAL_RCC_OscConfig+0x46a>
 8003024:	e035      	b.n	8003092 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003026:	4b10      	ldr	r3, [pc, #64]	@ (8003068 <HAL_RCC_OscConfig+0x4cc>)
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302c:	f7ff fa14 	bl	8002458 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003034:	f7ff fa10 	bl	8002458 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e026      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003046:	4b06      	ldr	r3, [pc, #24]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f0      	bne.n	8003034 <HAL_RCC_OscConfig+0x498>
 8003052:	e01e      	b.n	8003092 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	69db      	ldr	r3, [r3, #28]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d107      	bne.n	800306c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e019      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
 8003060:	40021000 	.word	0x40021000
 8003064:	40007000 	.word	0x40007000
 8003068:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800306c:	4b0b      	ldr	r3, [pc, #44]	@ (800309c <HAL_RCC_OscConfig+0x500>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	429a      	cmp	r2, r3
 800307e:	d106      	bne.n	800308e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800308a:	429a      	cmp	r2, r3
 800308c:	d001      	beq.n	8003092 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e000      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40021000 	.word	0x40021000

080030a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0d0      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d910      	bls.n	80030e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c2:	4b67      	ldr	r3, [pc, #412]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f023 0207 	bic.w	r2, r3, #7
 80030ca:	4965      	ldr	r1, [pc, #404]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d2:	4b63      	ldr	r3, [pc, #396]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d001      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e0b8      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d020      	beq.n	8003132 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0304 	and.w	r3, r3, #4
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d005      	beq.n	8003108 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030fc:	4b59      	ldr	r3, [pc, #356]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	4a58      	ldr	r2, [pc, #352]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003102:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003106:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0308 	and.w	r3, r3, #8
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003114:	4b53      	ldr	r3, [pc, #332]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	4a52      	ldr	r2, [pc, #328]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800311a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800311e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003120:	4b50      	ldr	r3, [pc, #320]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	494d      	ldr	r1, [pc, #308]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800312e:	4313      	orrs	r3, r2
 8003130:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d040      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	2b01      	cmp	r3, #1
 8003144:	d107      	bne.n	8003156 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003146:	4b47      	ldr	r3, [pc, #284]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d115      	bne.n	800317e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e07f      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	2b02      	cmp	r3, #2
 800315c:	d107      	bne.n	800316e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800315e:	4b41      	ldr	r3, [pc, #260]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d109      	bne.n	800317e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e073      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800316e:	4b3d      	ldr	r3, [pc, #244]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e06b      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800317e:	4b39      	ldr	r3, [pc, #228]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f023 0203 	bic.w	r2, r3, #3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	4936      	ldr	r1, [pc, #216]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800318c:	4313      	orrs	r3, r2
 800318e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003190:	f7ff f962 	bl	8002458 <HAL_GetTick>
 8003194:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003196:	e00a      	b.n	80031ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003198:	f7ff f95e 	bl	8002458 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e053      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ae:	4b2d      	ldr	r3, [pc, #180]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f003 020c 	and.w	r2, r3, #12
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	429a      	cmp	r2, r3
 80031be:	d1eb      	bne.n	8003198 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031c0:	4b27      	ldr	r3, [pc, #156]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0307 	and.w	r3, r3, #7
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d210      	bcs.n	80031f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ce:	4b24      	ldr	r3, [pc, #144]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f023 0207 	bic.w	r2, r3, #7
 80031d6:	4922      	ldr	r1, [pc, #136]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	4313      	orrs	r3, r2
 80031dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031de:	4b20      	ldr	r3, [pc, #128]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0307 	and.w	r3, r3, #7
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d001      	beq.n	80031f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e032      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d008      	beq.n	800320e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031fc:	4b19      	ldr	r3, [pc, #100]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	4916      	ldr	r1, [pc, #88]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800320a:	4313      	orrs	r3, r2
 800320c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0308 	and.w	r3, r3, #8
 8003216:	2b00      	cmp	r3, #0
 8003218:	d009      	beq.n	800322e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800321a:	4b12      	ldr	r3, [pc, #72]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	490e      	ldr	r1, [pc, #56]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800322a:	4313      	orrs	r3, r2
 800322c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800322e:	f000 f821 	bl	8003274 <HAL_RCC_GetSysClockFreq>
 8003232:	4602      	mov	r2, r0
 8003234:	4b0b      	ldr	r3, [pc, #44]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	091b      	lsrs	r3, r3, #4
 800323a:	f003 030f 	and.w	r3, r3, #15
 800323e:	490a      	ldr	r1, [pc, #40]	@ (8003268 <HAL_RCC_ClockConfig+0x1c8>)
 8003240:	5ccb      	ldrb	r3, [r1, r3]
 8003242:	fa22 f303 	lsr.w	r3, r2, r3
 8003246:	4a09      	ldr	r2, [pc, #36]	@ (800326c <HAL_RCC_ClockConfig+0x1cc>)
 8003248:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800324a:	4b09      	ldr	r3, [pc, #36]	@ (8003270 <HAL_RCC_ClockConfig+0x1d0>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff f8c0 	bl	80023d4 <HAL_InitTick>

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40022000 	.word	0x40022000
 8003264:	40021000 	.word	0x40021000
 8003268:	08007320 	.word	0x08007320
 800326c:	20000008 	.word	0x20000008
 8003270:	2000000c 	.word	0x2000000c

08003274 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003274:	b480      	push	{r7}
 8003276:	b087      	sub	sp, #28
 8003278:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]
 800327e:	2300      	movs	r3, #0
 8003280:	60bb      	str	r3, [r7, #8]
 8003282:	2300      	movs	r3, #0
 8003284:	617b      	str	r3, [r7, #20]
 8003286:	2300      	movs	r3, #0
 8003288:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800328a:	2300      	movs	r3, #0
 800328c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800328e:	4b1e      	ldr	r3, [pc, #120]	@ (8003308 <HAL_RCC_GetSysClockFreq+0x94>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f003 030c 	and.w	r3, r3, #12
 800329a:	2b04      	cmp	r3, #4
 800329c:	d002      	beq.n	80032a4 <HAL_RCC_GetSysClockFreq+0x30>
 800329e:	2b08      	cmp	r3, #8
 80032a0:	d003      	beq.n	80032aa <HAL_RCC_GetSysClockFreq+0x36>
 80032a2:	e027      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032a4:	4b19      	ldr	r3, [pc, #100]	@ (800330c <HAL_RCC_GetSysClockFreq+0x98>)
 80032a6:	613b      	str	r3, [r7, #16]
      break;
 80032a8:	e027      	b.n	80032fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	0c9b      	lsrs	r3, r3, #18
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	4a17      	ldr	r2, [pc, #92]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032b4:	5cd3      	ldrb	r3, [r2, r3]
 80032b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d010      	beq.n	80032e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032c2:	4b11      	ldr	r3, [pc, #68]	@ (8003308 <HAL_RCC_GetSysClockFreq+0x94>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	0c5b      	lsrs	r3, r3, #17
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	4a11      	ldr	r2, [pc, #68]	@ (8003314 <HAL_RCC_GetSysClockFreq+0xa0>)
 80032ce:	5cd3      	ldrb	r3, [r2, r3]
 80032d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a0d      	ldr	r2, [pc, #52]	@ (800330c <HAL_RCC_GetSysClockFreq+0x98>)
 80032d6:	fb03 f202 	mul.w	r2, r3, r2
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e0:	617b      	str	r3, [r7, #20]
 80032e2:	e004      	b.n	80032ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a0c      	ldr	r2, [pc, #48]	@ (8003318 <HAL_RCC_GetSysClockFreq+0xa4>)
 80032e8:	fb02 f303 	mul.w	r3, r2, r3
 80032ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	613b      	str	r3, [r7, #16]
      break;
 80032f2:	e002      	b.n	80032fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032f4:	4b05      	ldr	r3, [pc, #20]	@ (800330c <HAL_RCC_GetSysClockFreq+0x98>)
 80032f6:	613b      	str	r3, [r7, #16]
      break;
 80032f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032fa:	693b      	ldr	r3, [r7, #16]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	371c      	adds	r7, #28
 8003300:	46bd      	mov	sp, r7
 8003302:	bc80      	pop	{r7}
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	40021000 	.word	0x40021000
 800330c:	007a1200 	.word	0x007a1200
 8003310:	08007330 	.word	0x08007330
 8003314:	08007340 	.word	0x08007340
 8003318:	003d0900 	.word	0x003d0900

0800331c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003324:	4b0a      	ldr	r3, [pc, #40]	@ (8003350 <RCC_Delay+0x34>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a0a      	ldr	r2, [pc, #40]	@ (8003354 <RCC_Delay+0x38>)
 800332a:	fba2 2303 	umull	r2, r3, r2, r3
 800332e:	0a5b      	lsrs	r3, r3, #9
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	fb02 f303 	mul.w	r3, r2, r3
 8003336:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003338:	bf00      	nop
  }
  while (Delay --);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	1e5a      	subs	r2, r3, #1
 800333e:	60fa      	str	r2, [r7, #12]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1f9      	bne.n	8003338 <RCC_Delay+0x1c>
}
 8003344:	bf00      	nop
 8003346:	bf00      	nop
 8003348:	3714      	adds	r7, #20
 800334a:	46bd      	mov	sp, r7
 800334c:	bc80      	pop	{r7}
 800334e:	4770      	bx	lr
 8003350:	20000008 	.word	0x20000008
 8003354:	10624dd3 	.word	0x10624dd3

08003358 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e076      	b.n	8003458 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336e:	2b00      	cmp	r3, #0
 8003370:	d108      	bne.n	8003384 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800337a:	d009      	beq.n	8003390 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	61da      	str	r2, [r3, #28]
 8003382:	e005      	b.n	8003390 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d106      	bne.n	80033b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f7fe fdd2 	bl	8001f54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2202      	movs	r2, #2
 80033b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80033d8:	431a      	orrs	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033e2:	431a      	orrs	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	431a      	orrs	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	431a      	orrs	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003400:	431a      	orrs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	69db      	ldr	r3, [r3, #28]
 8003406:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800340a:	431a      	orrs	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a1b      	ldr	r3, [r3, #32]
 8003410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003414:	ea42 0103 	orr.w	r1, r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	0c1a      	lsrs	r2, r3, #16
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f002 0204 	and.w	r2, r2, #4
 8003436:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	69da      	ldr	r2, [r3, #28]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003446:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2201      	movs	r2, #1
 8003452:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	3708      	adds	r7, #8
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b088      	sub	sp, #32
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	603b      	str	r3, [r7, #0]
 800346c:	4613      	mov	r3, r2
 800346e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003470:	f7fe fff2 	bl	8002458 <HAL_GetTick>
 8003474:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003476:	88fb      	ldrh	r3, [r7, #6]
 8003478:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2b01      	cmp	r3, #1
 8003484:	d001      	beq.n	800348a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003486:	2302      	movs	r3, #2
 8003488:	e12a      	b.n	80036e0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d002      	beq.n	8003496 <HAL_SPI_Transmit+0x36>
 8003490:	88fb      	ldrh	r3, [r7, #6]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e122      	b.n	80036e0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d101      	bne.n	80034a8 <HAL_SPI_Transmit+0x48>
 80034a4:	2302      	movs	r3, #2
 80034a6:	e11b      	b.n	80036e0 <HAL_SPI_Transmit+0x280>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2203      	movs	r2, #3
 80034b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	88fa      	ldrh	r2, [r7, #6]
 80034c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	88fa      	ldrh	r2, [r7, #6]
 80034ce:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034f6:	d10f      	bne.n	8003518 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003506:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003516:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003522:	2b40      	cmp	r3, #64	@ 0x40
 8003524:	d007      	beq.n	8003536 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003534:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800353e:	d152      	bne.n	80035e6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d002      	beq.n	800354e <HAL_SPI_Transmit+0xee>
 8003548:	8b7b      	ldrh	r3, [r7, #26]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d145      	bne.n	80035da <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003552:	881a      	ldrh	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800355e:	1c9a      	adds	r2, r3, #2
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003568:	b29b      	uxth	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003572:	e032      	b.n	80035da <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b02      	cmp	r3, #2
 8003580:	d112      	bne.n	80035a8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003586:	881a      	ldrh	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003592:	1c9a      	adds	r2, r3, #2
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800359c:	b29b      	uxth	r3, r3
 800359e:	3b01      	subs	r3, #1
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80035a6:	e018      	b.n	80035da <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035a8:	f7fe ff56 	bl	8002458 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d803      	bhi.n	80035c0 <HAL_SPI_Transmit+0x160>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035be:	d102      	bne.n	80035c6 <HAL_SPI_Transmit+0x166>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d109      	bne.n	80035da <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e082      	b.n	80036e0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035de:	b29b      	uxth	r3, r3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1c7      	bne.n	8003574 <HAL_SPI_Transmit+0x114>
 80035e4:	e053      	b.n	800368e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d002      	beq.n	80035f4 <HAL_SPI_Transmit+0x194>
 80035ee:	8b7b      	ldrh	r3, [r7, #26]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d147      	bne.n	8003684 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	330c      	adds	r3, #12
 80035fe:	7812      	ldrb	r2, [r2, #0]
 8003600:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003606:	1c5a      	adds	r2, r3, #1
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003610:	b29b      	uxth	r3, r3
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800361a:	e033      	b.n	8003684 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b02      	cmp	r3, #2
 8003628:	d113      	bne.n	8003652 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	330c      	adds	r3, #12
 8003634:	7812      	ldrb	r2, [r2, #0]
 8003636:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363c:	1c5a      	adds	r2, r3, #1
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003646:	b29b      	uxth	r3, r3
 8003648:	3b01      	subs	r3, #1
 800364a:	b29a      	uxth	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003650:	e018      	b.n	8003684 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003652:	f7fe ff01 	bl	8002458 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	429a      	cmp	r2, r3
 8003660:	d803      	bhi.n	800366a <HAL_SPI_Transmit+0x20a>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003668:	d102      	bne.n	8003670 <HAL_SPI_Transmit+0x210>
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d109      	bne.n	8003684 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e02d      	b.n	80036e0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003688:	b29b      	uxth	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1c6      	bne.n	800361c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800368e:	69fa      	ldr	r2, [r7, #28]
 8003690:	6839      	ldr	r1, [r7, #0]
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 fcc8 	bl	8004028 <SPI_EndRxTxTransaction>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d002      	beq.n	80036a4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2220      	movs	r2, #32
 80036a2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10a      	bne.n	80036c2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036ac:	2300      	movs	r3, #0
 80036ae:	617b      	str	r3, [r7, #20]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	617b      	str	r3, [r7, #20]
 80036c0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80036de:	2300      	movs	r3, #0
  }
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3720      	adds	r7, #32
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b088      	sub	sp, #32
 80036ec:	af02      	add	r7, sp, #8
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	603b      	str	r3, [r7, #0]
 80036f4:	4613      	mov	r3, r2
 80036f6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b01      	cmp	r3, #1
 8003702:	d001      	beq.n	8003708 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003704:	2302      	movs	r3, #2
 8003706:	e104      	b.n	8003912 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003710:	d112      	bne.n	8003738 <HAL_SPI_Receive+0x50>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10e      	bne.n	8003738 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2204      	movs	r2, #4
 800371e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003722:	88fa      	ldrh	r2, [r7, #6]
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	9300      	str	r3, [sp, #0]
 8003728:	4613      	mov	r3, r2
 800372a:	68ba      	ldr	r2, [r7, #8]
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f000 f8f3 	bl	800391a <HAL_SPI_TransmitReceive>
 8003734:	4603      	mov	r3, r0
 8003736:	e0ec      	b.n	8003912 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003738:	f7fe fe8e 	bl	8002458 <HAL_GetTick>
 800373c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d002      	beq.n	800374a <HAL_SPI_Receive+0x62>
 8003744:	88fb      	ldrh	r3, [r7, #6]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d101      	bne.n	800374e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e0e1      	b.n	8003912 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003754:	2b01      	cmp	r3, #1
 8003756:	d101      	bne.n	800375c <HAL_SPI_Receive+0x74>
 8003758:	2302      	movs	r3, #2
 800375a:	e0da      	b.n	8003912 <HAL_SPI_Receive+0x22a>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2204      	movs	r2, #4
 8003768:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	88fa      	ldrh	r2, [r7, #6]
 800377c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	88fa      	ldrh	r2, [r7, #6]
 8003782:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037aa:	d10f      	bne.n	80037cc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80037ca:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037d6:	2b40      	cmp	r3, #64	@ 0x40
 80037d8:	d007      	beq.n	80037ea <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037e8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d170      	bne.n	80038d4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80037f2:	e035      	b.n	8003860 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d115      	bne.n	800382e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f103 020c 	add.w	r2, r3, #12
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800380e:	7812      	ldrb	r2, [r2, #0]
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003818:	1c5a      	adds	r2, r3, #1
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003822:	b29b      	uxth	r3, r3
 8003824:	3b01      	subs	r3, #1
 8003826:	b29a      	uxth	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800382c:	e018      	b.n	8003860 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800382e:	f7fe fe13 	bl	8002458 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	683a      	ldr	r2, [r7, #0]
 800383a:	429a      	cmp	r2, r3
 800383c:	d803      	bhi.n	8003846 <HAL_SPI_Receive+0x15e>
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003844:	d102      	bne.n	800384c <HAL_SPI_Receive+0x164>
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d109      	bne.n	8003860 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e058      	b.n	8003912 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003864:	b29b      	uxth	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1c4      	bne.n	80037f4 <HAL_SPI_Receive+0x10c>
 800386a:	e038      	b.n	80038de <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b01      	cmp	r3, #1
 8003878:	d113      	bne.n	80038a2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68da      	ldr	r2, [r3, #12]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003884:	b292      	uxth	r2, r2
 8003886:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800388c:	1c9a      	adds	r2, r3, #2
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003896:	b29b      	uxth	r3, r3
 8003898:	3b01      	subs	r3, #1
 800389a:	b29a      	uxth	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038a0:	e018      	b.n	80038d4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038a2:	f7fe fdd9 	bl	8002458 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	683a      	ldr	r2, [r7, #0]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d803      	bhi.n	80038ba <HAL_SPI_Receive+0x1d2>
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b8:	d102      	bne.n	80038c0 <HAL_SPI_Receive+0x1d8>
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d109      	bne.n	80038d4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e01e      	b.n	8003912 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038d8:	b29b      	uxth	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1c6      	bne.n	800386c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038de:	697a      	ldr	r2, [r7, #20]
 80038e0:	6839      	ldr	r1, [r7, #0]
 80038e2:	68f8      	ldr	r0, [r7, #12]
 80038e4:	f000 fb4e 	bl	8003f84 <SPI_EndRxTransaction>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d002      	beq.n	80038f4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2220      	movs	r2, #32
 80038f2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e000      	b.n	8003912 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003910:	2300      	movs	r3, #0
  }
}
 8003912:	4618      	mov	r0, r3
 8003914:	3718      	adds	r7, #24
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b08a      	sub	sp, #40	@ 0x28
 800391e:	af00      	add	r7, sp, #0
 8003920:	60f8      	str	r0, [r7, #12]
 8003922:	60b9      	str	r1, [r7, #8]
 8003924:	607a      	str	r2, [r7, #4]
 8003926:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003928:	2301      	movs	r3, #1
 800392a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800392c:	f7fe fd94 	bl	8002458 <HAL_GetTick>
 8003930:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003938:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003940:	887b      	ldrh	r3, [r7, #2]
 8003942:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003944:	7ffb      	ldrb	r3, [r7, #31]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d00c      	beq.n	8003964 <HAL_SPI_TransmitReceive+0x4a>
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003950:	d106      	bne.n	8003960 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d102      	bne.n	8003960 <HAL_SPI_TransmitReceive+0x46>
 800395a:	7ffb      	ldrb	r3, [r7, #31]
 800395c:	2b04      	cmp	r3, #4
 800395e:	d001      	beq.n	8003964 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003960:	2302      	movs	r3, #2
 8003962:	e17f      	b.n	8003c64 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d005      	beq.n	8003976 <HAL_SPI_TransmitReceive+0x5c>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d002      	beq.n	8003976 <HAL_SPI_TransmitReceive+0x5c>
 8003970:	887b      	ldrh	r3, [r7, #2]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e174      	b.n	8003c64 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003980:	2b01      	cmp	r3, #1
 8003982:	d101      	bne.n	8003988 <HAL_SPI_TransmitReceive+0x6e>
 8003984:	2302      	movs	r3, #2
 8003986:	e16d      	b.n	8003c64 <HAL_SPI_TransmitReceive+0x34a>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b04      	cmp	r3, #4
 800399a:	d003      	beq.n	80039a4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2205      	movs	r2, #5
 80039a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	887a      	ldrh	r2, [r7, #2]
 80039b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	887a      	ldrh	r2, [r7, #2]
 80039ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	68ba      	ldr	r2, [r7, #8]
 80039c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	887a      	ldrh	r2, [r7, #2]
 80039c6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	887a      	ldrh	r2, [r7, #2]
 80039cc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039e4:	2b40      	cmp	r3, #64	@ 0x40
 80039e6:	d007      	beq.n	80039f8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a00:	d17e      	bne.n	8003b00 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d002      	beq.n	8003a10 <HAL_SPI_TransmitReceive+0xf6>
 8003a0a:	8afb      	ldrh	r3, [r7, #22]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d16c      	bne.n	8003aea <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a14:	881a      	ldrh	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a20:	1c9a      	adds	r2, r3, #2
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a34:	e059      	b.n	8003aea <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d11b      	bne.n	8003a7c <HAL_SPI_TransmitReceive+0x162>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d016      	beq.n	8003a7c <HAL_SPI_TransmitReceive+0x162>
 8003a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d113      	bne.n	8003a7c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a58:	881a      	ldrh	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a64:	1c9a      	adds	r2, r3, #2
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	3b01      	subs	r3, #1
 8003a72:	b29a      	uxth	r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d119      	bne.n	8003abe <HAL_SPI_TransmitReceive+0x1a4>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d014      	beq.n	8003abe <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a9e:	b292      	uxth	r2, r2
 8003aa0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa6:	1c9a      	adds	r2, r3, #2
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003aba:	2301      	movs	r3, #1
 8003abc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003abe:	f7fe fccb 	bl	8002458 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	6a3b      	ldr	r3, [r7, #32]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d80d      	bhi.n	8003aea <HAL_SPI_TransmitReceive+0x1d0>
 8003ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad4:	d009      	beq.n	8003aea <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e0bc      	b.n	8003c64 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1a0      	bne.n	8003a36 <HAL_SPI_TransmitReceive+0x11c>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d19b      	bne.n	8003a36 <HAL_SPI_TransmitReceive+0x11c>
 8003afe:	e082      	b.n	8003c06 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d002      	beq.n	8003b0e <HAL_SPI_TransmitReceive+0x1f4>
 8003b08:	8afb      	ldrh	r3, [r7, #22]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d171      	bne.n	8003bf2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	330c      	adds	r3, #12
 8003b18:	7812      	ldrb	r2, [r2, #0]
 8003b1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b20:	1c5a      	adds	r2, r3, #1
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	b29a      	uxth	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b34:	e05d      	b.n	8003bf2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d11c      	bne.n	8003b7e <HAL_SPI_TransmitReceive+0x264>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d017      	beq.n	8003b7e <HAL_SPI_TransmitReceive+0x264>
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d114      	bne.n	8003b7e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	330c      	adds	r3, #12
 8003b5e:	7812      	ldrb	r2, [r2, #0]
 8003b60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	3b01      	subs	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d119      	bne.n	8003bc0 <HAL_SPI_TransmitReceive+0x2a6>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d014      	beq.n	8003bc0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68da      	ldr	r2, [r3, #12]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba0:	b2d2      	uxtb	r2, r2
 8003ba2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba8:	1c5a      	adds	r2, r3, #1
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003bc0:	f7fe fc4a 	bl	8002458 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d803      	bhi.n	8003bd8 <HAL_SPI_TransmitReceive+0x2be>
 8003bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd6:	d102      	bne.n	8003bde <HAL_SPI_TransmitReceive+0x2c4>
 8003bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d109      	bne.n	8003bf2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e038      	b.n	8003c64 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d19c      	bne.n	8003b36 <HAL_SPI_TransmitReceive+0x21c>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d197      	bne.n	8003b36 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c06:	6a3a      	ldr	r2, [r7, #32]
 8003c08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 fa0c 	bl	8004028 <SPI_EndRxTxTransaction>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d008      	beq.n	8003c28 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e01d      	b.n	8003c64 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10a      	bne.n	8003c46 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c30:	2300      	movs	r3, #0
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	613b      	str	r3, [r7, #16]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	613b      	str	r3, [r7, #16]
 8003c44:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003c62:	2300      	movs	r3, #0
  }
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3728      	adds	r7, #40	@ 0x28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b088      	sub	sp, #32
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	099b      	lsrs	r3, r3, #6
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d10f      	bne.n	8003cb0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00a      	beq.n	8003cb0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	099b      	lsrs	r3, r3, #6
 8003c9e:	f003 0301 	and.w	r3, r3, #1
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d004      	beq.n	8003cb0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	4798      	blx	r3
    return;
 8003cae:	e0be      	b.n	8003e2e <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	085b      	lsrs	r3, r3, #1
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00a      	beq.n	8003cd2 <HAL_SPI_IRQHandler+0x66>
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	09db      	lsrs	r3, r3, #7
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d004      	beq.n	8003cd2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	4798      	blx	r3
    return;
 8003cd0:	e0ad      	b.n	8003e2e <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	095b      	lsrs	r3, r3, #5
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d106      	bne.n	8003cec <HAL_SPI_IRQHandler+0x80>
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	099b      	lsrs	r3, r3, #6
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f000 80a1 	beq.w	8003e2e <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	095b      	lsrs	r3, r3, #5
 8003cf0:	f003 0301 	and.w	r3, r3, #1
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f000 809a 	beq.w	8003e2e <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	099b      	lsrs	r3, r3, #6
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d023      	beq.n	8003d4e <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b03      	cmp	r3, #3
 8003d10:	d011      	beq.n	8003d36 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d16:	f043 0204 	orr.w	r2, r3, #4
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d1e:	2300      	movs	r3, #0
 8003d20:	617b      	str	r3, [r7, #20]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	617b      	str	r3, [r7, #20]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	617b      	str	r3, [r7, #20]
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	e00b      	b.n	8003d4e <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d36:	2300      	movs	r3, #0
 8003d38:	613b      	str	r3, [r7, #16]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	613b      	str	r3, [r7, #16]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	613b      	str	r3, [r7, #16]
 8003d4a:	693b      	ldr	r3, [r7, #16]
        return;
 8003d4c:	e06f      	b.n	8003e2e <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	095b      	lsrs	r3, r3, #5
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d014      	beq.n	8003d84 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d5e:	f043 0201 	orr.w	r2, r3, #1
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003d66:	2300      	movs	r3, #0
 8003d68:	60fb      	str	r3, [r7, #12]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d80:	601a      	str	r2, [r3, #0]
 8003d82:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d04f      	beq.n	8003e2c <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	685a      	ldr	r2, [r3, #4]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d9a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	f003 0302 	and.w	r3, r3, #2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d104      	bne.n	8003db8 <HAL_SPI_IRQHandler+0x14c>
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d034      	beq.n	8003e22 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f022 0203 	bic.w	r2, r2, #3
 8003dc6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d011      	beq.n	8003df4 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dd4:	4a17      	ldr	r2, [pc, #92]	@ (8003e34 <HAL_SPI_IRQHandler+0x1c8>)
 8003dd6:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7fe fc77 	bl	80026d0 <HAL_DMA_Abort_IT>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d005      	beq.n	8003df4 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d016      	beq.n	8003e2a <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e00:	4a0c      	ldr	r2, [pc, #48]	@ (8003e34 <HAL_SPI_IRQHandler+0x1c8>)
 8003e02:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7fe fc61 	bl	80026d0 <HAL_DMA_Abort_IT>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e18:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003e20:	e003      	b.n	8003e2a <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f808 	bl	8003e38 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003e28:	e000      	b.n	8003e2c <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003e2a:	bf00      	nop
    return;
 8003e2c:	bf00      	nop
  }
}
 8003e2e:	3720      	adds	r7, #32
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	08003e4b 	.word	0x08003e4b

08003e38 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003e40:	bf00      	nop
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bc80      	pop	{r7}
 8003e48:	4770      	bx	lr

08003e4a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b084      	sub	sp, #16
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e56:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f7ff ffe7 	bl	8003e38 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003e6a:	bf00      	nop
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
	...

08003e74 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b088      	sub	sp, #32
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	603b      	str	r3, [r7, #0]
 8003e80:	4613      	mov	r3, r2
 8003e82:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e84:	f7fe fae8 	bl	8002458 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e8c:	1a9b      	subs	r3, r3, r2
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	4413      	add	r3, r2
 8003e92:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e94:	f7fe fae0 	bl	8002458 <HAL_GetTick>
 8003e98:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e9a:	4b39      	ldr	r3, [pc, #228]	@ (8003f80 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	015b      	lsls	r3, r3, #5
 8003ea0:	0d1b      	lsrs	r3, r3, #20
 8003ea2:	69fa      	ldr	r2, [r7, #28]
 8003ea4:	fb02 f303 	mul.w	r3, r2, r3
 8003ea8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003eaa:	e054      	b.n	8003f56 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb2:	d050      	beq.n	8003f56 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003eb4:	f7fe fad0 	bl	8002458 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	69fa      	ldr	r2, [r7, #28]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d902      	bls.n	8003eca <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d13d      	bne.n	8003f46 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	685a      	ldr	r2, [r3, #4]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ed8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ee2:	d111      	bne.n	8003f08 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eec:	d004      	beq.n	8003ef8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ef6:	d107      	bne.n	8003f08 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f06:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f10:	d10f      	bne.n	8003f32 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f20:	601a      	str	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f30:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e017      	b.n	8003f76 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d101      	bne.n	8003f50 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	3b01      	subs	r3, #1
 8003f54:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689a      	ldr	r2, [r3, #8]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	4013      	ands	r3, r2
 8003f60:	68ba      	ldr	r2, [r7, #8]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	bf0c      	ite	eq
 8003f66:	2301      	moveq	r3, #1
 8003f68:	2300      	movne	r3, #0
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	79fb      	ldrb	r3, [r7, #7]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d19b      	bne.n	8003eac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3720      	adds	r7, #32
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	20000008 	.word	0x20000008

08003f84 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af02      	add	r7, sp, #8
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f98:	d111      	bne.n	8003fbe <SPI_EndRxTransaction+0x3a>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fa2:	d004      	beq.n	8003fae <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fac:	d107      	bne.n	8003fbe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fbc:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fc6:	d117      	bne.n	8003ff8 <SPI_EndRxTransaction+0x74>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fd0:	d112      	bne.n	8003ff8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	2101      	movs	r1, #1
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	f7ff ff49 	bl	8003e74 <SPI_WaitFlagStateUntilTimeout>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d01a      	beq.n	800401e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fec:	f043 0220 	orr.w	r2, r3, #32
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e013      	b.n	8004020 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	2200      	movs	r2, #0
 8004000:	2180      	movs	r1, #128	@ 0x80
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f7ff ff36 	bl	8003e74 <SPI_WaitFlagStateUntilTimeout>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d007      	beq.n	800401e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004012:	f043 0220 	orr.w	r2, r3, #32
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e000      	b.n	8004020 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b086      	sub	sp, #24
 800402c:	af02      	add	r7, sp, #8
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	9300      	str	r3, [sp, #0]
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	2201      	movs	r2, #1
 800403c:	2102      	movs	r1, #2
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f7ff ff18 	bl	8003e74 <SPI_WaitFlagStateUntilTimeout>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d007      	beq.n	800405a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404e:	f043 0220 	orr.w	r2, r3, #32
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e013      	b.n	8004082 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	9300      	str	r3, [sp, #0]
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	2200      	movs	r2, #0
 8004062:	2180      	movs	r1, #128	@ 0x80
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f7ff ff05 	bl	8003e74 <SPI_WaitFlagStateUntilTimeout>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d007      	beq.n	8004080 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004074:	f043 0220 	orr.w	r2, r3, #32
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e000      	b.n	8004082 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3710      	adds	r7, #16
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
	...

0800408c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d101      	bne.n	800409e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e04c      	b.n	8004138 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d111      	bne.n	80040ce <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 fbc6 	bl	8004844 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d102      	bne.n	80040c6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a1f      	ldr	r2, [pc, #124]	@ (8004140 <HAL_TIM_Base_Init+0xb4>)
 80040c4:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2202      	movs	r2, #2
 80040d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	3304      	adds	r3, #4
 80040de:	4619      	mov	r1, r3
 80040e0:	4610      	mov	r0, r2
 80040e2:	f000 faab 	bl	800463c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3708      	adds	r7, #8
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	08002315 	.word	0x08002315

08004144 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004144:	b480      	push	{r7}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004152:	b2db      	uxtb	r3, r3
 8004154:	2b01      	cmp	r3, #1
 8004156:	d001      	beq.n	800415c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e032      	b.n	80041c2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a18      	ldr	r2, [pc, #96]	@ (80041cc <HAL_TIM_Base_Start+0x88>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d00e      	beq.n	800418c <HAL_TIM_Base_Start+0x48>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004176:	d009      	beq.n	800418c <HAL_TIM_Base_Start+0x48>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a14      	ldr	r2, [pc, #80]	@ (80041d0 <HAL_TIM_Base_Start+0x8c>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d004      	beq.n	800418c <HAL_TIM_Base_Start+0x48>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a13      	ldr	r2, [pc, #76]	@ (80041d4 <HAL_TIM_Base_Start+0x90>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d111      	bne.n	80041b0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 0307 	and.w	r3, r3, #7
 8004196:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2b06      	cmp	r3, #6
 800419c:	d010      	beq.n	80041c0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f042 0201 	orr.w	r2, r2, #1
 80041ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ae:	e007      	b.n	80041c0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f042 0201 	orr.w	r2, r2, #1
 80041be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3714      	adds	r7, #20
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bc80      	pop	{r7}
 80041ca:	4770      	bx	lr
 80041cc:	40012c00 	.word	0x40012c00
 80041d0:	40000400 	.word	0x40000400
 80041d4:	40000800 	.word	0x40000800

080041d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d026      	beq.n	8004248 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b00      	cmp	r3, #0
 8004202:	d021      	beq.n	8004248 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f06f 0202 	mvn.w	r2, #2
 800420c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	4798      	blx	r3
 800422c:	e009      	b.n	8004242 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	f003 0304 	and.w	r3, r3, #4
 800424e:	2b00      	cmp	r3, #0
 8004250:	d026      	beq.n	80042a0 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	2b00      	cmp	r3, #0
 800425a:	d021      	beq.n	80042a0 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f06f 0204 	mvn.w	r2, #4
 8004264:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2202      	movs	r2, #2
 800426a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004276:	2b00      	cmp	r3, #0
 8004278:	d005      	beq.n	8004286 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	4798      	blx	r3
 8004284:	e009      	b.n	800429a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	f003 0308 	and.w	r3, r3, #8
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d026      	beq.n	80042f8 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f003 0308 	and.w	r3, r3, #8
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d021      	beq.n	80042f8 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f06f 0208 	mvn.w	r2, #8
 80042bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2204      	movs	r2, #4
 80042c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	f003 0303 	and.w	r3, r3, #3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d005      	beq.n	80042de <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	4798      	blx	r3
 80042dc:	e009      	b.n	80042f2 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	f003 0310 	and.w	r3, r3, #16
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d026      	beq.n	8004350 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f003 0310 	and.w	r3, r3, #16
 8004308:	2b00      	cmp	r3, #0
 800430a:	d021      	beq.n	8004350 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f06f 0210 	mvn.w	r2, #16
 8004314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2208      	movs	r2, #8
 800431a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004326:	2b00      	cmp	r3, #0
 8004328:	d005      	beq.n	8004336 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	4798      	blx	r3
 8004334:	e009      	b.n	800434a <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00e      	beq.n	8004378 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	2b00      	cmp	r3, #0
 8004362:	d009      	beq.n	8004378 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f06f 0201 	mvn.w	r2, #1
 800436c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00e      	beq.n	80043a0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004388:	2b00      	cmp	r3, #0
 800438a:	d009      	beq.n	80043a0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00e      	beq.n	80043c8 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d009      	beq.n	80043c8 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80043bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	f003 0320 	and.w	r3, r3, #32
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d00e      	beq.n	80043f0 <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f003 0320 	and.w	r3, r3, #32
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d009      	beq.n	80043f0 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f06f 0220 	mvn.w	r2, #32
 80043e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043f0:	bf00      	nop
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004402:	2300      	movs	r3, #0
 8004404:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800440c:	2b01      	cmp	r3, #1
 800440e:	d101      	bne.n	8004414 <HAL_TIM_ConfigClockSource+0x1c>
 8004410:	2302      	movs	r3, #2
 8004412:	e0b4      	b.n	800457e <HAL_TIM_ConfigClockSource+0x186>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2202      	movs	r2, #2
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004432:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800443a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800444c:	d03e      	beq.n	80044cc <HAL_TIM_ConfigClockSource+0xd4>
 800444e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004452:	f200 8087 	bhi.w	8004564 <HAL_TIM_ConfigClockSource+0x16c>
 8004456:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800445a:	f000 8086 	beq.w	800456a <HAL_TIM_ConfigClockSource+0x172>
 800445e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004462:	d87f      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x16c>
 8004464:	2b70      	cmp	r3, #112	@ 0x70
 8004466:	d01a      	beq.n	800449e <HAL_TIM_ConfigClockSource+0xa6>
 8004468:	2b70      	cmp	r3, #112	@ 0x70
 800446a:	d87b      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x16c>
 800446c:	2b60      	cmp	r3, #96	@ 0x60
 800446e:	d050      	beq.n	8004512 <HAL_TIM_ConfigClockSource+0x11a>
 8004470:	2b60      	cmp	r3, #96	@ 0x60
 8004472:	d877      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x16c>
 8004474:	2b50      	cmp	r3, #80	@ 0x50
 8004476:	d03c      	beq.n	80044f2 <HAL_TIM_ConfigClockSource+0xfa>
 8004478:	2b50      	cmp	r3, #80	@ 0x50
 800447a:	d873      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x16c>
 800447c:	2b40      	cmp	r3, #64	@ 0x40
 800447e:	d058      	beq.n	8004532 <HAL_TIM_ConfigClockSource+0x13a>
 8004480:	2b40      	cmp	r3, #64	@ 0x40
 8004482:	d86f      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x16c>
 8004484:	2b30      	cmp	r3, #48	@ 0x30
 8004486:	d064      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0x15a>
 8004488:	2b30      	cmp	r3, #48	@ 0x30
 800448a:	d86b      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x16c>
 800448c:	2b20      	cmp	r3, #32
 800448e:	d060      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0x15a>
 8004490:	2b20      	cmp	r3, #32
 8004492:	d867      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x16c>
 8004494:	2b00      	cmp	r3, #0
 8004496:	d05c      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0x15a>
 8004498:	2b10      	cmp	r3, #16
 800449a:	d05a      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0x15a>
 800449c:	e062      	b.n	8004564 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044ae:	f000 f9aa 	bl	8004806 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80044c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	68ba      	ldr	r2, [r7, #8]
 80044c8:	609a      	str	r2, [r3, #8]
      break;
 80044ca:	e04f      	b.n	800456c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044dc:	f000 f993 	bl	8004806 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044ee:	609a      	str	r2, [r3, #8]
      break;
 80044f0:	e03c      	b.n	800456c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044fe:	461a      	mov	r2, r3
 8004500:	f000 f90a 	bl	8004718 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2150      	movs	r1, #80	@ 0x50
 800450a:	4618      	mov	r0, r3
 800450c:	f000 f961 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 8004510:	e02c      	b.n	800456c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800451e:	461a      	mov	r2, r3
 8004520:	f000 f928 	bl	8004774 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2160      	movs	r1, #96	@ 0x60
 800452a:	4618      	mov	r0, r3
 800452c:	f000 f951 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 8004530:	e01c      	b.n	800456c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800453e:	461a      	mov	r2, r3
 8004540:	f000 f8ea 	bl	8004718 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2140      	movs	r1, #64	@ 0x40
 800454a:	4618      	mov	r0, r3
 800454c:	f000 f941 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 8004550:	e00c      	b.n	800456c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4619      	mov	r1, r3
 800455c:	4610      	mov	r0, r2
 800455e:	f000 f938 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 8004562:	e003      	b.n	800456c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	73fb      	strb	r3, [r7, #15]
      break;
 8004568:	e000      	b.n	800456c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800456a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800457c:	7bfb      	ldrb	r3, [r7, #15]
}
 800457e:	4618      	mov	r0, r3
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004586:	b480      	push	{r7}
 8004588:	b083      	sub	sp, #12
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800458e:	bf00      	nop
 8004590:	370c      	adds	r7, #12
 8004592:	46bd      	mov	sp, r7
 8004594:	bc80      	pop	{r7}
 8004596:	4770      	bx	lr

08004598 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80045a0:	bf00      	nop
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bc80      	pop	{r7}
 80045a8:	4770      	bx	lr

080045aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b083      	sub	sp, #12
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bc80      	pop	{r7}
 80045ba:	4770      	bx	lr

080045bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bc80      	pop	{r7}
 80045cc:	4770      	bx	lr

080045ce <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80045ce:	b480      	push	{r7}
 80045d0:	b083      	sub	sp, #12
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80045d6:	bf00      	nop
 80045d8:	370c      	adds	r7, #12
 80045da:	46bd      	mov	sp, r7
 80045dc:	bc80      	pop	{r7}
 80045de:	4770      	bx	lr

080045e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bc80      	pop	{r7}
 80045f0:	4770      	bx	lr

080045f2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b083      	sub	sp, #12
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr

08004604 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	bc80      	pop	{r7}
 8004614:	4770      	bx	lr

08004616 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004616:	b480      	push	{r7}
 8004618:	b083      	sub	sp, #12
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800461e:	bf00      	nop
 8004620:	370c      	adds	r7, #12
 8004622:	46bd      	mov	sp, r7
 8004624:	bc80      	pop	{r7}
 8004626:	4770      	bx	lr

08004628 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	bc80      	pop	{r7}
 8004638:	4770      	bx	lr
	...

0800463c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a2f      	ldr	r2, [pc, #188]	@ (800470c <TIM_Base_SetConfig+0xd0>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d00b      	beq.n	800466c <TIM_Base_SetConfig+0x30>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800465a:	d007      	beq.n	800466c <TIM_Base_SetConfig+0x30>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a2c      	ldr	r2, [pc, #176]	@ (8004710 <TIM_Base_SetConfig+0xd4>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d003      	beq.n	800466c <TIM_Base_SetConfig+0x30>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a2b      	ldr	r2, [pc, #172]	@ (8004714 <TIM_Base_SetConfig+0xd8>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d108      	bne.n	800467e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004672:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	4313      	orrs	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a22      	ldr	r2, [pc, #136]	@ (800470c <TIM_Base_SetConfig+0xd0>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d00b      	beq.n	800469e <TIM_Base_SetConfig+0x62>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800468c:	d007      	beq.n	800469e <TIM_Base_SetConfig+0x62>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a1f      	ldr	r2, [pc, #124]	@ (8004710 <TIM_Base_SetConfig+0xd4>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d003      	beq.n	800469e <TIM_Base_SetConfig+0x62>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a1e      	ldr	r2, [pc, #120]	@ (8004714 <TIM_Base_SetConfig+0xd8>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d108      	bne.n	80046b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	689a      	ldr	r2, [r3, #8]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a0d      	ldr	r2, [pc, #52]	@ (800470c <TIM_Base_SetConfig+0xd0>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d103      	bne.n	80046e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	691a      	ldr	r2, [r3, #16]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d005      	beq.n	8004702 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	f023 0201 	bic.w	r2, r3, #1
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	611a      	str	r2, [r3, #16]
  }
}
 8004702:	bf00      	nop
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	bc80      	pop	{r7}
 800470a:	4770      	bx	lr
 800470c:	40012c00 	.word	0x40012c00
 8004710:	40000400 	.word	0x40000400
 8004714:	40000800 	.word	0x40000800

08004718 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004718:	b480      	push	{r7}
 800471a:	b087      	sub	sp, #28
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	f023 0201 	bic.w	r2, r3, #1
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004742:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	011b      	lsls	r3, r3, #4
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	4313      	orrs	r3, r2
 800474c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	f023 030a 	bic.w	r3, r3, #10
 8004754:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	4313      	orrs	r3, r2
 800475c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	693a      	ldr	r2, [r7, #16]
 8004762:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	621a      	str	r2, [r3, #32]
}
 800476a:	bf00      	nop
 800476c:	371c      	adds	r7, #28
 800476e:	46bd      	mov	sp, r7
 8004770:	bc80      	pop	{r7}
 8004772:	4770      	bx	lr

08004774 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004774:	b480      	push	{r7}
 8004776:	b087      	sub	sp, #28
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6a1b      	ldr	r3, [r3, #32]
 8004784:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6a1b      	ldr	r3, [r3, #32]
 800478a:	f023 0210 	bic.w	r2, r3, #16
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800479e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	031b      	lsls	r3, r3, #12
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80047b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	011b      	lsls	r3, r3, #4
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	693a      	ldr	r2, [r7, #16]
 80047c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	697a      	ldr	r2, [r7, #20]
 80047c6:	621a      	str	r2, [r3, #32]
}
 80047c8:	bf00      	nop
 80047ca:	371c      	adds	r7, #28
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bc80      	pop	{r7}
 80047d0:	4770      	bx	lr

080047d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b085      	sub	sp, #20
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
 80047da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047ea:	683a      	ldr	r2, [r7, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f043 0307 	orr.w	r3, r3, #7
 80047f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68fa      	ldr	r2, [r7, #12]
 80047fa:	609a      	str	r2, [r3, #8]
}
 80047fc:	bf00      	nop
 80047fe:	3714      	adds	r7, #20
 8004800:	46bd      	mov	sp, r7
 8004802:	bc80      	pop	{r7}
 8004804:	4770      	bx	lr

08004806 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004806:	b480      	push	{r7}
 8004808:	b087      	sub	sp, #28
 800480a:	af00      	add	r7, sp, #0
 800480c:	60f8      	str	r0, [r7, #12]
 800480e:	60b9      	str	r1, [r7, #8]
 8004810:	607a      	str	r2, [r7, #4]
 8004812:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004820:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	021a      	lsls	r2, r3, #8
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	431a      	orrs	r2, r3
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	4313      	orrs	r3, r2
 800482e:	697a      	ldr	r2, [r7, #20]
 8004830:	4313      	orrs	r3, r2
 8004832:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	609a      	str	r2, [r3, #8]
}
 800483a:	bf00      	nop
 800483c:	371c      	adds	r7, #28
 800483e:	46bd      	mov	sp, r7
 8004840:	bc80      	pop	{r7}
 8004842:	4770      	bx	lr

08004844 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4a1c      	ldr	r2, [pc, #112]	@ (80048c0 <TIM_ResetCallback+0x7c>)
 8004850:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a1b      	ldr	r2, [pc, #108]	@ (80048c4 <TIM_ResetCallback+0x80>)
 8004858:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a1a      	ldr	r2, [pc, #104]	@ (80048c8 <TIM_ResetCallback+0x84>)
 8004860:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a19      	ldr	r2, [pc, #100]	@ (80048cc <TIM_ResetCallback+0x88>)
 8004868:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4a18      	ldr	r2, [pc, #96]	@ (80048d0 <TIM_ResetCallback+0x8c>)
 8004870:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a17      	ldr	r2, [pc, #92]	@ (80048d4 <TIM_ResetCallback+0x90>)
 8004878:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a16      	ldr	r2, [pc, #88]	@ (80048d8 <TIM_ResetCallback+0x94>)
 8004880:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a15      	ldr	r2, [pc, #84]	@ (80048dc <TIM_ResetCallback+0x98>)
 8004888:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a14      	ldr	r2, [pc, #80]	@ (80048e0 <TIM_ResetCallback+0x9c>)
 8004890:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a13      	ldr	r2, [pc, #76]	@ (80048e4 <TIM_ResetCallback+0xa0>)
 8004898:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a12      	ldr	r2, [pc, #72]	@ (80048e8 <TIM_ResetCallback+0xa4>)
 80048a0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a11      	ldr	r2, [pc, #68]	@ (80048ec <TIM_ResetCallback+0xa8>)
 80048a8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a10      	ldr	r2, [pc, #64]	@ (80048f0 <TIM_ResetCallback+0xac>)
 80048b0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bc80      	pop	{r7}
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	08004587 	.word	0x08004587
 80048c4:	08004599 	.word	0x08004599
 80048c8:	08004605 	.word	0x08004605
 80048cc:	08004617 	.word	0x08004617
 80048d0:	080045bd 	.word	0x080045bd
 80048d4:	080045cf 	.word	0x080045cf
 80048d8:	080045ab 	.word	0x080045ab
 80048dc:	080045e1 	.word	0x080045e1
 80048e0:	080045f3 	.word	0x080045f3
 80048e4:	08004629 	.word	0x08004629
 80048e8:	080049b1 	.word	0x080049b1
 80048ec:	080049c3 	.word	0x080049c3
 80048f0:	080049d5 	.word	0x080049d5

080048f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004904:	2b01      	cmp	r3, #1
 8004906:	d101      	bne.n	800490c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004908:	2302      	movs	r3, #2
 800490a:	e046      	b.n	800499a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2202      	movs	r2, #2
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004932:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	4313      	orrs	r3, r2
 800493c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a16      	ldr	r2, [pc, #88]	@ (80049a4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d00e      	beq.n	800496e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004958:	d009      	beq.n	800496e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a12      	ldr	r2, [pc, #72]	@ (80049a8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d004      	beq.n	800496e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a10      	ldr	r2, [pc, #64]	@ (80049ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d10c      	bne.n	8004988 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004974:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	68ba      	ldr	r2, [r7, #8]
 800497c:	4313      	orrs	r3, r2
 800497e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3714      	adds	r7, #20
 800499e:	46bd      	mov	sp, r7
 80049a0:	bc80      	pop	{r7}
 80049a2:	4770      	bx	lr
 80049a4:	40012c00 	.word	0x40012c00
 80049a8:	40000400 	.word	0x40000400
 80049ac:	40000800 	.word	0x40000800

080049b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	bc80      	pop	{r7}
 80049c0:	4770      	bx	lr

080049c2 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80049c2:	b480      	push	{r7}
 80049c4:	b083      	sub	sp, #12
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80049ca:	bf00      	nop
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr

080049d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bc80      	pop	{r7}
 80049e4:	4770      	bx	lr

080049e6 <__cvt>:
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049ec:	461d      	mov	r5, r3
 80049ee:	bfbb      	ittet	lt
 80049f0:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80049f4:	461d      	movlt	r5, r3
 80049f6:	2300      	movge	r3, #0
 80049f8:	232d      	movlt	r3, #45	@ 0x2d
 80049fa:	b088      	sub	sp, #32
 80049fc:	4614      	mov	r4, r2
 80049fe:	bfb8      	it	lt
 8004a00:	4614      	movlt	r4, r2
 8004a02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004a04:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004a06:	7013      	strb	r3, [r2, #0]
 8004a08:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004a0a:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004a0e:	f023 0820 	bic.w	r8, r3, #32
 8004a12:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004a16:	d005      	beq.n	8004a24 <__cvt+0x3e>
 8004a18:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004a1c:	d100      	bne.n	8004a20 <__cvt+0x3a>
 8004a1e:	3601      	adds	r6, #1
 8004a20:	2302      	movs	r3, #2
 8004a22:	e000      	b.n	8004a26 <__cvt+0x40>
 8004a24:	2303      	movs	r3, #3
 8004a26:	aa07      	add	r2, sp, #28
 8004a28:	9204      	str	r2, [sp, #16]
 8004a2a:	aa06      	add	r2, sp, #24
 8004a2c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004a30:	e9cd 3600 	strd	r3, r6, [sp]
 8004a34:	4622      	mov	r2, r4
 8004a36:	462b      	mov	r3, r5
 8004a38:	f000 fe4e 	bl	80056d8 <_dtoa_r>
 8004a3c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004a40:	4607      	mov	r7, r0
 8004a42:	d119      	bne.n	8004a78 <__cvt+0x92>
 8004a44:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004a46:	07db      	lsls	r3, r3, #31
 8004a48:	d50e      	bpl.n	8004a68 <__cvt+0x82>
 8004a4a:	eb00 0906 	add.w	r9, r0, r6
 8004a4e:	2200      	movs	r2, #0
 8004a50:	2300      	movs	r3, #0
 8004a52:	4620      	mov	r0, r4
 8004a54:	4629      	mov	r1, r5
 8004a56:	f7fc f85b 	bl	8000b10 <__aeabi_dcmpeq>
 8004a5a:	b108      	cbz	r0, 8004a60 <__cvt+0x7a>
 8004a5c:	f8cd 901c 	str.w	r9, [sp, #28]
 8004a60:	2230      	movs	r2, #48	@ 0x30
 8004a62:	9b07      	ldr	r3, [sp, #28]
 8004a64:	454b      	cmp	r3, r9
 8004a66:	d31e      	bcc.n	8004aa6 <__cvt+0xc0>
 8004a68:	4638      	mov	r0, r7
 8004a6a:	9b07      	ldr	r3, [sp, #28]
 8004a6c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004a6e:	1bdb      	subs	r3, r3, r7
 8004a70:	6013      	str	r3, [r2, #0]
 8004a72:	b008      	add	sp, #32
 8004a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004a7c:	eb00 0906 	add.w	r9, r0, r6
 8004a80:	d1e5      	bne.n	8004a4e <__cvt+0x68>
 8004a82:	7803      	ldrb	r3, [r0, #0]
 8004a84:	2b30      	cmp	r3, #48	@ 0x30
 8004a86:	d10a      	bne.n	8004a9e <__cvt+0xb8>
 8004a88:	2200      	movs	r2, #0
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	4620      	mov	r0, r4
 8004a8e:	4629      	mov	r1, r5
 8004a90:	f7fc f83e 	bl	8000b10 <__aeabi_dcmpeq>
 8004a94:	b918      	cbnz	r0, 8004a9e <__cvt+0xb8>
 8004a96:	f1c6 0601 	rsb	r6, r6, #1
 8004a9a:	f8ca 6000 	str.w	r6, [sl]
 8004a9e:	f8da 3000 	ldr.w	r3, [sl]
 8004aa2:	4499      	add	r9, r3
 8004aa4:	e7d3      	b.n	8004a4e <__cvt+0x68>
 8004aa6:	1c59      	adds	r1, r3, #1
 8004aa8:	9107      	str	r1, [sp, #28]
 8004aaa:	701a      	strb	r2, [r3, #0]
 8004aac:	e7d9      	b.n	8004a62 <__cvt+0x7c>

08004aae <__exponent>:
 8004aae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ab0:	2900      	cmp	r1, #0
 8004ab2:	bfb6      	itet	lt
 8004ab4:	232d      	movlt	r3, #45	@ 0x2d
 8004ab6:	232b      	movge	r3, #43	@ 0x2b
 8004ab8:	4249      	neglt	r1, r1
 8004aba:	2909      	cmp	r1, #9
 8004abc:	7002      	strb	r2, [r0, #0]
 8004abe:	7043      	strb	r3, [r0, #1]
 8004ac0:	dd29      	ble.n	8004b16 <__exponent+0x68>
 8004ac2:	f10d 0307 	add.w	r3, sp, #7
 8004ac6:	461d      	mov	r5, r3
 8004ac8:	270a      	movs	r7, #10
 8004aca:	fbb1 f6f7 	udiv	r6, r1, r7
 8004ace:	461a      	mov	r2, r3
 8004ad0:	fb07 1416 	mls	r4, r7, r6, r1
 8004ad4:	3430      	adds	r4, #48	@ 0x30
 8004ad6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004ada:	460c      	mov	r4, r1
 8004adc:	2c63      	cmp	r4, #99	@ 0x63
 8004ade:	4631      	mov	r1, r6
 8004ae0:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ae4:	dcf1      	bgt.n	8004aca <__exponent+0x1c>
 8004ae6:	3130      	adds	r1, #48	@ 0x30
 8004ae8:	1e94      	subs	r4, r2, #2
 8004aea:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004aee:	4623      	mov	r3, r4
 8004af0:	1c41      	adds	r1, r0, #1
 8004af2:	42ab      	cmp	r3, r5
 8004af4:	d30a      	bcc.n	8004b0c <__exponent+0x5e>
 8004af6:	f10d 0309 	add.w	r3, sp, #9
 8004afa:	1a9b      	subs	r3, r3, r2
 8004afc:	42ac      	cmp	r4, r5
 8004afe:	bf88      	it	hi
 8004b00:	2300      	movhi	r3, #0
 8004b02:	3302      	adds	r3, #2
 8004b04:	4403      	add	r3, r0
 8004b06:	1a18      	subs	r0, r3, r0
 8004b08:	b003      	add	sp, #12
 8004b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b0c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004b10:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004b14:	e7ed      	b.n	8004af2 <__exponent+0x44>
 8004b16:	2330      	movs	r3, #48	@ 0x30
 8004b18:	3130      	adds	r1, #48	@ 0x30
 8004b1a:	7083      	strb	r3, [r0, #2]
 8004b1c:	70c1      	strb	r1, [r0, #3]
 8004b1e:	1d03      	adds	r3, r0, #4
 8004b20:	e7f1      	b.n	8004b06 <__exponent+0x58>
	...

08004b24 <_printf_float>:
 8004b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b28:	b091      	sub	sp, #68	@ 0x44
 8004b2a:	460c      	mov	r4, r1
 8004b2c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004b30:	4616      	mov	r6, r2
 8004b32:	461f      	mov	r7, r3
 8004b34:	4605      	mov	r5, r0
 8004b36:	f000 fcbf 	bl	80054b8 <_localeconv_r>
 8004b3a:	6803      	ldr	r3, [r0, #0]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	9308      	str	r3, [sp, #32]
 8004b40:	f7fb fb06 	bl	8000150 <strlen>
 8004b44:	2300      	movs	r3, #0
 8004b46:	930e      	str	r3, [sp, #56]	@ 0x38
 8004b48:	f8d8 3000 	ldr.w	r3, [r8]
 8004b4c:	9009      	str	r0, [sp, #36]	@ 0x24
 8004b4e:	3307      	adds	r3, #7
 8004b50:	f023 0307 	bic.w	r3, r3, #7
 8004b54:	f103 0208 	add.w	r2, r3, #8
 8004b58:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004b5c:	f8d4 b000 	ldr.w	fp, [r4]
 8004b60:	f8c8 2000 	str.w	r2, [r8]
 8004b64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004b68:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004b6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004b6e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004b72:	f04f 32ff 	mov.w	r2, #4294967295
 8004b76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004b7a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004b7e:	4b9c      	ldr	r3, [pc, #624]	@ (8004df0 <_printf_float+0x2cc>)
 8004b80:	f7fb fff8 	bl	8000b74 <__aeabi_dcmpun>
 8004b84:	bb70      	cbnz	r0, 8004be4 <_printf_float+0xc0>
 8004b86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004b8a:	f04f 32ff 	mov.w	r2, #4294967295
 8004b8e:	4b98      	ldr	r3, [pc, #608]	@ (8004df0 <_printf_float+0x2cc>)
 8004b90:	f7fb ffd2 	bl	8000b38 <__aeabi_dcmple>
 8004b94:	bb30      	cbnz	r0, 8004be4 <_printf_float+0xc0>
 8004b96:	2200      	movs	r2, #0
 8004b98:	2300      	movs	r3, #0
 8004b9a:	4640      	mov	r0, r8
 8004b9c:	4649      	mov	r1, r9
 8004b9e:	f7fb ffc1 	bl	8000b24 <__aeabi_dcmplt>
 8004ba2:	b110      	cbz	r0, 8004baa <_printf_float+0x86>
 8004ba4:	232d      	movs	r3, #45	@ 0x2d
 8004ba6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004baa:	4a92      	ldr	r2, [pc, #584]	@ (8004df4 <_printf_float+0x2d0>)
 8004bac:	4b92      	ldr	r3, [pc, #584]	@ (8004df8 <_printf_float+0x2d4>)
 8004bae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004bb2:	bf8c      	ite	hi
 8004bb4:	4690      	movhi	r8, r2
 8004bb6:	4698      	movls	r8, r3
 8004bb8:	2303      	movs	r3, #3
 8004bba:	f04f 0900 	mov.w	r9, #0
 8004bbe:	6123      	str	r3, [r4, #16]
 8004bc0:	f02b 0304 	bic.w	r3, fp, #4
 8004bc4:	6023      	str	r3, [r4, #0]
 8004bc6:	4633      	mov	r3, r6
 8004bc8:	4621      	mov	r1, r4
 8004bca:	4628      	mov	r0, r5
 8004bcc:	9700      	str	r7, [sp, #0]
 8004bce:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004bd0:	f000 f9d4 	bl	8004f7c <_printf_common>
 8004bd4:	3001      	adds	r0, #1
 8004bd6:	f040 8090 	bne.w	8004cfa <_printf_float+0x1d6>
 8004bda:	f04f 30ff 	mov.w	r0, #4294967295
 8004bde:	b011      	add	sp, #68	@ 0x44
 8004be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004be4:	4642      	mov	r2, r8
 8004be6:	464b      	mov	r3, r9
 8004be8:	4640      	mov	r0, r8
 8004bea:	4649      	mov	r1, r9
 8004bec:	f7fb ffc2 	bl	8000b74 <__aeabi_dcmpun>
 8004bf0:	b148      	cbz	r0, 8004c06 <_printf_float+0xe2>
 8004bf2:	464b      	mov	r3, r9
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	bfb8      	it	lt
 8004bf8:	232d      	movlt	r3, #45	@ 0x2d
 8004bfa:	4a80      	ldr	r2, [pc, #512]	@ (8004dfc <_printf_float+0x2d8>)
 8004bfc:	bfb8      	it	lt
 8004bfe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004c02:	4b7f      	ldr	r3, [pc, #508]	@ (8004e00 <_printf_float+0x2dc>)
 8004c04:	e7d3      	b.n	8004bae <_printf_float+0x8a>
 8004c06:	6863      	ldr	r3, [r4, #4]
 8004c08:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	d13f      	bne.n	8004c90 <_printf_float+0x16c>
 8004c10:	2306      	movs	r3, #6
 8004c12:	6063      	str	r3, [r4, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004c1a:	6023      	str	r3, [r4, #0]
 8004c1c:	9206      	str	r2, [sp, #24]
 8004c1e:	aa0e      	add	r2, sp, #56	@ 0x38
 8004c20:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004c24:	aa0d      	add	r2, sp, #52	@ 0x34
 8004c26:	9203      	str	r2, [sp, #12]
 8004c28:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004c2c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004c30:	6863      	ldr	r3, [r4, #4]
 8004c32:	4642      	mov	r2, r8
 8004c34:	9300      	str	r3, [sp, #0]
 8004c36:	4628      	mov	r0, r5
 8004c38:	464b      	mov	r3, r9
 8004c3a:	910a      	str	r1, [sp, #40]	@ 0x28
 8004c3c:	f7ff fed3 	bl	80049e6 <__cvt>
 8004c40:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004c42:	4680      	mov	r8, r0
 8004c44:	2947      	cmp	r1, #71	@ 0x47
 8004c46:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004c48:	d128      	bne.n	8004c9c <_printf_float+0x178>
 8004c4a:	1cc8      	adds	r0, r1, #3
 8004c4c:	db02      	blt.n	8004c54 <_printf_float+0x130>
 8004c4e:	6863      	ldr	r3, [r4, #4]
 8004c50:	4299      	cmp	r1, r3
 8004c52:	dd40      	ble.n	8004cd6 <_printf_float+0x1b2>
 8004c54:	f1aa 0a02 	sub.w	sl, sl, #2
 8004c58:	fa5f fa8a 	uxtb.w	sl, sl
 8004c5c:	4652      	mov	r2, sl
 8004c5e:	3901      	subs	r1, #1
 8004c60:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004c64:	910d      	str	r1, [sp, #52]	@ 0x34
 8004c66:	f7ff ff22 	bl	8004aae <__exponent>
 8004c6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004c6c:	4681      	mov	r9, r0
 8004c6e:	1813      	adds	r3, r2, r0
 8004c70:	2a01      	cmp	r2, #1
 8004c72:	6123      	str	r3, [r4, #16]
 8004c74:	dc02      	bgt.n	8004c7c <_printf_float+0x158>
 8004c76:	6822      	ldr	r2, [r4, #0]
 8004c78:	07d2      	lsls	r2, r2, #31
 8004c7a:	d501      	bpl.n	8004c80 <_printf_float+0x15c>
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	6123      	str	r3, [r4, #16]
 8004c80:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d09e      	beq.n	8004bc6 <_printf_float+0xa2>
 8004c88:	232d      	movs	r3, #45	@ 0x2d
 8004c8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c8e:	e79a      	b.n	8004bc6 <_printf_float+0xa2>
 8004c90:	2947      	cmp	r1, #71	@ 0x47
 8004c92:	d1bf      	bne.n	8004c14 <_printf_float+0xf0>
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1bd      	bne.n	8004c14 <_printf_float+0xf0>
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e7ba      	b.n	8004c12 <_printf_float+0xee>
 8004c9c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004ca0:	d9dc      	bls.n	8004c5c <_printf_float+0x138>
 8004ca2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004ca6:	d118      	bne.n	8004cda <_printf_float+0x1b6>
 8004ca8:	2900      	cmp	r1, #0
 8004caa:	6863      	ldr	r3, [r4, #4]
 8004cac:	dd0b      	ble.n	8004cc6 <_printf_float+0x1a2>
 8004cae:	6121      	str	r1, [r4, #16]
 8004cb0:	b913      	cbnz	r3, 8004cb8 <_printf_float+0x194>
 8004cb2:	6822      	ldr	r2, [r4, #0]
 8004cb4:	07d0      	lsls	r0, r2, #31
 8004cb6:	d502      	bpl.n	8004cbe <_printf_float+0x19a>
 8004cb8:	3301      	adds	r3, #1
 8004cba:	440b      	add	r3, r1
 8004cbc:	6123      	str	r3, [r4, #16]
 8004cbe:	f04f 0900 	mov.w	r9, #0
 8004cc2:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004cc4:	e7dc      	b.n	8004c80 <_printf_float+0x15c>
 8004cc6:	b913      	cbnz	r3, 8004cce <_printf_float+0x1aa>
 8004cc8:	6822      	ldr	r2, [r4, #0]
 8004cca:	07d2      	lsls	r2, r2, #31
 8004ccc:	d501      	bpl.n	8004cd2 <_printf_float+0x1ae>
 8004cce:	3302      	adds	r3, #2
 8004cd0:	e7f4      	b.n	8004cbc <_printf_float+0x198>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e7f2      	b.n	8004cbc <_printf_float+0x198>
 8004cd6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004cda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004cdc:	4299      	cmp	r1, r3
 8004cde:	db05      	blt.n	8004cec <_printf_float+0x1c8>
 8004ce0:	6823      	ldr	r3, [r4, #0]
 8004ce2:	6121      	str	r1, [r4, #16]
 8004ce4:	07d8      	lsls	r0, r3, #31
 8004ce6:	d5ea      	bpl.n	8004cbe <_printf_float+0x19a>
 8004ce8:	1c4b      	adds	r3, r1, #1
 8004cea:	e7e7      	b.n	8004cbc <_printf_float+0x198>
 8004cec:	2900      	cmp	r1, #0
 8004cee:	bfcc      	ite	gt
 8004cf0:	2201      	movgt	r2, #1
 8004cf2:	f1c1 0202 	rsble	r2, r1, #2
 8004cf6:	4413      	add	r3, r2
 8004cf8:	e7e0      	b.n	8004cbc <_printf_float+0x198>
 8004cfa:	6823      	ldr	r3, [r4, #0]
 8004cfc:	055a      	lsls	r2, r3, #21
 8004cfe:	d407      	bmi.n	8004d10 <_printf_float+0x1ec>
 8004d00:	6923      	ldr	r3, [r4, #16]
 8004d02:	4642      	mov	r2, r8
 8004d04:	4631      	mov	r1, r6
 8004d06:	4628      	mov	r0, r5
 8004d08:	47b8      	blx	r7
 8004d0a:	3001      	adds	r0, #1
 8004d0c:	d12b      	bne.n	8004d66 <_printf_float+0x242>
 8004d0e:	e764      	b.n	8004bda <_printf_float+0xb6>
 8004d10:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004d14:	f240 80dc 	bls.w	8004ed0 <_printf_float+0x3ac>
 8004d18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	2300      	movs	r3, #0
 8004d20:	f7fb fef6 	bl	8000b10 <__aeabi_dcmpeq>
 8004d24:	2800      	cmp	r0, #0
 8004d26:	d033      	beq.n	8004d90 <_printf_float+0x26c>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	4631      	mov	r1, r6
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	4a35      	ldr	r2, [pc, #212]	@ (8004e04 <_printf_float+0x2e0>)
 8004d30:	47b8      	blx	r7
 8004d32:	3001      	adds	r0, #1
 8004d34:	f43f af51 	beq.w	8004bda <_printf_float+0xb6>
 8004d38:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004d3c:	4543      	cmp	r3, r8
 8004d3e:	db02      	blt.n	8004d46 <_printf_float+0x222>
 8004d40:	6823      	ldr	r3, [r4, #0]
 8004d42:	07d8      	lsls	r0, r3, #31
 8004d44:	d50f      	bpl.n	8004d66 <_printf_float+0x242>
 8004d46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d4a:	4631      	mov	r1, r6
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	47b8      	blx	r7
 8004d50:	3001      	adds	r0, #1
 8004d52:	f43f af42 	beq.w	8004bda <_printf_float+0xb6>
 8004d56:	f04f 0900 	mov.w	r9, #0
 8004d5a:	f108 38ff 	add.w	r8, r8, #4294967295
 8004d5e:	f104 0a1a 	add.w	sl, r4, #26
 8004d62:	45c8      	cmp	r8, r9
 8004d64:	dc09      	bgt.n	8004d7a <_printf_float+0x256>
 8004d66:	6823      	ldr	r3, [r4, #0]
 8004d68:	079b      	lsls	r3, r3, #30
 8004d6a:	f100 8102 	bmi.w	8004f72 <_printf_float+0x44e>
 8004d6e:	68e0      	ldr	r0, [r4, #12]
 8004d70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004d72:	4298      	cmp	r0, r3
 8004d74:	bfb8      	it	lt
 8004d76:	4618      	movlt	r0, r3
 8004d78:	e731      	b.n	8004bde <_printf_float+0xba>
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	4652      	mov	r2, sl
 8004d7e:	4631      	mov	r1, r6
 8004d80:	4628      	mov	r0, r5
 8004d82:	47b8      	blx	r7
 8004d84:	3001      	adds	r0, #1
 8004d86:	f43f af28 	beq.w	8004bda <_printf_float+0xb6>
 8004d8a:	f109 0901 	add.w	r9, r9, #1
 8004d8e:	e7e8      	b.n	8004d62 <_printf_float+0x23e>
 8004d90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	dc38      	bgt.n	8004e08 <_printf_float+0x2e4>
 8004d96:	2301      	movs	r3, #1
 8004d98:	4631      	mov	r1, r6
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	4a19      	ldr	r2, [pc, #100]	@ (8004e04 <_printf_float+0x2e0>)
 8004d9e:	47b8      	blx	r7
 8004da0:	3001      	adds	r0, #1
 8004da2:	f43f af1a 	beq.w	8004bda <_printf_float+0xb6>
 8004da6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004daa:	ea59 0303 	orrs.w	r3, r9, r3
 8004dae:	d102      	bne.n	8004db6 <_printf_float+0x292>
 8004db0:	6823      	ldr	r3, [r4, #0]
 8004db2:	07d9      	lsls	r1, r3, #31
 8004db4:	d5d7      	bpl.n	8004d66 <_printf_float+0x242>
 8004db6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004dba:	4631      	mov	r1, r6
 8004dbc:	4628      	mov	r0, r5
 8004dbe:	47b8      	blx	r7
 8004dc0:	3001      	adds	r0, #1
 8004dc2:	f43f af0a 	beq.w	8004bda <_printf_float+0xb6>
 8004dc6:	f04f 0a00 	mov.w	sl, #0
 8004dca:	f104 0b1a 	add.w	fp, r4, #26
 8004dce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004dd0:	425b      	negs	r3, r3
 8004dd2:	4553      	cmp	r3, sl
 8004dd4:	dc01      	bgt.n	8004dda <_printf_float+0x2b6>
 8004dd6:	464b      	mov	r3, r9
 8004dd8:	e793      	b.n	8004d02 <_printf_float+0x1de>
 8004dda:	2301      	movs	r3, #1
 8004ddc:	465a      	mov	r2, fp
 8004dde:	4631      	mov	r1, r6
 8004de0:	4628      	mov	r0, r5
 8004de2:	47b8      	blx	r7
 8004de4:	3001      	adds	r0, #1
 8004de6:	f43f aef8 	beq.w	8004bda <_printf_float+0xb6>
 8004dea:	f10a 0a01 	add.w	sl, sl, #1
 8004dee:	e7ee      	b.n	8004dce <_printf_float+0x2aa>
 8004df0:	7fefffff 	.word	0x7fefffff
 8004df4:	08007346 	.word	0x08007346
 8004df8:	08007342 	.word	0x08007342
 8004dfc:	0800734e 	.word	0x0800734e
 8004e00:	0800734a 	.word	0x0800734a
 8004e04:	08007352 	.word	0x08007352
 8004e08:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004e0a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004e0e:	4553      	cmp	r3, sl
 8004e10:	bfa8      	it	ge
 8004e12:	4653      	movge	r3, sl
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	4699      	mov	r9, r3
 8004e18:	dc36      	bgt.n	8004e88 <_printf_float+0x364>
 8004e1a:	f04f 0b00 	mov.w	fp, #0
 8004e1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e22:	f104 021a 	add.w	r2, r4, #26
 8004e26:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004e28:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e2a:	eba3 0309 	sub.w	r3, r3, r9
 8004e2e:	455b      	cmp	r3, fp
 8004e30:	dc31      	bgt.n	8004e96 <_printf_float+0x372>
 8004e32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e34:	459a      	cmp	sl, r3
 8004e36:	dc3a      	bgt.n	8004eae <_printf_float+0x38a>
 8004e38:	6823      	ldr	r3, [r4, #0]
 8004e3a:	07da      	lsls	r2, r3, #31
 8004e3c:	d437      	bmi.n	8004eae <_printf_float+0x38a>
 8004e3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e40:	ebaa 0903 	sub.w	r9, sl, r3
 8004e44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e46:	ebaa 0303 	sub.w	r3, sl, r3
 8004e4a:	4599      	cmp	r9, r3
 8004e4c:	bfa8      	it	ge
 8004e4e:	4699      	movge	r9, r3
 8004e50:	f1b9 0f00 	cmp.w	r9, #0
 8004e54:	dc33      	bgt.n	8004ebe <_printf_float+0x39a>
 8004e56:	f04f 0800 	mov.w	r8, #0
 8004e5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e5e:	f104 0b1a 	add.w	fp, r4, #26
 8004e62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e64:	ebaa 0303 	sub.w	r3, sl, r3
 8004e68:	eba3 0309 	sub.w	r3, r3, r9
 8004e6c:	4543      	cmp	r3, r8
 8004e6e:	f77f af7a 	ble.w	8004d66 <_printf_float+0x242>
 8004e72:	2301      	movs	r3, #1
 8004e74:	465a      	mov	r2, fp
 8004e76:	4631      	mov	r1, r6
 8004e78:	4628      	mov	r0, r5
 8004e7a:	47b8      	blx	r7
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	f43f aeac 	beq.w	8004bda <_printf_float+0xb6>
 8004e82:	f108 0801 	add.w	r8, r8, #1
 8004e86:	e7ec      	b.n	8004e62 <_printf_float+0x33e>
 8004e88:	4642      	mov	r2, r8
 8004e8a:	4631      	mov	r1, r6
 8004e8c:	4628      	mov	r0, r5
 8004e8e:	47b8      	blx	r7
 8004e90:	3001      	adds	r0, #1
 8004e92:	d1c2      	bne.n	8004e1a <_printf_float+0x2f6>
 8004e94:	e6a1      	b.n	8004bda <_printf_float+0xb6>
 8004e96:	2301      	movs	r3, #1
 8004e98:	4631      	mov	r1, r6
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	920a      	str	r2, [sp, #40]	@ 0x28
 8004e9e:	47b8      	blx	r7
 8004ea0:	3001      	adds	r0, #1
 8004ea2:	f43f ae9a 	beq.w	8004bda <_printf_float+0xb6>
 8004ea6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ea8:	f10b 0b01 	add.w	fp, fp, #1
 8004eac:	e7bb      	b.n	8004e26 <_printf_float+0x302>
 8004eae:	4631      	mov	r1, r6
 8004eb0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004eb4:	4628      	mov	r0, r5
 8004eb6:	47b8      	blx	r7
 8004eb8:	3001      	adds	r0, #1
 8004eba:	d1c0      	bne.n	8004e3e <_printf_float+0x31a>
 8004ebc:	e68d      	b.n	8004bda <_printf_float+0xb6>
 8004ebe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ec0:	464b      	mov	r3, r9
 8004ec2:	4631      	mov	r1, r6
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	4442      	add	r2, r8
 8004ec8:	47b8      	blx	r7
 8004eca:	3001      	adds	r0, #1
 8004ecc:	d1c3      	bne.n	8004e56 <_printf_float+0x332>
 8004ece:	e684      	b.n	8004bda <_printf_float+0xb6>
 8004ed0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004ed4:	f1ba 0f01 	cmp.w	sl, #1
 8004ed8:	dc01      	bgt.n	8004ede <_printf_float+0x3ba>
 8004eda:	07db      	lsls	r3, r3, #31
 8004edc:	d536      	bpl.n	8004f4c <_printf_float+0x428>
 8004ede:	2301      	movs	r3, #1
 8004ee0:	4642      	mov	r2, r8
 8004ee2:	4631      	mov	r1, r6
 8004ee4:	4628      	mov	r0, r5
 8004ee6:	47b8      	blx	r7
 8004ee8:	3001      	adds	r0, #1
 8004eea:	f43f ae76 	beq.w	8004bda <_printf_float+0xb6>
 8004eee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004ef2:	4631      	mov	r1, r6
 8004ef4:	4628      	mov	r0, r5
 8004ef6:	47b8      	blx	r7
 8004ef8:	3001      	adds	r0, #1
 8004efa:	f43f ae6e 	beq.w	8004bda <_printf_float+0xb6>
 8004efe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f02:	2200      	movs	r2, #0
 8004f04:	2300      	movs	r3, #0
 8004f06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f0a:	f7fb fe01 	bl	8000b10 <__aeabi_dcmpeq>
 8004f0e:	b9c0      	cbnz	r0, 8004f42 <_printf_float+0x41e>
 8004f10:	4653      	mov	r3, sl
 8004f12:	f108 0201 	add.w	r2, r8, #1
 8004f16:	4631      	mov	r1, r6
 8004f18:	4628      	mov	r0, r5
 8004f1a:	47b8      	blx	r7
 8004f1c:	3001      	adds	r0, #1
 8004f1e:	d10c      	bne.n	8004f3a <_printf_float+0x416>
 8004f20:	e65b      	b.n	8004bda <_printf_float+0xb6>
 8004f22:	2301      	movs	r3, #1
 8004f24:	465a      	mov	r2, fp
 8004f26:	4631      	mov	r1, r6
 8004f28:	4628      	mov	r0, r5
 8004f2a:	47b8      	blx	r7
 8004f2c:	3001      	adds	r0, #1
 8004f2e:	f43f ae54 	beq.w	8004bda <_printf_float+0xb6>
 8004f32:	f108 0801 	add.w	r8, r8, #1
 8004f36:	45d0      	cmp	r8, sl
 8004f38:	dbf3      	blt.n	8004f22 <_printf_float+0x3fe>
 8004f3a:	464b      	mov	r3, r9
 8004f3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004f40:	e6e0      	b.n	8004d04 <_printf_float+0x1e0>
 8004f42:	f04f 0800 	mov.w	r8, #0
 8004f46:	f104 0b1a 	add.w	fp, r4, #26
 8004f4a:	e7f4      	b.n	8004f36 <_printf_float+0x412>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	4642      	mov	r2, r8
 8004f50:	e7e1      	b.n	8004f16 <_printf_float+0x3f2>
 8004f52:	2301      	movs	r3, #1
 8004f54:	464a      	mov	r2, r9
 8004f56:	4631      	mov	r1, r6
 8004f58:	4628      	mov	r0, r5
 8004f5a:	47b8      	blx	r7
 8004f5c:	3001      	adds	r0, #1
 8004f5e:	f43f ae3c 	beq.w	8004bda <_printf_float+0xb6>
 8004f62:	f108 0801 	add.w	r8, r8, #1
 8004f66:	68e3      	ldr	r3, [r4, #12]
 8004f68:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004f6a:	1a5b      	subs	r3, r3, r1
 8004f6c:	4543      	cmp	r3, r8
 8004f6e:	dcf0      	bgt.n	8004f52 <_printf_float+0x42e>
 8004f70:	e6fd      	b.n	8004d6e <_printf_float+0x24a>
 8004f72:	f04f 0800 	mov.w	r8, #0
 8004f76:	f104 0919 	add.w	r9, r4, #25
 8004f7a:	e7f4      	b.n	8004f66 <_printf_float+0x442>

08004f7c <_printf_common>:
 8004f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f80:	4616      	mov	r6, r2
 8004f82:	4698      	mov	r8, r3
 8004f84:	688a      	ldr	r2, [r1, #8]
 8004f86:	690b      	ldr	r3, [r1, #16]
 8004f88:	4607      	mov	r7, r0
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	bfb8      	it	lt
 8004f8e:	4613      	movlt	r3, r2
 8004f90:	6033      	str	r3, [r6, #0]
 8004f92:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f96:	460c      	mov	r4, r1
 8004f98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f9c:	b10a      	cbz	r2, 8004fa2 <_printf_common+0x26>
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	6033      	str	r3, [r6, #0]
 8004fa2:	6823      	ldr	r3, [r4, #0]
 8004fa4:	0699      	lsls	r1, r3, #26
 8004fa6:	bf42      	ittt	mi
 8004fa8:	6833      	ldrmi	r3, [r6, #0]
 8004faa:	3302      	addmi	r3, #2
 8004fac:	6033      	strmi	r3, [r6, #0]
 8004fae:	6825      	ldr	r5, [r4, #0]
 8004fb0:	f015 0506 	ands.w	r5, r5, #6
 8004fb4:	d106      	bne.n	8004fc4 <_printf_common+0x48>
 8004fb6:	f104 0a19 	add.w	sl, r4, #25
 8004fba:	68e3      	ldr	r3, [r4, #12]
 8004fbc:	6832      	ldr	r2, [r6, #0]
 8004fbe:	1a9b      	subs	r3, r3, r2
 8004fc0:	42ab      	cmp	r3, r5
 8004fc2:	dc2b      	bgt.n	800501c <_printf_common+0xa0>
 8004fc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004fc8:	6822      	ldr	r2, [r4, #0]
 8004fca:	3b00      	subs	r3, #0
 8004fcc:	bf18      	it	ne
 8004fce:	2301      	movne	r3, #1
 8004fd0:	0692      	lsls	r2, r2, #26
 8004fd2:	d430      	bmi.n	8005036 <_printf_common+0xba>
 8004fd4:	4641      	mov	r1, r8
 8004fd6:	4638      	mov	r0, r7
 8004fd8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004fdc:	47c8      	blx	r9
 8004fde:	3001      	adds	r0, #1
 8004fe0:	d023      	beq.n	800502a <_printf_common+0xae>
 8004fe2:	6823      	ldr	r3, [r4, #0]
 8004fe4:	6922      	ldr	r2, [r4, #16]
 8004fe6:	f003 0306 	and.w	r3, r3, #6
 8004fea:	2b04      	cmp	r3, #4
 8004fec:	bf14      	ite	ne
 8004fee:	2500      	movne	r5, #0
 8004ff0:	6833      	ldreq	r3, [r6, #0]
 8004ff2:	f04f 0600 	mov.w	r6, #0
 8004ff6:	bf08      	it	eq
 8004ff8:	68e5      	ldreq	r5, [r4, #12]
 8004ffa:	f104 041a 	add.w	r4, r4, #26
 8004ffe:	bf08      	it	eq
 8005000:	1aed      	subeq	r5, r5, r3
 8005002:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005006:	bf08      	it	eq
 8005008:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800500c:	4293      	cmp	r3, r2
 800500e:	bfc4      	itt	gt
 8005010:	1a9b      	subgt	r3, r3, r2
 8005012:	18ed      	addgt	r5, r5, r3
 8005014:	42b5      	cmp	r5, r6
 8005016:	d11a      	bne.n	800504e <_printf_common+0xd2>
 8005018:	2000      	movs	r0, #0
 800501a:	e008      	b.n	800502e <_printf_common+0xb2>
 800501c:	2301      	movs	r3, #1
 800501e:	4652      	mov	r2, sl
 8005020:	4641      	mov	r1, r8
 8005022:	4638      	mov	r0, r7
 8005024:	47c8      	blx	r9
 8005026:	3001      	adds	r0, #1
 8005028:	d103      	bne.n	8005032 <_printf_common+0xb6>
 800502a:	f04f 30ff 	mov.w	r0, #4294967295
 800502e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005032:	3501      	adds	r5, #1
 8005034:	e7c1      	b.n	8004fba <_printf_common+0x3e>
 8005036:	2030      	movs	r0, #48	@ 0x30
 8005038:	18e1      	adds	r1, r4, r3
 800503a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800503e:	1c5a      	adds	r2, r3, #1
 8005040:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005044:	4422      	add	r2, r4
 8005046:	3302      	adds	r3, #2
 8005048:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800504c:	e7c2      	b.n	8004fd4 <_printf_common+0x58>
 800504e:	2301      	movs	r3, #1
 8005050:	4622      	mov	r2, r4
 8005052:	4641      	mov	r1, r8
 8005054:	4638      	mov	r0, r7
 8005056:	47c8      	blx	r9
 8005058:	3001      	adds	r0, #1
 800505a:	d0e6      	beq.n	800502a <_printf_common+0xae>
 800505c:	3601      	adds	r6, #1
 800505e:	e7d9      	b.n	8005014 <_printf_common+0x98>

08005060 <_printf_i>:
 8005060:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005064:	7e0f      	ldrb	r7, [r1, #24]
 8005066:	4691      	mov	r9, r2
 8005068:	2f78      	cmp	r7, #120	@ 0x78
 800506a:	4680      	mov	r8, r0
 800506c:	460c      	mov	r4, r1
 800506e:	469a      	mov	sl, r3
 8005070:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005072:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005076:	d807      	bhi.n	8005088 <_printf_i+0x28>
 8005078:	2f62      	cmp	r7, #98	@ 0x62
 800507a:	d80a      	bhi.n	8005092 <_printf_i+0x32>
 800507c:	2f00      	cmp	r7, #0
 800507e:	f000 80d1 	beq.w	8005224 <_printf_i+0x1c4>
 8005082:	2f58      	cmp	r7, #88	@ 0x58
 8005084:	f000 80b8 	beq.w	80051f8 <_printf_i+0x198>
 8005088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800508c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005090:	e03a      	b.n	8005108 <_printf_i+0xa8>
 8005092:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005096:	2b15      	cmp	r3, #21
 8005098:	d8f6      	bhi.n	8005088 <_printf_i+0x28>
 800509a:	a101      	add	r1, pc, #4	@ (adr r1, 80050a0 <_printf_i+0x40>)
 800509c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050a0:	080050f9 	.word	0x080050f9
 80050a4:	0800510d 	.word	0x0800510d
 80050a8:	08005089 	.word	0x08005089
 80050ac:	08005089 	.word	0x08005089
 80050b0:	08005089 	.word	0x08005089
 80050b4:	08005089 	.word	0x08005089
 80050b8:	0800510d 	.word	0x0800510d
 80050bc:	08005089 	.word	0x08005089
 80050c0:	08005089 	.word	0x08005089
 80050c4:	08005089 	.word	0x08005089
 80050c8:	08005089 	.word	0x08005089
 80050cc:	0800520b 	.word	0x0800520b
 80050d0:	08005137 	.word	0x08005137
 80050d4:	080051c5 	.word	0x080051c5
 80050d8:	08005089 	.word	0x08005089
 80050dc:	08005089 	.word	0x08005089
 80050e0:	0800522d 	.word	0x0800522d
 80050e4:	08005089 	.word	0x08005089
 80050e8:	08005137 	.word	0x08005137
 80050ec:	08005089 	.word	0x08005089
 80050f0:	08005089 	.word	0x08005089
 80050f4:	080051cd 	.word	0x080051cd
 80050f8:	6833      	ldr	r3, [r6, #0]
 80050fa:	1d1a      	adds	r2, r3, #4
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	6032      	str	r2, [r6, #0]
 8005100:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005104:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005108:	2301      	movs	r3, #1
 800510a:	e09c      	b.n	8005246 <_printf_i+0x1e6>
 800510c:	6833      	ldr	r3, [r6, #0]
 800510e:	6820      	ldr	r0, [r4, #0]
 8005110:	1d19      	adds	r1, r3, #4
 8005112:	6031      	str	r1, [r6, #0]
 8005114:	0606      	lsls	r6, r0, #24
 8005116:	d501      	bpl.n	800511c <_printf_i+0xbc>
 8005118:	681d      	ldr	r5, [r3, #0]
 800511a:	e003      	b.n	8005124 <_printf_i+0xc4>
 800511c:	0645      	lsls	r5, r0, #25
 800511e:	d5fb      	bpl.n	8005118 <_printf_i+0xb8>
 8005120:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005124:	2d00      	cmp	r5, #0
 8005126:	da03      	bge.n	8005130 <_printf_i+0xd0>
 8005128:	232d      	movs	r3, #45	@ 0x2d
 800512a:	426d      	negs	r5, r5
 800512c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005130:	230a      	movs	r3, #10
 8005132:	4858      	ldr	r0, [pc, #352]	@ (8005294 <_printf_i+0x234>)
 8005134:	e011      	b.n	800515a <_printf_i+0xfa>
 8005136:	6821      	ldr	r1, [r4, #0]
 8005138:	6833      	ldr	r3, [r6, #0]
 800513a:	0608      	lsls	r0, r1, #24
 800513c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005140:	d402      	bmi.n	8005148 <_printf_i+0xe8>
 8005142:	0649      	lsls	r1, r1, #25
 8005144:	bf48      	it	mi
 8005146:	b2ad      	uxthmi	r5, r5
 8005148:	2f6f      	cmp	r7, #111	@ 0x6f
 800514a:	6033      	str	r3, [r6, #0]
 800514c:	bf14      	ite	ne
 800514e:	230a      	movne	r3, #10
 8005150:	2308      	moveq	r3, #8
 8005152:	4850      	ldr	r0, [pc, #320]	@ (8005294 <_printf_i+0x234>)
 8005154:	2100      	movs	r1, #0
 8005156:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800515a:	6866      	ldr	r6, [r4, #4]
 800515c:	2e00      	cmp	r6, #0
 800515e:	60a6      	str	r6, [r4, #8]
 8005160:	db05      	blt.n	800516e <_printf_i+0x10e>
 8005162:	6821      	ldr	r1, [r4, #0]
 8005164:	432e      	orrs	r6, r5
 8005166:	f021 0104 	bic.w	r1, r1, #4
 800516a:	6021      	str	r1, [r4, #0]
 800516c:	d04b      	beq.n	8005206 <_printf_i+0x1a6>
 800516e:	4616      	mov	r6, r2
 8005170:	fbb5 f1f3 	udiv	r1, r5, r3
 8005174:	fb03 5711 	mls	r7, r3, r1, r5
 8005178:	5dc7      	ldrb	r7, [r0, r7]
 800517a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800517e:	462f      	mov	r7, r5
 8005180:	42bb      	cmp	r3, r7
 8005182:	460d      	mov	r5, r1
 8005184:	d9f4      	bls.n	8005170 <_printf_i+0x110>
 8005186:	2b08      	cmp	r3, #8
 8005188:	d10b      	bne.n	80051a2 <_printf_i+0x142>
 800518a:	6823      	ldr	r3, [r4, #0]
 800518c:	07df      	lsls	r7, r3, #31
 800518e:	d508      	bpl.n	80051a2 <_printf_i+0x142>
 8005190:	6923      	ldr	r3, [r4, #16]
 8005192:	6861      	ldr	r1, [r4, #4]
 8005194:	4299      	cmp	r1, r3
 8005196:	bfde      	ittt	le
 8005198:	2330      	movle	r3, #48	@ 0x30
 800519a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800519e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80051a2:	1b92      	subs	r2, r2, r6
 80051a4:	6122      	str	r2, [r4, #16]
 80051a6:	464b      	mov	r3, r9
 80051a8:	4621      	mov	r1, r4
 80051aa:	4640      	mov	r0, r8
 80051ac:	f8cd a000 	str.w	sl, [sp]
 80051b0:	aa03      	add	r2, sp, #12
 80051b2:	f7ff fee3 	bl	8004f7c <_printf_common>
 80051b6:	3001      	adds	r0, #1
 80051b8:	d14a      	bne.n	8005250 <_printf_i+0x1f0>
 80051ba:	f04f 30ff 	mov.w	r0, #4294967295
 80051be:	b004      	add	sp, #16
 80051c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051c4:	6823      	ldr	r3, [r4, #0]
 80051c6:	f043 0320 	orr.w	r3, r3, #32
 80051ca:	6023      	str	r3, [r4, #0]
 80051cc:	2778      	movs	r7, #120	@ 0x78
 80051ce:	4832      	ldr	r0, [pc, #200]	@ (8005298 <_printf_i+0x238>)
 80051d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80051d4:	6823      	ldr	r3, [r4, #0]
 80051d6:	6831      	ldr	r1, [r6, #0]
 80051d8:	061f      	lsls	r7, r3, #24
 80051da:	f851 5b04 	ldr.w	r5, [r1], #4
 80051de:	d402      	bmi.n	80051e6 <_printf_i+0x186>
 80051e0:	065f      	lsls	r7, r3, #25
 80051e2:	bf48      	it	mi
 80051e4:	b2ad      	uxthmi	r5, r5
 80051e6:	6031      	str	r1, [r6, #0]
 80051e8:	07d9      	lsls	r1, r3, #31
 80051ea:	bf44      	itt	mi
 80051ec:	f043 0320 	orrmi.w	r3, r3, #32
 80051f0:	6023      	strmi	r3, [r4, #0]
 80051f2:	b11d      	cbz	r5, 80051fc <_printf_i+0x19c>
 80051f4:	2310      	movs	r3, #16
 80051f6:	e7ad      	b.n	8005154 <_printf_i+0xf4>
 80051f8:	4826      	ldr	r0, [pc, #152]	@ (8005294 <_printf_i+0x234>)
 80051fa:	e7e9      	b.n	80051d0 <_printf_i+0x170>
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	f023 0320 	bic.w	r3, r3, #32
 8005202:	6023      	str	r3, [r4, #0]
 8005204:	e7f6      	b.n	80051f4 <_printf_i+0x194>
 8005206:	4616      	mov	r6, r2
 8005208:	e7bd      	b.n	8005186 <_printf_i+0x126>
 800520a:	6833      	ldr	r3, [r6, #0]
 800520c:	6825      	ldr	r5, [r4, #0]
 800520e:	1d18      	adds	r0, r3, #4
 8005210:	6961      	ldr	r1, [r4, #20]
 8005212:	6030      	str	r0, [r6, #0]
 8005214:	062e      	lsls	r6, r5, #24
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	d501      	bpl.n	800521e <_printf_i+0x1be>
 800521a:	6019      	str	r1, [r3, #0]
 800521c:	e002      	b.n	8005224 <_printf_i+0x1c4>
 800521e:	0668      	lsls	r0, r5, #25
 8005220:	d5fb      	bpl.n	800521a <_printf_i+0x1ba>
 8005222:	8019      	strh	r1, [r3, #0]
 8005224:	2300      	movs	r3, #0
 8005226:	4616      	mov	r6, r2
 8005228:	6123      	str	r3, [r4, #16]
 800522a:	e7bc      	b.n	80051a6 <_printf_i+0x146>
 800522c:	6833      	ldr	r3, [r6, #0]
 800522e:	2100      	movs	r1, #0
 8005230:	1d1a      	adds	r2, r3, #4
 8005232:	6032      	str	r2, [r6, #0]
 8005234:	681e      	ldr	r6, [r3, #0]
 8005236:	6862      	ldr	r2, [r4, #4]
 8005238:	4630      	mov	r0, r6
 800523a:	f000 f9b4 	bl	80055a6 <memchr>
 800523e:	b108      	cbz	r0, 8005244 <_printf_i+0x1e4>
 8005240:	1b80      	subs	r0, r0, r6
 8005242:	6060      	str	r0, [r4, #4]
 8005244:	6863      	ldr	r3, [r4, #4]
 8005246:	6123      	str	r3, [r4, #16]
 8005248:	2300      	movs	r3, #0
 800524a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800524e:	e7aa      	b.n	80051a6 <_printf_i+0x146>
 8005250:	4632      	mov	r2, r6
 8005252:	4649      	mov	r1, r9
 8005254:	4640      	mov	r0, r8
 8005256:	6923      	ldr	r3, [r4, #16]
 8005258:	47d0      	blx	sl
 800525a:	3001      	adds	r0, #1
 800525c:	d0ad      	beq.n	80051ba <_printf_i+0x15a>
 800525e:	6823      	ldr	r3, [r4, #0]
 8005260:	079b      	lsls	r3, r3, #30
 8005262:	d413      	bmi.n	800528c <_printf_i+0x22c>
 8005264:	68e0      	ldr	r0, [r4, #12]
 8005266:	9b03      	ldr	r3, [sp, #12]
 8005268:	4298      	cmp	r0, r3
 800526a:	bfb8      	it	lt
 800526c:	4618      	movlt	r0, r3
 800526e:	e7a6      	b.n	80051be <_printf_i+0x15e>
 8005270:	2301      	movs	r3, #1
 8005272:	4632      	mov	r2, r6
 8005274:	4649      	mov	r1, r9
 8005276:	4640      	mov	r0, r8
 8005278:	47d0      	blx	sl
 800527a:	3001      	adds	r0, #1
 800527c:	d09d      	beq.n	80051ba <_printf_i+0x15a>
 800527e:	3501      	adds	r5, #1
 8005280:	68e3      	ldr	r3, [r4, #12]
 8005282:	9903      	ldr	r1, [sp, #12]
 8005284:	1a5b      	subs	r3, r3, r1
 8005286:	42ab      	cmp	r3, r5
 8005288:	dcf2      	bgt.n	8005270 <_printf_i+0x210>
 800528a:	e7eb      	b.n	8005264 <_printf_i+0x204>
 800528c:	2500      	movs	r5, #0
 800528e:	f104 0619 	add.w	r6, r4, #25
 8005292:	e7f5      	b.n	8005280 <_printf_i+0x220>
 8005294:	08007354 	.word	0x08007354
 8005298:	08007365 	.word	0x08007365

0800529c <std>:
 800529c:	2300      	movs	r3, #0
 800529e:	b510      	push	{r4, lr}
 80052a0:	4604      	mov	r4, r0
 80052a2:	e9c0 3300 	strd	r3, r3, [r0]
 80052a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052aa:	6083      	str	r3, [r0, #8]
 80052ac:	8181      	strh	r1, [r0, #12]
 80052ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80052b0:	81c2      	strh	r2, [r0, #14]
 80052b2:	6183      	str	r3, [r0, #24]
 80052b4:	4619      	mov	r1, r3
 80052b6:	2208      	movs	r2, #8
 80052b8:	305c      	adds	r0, #92	@ 0x5c
 80052ba:	f000 f8f4 	bl	80054a6 <memset>
 80052be:	4b0d      	ldr	r3, [pc, #52]	@ (80052f4 <std+0x58>)
 80052c0:	6224      	str	r4, [r4, #32]
 80052c2:	6263      	str	r3, [r4, #36]	@ 0x24
 80052c4:	4b0c      	ldr	r3, [pc, #48]	@ (80052f8 <std+0x5c>)
 80052c6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80052c8:	4b0c      	ldr	r3, [pc, #48]	@ (80052fc <std+0x60>)
 80052ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80052cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005300 <std+0x64>)
 80052ce:	6323      	str	r3, [r4, #48]	@ 0x30
 80052d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005304 <std+0x68>)
 80052d2:	429c      	cmp	r4, r3
 80052d4:	d006      	beq.n	80052e4 <std+0x48>
 80052d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80052da:	4294      	cmp	r4, r2
 80052dc:	d002      	beq.n	80052e4 <std+0x48>
 80052de:	33d0      	adds	r3, #208	@ 0xd0
 80052e0:	429c      	cmp	r4, r3
 80052e2:	d105      	bne.n	80052f0 <std+0x54>
 80052e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80052e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052ec:	f000 b958 	b.w	80055a0 <__retarget_lock_init_recursive>
 80052f0:	bd10      	pop	{r4, pc}
 80052f2:	bf00      	nop
 80052f4:	08005421 	.word	0x08005421
 80052f8:	08005443 	.word	0x08005443
 80052fc:	0800547b 	.word	0x0800547b
 8005300:	0800549f 	.word	0x0800549f
 8005304:	20000394 	.word	0x20000394

08005308 <stdio_exit_handler>:
 8005308:	4a02      	ldr	r2, [pc, #8]	@ (8005314 <stdio_exit_handler+0xc>)
 800530a:	4903      	ldr	r1, [pc, #12]	@ (8005318 <stdio_exit_handler+0x10>)
 800530c:	4803      	ldr	r0, [pc, #12]	@ (800531c <stdio_exit_handler+0x14>)
 800530e:	f000 b869 	b.w	80053e4 <_fwalk_sglue>
 8005312:	bf00      	nop
 8005314:	20000014 	.word	0x20000014
 8005318:	08006c71 	.word	0x08006c71
 800531c:	20000024 	.word	0x20000024

08005320 <cleanup_stdio>:
 8005320:	6841      	ldr	r1, [r0, #4]
 8005322:	4b0c      	ldr	r3, [pc, #48]	@ (8005354 <cleanup_stdio+0x34>)
 8005324:	b510      	push	{r4, lr}
 8005326:	4299      	cmp	r1, r3
 8005328:	4604      	mov	r4, r0
 800532a:	d001      	beq.n	8005330 <cleanup_stdio+0x10>
 800532c:	f001 fca0 	bl	8006c70 <_fflush_r>
 8005330:	68a1      	ldr	r1, [r4, #8]
 8005332:	4b09      	ldr	r3, [pc, #36]	@ (8005358 <cleanup_stdio+0x38>)
 8005334:	4299      	cmp	r1, r3
 8005336:	d002      	beq.n	800533e <cleanup_stdio+0x1e>
 8005338:	4620      	mov	r0, r4
 800533a:	f001 fc99 	bl	8006c70 <_fflush_r>
 800533e:	68e1      	ldr	r1, [r4, #12]
 8005340:	4b06      	ldr	r3, [pc, #24]	@ (800535c <cleanup_stdio+0x3c>)
 8005342:	4299      	cmp	r1, r3
 8005344:	d004      	beq.n	8005350 <cleanup_stdio+0x30>
 8005346:	4620      	mov	r0, r4
 8005348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800534c:	f001 bc90 	b.w	8006c70 <_fflush_r>
 8005350:	bd10      	pop	{r4, pc}
 8005352:	bf00      	nop
 8005354:	20000394 	.word	0x20000394
 8005358:	200003fc 	.word	0x200003fc
 800535c:	20000464 	.word	0x20000464

08005360 <global_stdio_init.part.0>:
 8005360:	b510      	push	{r4, lr}
 8005362:	4b0b      	ldr	r3, [pc, #44]	@ (8005390 <global_stdio_init.part.0+0x30>)
 8005364:	4c0b      	ldr	r4, [pc, #44]	@ (8005394 <global_stdio_init.part.0+0x34>)
 8005366:	4a0c      	ldr	r2, [pc, #48]	@ (8005398 <global_stdio_init.part.0+0x38>)
 8005368:	4620      	mov	r0, r4
 800536a:	601a      	str	r2, [r3, #0]
 800536c:	2104      	movs	r1, #4
 800536e:	2200      	movs	r2, #0
 8005370:	f7ff ff94 	bl	800529c <std>
 8005374:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005378:	2201      	movs	r2, #1
 800537a:	2109      	movs	r1, #9
 800537c:	f7ff ff8e 	bl	800529c <std>
 8005380:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005384:	2202      	movs	r2, #2
 8005386:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800538a:	2112      	movs	r1, #18
 800538c:	f7ff bf86 	b.w	800529c <std>
 8005390:	200004cc 	.word	0x200004cc
 8005394:	20000394 	.word	0x20000394
 8005398:	08005309 	.word	0x08005309

0800539c <__sfp_lock_acquire>:
 800539c:	4801      	ldr	r0, [pc, #4]	@ (80053a4 <__sfp_lock_acquire+0x8>)
 800539e:	f000 b900 	b.w	80055a2 <__retarget_lock_acquire_recursive>
 80053a2:	bf00      	nop
 80053a4:	200004d5 	.word	0x200004d5

080053a8 <__sfp_lock_release>:
 80053a8:	4801      	ldr	r0, [pc, #4]	@ (80053b0 <__sfp_lock_release+0x8>)
 80053aa:	f000 b8fb 	b.w	80055a4 <__retarget_lock_release_recursive>
 80053ae:	bf00      	nop
 80053b0:	200004d5 	.word	0x200004d5

080053b4 <__sinit>:
 80053b4:	b510      	push	{r4, lr}
 80053b6:	4604      	mov	r4, r0
 80053b8:	f7ff fff0 	bl	800539c <__sfp_lock_acquire>
 80053bc:	6a23      	ldr	r3, [r4, #32]
 80053be:	b11b      	cbz	r3, 80053c8 <__sinit+0x14>
 80053c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053c4:	f7ff bff0 	b.w	80053a8 <__sfp_lock_release>
 80053c8:	4b04      	ldr	r3, [pc, #16]	@ (80053dc <__sinit+0x28>)
 80053ca:	6223      	str	r3, [r4, #32]
 80053cc:	4b04      	ldr	r3, [pc, #16]	@ (80053e0 <__sinit+0x2c>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1f5      	bne.n	80053c0 <__sinit+0xc>
 80053d4:	f7ff ffc4 	bl	8005360 <global_stdio_init.part.0>
 80053d8:	e7f2      	b.n	80053c0 <__sinit+0xc>
 80053da:	bf00      	nop
 80053dc:	08005321 	.word	0x08005321
 80053e0:	200004cc 	.word	0x200004cc

080053e4 <_fwalk_sglue>:
 80053e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053e8:	4607      	mov	r7, r0
 80053ea:	4688      	mov	r8, r1
 80053ec:	4614      	mov	r4, r2
 80053ee:	2600      	movs	r6, #0
 80053f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80053f4:	f1b9 0901 	subs.w	r9, r9, #1
 80053f8:	d505      	bpl.n	8005406 <_fwalk_sglue+0x22>
 80053fa:	6824      	ldr	r4, [r4, #0]
 80053fc:	2c00      	cmp	r4, #0
 80053fe:	d1f7      	bne.n	80053f0 <_fwalk_sglue+0xc>
 8005400:	4630      	mov	r0, r6
 8005402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005406:	89ab      	ldrh	r3, [r5, #12]
 8005408:	2b01      	cmp	r3, #1
 800540a:	d907      	bls.n	800541c <_fwalk_sglue+0x38>
 800540c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005410:	3301      	adds	r3, #1
 8005412:	d003      	beq.n	800541c <_fwalk_sglue+0x38>
 8005414:	4629      	mov	r1, r5
 8005416:	4638      	mov	r0, r7
 8005418:	47c0      	blx	r8
 800541a:	4306      	orrs	r6, r0
 800541c:	3568      	adds	r5, #104	@ 0x68
 800541e:	e7e9      	b.n	80053f4 <_fwalk_sglue+0x10>

08005420 <__sread>:
 8005420:	b510      	push	{r4, lr}
 8005422:	460c      	mov	r4, r1
 8005424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005428:	f000 f86c 	bl	8005504 <_read_r>
 800542c:	2800      	cmp	r0, #0
 800542e:	bfab      	itete	ge
 8005430:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005432:	89a3      	ldrhlt	r3, [r4, #12]
 8005434:	181b      	addge	r3, r3, r0
 8005436:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800543a:	bfac      	ite	ge
 800543c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800543e:	81a3      	strhlt	r3, [r4, #12]
 8005440:	bd10      	pop	{r4, pc}

08005442 <__swrite>:
 8005442:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005446:	461f      	mov	r7, r3
 8005448:	898b      	ldrh	r3, [r1, #12]
 800544a:	4605      	mov	r5, r0
 800544c:	05db      	lsls	r3, r3, #23
 800544e:	460c      	mov	r4, r1
 8005450:	4616      	mov	r6, r2
 8005452:	d505      	bpl.n	8005460 <__swrite+0x1e>
 8005454:	2302      	movs	r3, #2
 8005456:	2200      	movs	r2, #0
 8005458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800545c:	f000 f840 	bl	80054e0 <_lseek_r>
 8005460:	89a3      	ldrh	r3, [r4, #12]
 8005462:	4632      	mov	r2, r6
 8005464:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005468:	81a3      	strh	r3, [r4, #12]
 800546a:	4628      	mov	r0, r5
 800546c:	463b      	mov	r3, r7
 800546e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005472:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005476:	f000 b857 	b.w	8005528 <_write_r>

0800547a <__sseek>:
 800547a:	b510      	push	{r4, lr}
 800547c:	460c      	mov	r4, r1
 800547e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005482:	f000 f82d 	bl	80054e0 <_lseek_r>
 8005486:	1c43      	adds	r3, r0, #1
 8005488:	89a3      	ldrh	r3, [r4, #12]
 800548a:	bf15      	itete	ne
 800548c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800548e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005492:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005496:	81a3      	strheq	r3, [r4, #12]
 8005498:	bf18      	it	ne
 800549a:	81a3      	strhne	r3, [r4, #12]
 800549c:	bd10      	pop	{r4, pc}

0800549e <__sclose>:
 800549e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054a2:	f000 b80d 	b.w	80054c0 <_close_r>

080054a6 <memset>:
 80054a6:	4603      	mov	r3, r0
 80054a8:	4402      	add	r2, r0
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d100      	bne.n	80054b0 <memset+0xa>
 80054ae:	4770      	bx	lr
 80054b0:	f803 1b01 	strb.w	r1, [r3], #1
 80054b4:	e7f9      	b.n	80054aa <memset+0x4>
	...

080054b8 <_localeconv_r>:
 80054b8:	4800      	ldr	r0, [pc, #0]	@ (80054bc <_localeconv_r+0x4>)
 80054ba:	4770      	bx	lr
 80054bc:	20000160 	.word	0x20000160

080054c0 <_close_r>:
 80054c0:	b538      	push	{r3, r4, r5, lr}
 80054c2:	2300      	movs	r3, #0
 80054c4:	4d05      	ldr	r5, [pc, #20]	@ (80054dc <_close_r+0x1c>)
 80054c6:	4604      	mov	r4, r0
 80054c8:	4608      	mov	r0, r1
 80054ca:	602b      	str	r3, [r5, #0]
 80054cc:	f7fc fe69 	bl	80021a2 <_close>
 80054d0:	1c43      	adds	r3, r0, #1
 80054d2:	d102      	bne.n	80054da <_close_r+0x1a>
 80054d4:	682b      	ldr	r3, [r5, #0]
 80054d6:	b103      	cbz	r3, 80054da <_close_r+0x1a>
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	bd38      	pop	{r3, r4, r5, pc}
 80054dc:	200004d0 	.word	0x200004d0

080054e0 <_lseek_r>:
 80054e0:	b538      	push	{r3, r4, r5, lr}
 80054e2:	4604      	mov	r4, r0
 80054e4:	4608      	mov	r0, r1
 80054e6:	4611      	mov	r1, r2
 80054e8:	2200      	movs	r2, #0
 80054ea:	4d05      	ldr	r5, [pc, #20]	@ (8005500 <_lseek_r+0x20>)
 80054ec:	602a      	str	r2, [r5, #0]
 80054ee:	461a      	mov	r2, r3
 80054f0:	f7fc fe7b 	bl	80021ea <_lseek>
 80054f4:	1c43      	adds	r3, r0, #1
 80054f6:	d102      	bne.n	80054fe <_lseek_r+0x1e>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	b103      	cbz	r3, 80054fe <_lseek_r+0x1e>
 80054fc:	6023      	str	r3, [r4, #0]
 80054fe:	bd38      	pop	{r3, r4, r5, pc}
 8005500:	200004d0 	.word	0x200004d0

08005504 <_read_r>:
 8005504:	b538      	push	{r3, r4, r5, lr}
 8005506:	4604      	mov	r4, r0
 8005508:	4608      	mov	r0, r1
 800550a:	4611      	mov	r1, r2
 800550c:	2200      	movs	r2, #0
 800550e:	4d05      	ldr	r5, [pc, #20]	@ (8005524 <_read_r+0x20>)
 8005510:	602a      	str	r2, [r5, #0]
 8005512:	461a      	mov	r2, r3
 8005514:	f7fc fe0c 	bl	8002130 <_read>
 8005518:	1c43      	adds	r3, r0, #1
 800551a:	d102      	bne.n	8005522 <_read_r+0x1e>
 800551c:	682b      	ldr	r3, [r5, #0]
 800551e:	b103      	cbz	r3, 8005522 <_read_r+0x1e>
 8005520:	6023      	str	r3, [r4, #0]
 8005522:	bd38      	pop	{r3, r4, r5, pc}
 8005524:	200004d0 	.word	0x200004d0

08005528 <_write_r>:
 8005528:	b538      	push	{r3, r4, r5, lr}
 800552a:	4604      	mov	r4, r0
 800552c:	4608      	mov	r0, r1
 800552e:	4611      	mov	r1, r2
 8005530:	2200      	movs	r2, #0
 8005532:	4d05      	ldr	r5, [pc, #20]	@ (8005548 <_write_r+0x20>)
 8005534:	602a      	str	r2, [r5, #0]
 8005536:	461a      	mov	r2, r3
 8005538:	f7fc fe17 	bl	800216a <_write>
 800553c:	1c43      	adds	r3, r0, #1
 800553e:	d102      	bne.n	8005546 <_write_r+0x1e>
 8005540:	682b      	ldr	r3, [r5, #0]
 8005542:	b103      	cbz	r3, 8005546 <_write_r+0x1e>
 8005544:	6023      	str	r3, [r4, #0]
 8005546:	bd38      	pop	{r3, r4, r5, pc}
 8005548:	200004d0 	.word	0x200004d0

0800554c <__errno>:
 800554c:	4b01      	ldr	r3, [pc, #4]	@ (8005554 <__errno+0x8>)
 800554e:	6818      	ldr	r0, [r3, #0]
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	20000020 	.word	0x20000020

08005558 <__libc_init_array>:
 8005558:	b570      	push	{r4, r5, r6, lr}
 800555a:	2600      	movs	r6, #0
 800555c:	4d0c      	ldr	r5, [pc, #48]	@ (8005590 <__libc_init_array+0x38>)
 800555e:	4c0d      	ldr	r4, [pc, #52]	@ (8005594 <__libc_init_array+0x3c>)
 8005560:	1b64      	subs	r4, r4, r5
 8005562:	10a4      	asrs	r4, r4, #2
 8005564:	42a6      	cmp	r6, r4
 8005566:	d109      	bne.n	800557c <__libc_init_array+0x24>
 8005568:	f001 fece 	bl	8007308 <_init>
 800556c:	2600      	movs	r6, #0
 800556e:	4d0a      	ldr	r5, [pc, #40]	@ (8005598 <__libc_init_array+0x40>)
 8005570:	4c0a      	ldr	r4, [pc, #40]	@ (800559c <__libc_init_array+0x44>)
 8005572:	1b64      	subs	r4, r4, r5
 8005574:	10a4      	asrs	r4, r4, #2
 8005576:	42a6      	cmp	r6, r4
 8005578:	d105      	bne.n	8005586 <__libc_init_array+0x2e>
 800557a:	bd70      	pop	{r4, r5, r6, pc}
 800557c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005580:	4798      	blx	r3
 8005582:	3601      	adds	r6, #1
 8005584:	e7ee      	b.n	8005564 <__libc_init_array+0xc>
 8005586:	f855 3b04 	ldr.w	r3, [r5], #4
 800558a:	4798      	blx	r3
 800558c:	3601      	adds	r6, #1
 800558e:	e7f2      	b.n	8005576 <__libc_init_array+0x1e>
 8005590:	080076bc 	.word	0x080076bc
 8005594:	080076bc 	.word	0x080076bc
 8005598:	080076bc 	.word	0x080076bc
 800559c:	080076c0 	.word	0x080076c0

080055a0 <__retarget_lock_init_recursive>:
 80055a0:	4770      	bx	lr

080055a2 <__retarget_lock_acquire_recursive>:
 80055a2:	4770      	bx	lr

080055a4 <__retarget_lock_release_recursive>:
 80055a4:	4770      	bx	lr

080055a6 <memchr>:
 80055a6:	4603      	mov	r3, r0
 80055a8:	b510      	push	{r4, lr}
 80055aa:	b2c9      	uxtb	r1, r1
 80055ac:	4402      	add	r2, r0
 80055ae:	4293      	cmp	r3, r2
 80055b0:	4618      	mov	r0, r3
 80055b2:	d101      	bne.n	80055b8 <memchr+0x12>
 80055b4:	2000      	movs	r0, #0
 80055b6:	e003      	b.n	80055c0 <memchr+0x1a>
 80055b8:	7804      	ldrb	r4, [r0, #0]
 80055ba:	3301      	adds	r3, #1
 80055bc:	428c      	cmp	r4, r1
 80055be:	d1f6      	bne.n	80055ae <memchr+0x8>
 80055c0:	bd10      	pop	{r4, pc}

080055c2 <quorem>:
 80055c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055c6:	6903      	ldr	r3, [r0, #16]
 80055c8:	690c      	ldr	r4, [r1, #16]
 80055ca:	4607      	mov	r7, r0
 80055cc:	42a3      	cmp	r3, r4
 80055ce:	db7e      	blt.n	80056ce <quorem+0x10c>
 80055d0:	3c01      	subs	r4, #1
 80055d2:	00a3      	lsls	r3, r4, #2
 80055d4:	f100 0514 	add.w	r5, r0, #20
 80055d8:	f101 0814 	add.w	r8, r1, #20
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055e2:	9301      	str	r3, [sp, #4]
 80055e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80055e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055ec:	3301      	adds	r3, #1
 80055ee:	429a      	cmp	r2, r3
 80055f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80055f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80055f8:	d32e      	bcc.n	8005658 <quorem+0x96>
 80055fa:	f04f 0a00 	mov.w	sl, #0
 80055fe:	46c4      	mov	ip, r8
 8005600:	46ae      	mov	lr, r5
 8005602:	46d3      	mov	fp, sl
 8005604:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005608:	b298      	uxth	r0, r3
 800560a:	fb06 a000 	mla	r0, r6, r0, sl
 800560e:	0c1b      	lsrs	r3, r3, #16
 8005610:	0c02      	lsrs	r2, r0, #16
 8005612:	fb06 2303 	mla	r3, r6, r3, r2
 8005616:	f8de 2000 	ldr.w	r2, [lr]
 800561a:	b280      	uxth	r0, r0
 800561c:	b292      	uxth	r2, r2
 800561e:	1a12      	subs	r2, r2, r0
 8005620:	445a      	add	r2, fp
 8005622:	f8de 0000 	ldr.w	r0, [lr]
 8005626:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800562a:	b29b      	uxth	r3, r3
 800562c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005630:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005634:	b292      	uxth	r2, r2
 8005636:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800563a:	45e1      	cmp	r9, ip
 800563c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005640:	f84e 2b04 	str.w	r2, [lr], #4
 8005644:	d2de      	bcs.n	8005604 <quorem+0x42>
 8005646:	9b00      	ldr	r3, [sp, #0]
 8005648:	58eb      	ldr	r3, [r5, r3]
 800564a:	b92b      	cbnz	r3, 8005658 <quorem+0x96>
 800564c:	9b01      	ldr	r3, [sp, #4]
 800564e:	3b04      	subs	r3, #4
 8005650:	429d      	cmp	r5, r3
 8005652:	461a      	mov	r2, r3
 8005654:	d32f      	bcc.n	80056b6 <quorem+0xf4>
 8005656:	613c      	str	r4, [r7, #16]
 8005658:	4638      	mov	r0, r7
 800565a:	f001 f981 	bl	8006960 <__mcmp>
 800565e:	2800      	cmp	r0, #0
 8005660:	db25      	blt.n	80056ae <quorem+0xec>
 8005662:	4629      	mov	r1, r5
 8005664:	2000      	movs	r0, #0
 8005666:	f858 2b04 	ldr.w	r2, [r8], #4
 800566a:	f8d1 c000 	ldr.w	ip, [r1]
 800566e:	fa1f fe82 	uxth.w	lr, r2
 8005672:	fa1f f38c 	uxth.w	r3, ip
 8005676:	eba3 030e 	sub.w	r3, r3, lr
 800567a:	4403      	add	r3, r0
 800567c:	0c12      	lsrs	r2, r2, #16
 800567e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005682:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005686:	b29b      	uxth	r3, r3
 8005688:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800568c:	45c1      	cmp	r9, r8
 800568e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005692:	f841 3b04 	str.w	r3, [r1], #4
 8005696:	d2e6      	bcs.n	8005666 <quorem+0xa4>
 8005698:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800569c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056a0:	b922      	cbnz	r2, 80056ac <quorem+0xea>
 80056a2:	3b04      	subs	r3, #4
 80056a4:	429d      	cmp	r5, r3
 80056a6:	461a      	mov	r2, r3
 80056a8:	d30b      	bcc.n	80056c2 <quorem+0x100>
 80056aa:	613c      	str	r4, [r7, #16]
 80056ac:	3601      	adds	r6, #1
 80056ae:	4630      	mov	r0, r6
 80056b0:	b003      	add	sp, #12
 80056b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056b6:	6812      	ldr	r2, [r2, #0]
 80056b8:	3b04      	subs	r3, #4
 80056ba:	2a00      	cmp	r2, #0
 80056bc:	d1cb      	bne.n	8005656 <quorem+0x94>
 80056be:	3c01      	subs	r4, #1
 80056c0:	e7c6      	b.n	8005650 <quorem+0x8e>
 80056c2:	6812      	ldr	r2, [r2, #0]
 80056c4:	3b04      	subs	r3, #4
 80056c6:	2a00      	cmp	r2, #0
 80056c8:	d1ef      	bne.n	80056aa <quorem+0xe8>
 80056ca:	3c01      	subs	r4, #1
 80056cc:	e7ea      	b.n	80056a4 <quorem+0xe2>
 80056ce:	2000      	movs	r0, #0
 80056d0:	e7ee      	b.n	80056b0 <quorem+0xee>
 80056d2:	0000      	movs	r0, r0
 80056d4:	0000      	movs	r0, r0
	...

080056d8 <_dtoa_r>:
 80056d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056dc:	4614      	mov	r4, r2
 80056de:	461d      	mov	r5, r3
 80056e0:	69c7      	ldr	r7, [r0, #28]
 80056e2:	b097      	sub	sp, #92	@ 0x5c
 80056e4:	4681      	mov	r9, r0
 80056e6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80056ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80056ec:	b97f      	cbnz	r7, 800570e <_dtoa_r+0x36>
 80056ee:	2010      	movs	r0, #16
 80056f0:	f000 fe0e 	bl	8006310 <malloc>
 80056f4:	4602      	mov	r2, r0
 80056f6:	f8c9 001c 	str.w	r0, [r9, #28]
 80056fa:	b920      	cbnz	r0, 8005706 <_dtoa_r+0x2e>
 80056fc:	21ef      	movs	r1, #239	@ 0xef
 80056fe:	4bac      	ldr	r3, [pc, #688]	@ (80059b0 <_dtoa_r+0x2d8>)
 8005700:	48ac      	ldr	r0, [pc, #688]	@ (80059b4 <_dtoa_r+0x2dc>)
 8005702:	f001 fafb 	bl	8006cfc <__assert_func>
 8005706:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800570a:	6007      	str	r7, [r0, #0]
 800570c:	60c7      	str	r7, [r0, #12]
 800570e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005712:	6819      	ldr	r1, [r3, #0]
 8005714:	b159      	cbz	r1, 800572e <_dtoa_r+0x56>
 8005716:	685a      	ldr	r2, [r3, #4]
 8005718:	2301      	movs	r3, #1
 800571a:	4093      	lsls	r3, r2
 800571c:	604a      	str	r2, [r1, #4]
 800571e:	608b      	str	r3, [r1, #8]
 8005720:	4648      	mov	r0, r9
 8005722:	f000 feeb 	bl	80064fc <_Bfree>
 8005726:	2200      	movs	r2, #0
 8005728:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800572c:	601a      	str	r2, [r3, #0]
 800572e:	1e2b      	subs	r3, r5, #0
 8005730:	bfaf      	iteee	ge
 8005732:	2300      	movge	r3, #0
 8005734:	2201      	movlt	r2, #1
 8005736:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800573a:	9307      	strlt	r3, [sp, #28]
 800573c:	bfa8      	it	ge
 800573e:	6033      	strge	r3, [r6, #0]
 8005740:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005744:	4b9c      	ldr	r3, [pc, #624]	@ (80059b8 <_dtoa_r+0x2e0>)
 8005746:	bfb8      	it	lt
 8005748:	6032      	strlt	r2, [r6, #0]
 800574a:	ea33 0308 	bics.w	r3, r3, r8
 800574e:	d112      	bne.n	8005776 <_dtoa_r+0x9e>
 8005750:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005754:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005756:	6013      	str	r3, [r2, #0]
 8005758:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800575c:	4323      	orrs	r3, r4
 800575e:	f000 855e 	beq.w	800621e <_dtoa_r+0xb46>
 8005762:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005764:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80059bc <_dtoa_r+0x2e4>
 8005768:	2b00      	cmp	r3, #0
 800576a:	f000 8560 	beq.w	800622e <_dtoa_r+0xb56>
 800576e:	f10a 0303 	add.w	r3, sl, #3
 8005772:	f000 bd5a 	b.w	800622a <_dtoa_r+0xb52>
 8005776:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800577a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800577e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005782:	2200      	movs	r2, #0
 8005784:	2300      	movs	r3, #0
 8005786:	f7fb f9c3 	bl	8000b10 <__aeabi_dcmpeq>
 800578a:	4607      	mov	r7, r0
 800578c:	b158      	cbz	r0, 80057a6 <_dtoa_r+0xce>
 800578e:	2301      	movs	r3, #1
 8005790:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005792:	6013      	str	r3, [r2, #0]
 8005794:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005796:	b113      	cbz	r3, 800579e <_dtoa_r+0xc6>
 8005798:	4b89      	ldr	r3, [pc, #548]	@ (80059c0 <_dtoa_r+0x2e8>)
 800579a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800579c:	6013      	str	r3, [r2, #0]
 800579e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80059c4 <_dtoa_r+0x2ec>
 80057a2:	f000 bd44 	b.w	800622e <_dtoa_r+0xb56>
 80057a6:	ab14      	add	r3, sp, #80	@ 0x50
 80057a8:	9301      	str	r3, [sp, #4]
 80057aa:	ab15      	add	r3, sp, #84	@ 0x54
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	4648      	mov	r0, r9
 80057b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80057b4:	f001 f984 	bl	8006ac0 <__d2b>
 80057b8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80057bc:	9003      	str	r0, [sp, #12]
 80057be:	2e00      	cmp	r6, #0
 80057c0:	d078      	beq.n	80058b4 <_dtoa_r+0x1dc>
 80057c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057c8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80057cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057d0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80057d4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80057d8:	9712      	str	r7, [sp, #72]	@ 0x48
 80057da:	4619      	mov	r1, r3
 80057dc:	2200      	movs	r2, #0
 80057de:	4b7a      	ldr	r3, [pc, #488]	@ (80059c8 <_dtoa_r+0x2f0>)
 80057e0:	f7fa fd76 	bl	80002d0 <__aeabi_dsub>
 80057e4:	a36c      	add	r3, pc, #432	@ (adr r3, 8005998 <_dtoa_r+0x2c0>)
 80057e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ea:	f7fa ff29 	bl	8000640 <__aeabi_dmul>
 80057ee:	a36c      	add	r3, pc, #432	@ (adr r3, 80059a0 <_dtoa_r+0x2c8>)
 80057f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f4:	f7fa fd6e 	bl	80002d4 <__adddf3>
 80057f8:	4604      	mov	r4, r0
 80057fa:	4630      	mov	r0, r6
 80057fc:	460d      	mov	r5, r1
 80057fe:	f7fa feb5 	bl	800056c <__aeabi_i2d>
 8005802:	a369      	add	r3, pc, #420	@ (adr r3, 80059a8 <_dtoa_r+0x2d0>)
 8005804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005808:	f7fa ff1a 	bl	8000640 <__aeabi_dmul>
 800580c:	4602      	mov	r2, r0
 800580e:	460b      	mov	r3, r1
 8005810:	4620      	mov	r0, r4
 8005812:	4629      	mov	r1, r5
 8005814:	f7fa fd5e 	bl	80002d4 <__adddf3>
 8005818:	4604      	mov	r4, r0
 800581a:	460d      	mov	r5, r1
 800581c:	f7fb f9c0 	bl	8000ba0 <__aeabi_d2iz>
 8005820:	2200      	movs	r2, #0
 8005822:	4607      	mov	r7, r0
 8005824:	2300      	movs	r3, #0
 8005826:	4620      	mov	r0, r4
 8005828:	4629      	mov	r1, r5
 800582a:	f7fb f97b 	bl	8000b24 <__aeabi_dcmplt>
 800582e:	b140      	cbz	r0, 8005842 <_dtoa_r+0x16a>
 8005830:	4638      	mov	r0, r7
 8005832:	f7fa fe9b 	bl	800056c <__aeabi_i2d>
 8005836:	4622      	mov	r2, r4
 8005838:	462b      	mov	r3, r5
 800583a:	f7fb f969 	bl	8000b10 <__aeabi_dcmpeq>
 800583e:	b900      	cbnz	r0, 8005842 <_dtoa_r+0x16a>
 8005840:	3f01      	subs	r7, #1
 8005842:	2f16      	cmp	r7, #22
 8005844:	d854      	bhi.n	80058f0 <_dtoa_r+0x218>
 8005846:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800584a:	4b60      	ldr	r3, [pc, #384]	@ (80059cc <_dtoa_r+0x2f4>)
 800584c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005854:	f7fb f966 	bl	8000b24 <__aeabi_dcmplt>
 8005858:	2800      	cmp	r0, #0
 800585a:	d04b      	beq.n	80058f4 <_dtoa_r+0x21c>
 800585c:	2300      	movs	r3, #0
 800585e:	3f01      	subs	r7, #1
 8005860:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005862:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005864:	1b9b      	subs	r3, r3, r6
 8005866:	1e5a      	subs	r2, r3, #1
 8005868:	bf49      	itett	mi
 800586a:	f1c3 0301 	rsbmi	r3, r3, #1
 800586e:	2300      	movpl	r3, #0
 8005870:	9304      	strmi	r3, [sp, #16]
 8005872:	2300      	movmi	r3, #0
 8005874:	9209      	str	r2, [sp, #36]	@ 0x24
 8005876:	bf54      	ite	pl
 8005878:	9304      	strpl	r3, [sp, #16]
 800587a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800587c:	2f00      	cmp	r7, #0
 800587e:	db3b      	blt.n	80058f8 <_dtoa_r+0x220>
 8005880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005882:	970e      	str	r7, [sp, #56]	@ 0x38
 8005884:	443b      	add	r3, r7
 8005886:	9309      	str	r3, [sp, #36]	@ 0x24
 8005888:	2300      	movs	r3, #0
 800588a:	930a      	str	r3, [sp, #40]	@ 0x28
 800588c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800588e:	2b09      	cmp	r3, #9
 8005890:	d865      	bhi.n	800595e <_dtoa_r+0x286>
 8005892:	2b05      	cmp	r3, #5
 8005894:	bfc4      	itt	gt
 8005896:	3b04      	subgt	r3, #4
 8005898:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800589a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800589c:	bfc8      	it	gt
 800589e:	2400      	movgt	r4, #0
 80058a0:	f1a3 0302 	sub.w	r3, r3, #2
 80058a4:	bfd8      	it	le
 80058a6:	2401      	movle	r4, #1
 80058a8:	2b03      	cmp	r3, #3
 80058aa:	d864      	bhi.n	8005976 <_dtoa_r+0x29e>
 80058ac:	e8df f003 	tbb	[pc, r3]
 80058b0:	2c385553 	.word	0x2c385553
 80058b4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80058b8:	441e      	add	r6, r3
 80058ba:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80058be:	2b20      	cmp	r3, #32
 80058c0:	bfc1      	itttt	gt
 80058c2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80058c6:	fa08 f803 	lslgt.w	r8, r8, r3
 80058ca:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80058ce:	fa24 f303 	lsrgt.w	r3, r4, r3
 80058d2:	bfd6      	itet	le
 80058d4:	f1c3 0320 	rsble	r3, r3, #32
 80058d8:	ea48 0003 	orrgt.w	r0, r8, r3
 80058dc:	fa04 f003 	lslle.w	r0, r4, r3
 80058e0:	f7fa fe34 	bl	800054c <__aeabi_ui2d>
 80058e4:	2201      	movs	r2, #1
 80058e6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80058ea:	3e01      	subs	r6, #1
 80058ec:	9212      	str	r2, [sp, #72]	@ 0x48
 80058ee:	e774      	b.n	80057da <_dtoa_r+0x102>
 80058f0:	2301      	movs	r3, #1
 80058f2:	e7b5      	b.n	8005860 <_dtoa_r+0x188>
 80058f4:	900f      	str	r0, [sp, #60]	@ 0x3c
 80058f6:	e7b4      	b.n	8005862 <_dtoa_r+0x18a>
 80058f8:	9b04      	ldr	r3, [sp, #16]
 80058fa:	1bdb      	subs	r3, r3, r7
 80058fc:	9304      	str	r3, [sp, #16]
 80058fe:	427b      	negs	r3, r7
 8005900:	930a      	str	r3, [sp, #40]	@ 0x28
 8005902:	2300      	movs	r3, #0
 8005904:	930e      	str	r3, [sp, #56]	@ 0x38
 8005906:	e7c1      	b.n	800588c <_dtoa_r+0x1b4>
 8005908:	2301      	movs	r3, #1
 800590a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800590c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800590e:	eb07 0b03 	add.w	fp, r7, r3
 8005912:	f10b 0301 	add.w	r3, fp, #1
 8005916:	2b01      	cmp	r3, #1
 8005918:	9308      	str	r3, [sp, #32]
 800591a:	bfb8      	it	lt
 800591c:	2301      	movlt	r3, #1
 800591e:	e006      	b.n	800592e <_dtoa_r+0x256>
 8005920:	2301      	movs	r3, #1
 8005922:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005924:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005926:	2b00      	cmp	r3, #0
 8005928:	dd28      	ble.n	800597c <_dtoa_r+0x2a4>
 800592a:	469b      	mov	fp, r3
 800592c:	9308      	str	r3, [sp, #32]
 800592e:	2100      	movs	r1, #0
 8005930:	2204      	movs	r2, #4
 8005932:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005936:	f102 0514 	add.w	r5, r2, #20
 800593a:	429d      	cmp	r5, r3
 800593c:	d926      	bls.n	800598c <_dtoa_r+0x2b4>
 800593e:	6041      	str	r1, [r0, #4]
 8005940:	4648      	mov	r0, r9
 8005942:	f000 fd9b 	bl	800647c <_Balloc>
 8005946:	4682      	mov	sl, r0
 8005948:	2800      	cmp	r0, #0
 800594a:	d143      	bne.n	80059d4 <_dtoa_r+0x2fc>
 800594c:	4602      	mov	r2, r0
 800594e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005952:	4b1f      	ldr	r3, [pc, #124]	@ (80059d0 <_dtoa_r+0x2f8>)
 8005954:	e6d4      	b.n	8005700 <_dtoa_r+0x28>
 8005956:	2300      	movs	r3, #0
 8005958:	e7e3      	b.n	8005922 <_dtoa_r+0x24a>
 800595a:	2300      	movs	r3, #0
 800595c:	e7d5      	b.n	800590a <_dtoa_r+0x232>
 800595e:	2401      	movs	r4, #1
 8005960:	2300      	movs	r3, #0
 8005962:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005964:	9320      	str	r3, [sp, #128]	@ 0x80
 8005966:	f04f 3bff 	mov.w	fp, #4294967295
 800596a:	2200      	movs	r2, #0
 800596c:	2312      	movs	r3, #18
 800596e:	f8cd b020 	str.w	fp, [sp, #32]
 8005972:	9221      	str	r2, [sp, #132]	@ 0x84
 8005974:	e7db      	b.n	800592e <_dtoa_r+0x256>
 8005976:	2301      	movs	r3, #1
 8005978:	930b      	str	r3, [sp, #44]	@ 0x2c
 800597a:	e7f4      	b.n	8005966 <_dtoa_r+0x28e>
 800597c:	f04f 0b01 	mov.w	fp, #1
 8005980:	465b      	mov	r3, fp
 8005982:	f8cd b020 	str.w	fp, [sp, #32]
 8005986:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800598a:	e7d0      	b.n	800592e <_dtoa_r+0x256>
 800598c:	3101      	adds	r1, #1
 800598e:	0052      	lsls	r2, r2, #1
 8005990:	e7d1      	b.n	8005936 <_dtoa_r+0x25e>
 8005992:	bf00      	nop
 8005994:	f3af 8000 	nop.w
 8005998:	636f4361 	.word	0x636f4361
 800599c:	3fd287a7 	.word	0x3fd287a7
 80059a0:	8b60c8b3 	.word	0x8b60c8b3
 80059a4:	3fc68a28 	.word	0x3fc68a28
 80059a8:	509f79fb 	.word	0x509f79fb
 80059ac:	3fd34413 	.word	0x3fd34413
 80059b0:	08007383 	.word	0x08007383
 80059b4:	0800739a 	.word	0x0800739a
 80059b8:	7ff00000 	.word	0x7ff00000
 80059bc:	0800737f 	.word	0x0800737f
 80059c0:	08007353 	.word	0x08007353
 80059c4:	08007352 	.word	0x08007352
 80059c8:	3ff80000 	.word	0x3ff80000
 80059cc:	080074e8 	.word	0x080074e8
 80059d0:	080073f2 	.word	0x080073f2
 80059d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059d8:	6018      	str	r0, [r3, #0]
 80059da:	9b08      	ldr	r3, [sp, #32]
 80059dc:	2b0e      	cmp	r3, #14
 80059de:	f200 80a1 	bhi.w	8005b24 <_dtoa_r+0x44c>
 80059e2:	2c00      	cmp	r4, #0
 80059e4:	f000 809e 	beq.w	8005b24 <_dtoa_r+0x44c>
 80059e8:	2f00      	cmp	r7, #0
 80059ea:	dd33      	ble.n	8005a54 <_dtoa_r+0x37c>
 80059ec:	4b9c      	ldr	r3, [pc, #624]	@ (8005c60 <_dtoa_r+0x588>)
 80059ee:	f007 020f 	and.w	r2, r7, #15
 80059f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059f6:	05f8      	lsls	r0, r7, #23
 80059f8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80059fc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005a00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005a04:	d516      	bpl.n	8005a34 <_dtoa_r+0x35c>
 8005a06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a0a:	4b96      	ldr	r3, [pc, #600]	@ (8005c64 <_dtoa_r+0x58c>)
 8005a0c:	2603      	movs	r6, #3
 8005a0e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a12:	f7fa ff3f 	bl	8000894 <__aeabi_ddiv>
 8005a16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a1a:	f004 040f 	and.w	r4, r4, #15
 8005a1e:	4d91      	ldr	r5, [pc, #580]	@ (8005c64 <_dtoa_r+0x58c>)
 8005a20:	b954      	cbnz	r4, 8005a38 <_dtoa_r+0x360>
 8005a22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a2a:	f7fa ff33 	bl	8000894 <__aeabi_ddiv>
 8005a2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a32:	e028      	b.n	8005a86 <_dtoa_r+0x3ae>
 8005a34:	2602      	movs	r6, #2
 8005a36:	e7f2      	b.n	8005a1e <_dtoa_r+0x346>
 8005a38:	07e1      	lsls	r1, r4, #31
 8005a3a:	d508      	bpl.n	8005a4e <_dtoa_r+0x376>
 8005a3c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a44:	f7fa fdfc 	bl	8000640 <__aeabi_dmul>
 8005a48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a4c:	3601      	adds	r6, #1
 8005a4e:	1064      	asrs	r4, r4, #1
 8005a50:	3508      	adds	r5, #8
 8005a52:	e7e5      	b.n	8005a20 <_dtoa_r+0x348>
 8005a54:	f000 80af 	beq.w	8005bb6 <_dtoa_r+0x4de>
 8005a58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a5c:	427c      	negs	r4, r7
 8005a5e:	4b80      	ldr	r3, [pc, #512]	@ (8005c60 <_dtoa_r+0x588>)
 8005a60:	f004 020f 	and.w	r2, r4, #15
 8005a64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6c:	f7fa fde8 	bl	8000640 <__aeabi_dmul>
 8005a70:	2602      	movs	r6, #2
 8005a72:	2300      	movs	r3, #0
 8005a74:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a78:	4d7a      	ldr	r5, [pc, #488]	@ (8005c64 <_dtoa_r+0x58c>)
 8005a7a:	1124      	asrs	r4, r4, #4
 8005a7c:	2c00      	cmp	r4, #0
 8005a7e:	f040 808f 	bne.w	8005ba0 <_dtoa_r+0x4c8>
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d1d3      	bne.n	8005a2e <_dtoa_r+0x356>
 8005a86:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005a8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f000 8094 	beq.w	8005bba <_dtoa_r+0x4e2>
 8005a92:	2200      	movs	r2, #0
 8005a94:	4620      	mov	r0, r4
 8005a96:	4629      	mov	r1, r5
 8005a98:	4b73      	ldr	r3, [pc, #460]	@ (8005c68 <_dtoa_r+0x590>)
 8005a9a:	f7fb f843 	bl	8000b24 <__aeabi_dcmplt>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	f000 808b 	beq.w	8005bba <_dtoa_r+0x4e2>
 8005aa4:	9b08      	ldr	r3, [sp, #32]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f000 8087 	beq.w	8005bba <_dtoa_r+0x4e2>
 8005aac:	f1bb 0f00 	cmp.w	fp, #0
 8005ab0:	dd34      	ble.n	8005b1c <_dtoa_r+0x444>
 8005ab2:	4620      	mov	r0, r4
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	4629      	mov	r1, r5
 8005ab8:	4b6c      	ldr	r3, [pc, #432]	@ (8005c6c <_dtoa_r+0x594>)
 8005aba:	f7fa fdc1 	bl	8000640 <__aeabi_dmul>
 8005abe:	465c      	mov	r4, fp
 8005ac0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ac4:	f107 38ff 	add.w	r8, r7, #4294967295
 8005ac8:	3601      	adds	r6, #1
 8005aca:	4630      	mov	r0, r6
 8005acc:	f7fa fd4e 	bl	800056c <__aeabi_i2d>
 8005ad0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ad4:	f7fa fdb4 	bl	8000640 <__aeabi_dmul>
 8005ad8:	2200      	movs	r2, #0
 8005ada:	4b65      	ldr	r3, [pc, #404]	@ (8005c70 <_dtoa_r+0x598>)
 8005adc:	f7fa fbfa 	bl	80002d4 <__adddf3>
 8005ae0:	4605      	mov	r5, r0
 8005ae2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005ae6:	2c00      	cmp	r4, #0
 8005ae8:	d16a      	bne.n	8005bc0 <_dtoa_r+0x4e8>
 8005aea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005aee:	2200      	movs	r2, #0
 8005af0:	4b60      	ldr	r3, [pc, #384]	@ (8005c74 <_dtoa_r+0x59c>)
 8005af2:	f7fa fbed 	bl	80002d0 <__aeabi_dsub>
 8005af6:	4602      	mov	r2, r0
 8005af8:	460b      	mov	r3, r1
 8005afa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005afe:	462a      	mov	r2, r5
 8005b00:	4633      	mov	r3, r6
 8005b02:	f7fb f82d 	bl	8000b60 <__aeabi_dcmpgt>
 8005b06:	2800      	cmp	r0, #0
 8005b08:	f040 8298 	bne.w	800603c <_dtoa_r+0x964>
 8005b0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b10:	462a      	mov	r2, r5
 8005b12:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005b16:	f7fb f805 	bl	8000b24 <__aeabi_dcmplt>
 8005b1a:	bb38      	cbnz	r0, 8005b6c <_dtoa_r+0x494>
 8005b1c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005b20:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005b24:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	f2c0 8157 	blt.w	8005dda <_dtoa_r+0x702>
 8005b2c:	2f0e      	cmp	r7, #14
 8005b2e:	f300 8154 	bgt.w	8005dda <_dtoa_r+0x702>
 8005b32:	4b4b      	ldr	r3, [pc, #300]	@ (8005c60 <_dtoa_r+0x588>)
 8005b34:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b38:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005b3c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	f280 80e5 	bge.w	8005d12 <_dtoa_r+0x63a>
 8005b48:	9b08      	ldr	r3, [sp, #32]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f300 80e1 	bgt.w	8005d12 <_dtoa_r+0x63a>
 8005b50:	d10c      	bne.n	8005b6c <_dtoa_r+0x494>
 8005b52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b56:	2200      	movs	r2, #0
 8005b58:	4b46      	ldr	r3, [pc, #280]	@ (8005c74 <_dtoa_r+0x59c>)
 8005b5a:	f7fa fd71 	bl	8000640 <__aeabi_dmul>
 8005b5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b62:	f7fa fff3 	bl	8000b4c <__aeabi_dcmpge>
 8005b66:	2800      	cmp	r0, #0
 8005b68:	f000 8266 	beq.w	8006038 <_dtoa_r+0x960>
 8005b6c:	2400      	movs	r4, #0
 8005b6e:	4625      	mov	r5, r4
 8005b70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b72:	4656      	mov	r6, sl
 8005b74:	ea6f 0803 	mvn.w	r8, r3
 8005b78:	2700      	movs	r7, #0
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	4648      	mov	r0, r9
 8005b7e:	f000 fcbd 	bl	80064fc <_Bfree>
 8005b82:	2d00      	cmp	r5, #0
 8005b84:	f000 80bd 	beq.w	8005d02 <_dtoa_r+0x62a>
 8005b88:	b12f      	cbz	r7, 8005b96 <_dtoa_r+0x4be>
 8005b8a:	42af      	cmp	r7, r5
 8005b8c:	d003      	beq.n	8005b96 <_dtoa_r+0x4be>
 8005b8e:	4639      	mov	r1, r7
 8005b90:	4648      	mov	r0, r9
 8005b92:	f000 fcb3 	bl	80064fc <_Bfree>
 8005b96:	4629      	mov	r1, r5
 8005b98:	4648      	mov	r0, r9
 8005b9a:	f000 fcaf 	bl	80064fc <_Bfree>
 8005b9e:	e0b0      	b.n	8005d02 <_dtoa_r+0x62a>
 8005ba0:	07e2      	lsls	r2, r4, #31
 8005ba2:	d505      	bpl.n	8005bb0 <_dtoa_r+0x4d8>
 8005ba4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ba8:	f7fa fd4a 	bl	8000640 <__aeabi_dmul>
 8005bac:	2301      	movs	r3, #1
 8005bae:	3601      	adds	r6, #1
 8005bb0:	1064      	asrs	r4, r4, #1
 8005bb2:	3508      	adds	r5, #8
 8005bb4:	e762      	b.n	8005a7c <_dtoa_r+0x3a4>
 8005bb6:	2602      	movs	r6, #2
 8005bb8:	e765      	b.n	8005a86 <_dtoa_r+0x3ae>
 8005bba:	46b8      	mov	r8, r7
 8005bbc:	9c08      	ldr	r4, [sp, #32]
 8005bbe:	e784      	b.n	8005aca <_dtoa_r+0x3f2>
 8005bc0:	4b27      	ldr	r3, [pc, #156]	@ (8005c60 <_dtoa_r+0x588>)
 8005bc2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005bc4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005bc8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005bcc:	4454      	add	r4, sl
 8005bce:	2900      	cmp	r1, #0
 8005bd0:	d054      	beq.n	8005c7c <_dtoa_r+0x5a4>
 8005bd2:	2000      	movs	r0, #0
 8005bd4:	4928      	ldr	r1, [pc, #160]	@ (8005c78 <_dtoa_r+0x5a0>)
 8005bd6:	f7fa fe5d 	bl	8000894 <__aeabi_ddiv>
 8005bda:	4633      	mov	r3, r6
 8005bdc:	462a      	mov	r2, r5
 8005bde:	f7fa fb77 	bl	80002d0 <__aeabi_dsub>
 8005be2:	4656      	mov	r6, sl
 8005be4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005be8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bec:	f7fa ffd8 	bl	8000ba0 <__aeabi_d2iz>
 8005bf0:	4605      	mov	r5, r0
 8005bf2:	f7fa fcbb 	bl	800056c <__aeabi_i2d>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bfe:	f7fa fb67 	bl	80002d0 <__aeabi_dsub>
 8005c02:	4602      	mov	r2, r0
 8005c04:	460b      	mov	r3, r1
 8005c06:	3530      	adds	r5, #48	@ 0x30
 8005c08:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c0c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c10:	f806 5b01 	strb.w	r5, [r6], #1
 8005c14:	f7fa ff86 	bl	8000b24 <__aeabi_dcmplt>
 8005c18:	2800      	cmp	r0, #0
 8005c1a:	d172      	bne.n	8005d02 <_dtoa_r+0x62a>
 8005c1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c20:	2000      	movs	r0, #0
 8005c22:	4911      	ldr	r1, [pc, #68]	@ (8005c68 <_dtoa_r+0x590>)
 8005c24:	f7fa fb54 	bl	80002d0 <__aeabi_dsub>
 8005c28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c2c:	f7fa ff7a 	bl	8000b24 <__aeabi_dcmplt>
 8005c30:	2800      	cmp	r0, #0
 8005c32:	f040 80b4 	bne.w	8005d9e <_dtoa_r+0x6c6>
 8005c36:	42a6      	cmp	r6, r4
 8005c38:	f43f af70 	beq.w	8005b1c <_dtoa_r+0x444>
 8005c3c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c40:	2200      	movs	r2, #0
 8005c42:	4b0a      	ldr	r3, [pc, #40]	@ (8005c6c <_dtoa_r+0x594>)
 8005c44:	f7fa fcfc 	bl	8000640 <__aeabi_dmul>
 8005c48:	2200      	movs	r2, #0
 8005c4a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c52:	4b06      	ldr	r3, [pc, #24]	@ (8005c6c <_dtoa_r+0x594>)
 8005c54:	f7fa fcf4 	bl	8000640 <__aeabi_dmul>
 8005c58:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c5c:	e7c4      	b.n	8005be8 <_dtoa_r+0x510>
 8005c5e:	bf00      	nop
 8005c60:	080074e8 	.word	0x080074e8
 8005c64:	080074c0 	.word	0x080074c0
 8005c68:	3ff00000 	.word	0x3ff00000
 8005c6c:	40240000 	.word	0x40240000
 8005c70:	401c0000 	.word	0x401c0000
 8005c74:	40140000 	.word	0x40140000
 8005c78:	3fe00000 	.word	0x3fe00000
 8005c7c:	4631      	mov	r1, r6
 8005c7e:	4628      	mov	r0, r5
 8005c80:	f7fa fcde 	bl	8000640 <__aeabi_dmul>
 8005c84:	4656      	mov	r6, sl
 8005c86:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c8a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005c8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c90:	f7fa ff86 	bl	8000ba0 <__aeabi_d2iz>
 8005c94:	4605      	mov	r5, r0
 8005c96:	f7fa fc69 	bl	800056c <__aeabi_i2d>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ca2:	f7fa fb15 	bl	80002d0 <__aeabi_dsub>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	460b      	mov	r3, r1
 8005caa:	3530      	adds	r5, #48	@ 0x30
 8005cac:	f806 5b01 	strb.w	r5, [r6], #1
 8005cb0:	42a6      	cmp	r6, r4
 8005cb2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005cb6:	f04f 0200 	mov.w	r2, #0
 8005cba:	d124      	bne.n	8005d06 <_dtoa_r+0x62e>
 8005cbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005cc0:	4bae      	ldr	r3, [pc, #696]	@ (8005f7c <_dtoa_r+0x8a4>)
 8005cc2:	f7fa fb07 	bl	80002d4 <__adddf3>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	460b      	mov	r3, r1
 8005cca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cce:	f7fa ff47 	bl	8000b60 <__aeabi_dcmpgt>
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d163      	bne.n	8005d9e <_dtoa_r+0x6c6>
 8005cd6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005cda:	2000      	movs	r0, #0
 8005cdc:	49a7      	ldr	r1, [pc, #668]	@ (8005f7c <_dtoa_r+0x8a4>)
 8005cde:	f7fa faf7 	bl	80002d0 <__aeabi_dsub>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cea:	f7fa ff1b 	bl	8000b24 <__aeabi_dcmplt>
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	f43f af14 	beq.w	8005b1c <_dtoa_r+0x444>
 8005cf4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005cf6:	1e73      	subs	r3, r6, #1
 8005cf8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005cfa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005cfe:	2b30      	cmp	r3, #48	@ 0x30
 8005d00:	d0f8      	beq.n	8005cf4 <_dtoa_r+0x61c>
 8005d02:	4647      	mov	r7, r8
 8005d04:	e03b      	b.n	8005d7e <_dtoa_r+0x6a6>
 8005d06:	4b9e      	ldr	r3, [pc, #632]	@ (8005f80 <_dtoa_r+0x8a8>)
 8005d08:	f7fa fc9a 	bl	8000640 <__aeabi_dmul>
 8005d0c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d10:	e7bc      	b.n	8005c8c <_dtoa_r+0x5b4>
 8005d12:	4656      	mov	r6, sl
 8005d14:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005d18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d1c:	4620      	mov	r0, r4
 8005d1e:	4629      	mov	r1, r5
 8005d20:	f7fa fdb8 	bl	8000894 <__aeabi_ddiv>
 8005d24:	f7fa ff3c 	bl	8000ba0 <__aeabi_d2iz>
 8005d28:	4680      	mov	r8, r0
 8005d2a:	f7fa fc1f 	bl	800056c <__aeabi_i2d>
 8005d2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d32:	f7fa fc85 	bl	8000640 <__aeabi_dmul>
 8005d36:	4602      	mov	r2, r0
 8005d38:	460b      	mov	r3, r1
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	4629      	mov	r1, r5
 8005d3e:	f7fa fac7 	bl	80002d0 <__aeabi_dsub>
 8005d42:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005d46:	9d08      	ldr	r5, [sp, #32]
 8005d48:	f806 4b01 	strb.w	r4, [r6], #1
 8005d4c:	eba6 040a 	sub.w	r4, r6, sl
 8005d50:	42a5      	cmp	r5, r4
 8005d52:	4602      	mov	r2, r0
 8005d54:	460b      	mov	r3, r1
 8005d56:	d133      	bne.n	8005dc0 <_dtoa_r+0x6e8>
 8005d58:	f7fa fabc 	bl	80002d4 <__adddf3>
 8005d5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d60:	4604      	mov	r4, r0
 8005d62:	460d      	mov	r5, r1
 8005d64:	f7fa fefc 	bl	8000b60 <__aeabi_dcmpgt>
 8005d68:	b9c0      	cbnz	r0, 8005d9c <_dtoa_r+0x6c4>
 8005d6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d6e:	4620      	mov	r0, r4
 8005d70:	4629      	mov	r1, r5
 8005d72:	f7fa fecd 	bl	8000b10 <__aeabi_dcmpeq>
 8005d76:	b110      	cbz	r0, 8005d7e <_dtoa_r+0x6a6>
 8005d78:	f018 0f01 	tst.w	r8, #1
 8005d7c:	d10e      	bne.n	8005d9c <_dtoa_r+0x6c4>
 8005d7e:	4648      	mov	r0, r9
 8005d80:	9903      	ldr	r1, [sp, #12]
 8005d82:	f000 fbbb 	bl	80064fc <_Bfree>
 8005d86:	2300      	movs	r3, #0
 8005d88:	7033      	strb	r3, [r6, #0]
 8005d8a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005d8c:	3701      	adds	r7, #1
 8005d8e:	601f      	str	r7, [r3, #0]
 8005d90:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f000 824b 	beq.w	800622e <_dtoa_r+0xb56>
 8005d98:	601e      	str	r6, [r3, #0]
 8005d9a:	e248      	b.n	800622e <_dtoa_r+0xb56>
 8005d9c:	46b8      	mov	r8, r7
 8005d9e:	4633      	mov	r3, r6
 8005da0:	461e      	mov	r6, r3
 8005da2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005da6:	2a39      	cmp	r2, #57	@ 0x39
 8005da8:	d106      	bne.n	8005db8 <_dtoa_r+0x6e0>
 8005daa:	459a      	cmp	sl, r3
 8005dac:	d1f8      	bne.n	8005da0 <_dtoa_r+0x6c8>
 8005dae:	2230      	movs	r2, #48	@ 0x30
 8005db0:	f108 0801 	add.w	r8, r8, #1
 8005db4:	f88a 2000 	strb.w	r2, [sl]
 8005db8:	781a      	ldrb	r2, [r3, #0]
 8005dba:	3201      	adds	r2, #1
 8005dbc:	701a      	strb	r2, [r3, #0]
 8005dbe:	e7a0      	b.n	8005d02 <_dtoa_r+0x62a>
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	4b6f      	ldr	r3, [pc, #444]	@ (8005f80 <_dtoa_r+0x8a8>)
 8005dc4:	f7fa fc3c 	bl	8000640 <__aeabi_dmul>
 8005dc8:	2200      	movs	r2, #0
 8005dca:	2300      	movs	r3, #0
 8005dcc:	4604      	mov	r4, r0
 8005dce:	460d      	mov	r5, r1
 8005dd0:	f7fa fe9e 	bl	8000b10 <__aeabi_dcmpeq>
 8005dd4:	2800      	cmp	r0, #0
 8005dd6:	d09f      	beq.n	8005d18 <_dtoa_r+0x640>
 8005dd8:	e7d1      	b.n	8005d7e <_dtoa_r+0x6a6>
 8005dda:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005ddc:	2a00      	cmp	r2, #0
 8005dde:	f000 80ea 	beq.w	8005fb6 <_dtoa_r+0x8de>
 8005de2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005de4:	2a01      	cmp	r2, #1
 8005de6:	f300 80cd 	bgt.w	8005f84 <_dtoa_r+0x8ac>
 8005dea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005dec:	2a00      	cmp	r2, #0
 8005dee:	f000 80c1 	beq.w	8005f74 <_dtoa_r+0x89c>
 8005df2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005df6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005df8:	9e04      	ldr	r6, [sp, #16]
 8005dfa:	9a04      	ldr	r2, [sp, #16]
 8005dfc:	2101      	movs	r1, #1
 8005dfe:	441a      	add	r2, r3
 8005e00:	9204      	str	r2, [sp, #16]
 8005e02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e04:	4648      	mov	r0, r9
 8005e06:	441a      	add	r2, r3
 8005e08:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e0a:	f000 fc2b 	bl	8006664 <__i2b>
 8005e0e:	4605      	mov	r5, r0
 8005e10:	b166      	cbz	r6, 8005e2c <_dtoa_r+0x754>
 8005e12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	dd09      	ble.n	8005e2c <_dtoa_r+0x754>
 8005e18:	42b3      	cmp	r3, r6
 8005e1a:	bfa8      	it	ge
 8005e1c:	4633      	movge	r3, r6
 8005e1e:	9a04      	ldr	r2, [sp, #16]
 8005e20:	1af6      	subs	r6, r6, r3
 8005e22:	1ad2      	subs	r2, r2, r3
 8005e24:	9204      	str	r2, [sp, #16]
 8005e26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e28:	1ad3      	subs	r3, r2, r3
 8005e2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e2e:	b30b      	cbz	r3, 8005e74 <_dtoa_r+0x79c>
 8005e30:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f000 80c6 	beq.w	8005fc4 <_dtoa_r+0x8ec>
 8005e38:	2c00      	cmp	r4, #0
 8005e3a:	f000 80c0 	beq.w	8005fbe <_dtoa_r+0x8e6>
 8005e3e:	4629      	mov	r1, r5
 8005e40:	4622      	mov	r2, r4
 8005e42:	4648      	mov	r0, r9
 8005e44:	f000 fcc6 	bl	80067d4 <__pow5mult>
 8005e48:	9a03      	ldr	r2, [sp, #12]
 8005e4a:	4601      	mov	r1, r0
 8005e4c:	4605      	mov	r5, r0
 8005e4e:	4648      	mov	r0, r9
 8005e50:	f000 fc1e 	bl	8006690 <__multiply>
 8005e54:	9903      	ldr	r1, [sp, #12]
 8005e56:	4680      	mov	r8, r0
 8005e58:	4648      	mov	r0, r9
 8005e5a:	f000 fb4f 	bl	80064fc <_Bfree>
 8005e5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e60:	1b1b      	subs	r3, r3, r4
 8005e62:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e64:	f000 80b1 	beq.w	8005fca <_dtoa_r+0x8f2>
 8005e68:	4641      	mov	r1, r8
 8005e6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e6c:	4648      	mov	r0, r9
 8005e6e:	f000 fcb1 	bl	80067d4 <__pow5mult>
 8005e72:	9003      	str	r0, [sp, #12]
 8005e74:	2101      	movs	r1, #1
 8005e76:	4648      	mov	r0, r9
 8005e78:	f000 fbf4 	bl	8006664 <__i2b>
 8005e7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e7e:	4604      	mov	r4, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f000 81d8 	beq.w	8006236 <_dtoa_r+0xb5e>
 8005e86:	461a      	mov	r2, r3
 8005e88:	4601      	mov	r1, r0
 8005e8a:	4648      	mov	r0, r9
 8005e8c:	f000 fca2 	bl	80067d4 <__pow5mult>
 8005e90:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e92:	4604      	mov	r4, r0
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	f300 809f 	bgt.w	8005fd8 <_dtoa_r+0x900>
 8005e9a:	9b06      	ldr	r3, [sp, #24]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	f040 8097 	bne.w	8005fd0 <_dtoa_r+0x8f8>
 8005ea2:	9b07      	ldr	r3, [sp, #28]
 8005ea4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	f040 8093 	bne.w	8005fd4 <_dtoa_r+0x8fc>
 8005eae:	9b07      	ldr	r3, [sp, #28]
 8005eb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005eb4:	0d1b      	lsrs	r3, r3, #20
 8005eb6:	051b      	lsls	r3, r3, #20
 8005eb8:	b133      	cbz	r3, 8005ec8 <_dtoa_r+0x7f0>
 8005eba:	9b04      	ldr	r3, [sp, #16]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	9304      	str	r3, [sp, #16]
 8005ec0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f000 81b8 	beq.w	8006242 <_dtoa_r+0xb6a>
 8005ed2:	6923      	ldr	r3, [r4, #16]
 8005ed4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005ed8:	6918      	ldr	r0, [r3, #16]
 8005eda:	f000 fb77 	bl	80065cc <__hi0bits>
 8005ede:	f1c0 0020 	rsb	r0, r0, #32
 8005ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ee4:	4418      	add	r0, r3
 8005ee6:	f010 001f 	ands.w	r0, r0, #31
 8005eea:	f000 8082 	beq.w	8005ff2 <_dtoa_r+0x91a>
 8005eee:	f1c0 0320 	rsb	r3, r0, #32
 8005ef2:	2b04      	cmp	r3, #4
 8005ef4:	dd73      	ble.n	8005fde <_dtoa_r+0x906>
 8005ef6:	9b04      	ldr	r3, [sp, #16]
 8005ef8:	f1c0 001c 	rsb	r0, r0, #28
 8005efc:	4403      	add	r3, r0
 8005efe:	9304      	str	r3, [sp, #16]
 8005f00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f02:	4406      	add	r6, r0
 8005f04:	4403      	add	r3, r0
 8005f06:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f08:	9b04      	ldr	r3, [sp, #16]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	dd05      	ble.n	8005f1a <_dtoa_r+0x842>
 8005f0e:	461a      	mov	r2, r3
 8005f10:	4648      	mov	r0, r9
 8005f12:	9903      	ldr	r1, [sp, #12]
 8005f14:	f000 fcb8 	bl	8006888 <__lshift>
 8005f18:	9003      	str	r0, [sp, #12]
 8005f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	dd05      	ble.n	8005f2c <_dtoa_r+0x854>
 8005f20:	4621      	mov	r1, r4
 8005f22:	461a      	mov	r2, r3
 8005f24:	4648      	mov	r0, r9
 8005f26:	f000 fcaf 	bl	8006888 <__lshift>
 8005f2a:	4604      	mov	r4, r0
 8005f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d061      	beq.n	8005ff6 <_dtoa_r+0x91e>
 8005f32:	4621      	mov	r1, r4
 8005f34:	9803      	ldr	r0, [sp, #12]
 8005f36:	f000 fd13 	bl	8006960 <__mcmp>
 8005f3a:	2800      	cmp	r0, #0
 8005f3c:	da5b      	bge.n	8005ff6 <_dtoa_r+0x91e>
 8005f3e:	2300      	movs	r3, #0
 8005f40:	220a      	movs	r2, #10
 8005f42:	4648      	mov	r0, r9
 8005f44:	9903      	ldr	r1, [sp, #12]
 8005f46:	f000 fafb 	bl	8006540 <__multadd>
 8005f4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f4c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005f50:	9003      	str	r0, [sp, #12]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 8177 	beq.w	8006246 <_dtoa_r+0xb6e>
 8005f58:	4629      	mov	r1, r5
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	220a      	movs	r2, #10
 8005f5e:	4648      	mov	r0, r9
 8005f60:	f000 faee 	bl	8006540 <__multadd>
 8005f64:	f1bb 0f00 	cmp.w	fp, #0
 8005f68:	4605      	mov	r5, r0
 8005f6a:	dc6f      	bgt.n	800604c <_dtoa_r+0x974>
 8005f6c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	dc49      	bgt.n	8006006 <_dtoa_r+0x92e>
 8005f72:	e06b      	b.n	800604c <_dtoa_r+0x974>
 8005f74:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005f7a:	e73c      	b.n	8005df6 <_dtoa_r+0x71e>
 8005f7c:	3fe00000 	.word	0x3fe00000
 8005f80:	40240000 	.word	0x40240000
 8005f84:	9b08      	ldr	r3, [sp, #32]
 8005f86:	1e5c      	subs	r4, r3, #1
 8005f88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f8a:	42a3      	cmp	r3, r4
 8005f8c:	db09      	blt.n	8005fa2 <_dtoa_r+0x8ca>
 8005f8e:	1b1c      	subs	r4, r3, r4
 8005f90:	9b08      	ldr	r3, [sp, #32]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f6bf af30 	bge.w	8005df8 <_dtoa_r+0x720>
 8005f98:	9b04      	ldr	r3, [sp, #16]
 8005f9a:	9a08      	ldr	r2, [sp, #32]
 8005f9c:	1a9e      	subs	r6, r3, r2
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	e72b      	b.n	8005dfa <_dtoa_r+0x722>
 8005fa2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fa4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fa6:	1ae3      	subs	r3, r4, r3
 8005fa8:	441a      	add	r2, r3
 8005faa:	940a      	str	r4, [sp, #40]	@ 0x28
 8005fac:	9e04      	ldr	r6, [sp, #16]
 8005fae:	2400      	movs	r4, #0
 8005fb0:	9b08      	ldr	r3, [sp, #32]
 8005fb2:	920e      	str	r2, [sp, #56]	@ 0x38
 8005fb4:	e721      	b.n	8005dfa <_dtoa_r+0x722>
 8005fb6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005fb8:	9e04      	ldr	r6, [sp, #16]
 8005fba:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005fbc:	e728      	b.n	8005e10 <_dtoa_r+0x738>
 8005fbe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005fc2:	e751      	b.n	8005e68 <_dtoa_r+0x790>
 8005fc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fc6:	9903      	ldr	r1, [sp, #12]
 8005fc8:	e750      	b.n	8005e6c <_dtoa_r+0x794>
 8005fca:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fce:	e751      	b.n	8005e74 <_dtoa_r+0x79c>
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	e779      	b.n	8005ec8 <_dtoa_r+0x7f0>
 8005fd4:	9b06      	ldr	r3, [sp, #24]
 8005fd6:	e777      	b.n	8005ec8 <_dtoa_r+0x7f0>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fdc:	e779      	b.n	8005ed2 <_dtoa_r+0x7fa>
 8005fde:	d093      	beq.n	8005f08 <_dtoa_r+0x830>
 8005fe0:	9a04      	ldr	r2, [sp, #16]
 8005fe2:	331c      	adds	r3, #28
 8005fe4:	441a      	add	r2, r3
 8005fe6:	9204      	str	r2, [sp, #16]
 8005fe8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fea:	441e      	add	r6, r3
 8005fec:	441a      	add	r2, r3
 8005fee:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ff0:	e78a      	b.n	8005f08 <_dtoa_r+0x830>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	e7f4      	b.n	8005fe0 <_dtoa_r+0x908>
 8005ff6:	9b08      	ldr	r3, [sp, #32]
 8005ff8:	46b8      	mov	r8, r7
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	dc20      	bgt.n	8006040 <_dtoa_r+0x968>
 8005ffe:	469b      	mov	fp, r3
 8006000:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006002:	2b02      	cmp	r3, #2
 8006004:	dd1e      	ble.n	8006044 <_dtoa_r+0x96c>
 8006006:	f1bb 0f00 	cmp.w	fp, #0
 800600a:	f47f adb1 	bne.w	8005b70 <_dtoa_r+0x498>
 800600e:	4621      	mov	r1, r4
 8006010:	465b      	mov	r3, fp
 8006012:	2205      	movs	r2, #5
 8006014:	4648      	mov	r0, r9
 8006016:	f000 fa93 	bl	8006540 <__multadd>
 800601a:	4601      	mov	r1, r0
 800601c:	4604      	mov	r4, r0
 800601e:	9803      	ldr	r0, [sp, #12]
 8006020:	f000 fc9e 	bl	8006960 <__mcmp>
 8006024:	2800      	cmp	r0, #0
 8006026:	f77f ada3 	ble.w	8005b70 <_dtoa_r+0x498>
 800602a:	4656      	mov	r6, sl
 800602c:	2331      	movs	r3, #49	@ 0x31
 800602e:	f108 0801 	add.w	r8, r8, #1
 8006032:	f806 3b01 	strb.w	r3, [r6], #1
 8006036:	e59f      	b.n	8005b78 <_dtoa_r+0x4a0>
 8006038:	46b8      	mov	r8, r7
 800603a:	9c08      	ldr	r4, [sp, #32]
 800603c:	4625      	mov	r5, r4
 800603e:	e7f4      	b.n	800602a <_dtoa_r+0x952>
 8006040:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006044:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006046:	2b00      	cmp	r3, #0
 8006048:	f000 8101 	beq.w	800624e <_dtoa_r+0xb76>
 800604c:	2e00      	cmp	r6, #0
 800604e:	dd05      	ble.n	800605c <_dtoa_r+0x984>
 8006050:	4629      	mov	r1, r5
 8006052:	4632      	mov	r2, r6
 8006054:	4648      	mov	r0, r9
 8006056:	f000 fc17 	bl	8006888 <__lshift>
 800605a:	4605      	mov	r5, r0
 800605c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800605e:	2b00      	cmp	r3, #0
 8006060:	d05c      	beq.n	800611c <_dtoa_r+0xa44>
 8006062:	4648      	mov	r0, r9
 8006064:	6869      	ldr	r1, [r5, #4]
 8006066:	f000 fa09 	bl	800647c <_Balloc>
 800606a:	4606      	mov	r6, r0
 800606c:	b928      	cbnz	r0, 800607a <_dtoa_r+0x9a2>
 800606e:	4602      	mov	r2, r0
 8006070:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006074:	4b80      	ldr	r3, [pc, #512]	@ (8006278 <_dtoa_r+0xba0>)
 8006076:	f7ff bb43 	b.w	8005700 <_dtoa_r+0x28>
 800607a:	692a      	ldr	r2, [r5, #16]
 800607c:	f105 010c 	add.w	r1, r5, #12
 8006080:	3202      	adds	r2, #2
 8006082:	0092      	lsls	r2, r2, #2
 8006084:	300c      	adds	r0, #12
 8006086:	f000 fe2b 	bl	8006ce0 <memcpy>
 800608a:	2201      	movs	r2, #1
 800608c:	4631      	mov	r1, r6
 800608e:	4648      	mov	r0, r9
 8006090:	f000 fbfa 	bl	8006888 <__lshift>
 8006094:	462f      	mov	r7, r5
 8006096:	4605      	mov	r5, r0
 8006098:	f10a 0301 	add.w	r3, sl, #1
 800609c:	9304      	str	r3, [sp, #16]
 800609e:	eb0a 030b 	add.w	r3, sl, fp
 80060a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80060a4:	9b06      	ldr	r3, [sp, #24]
 80060a6:	f003 0301 	and.w	r3, r3, #1
 80060aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80060ac:	9b04      	ldr	r3, [sp, #16]
 80060ae:	4621      	mov	r1, r4
 80060b0:	9803      	ldr	r0, [sp, #12]
 80060b2:	f103 3bff 	add.w	fp, r3, #4294967295
 80060b6:	f7ff fa84 	bl	80055c2 <quorem>
 80060ba:	4603      	mov	r3, r0
 80060bc:	4639      	mov	r1, r7
 80060be:	3330      	adds	r3, #48	@ 0x30
 80060c0:	9006      	str	r0, [sp, #24]
 80060c2:	9803      	ldr	r0, [sp, #12]
 80060c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060c6:	f000 fc4b 	bl	8006960 <__mcmp>
 80060ca:	462a      	mov	r2, r5
 80060cc:	9008      	str	r0, [sp, #32]
 80060ce:	4621      	mov	r1, r4
 80060d0:	4648      	mov	r0, r9
 80060d2:	f000 fc61 	bl	8006998 <__mdiff>
 80060d6:	68c2      	ldr	r2, [r0, #12]
 80060d8:	4606      	mov	r6, r0
 80060da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060dc:	bb02      	cbnz	r2, 8006120 <_dtoa_r+0xa48>
 80060de:	4601      	mov	r1, r0
 80060e0:	9803      	ldr	r0, [sp, #12]
 80060e2:	f000 fc3d 	bl	8006960 <__mcmp>
 80060e6:	4602      	mov	r2, r0
 80060e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060ea:	4631      	mov	r1, r6
 80060ec:	4648      	mov	r0, r9
 80060ee:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80060f2:	f000 fa03 	bl	80064fc <_Bfree>
 80060f6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80060fa:	9e04      	ldr	r6, [sp, #16]
 80060fc:	ea42 0103 	orr.w	r1, r2, r3
 8006100:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006102:	4319      	orrs	r1, r3
 8006104:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006106:	d10d      	bne.n	8006124 <_dtoa_r+0xa4c>
 8006108:	2b39      	cmp	r3, #57	@ 0x39
 800610a:	d027      	beq.n	800615c <_dtoa_r+0xa84>
 800610c:	9a08      	ldr	r2, [sp, #32]
 800610e:	2a00      	cmp	r2, #0
 8006110:	dd01      	ble.n	8006116 <_dtoa_r+0xa3e>
 8006112:	9b06      	ldr	r3, [sp, #24]
 8006114:	3331      	adds	r3, #49	@ 0x31
 8006116:	f88b 3000 	strb.w	r3, [fp]
 800611a:	e52e      	b.n	8005b7a <_dtoa_r+0x4a2>
 800611c:	4628      	mov	r0, r5
 800611e:	e7b9      	b.n	8006094 <_dtoa_r+0x9bc>
 8006120:	2201      	movs	r2, #1
 8006122:	e7e2      	b.n	80060ea <_dtoa_r+0xa12>
 8006124:	9908      	ldr	r1, [sp, #32]
 8006126:	2900      	cmp	r1, #0
 8006128:	db04      	blt.n	8006134 <_dtoa_r+0xa5c>
 800612a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800612c:	4301      	orrs	r1, r0
 800612e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006130:	4301      	orrs	r1, r0
 8006132:	d120      	bne.n	8006176 <_dtoa_r+0xa9e>
 8006134:	2a00      	cmp	r2, #0
 8006136:	ddee      	ble.n	8006116 <_dtoa_r+0xa3e>
 8006138:	2201      	movs	r2, #1
 800613a:	9903      	ldr	r1, [sp, #12]
 800613c:	4648      	mov	r0, r9
 800613e:	9304      	str	r3, [sp, #16]
 8006140:	f000 fba2 	bl	8006888 <__lshift>
 8006144:	4621      	mov	r1, r4
 8006146:	9003      	str	r0, [sp, #12]
 8006148:	f000 fc0a 	bl	8006960 <__mcmp>
 800614c:	2800      	cmp	r0, #0
 800614e:	9b04      	ldr	r3, [sp, #16]
 8006150:	dc02      	bgt.n	8006158 <_dtoa_r+0xa80>
 8006152:	d1e0      	bne.n	8006116 <_dtoa_r+0xa3e>
 8006154:	07da      	lsls	r2, r3, #31
 8006156:	d5de      	bpl.n	8006116 <_dtoa_r+0xa3e>
 8006158:	2b39      	cmp	r3, #57	@ 0x39
 800615a:	d1da      	bne.n	8006112 <_dtoa_r+0xa3a>
 800615c:	2339      	movs	r3, #57	@ 0x39
 800615e:	f88b 3000 	strb.w	r3, [fp]
 8006162:	4633      	mov	r3, r6
 8006164:	461e      	mov	r6, r3
 8006166:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800616a:	3b01      	subs	r3, #1
 800616c:	2a39      	cmp	r2, #57	@ 0x39
 800616e:	d04e      	beq.n	800620e <_dtoa_r+0xb36>
 8006170:	3201      	adds	r2, #1
 8006172:	701a      	strb	r2, [r3, #0]
 8006174:	e501      	b.n	8005b7a <_dtoa_r+0x4a2>
 8006176:	2a00      	cmp	r2, #0
 8006178:	dd03      	ble.n	8006182 <_dtoa_r+0xaaa>
 800617a:	2b39      	cmp	r3, #57	@ 0x39
 800617c:	d0ee      	beq.n	800615c <_dtoa_r+0xa84>
 800617e:	3301      	adds	r3, #1
 8006180:	e7c9      	b.n	8006116 <_dtoa_r+0xa3e>
 8006182:	9a04      	ldr	r2, [sp, #16]
 8006184:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006186:	f802 3c01 	strb.w	r3, [r2, #-1]
 800618a:	428a      	cmp	r2, r1
 800618c:	d028      	beq.n	80061e0 <_dtoa_r+0xb08>
 800618e:	2300      	movs	r3, #0
 8006190:	220a      	movs	r2, #10
 8006192:	9903      	ldr	r1, [sp, #12]
 8006194:	4648      	mov	r0, r9
 8006196:	f000 f9d3 	bl	8006540 <__multadd>
 800619a:	42af      	cmp	r7, r5
 800619c:	9003      	str	r0, [sp, #12]
 800619e:	f04f 0300 	mov.w	r3, #0
 80061a2:	f04f 020a 	mov.w	r2, #10
 80061a6:	4639      	mov	r1, r7
 80061a8:	4648      	mov	r0, r9
 80061aa:	d107      	bne.n	80061bc <_dtoa_r+0xae4>
 80061ac:	f000 f9c8 	bl	8006540 <__multadd>
 80061b0:	4607      	mov	r7, r0
 80061b2:	4605      	mov	r5, r0
 80061b4:	9b04      	ldr	r3, [sp, #16]
 80061b6:	3301      	adds	r3, #1
 80061b8:	9304      	str	r3, [sp, #16]
 80061ba:	e777      	b.n	80060ac <_dtoa_r+0x9d4>
 80061bc:	f000 f9c0 	bl	8006540 <__multadd>
 80061c0:	4629      	mov	r1, r5
 80061c2:	4607      	mov	r7, r0
 80061c4:	2300      	movs	r3, #0
 80061c6:	220a      	movs	r2, #10
 80061c8:	4648      	mov	r0, r9
 80061ca:	f000 f9b9 	bl	8006540 <__multadd>
 80061ce:	4605      	mov	r5, r0
 80061d0:	e7f0      	b.n	80061b4 <_dtoa_r+0xadc>
 80061d2:	f1bb 0f00 	cmp.w	fp, #0
 80061d6:	bfcc      	ite	gt
 80061d8:	465e      	movgt	r6, fp
 80061da:	2601      	movle	r6, #1
 80061dc:	2700      	movs	r7, #0
 80061de:	4456      	add	r6, sl
 80061e0:	2201      	movs	r2, #1
 80061e2:	9903      	ldr	r1, [sp, #12]
 80061e4:	4648      	mov	r0, r9
 80061e6:	9304      	str	r3, [sp, #16]
 80061e8:	f000 fb4e 	bl	8006888 <__lshift>
 80061ec:	4621      	mov	r1, r4
 80061ee:	9003      	str	r0, [sp, #12]
 80061f0:	f000 fbb6 	bl	8006960 <__mcmp>
 80061f4:	2800      	cmp	r0, #0
 80061f6:	dcb4      	bgt.n	8006162 <_dtoa_r+0xa8a>
 80061f8:	d102      	bne.n	8006200 <_dtoa_r+0xb28>
 80061fa:	9b04      	ldr	r3, [sp, #16]
 80061fc:	07db      	lsls	r3, r3, #31
 80061fe:	d4b0      	bmi.n	8006162 <_dtoa_r+0xa8a>
 8006200:	4633      	mov	r3, r6
 8006202:	461e      	mov	r6, r3
 8006204:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006208:	2a30      	cmp	r2, #48	@ 0x30
 800620a:	d0fa      	beq.n	8006202 <_dtoa_r+0xb2a>
 800620c:	e4b5      	b.n	8005b7a <_dtoa_r+0x4a2>
 800620e:	459a      	cmp	sl, r3
 8006210:	d1a8      	bne.n	8006164 <_dtoa_r+0xa8c>
 8006212:	2331      	movs	r3, #49	@ 0x31
 8006214:	f108 0801 	add.w	r8, r8, #1
 8006218:	f88a 3000 	strb.w	r3, [sl]
 800621c:	e4ad      	b.n	8005b7a <_dtoa_r+0x4a2>
 800621e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006220:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800627c <_dtoa_r+0xba4>
 8006224:	b11b      	cbz	r3, 800622e <_dtoa_r+0xb56>
 8006226:	f10a 0308 	add.w	r3, sl, #8
 800622a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800622c:	6013      	str	r3, [r2, #0]
 800622e:	4650      	mov	r0, sl
 8006230:	b017      	add	sp, #92	@ 0x5c
 8006232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006236:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006238:	2b01      	cmp	r3, #1
 800623a:	f77f ae2e 	ble.w	8005e9a <_dtoa_r+0x7c2>
 800623e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006240:	930a      	str	r3, [sp, #40]	@ 0x28
 8006242:	2001      	movs	r0, #1
 8006244:	e64d      	b.n	8005ee2 <_dtoa_r+0x80a>
 8006246:	f1bb 0f00 	cmp.w	fp, #0
 800624a:	f77f aed9 	ble.w	8006000 <_dtoa_r+0x928>
 800624e:	4656      	mov	r6, sl
 8006250:	4621      	mov	r1, r4
 8006252:	9803      	ldr	r0, [sp, #12]
 8006254:	f7ff f9b5 	bl	80055c2 <quorem>
 8006258:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800625c:	f806 3b01 	strb.w	r3, [r6], #1
 8006260:	eba6 020a 	sub.w	r2, r6, sl
 8006264:	4593      	cmp	fp, r2
 8006266:	ddb4      	ble.n	80061d2 <_dtoa_r+0xafa>
 8006268:	2300      	movs	r3, #0
 800626a:	220a      	movs	r2, #10
 800626c:	4648      	mov	r0, r9
 800626e:	9903      	ldr	r1, [sp, #12]
 8006270:	f000 f966 	bl	8006540 <__multadd>
 8006274:	9003      	str	r0, [sp, #12]
 8006276:	e7eb      	b.n	8006250 <_dtoa_r+0xb78>
 8006278:	080073f2 	.word	0x080073f2
 800627c:	08007376 	.word	0x08007376

08006280 <_free_r>:
 8006280:	b538      	push	{r3, r4, r5, lr}
 8006282:	4605      	mov	r5, r0
 8006284:	2900      	cmp	r1, #0
 8006286:	d040      	beq.n	800630a <_free_r+0x8a>
 8006288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800628c:	1f0c      	subs	r4, r1, #4
 800628e:	2b00      	cmp	r3, #0
 8006290:	bfb8      	it	lt
 8006292:	18e4      	addlt	r4, r4, r3
 8006294:	f000 f8e6 	bl	8006464 <__malloc_lock>
 8006298:	4a1c      	ldr	r2, [pc, #112]	@ (800630c <_free_r+0x8c>)
 800629a:	6813      	ldr	r3, [r2, #0]
 800629c:	b933      	cbnz	r3, 80062ac <_free_r+0x2c>
 800629e:	6063      	str	r3, [r4, #4]
 80062a0:	6014      	str	r4, [r2, #0]
 80062a2:	4628      	mov	r0, r5
 80062a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062a8:	f000 b8e2 	b.w	8006470 <__malloc_unlock>
 80062ac:	42a3      	cmp	r3, r4
 80062ae:	d908      	bls.n	80062c2 <_free_r+0x42>
 80062b0:	6820      	ldr	r0, [r4, #0]
 80062b2:	1821      	adds	r1, r4, r0
 80062b4:	428b      	cmp	r3, r1
 80062b6:	bf01      	itttt	eq
 80062b8:	6819      	ldreq	r1, [r3, #0]
 80062ba:	685b      	ldreq	r3, [r3, #4]
 80062bc:	1809      	addeq	r1, r1, r0
 80062be:	6021      	streq	r1, [r4, #0]
 80062c0:	e7ed      	b.n	800629e <_free_r+0x1e>
 80062c2:	461a      	mov	r2, r3
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	b10b      	cbz	r3, 80062cc <_free_r+0x4c>
 80062c8:	42a3      	cmp	r3, r4
 80062ca:	d9fa      	bls.n	80062c2 <_free_r+0x42>
 80062cc:	6811      	ldr	r1, [r2, #0]
 80062ce:	1850      	adds	r0, r2, r1
 80062d0:	42a0      	cmp	r0, r4
 80062d2:	d10b      	bne.n	80062ec <_free_r+0x6c>
 80062d4:	6820      	ldr	r0, [r4, #0]
 80062d6:	4401      	add	r1, r0
 80062d8:	1850      	adds	r0, r2, r1
 80062da:	4283      	cmp	r3, r0
 80062dc:	6011      	str	r1, [r2, #0]
 80062de:	d1e0      	bne.n	80062a2 <_free_r+0x22>
 80062e0:	6818      	ldr	r0, [r3, #0]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	4408      	add	r0, r1
 80062e6:	6010      	str	r0, [r2, #0]
 80062e8:	6053      	str	r3, [r2, #4]
 80062ea:	e7da      	b.n	80062a2 <_free_r+0x22>
 80062ec:	d902      	bls.n	80062f4 <_free_r+0x74>
 80062ee:	230c      	movs	r3, #12
 80062f0:	602b      	str	r3, [r5, #0]
 80062f2:	e7d6      	b.n	80062a2 <_free_r+0x22>
 80062f4:	6820      	ldr	r0, [r4, #0]
 80062f6:	1821      	adds	r1, r4, r0
 80062f8:	428b      	cmp	r3, r1
 80062fa:	bf01      	itttt	eq
 80062fc:	6819      	ldreq	r1, [r3, #0]
 80062fe:	685b      	ldreq	r3, [r3, #4]
 8006300:	1809      	addeq	r1, r1, r0
 8006302:	6021      	streq	r1, [r4, #0]
 8006304:	6063      	str	r3, [r4, #4]
 8006306:	6054      	str	r4, [r2, #4]
 8006308:	e7cb      	b.n	80062a2 <_free_r+0x22>
 800630a:	bd38      	pop	{r3, r4, r5, pc}
 800630c:	200004dc 	.word	0x200004dc

08006310 <malloc>:
 8006310:	4b02      	ldr	r3, [pc, #8]	@ (800631c <malloc+0xc>)
 8006312:	4601      	mov	r1, r0
 8006314:	6818      	ldr	r0, [r3, #0]
 8006316:	f000 b825 	b.w	8006364 <_malloc_r>
 800631a:	bf00      	nop
 800631c:	20000020 	.word	0x20000020

08006320 <sbrk_aligned>:
 8006320:	b570      	push	{r4, r5, r6, lr}
 8006322:	4e0f      	ldr	r6, [pc, #60]	@ (8006360 <sbrk_aligned+0x40>)
 8006324:	460c      	mov	r4, r1
 8006326:	6831      	ldr	r1, [r6, #0]
 8006328:	4605      	mov	r5, r0
 800632a:	b911      	cbnz	r1, 8006332 <sbrk_aligned+0x12>
 800632c:	f000 fcc8 	bl	8006cc0 <_sbrk_r>
 8006330:	6030      	str	r0, [r6, #0]
 8006332:	4621      	mov	r1, r4
 8006334:	4628      	mov	r0, r5
 8006336:	f000 fcc3 	bl	8006cc0 <_sbrk_r>
 800633a:	1c43      	adds	r3, r0, #1
 800633c:	d103      	bne.n	8006346 <sbrk_aligned+0x26>
 800633e:	f04f 34ff 	mov.w	r4, #4294967295
 8006342:	4620      	mov	r0, r4
 8006344:	bd70      	pop	{r4, r5, r6, pc}
 8006346:	1cc4      	adds	r4, r0, #3
 8006348:	f024 0403 	bic.w	r4, r4, #3
 800634c:	42a0      	cmp	r0, r4
 800634e:	d0f8      	beq.n	8006342 <sbrk_aligned+0x22>
 8006350:	1a21      	subs	r1, r4, r0
 8006352:	4628      	mov	r0, r5
 8006354:	f000 fcb4 	bl	8006cc0 <_sbrk_r>
 8006358:	3001      	adds	r0, #1
 800635a:	d1f2      	bne.n	8006342 <sbrk_aligned+0x22>
 800635c:	e7ef      	b.n	800633e <sbrk_aligned+0x1e>
 800635e:	bf00      	nop
 8006360:	200004d8 	.word	0x200004d8

08006364 <_malloc_r>:
 8006364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006368:	1ccd      	adds	r5, r1, #3
 800636a:	f025 0503 	bic.w	r5, r5, #3
 800636e:	3508      	adds	r5, #8
 8006370:	2d0c      	cmp	r5, #12
 8006372:	bf38      	it	cc
 8006374:	250c      	movcc	r5, #12
 8006376:	2d00      	cmp	r5, #0
 8006378:	4606      	mov	r6, r0
 800637a:	db01      	blt.n	8006380 <_malloc_r+0x1c>
 800637c:	42a9      	cmp	r1, r5
 800637e:	d904      	bls.n	800638a <_malloc_r+0x26>
 8006380:	230c      	movs	r3, #12
 8006382:	6033      	str	r3, [r6, #0]
 8006384:	2000      	movs	r0, #0
 8006386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800638a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006460 <_malloc_r+0xfc>
 800638e:	f000 f869 	bl	8006464 <__malloc_lock>
 8006392:	f8d8 3000 	ldr.w	r3, [r8]
 8006396:	461c      	mov	r4, r3
 8006398:	bb44      	cbnz	r4, 80063ec <_malloc_r+0x88>
 800639a:	4629      	mov	r1, r5
 800639c:	4630      	mov	r0, r6
 800639e:	f7ff ffbf 	bl	8006320 <sbrk_aligned>
 80063a2:	1c43      	adds	r3, r0, #1
 80063a4:	4604      	mov	r4, r0
 80063a6:	d158      	bne.n	800645a <_malloc_r+0xf6>
 80063a8:	f8d8 4000 	ldr.w	r4, [r8]
 80063ac:	4627      	mov	r7, r4
 80063ae:	2f00      	cmp	r7, #0
 80063b0:	d143      	bne.n	800643a <_malloc_r+0xd6>
 80063b2:	2c00      	cmp	r4, #0
 80063b4:	d04b      	beq.n	800644e <_malloc_r+0xea>
 80063b6:	6823      	ldr	r3, [r4, #0]
 80063b8:	4639      	mov	r1, r7
 80063ba:	4630      	mov	r0, r6
 80063bc:	eb04 0903 	add.w	r9, r4, r3
 80063c0:	f000 fc7e 	bl	8006cc0 <_sbrk_r>
 80063c4:	4581      	cmp	r9, r0
 80063c6:	d142      	bne.n	800644e <_malloc_r+0xea>
 80063c8:	6821      	ldr	r1, [r4, #0]
 80063ca:	4630      	mov	r0, r6
 80063cc:	1a6d      	subs	r5, r5, r1
 80063ce:	4629      	mov	r1, r5
 80063d0:	f7ff ffa6 	bl	8006320 <sbrk_aligned>
 80063d4:	3001      	adds	r0, #1
 80063d6:	d03a      	beq.n	800644e <_malloc_r+0xea>
 80063d8:	6823      	ldr	r3, [r4, #0]
 80063da:	442b      	add	r3, r5
 80063dc:	6023      	str	r3, [r4, #0]
 80063de:	f8d8 3000 	ldr.w	r3, [r8]
 80063e2:	685a      	ldr	r2, [r3, #4]
 80063e4:	bb62      	cbnz	r2, 8006440 <_malloc_r+0xdc>
 80063e6:	f8c8 7000 	str.w	r7, [r8]
 80063ea:	e00f      	b.n	800640c <_malloc_r+0xa8>
 80063ec:	6822      	ldr	r2, [r4, #0]
 80063ee:	1b52      	subs	r2, r2, r5
 80063f0:	d420      	bmi.n	8006434 <_malloc_r+0xd0>
 80063f2:	2a0b      	cmp	r2, #11
 80063f4:	d917      	bls.n	8006426 <_malloc_r+0xc2>
 80063f6:	1961      	adds	r1, r4, r5
 80063f8:	42a3      	cmp	r3, r4
 80063fa:	6025      	str	r5, [r4, #0]
 80063fc:	bf18      	it	ne
 80063fe:	6059      	strne	r1, [r3, #4]
 8006400:	6863      	ldr	r3, [r4, #4]
 8006402:	bf08      	it	eq
 8006404:	f8c8 1000 	streq.w	r1, [r8]
 8006408:	5162      	str	r2, [r4, r5]
 800640a:	604b      	str	r3, [r1, #4]
 800640c:	4630      	mov	r0, r6
 800640e:	f000 f82f 	bl	8006470 <__malloc_unlock>
 8006412:	f104 000b 	add.w	r0, r4, #11
 8006416:	1d23      	adds	r3, r4, #4
 8006418:	f020 0007 	bic.w	r0, r0, #7
 800641c:	1ac2      	subs	r2, r0, r3
 800641e:	bf1c      	itt	ne
 8006420:	1a1b      	subne	r3, r3, r0
 8006422:	50a3      	strne	r3, [r4, r2]
 8006424:	e7af      	b.n	8006386 <_malloc_r+0x22>
 8006426:	6862      	ldr	r2, [r4, #4]
 8006428:	42a3      	cmp	r3, r4
 800642a:	bf0c      	ite	eq
 800642c:	f8c8 2000 	streq.w	r2, [r8]
 8006430:	605a      	strne	r2, [r3, #4]
 8006432:	e7eb      	b.n	800640c <_malloc_r+0xa8>
 8006434:	4623      	mov	r3, r4
 8006436:	6864      	ldr	r4, [r4, #4]
 8006438:	e7ae      	b.n	8006398 <_malloc_r+0x34>
 800643a:	463c      	mov	r4, r7
 800643c:	687f      	ldr	r7, [r7, #4]
 800643e:	e7b6      	b.n	80063ae <_malloc_r+0x4a>
 8006440:	461a      	mov	r2, r3
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	42a3      	cmp	r3, r4
 8006446:	d1fb      	bne.n	8006440 <_malloc_r+0xdc>
 8006448:	2300      	movs	r3, #0
 800644a:	6053      	str	r3, [r2, #4]
 800644c:	e7de      	b.n	800640c <_malloc_r+0xa8>
 800644e:	230c      	movs	r3, #12
 8006450:	4630      	mov	r0, r6
 8006452:	6033      	str	r3, [r6, #0]
 8006454:	f000 f80c 	bl	8006470 <__malloc_unlock>
 8006458:	e794      	b.n	8006384 <_malloc_r+0x20>
 800645a:	6005      	str	r5, [r0, #0]
 800645c:	e7d6      	b.n	800640c <_malloc_r+0xa8>
 800645e:	bf00      	nop
 8006460:	200004dc 	.word	0x200004dc

08006464 <__malloc_lock>:
 8006464:	4801      	ldr	r0, [pc, #4]	@ (800646c <__malloc_lock+0x8>)
 8006466:	f7ff b89c 	b.w	80055a2 <__retarget_lock_acquire_recursive>
 800646a:	bf00      	nop
 800646c:	200004d4 	.word	0x200004d4

08006470 <__malloc_unlock>:
 8006470:	4801      	ldr	r0, [pc, #4]	@ (8006478 <__malloc_unlock+0x8>)
 8006472:	f7ff b897 	b.w	80055a4 <__retarget_lock_release_recursive>
 8006476:	bf00      	nop
 8006478:	200004d4 	.word	0x200004d4

0800647c <_Balloc>:
 800647c:	b570      	push	{r4, r5, r6, lr}
 800647e:	69c6      	ldr	r6, [r0, #28]
 8006480:	4604      	mov	r4, r0
 8006482:	460d      	mov	r5, r1
 8006484:	b976      	cbnz	r6, 80064a4 <_Balloc+0x28>
 8006486:	2010      	movs	r0, #16
 8006488:	f7ff ff42 	bl	8006310 <malloc>
 800648c:	4602      	mov	r2, r0
 800648e:	61e0      	str	r0, [r4, #28]
 8006490:	b920      	cbnz	r0, 800649c <_Balloc+0x20>
 8006492:	216b      	movs	r1, #107	@ 0x6b
 8006494:	4b17      	ldr	r3, [pc, #92]	@ (80064f4 <_Balloc+0x78>)
 8006496:	4818      	ldr	r0, [pc, #96]	@ (80064f8 <_Balloc+0x7c>)
 8006498:	f000 fc30 	bl	8006cfc <__assert_func>
 800649c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064a0:	6006      	str	r6, [r0, #0]
 80064a2:	60c6      	str	r6, [r0, #12]
 80064a4:	69e6      	ldr	r6, [r4, #28]
 80064a6:	68f3      	ldr	r3, [r6, #12]
 80064a8:	b183      	cbz	r3, 80064cc <_Balloc+0x50>
 80064aa:	69e3      	ldr	r3, [r4, #28]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80064b2:	b9b8      	cbnz	r0, 80064e4 <_Balloc+0x68>
 80064b4:	2101      	movs	r1, #1
 80064b6:	fa01 f605 	lsl.w	r6, r1, r5
 80064ba:	1d72      	adds	r2, r6, #5
 80064bc:	4620      	mov	r0, r4
 80064be:	0092      	lsls	r2, r2, #2
 80064c0:	f000 fc3a 	bl	8006d38 <_calloc_r>
 80064c4:	b160      	cbz	r0, 80064e0 <_Balloc+0x64>
 80064c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064ca:	e00e      	b.n	80064ea <_Balloc+0x6e>
 80064cc:	2221      	movs	r2, #33	@ 0x21
 80064ce:	2104      	movs	r1, #4
 80064d0:	4620      	mov	r0, r4
 80064d2:	f000 fc31 	bl	8006d38 <_calloc_r>
 80064d6:	69e3      	ldr	r3, [r4, #28]
 80064d8:	60f0      	str	r0, [r6, #12]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1e4      	bne.n	80064aa <_Balloc+0x2e>
 80064e0:	2000      	movs	r0, #0
 80064e2:	bd70      	pop	{r4, r5, r6, pc}
 80064e4:	6802      	ldr	r2, [r0, #0]
 80064e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064ea:	2300      	movs	r3, #0
 80064ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064f0:	e7f7      	b.n	80064e2 <_Balloc+0x66>
 80064f2:	bf00      	nop
 80064f4:	08007383 	.word	0x08007383
 80064f8:	08007403 	.word	0x08007403

080064fc <_Bfree>:
 80064fc:	b570      	push	{r4, r5, r6, lr}
 80064fe:	69c6      	ldr	r6, [r0, #28]
 8006500:	4605      	mov	r5, r0
 8006502:	460c      	mov	r4, r1
 8006504:	b976      	cbnz	r6, 8006524 <_Bfree+0x28>
 8006506:	2010      	movs	r0, #16
 8006508:	f7ff ff02 	bl	8006310 <malloc>
 800650c:	4602      	mov	r2, r0
 800650e:	61e8      	str	r0, [r5, #28]
 8006510:	b920      	cbnz	r0, 800651c <_Bfree+0x20>
 8006512:	218f      	movs	r1, #143	@ 0x8f
 8006514:	4b08      	ldr	r3, [pc, #32]	@ (8006538 <_Bfree+0x3c>)
 8006516:	4809      	ldr	r0, [pc, #36]	@ (800653c <_Bfree+0x40>)
 8006518:	f000 fbf0 	bl	8006cfc <__assert_func>
 800651c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006520:	6006      	str	r6, [r0, #0]
 8006522:	60c6      	str	r6, [r0, #12]
 8006524:	b13c      	cbz	r4, 8006536 <_Bfree+0x3a>
 8006526:	69eb      	ldr	r3, [r5, #28]
 8006528:	6862      	ldr	r2, [r4, #4]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006530:	6021      	str	r1, [r4, #0]
 8006532:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006536:	bd70      	pop	{r4, r5, r6, pc}
 8006538:	08007383 	.word	0x08007383
 800653c:	08007403 	.word	0x08007403

08006540 <__multadd>:
 8006540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006544:	4607      	mov	r7, r0
 8006546:	460c      	mov	r4, r1
 8006548:	461e      	mov	r6, r3
 800654a:	2000      	movs	r0, #0
 800654c:	690d      	ldr	r5, [r1, #16]
 800654e:	f101 0c14 	add.w	ip, r1, #20
 8006552:	f8dc 3000 	ldr.w	r3, [ip]
 8006556:	3001      	adds	r0, #1
 8006558:	b299      	uxth	r1, r3
 800655a:	fb02 6101 	mla	r1, r2, r1, r6
 800655e:	0c1e      	lsrs	r6, r3, #16
 8006560:	0c0b      	lsrs	r3, r1, #16
 8006562:	fb02 3306 	mla	r3, r2, r6, r3
 8006566:	b289      	uxth	r1, r1
 8006568:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800656c:	4285      	cmp	r5, r0
 800656e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006572:	f84c 1b04 	str.w	r1, [ip], #4
 8006576:	dcec      	bgt.n	8006552 <__multadd+0x12>
 8006578:	b30e      	cbz	r6, 80065be <__multadd+0x7e>
 800657a:	68a3      	ldr	r3, [r4, #8]
 800657c:	42ab      	cmp	r3, r5
 800657e:	dc19      	bgt.n	80065b4 <__multadd+0x74>
 8006580:	6861      	ldr	r1, [r4, #4]
 8006582:	4638      	mov	r0, r7
 8006584:	3101      	adds	r1, #1
 8006586:	f7ff ff79 	bl	800647c <_Balloc>
 800658a:	4680      	mov	r8, r0
 800658c:	b928      	cbnz	r0, 800659a <__multadd+0x5a>
 800658e:	4602      	mov	r2, r0
 8006590:	21ba      	movs	r1, #186	@ 0xba
 8006592:	4b0c      	ldr	r3, [pc, #48]	@ (80065c4 <__multadd+0x84>)
 8006594:	480c      	ldr	r0, [pc, #48]	@ (80065c8 <__multadd+0x88>)
 8006596:	f000 fbb1 	bl	8006cfc <__assert_func>
 800659a:	6922      	ldr	r2, [r4, #16]
 800659c:	f104 010c 	add.w	r1, r4, #12
 80065a0:	3202      	adds	r2, #2
 80065a2:	0092      	lsls	r2, r2, #2
 80065a4:	300c      	adds	r0, #12
 80065a6:	f000 fb9b 	bl	8006ce0 <memcpy>
 80065aa:	4621      	mov	r1, r4
 80065ac:	4638      	mov	r0, r7
 80065ae:	f7ff ffa5 	bl	80064fc <_Bfree>
 80065b2:	4644      	mov	r4, r8
 80065b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80065b8:	3501      	adds	r5, #1
 80065ba:	615e      	str	r6, [r3, #20]
 80065bc:	6125      	str	r5, [r4, #16]
 80065be:	4620      	mov	r0, r4
 80065c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065c4:	080073f2 	.word	0x080073f2
 80065c8:	08007403 	.word	0x08007403

080065cc <__hi0bits>:
 80065cc:	4603      	mov	r3, r0
 80065ce:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80065d2:	bf3a      	itte	cc
 80065d4:	0403      	lslcc	r3, r0, #16
 80065d6:	2010      	movcc	r0, #16
 80065d8:	2000      	movcs	r0, #0
 80065da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065de:	bf3c      	itt	cc
 80065e0:	021b      	lslcc	r3, r3, #8
 80065e2:	3008      	addcc	r0, #8
 80065e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065e8:	bf3c      	itt	cc
 80065ea:	011b      	lslcc	r3, r3, #4
 80065ec:	3004      	addcc	r0, #4
 80065ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065f2:	bf3c      	itt	cc
 80065f4:	009b      	lslcc	r3, r3, #2
 80065f6:	3002      	addcc	r0, #2
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	db05      	blt.n	8006608 <__hi0bits+0x3c>
 80065fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006600:	f100 0001 	add.w	r0, r0, #1
 8006604:	bf08      	it	eq
 8006606:	2020      	moveq	r0, #32
 8006608:	4770      	bx	lr

0800660a <__lo0bits>:
 800660a:	6803      	ldr	r3, [r0, #0]
 800660c:	4602      	mov	r2, r0
 800660e:	f013 0007 	ands.w	r0, r3, #7
 8006612:	d00b      	beq.n	800662c <__lo0bits+0x22>
 8006614:	07d9      	lsls	r1, r3, #31
 8006616:	d421      	bmi.n	800665c <__lo0bits+0x52>
 8006618:	0798      	lsls	r0, r3, #30
 800661a:	bf49      	itett	mi
 800661c:	085b      	lsrmi	r3, r3, #1
 800661e:	089b      	lsrpl	r3, r3, #2
 8006620:	2001      	movmi	r0, #1
 8006622:	6013      	strmi	r3, [r2, #0]
 8006624:	bf5c      	itt	pl
 8006626:	2002      	movpl	r0, #2
 8006628:	6013      	strpl	r3, [r2, #0]
 800662a:	4770      	bx	lr
 800662c:	b299      	uxth	r1, r3
 800662e:	b909      	cbnz	r1, 8006634 <__lo0bits+0x2a>
 8006630:	2010      	movs	r0, #16
 8006632:	0c1b      	lsrs	r3, r3, #16
 8006634:	b2d9      	uxtb	r1, r3
 8006636:	b909      	cbnz	r1, 800663c <__lo0bits+0x32>
 8006638:	3008      	adds	r0, #8
 800663a:	0a1b      	lsrs	r3, r3, #8
 800663c:	0719      	lsls	r1, r3, #28
 800663e:	bf04      	itt	eq
 8006640:	091b      	lsreq	r3, r3, #4
 8006642:	3004      	addeq	r0, #4
 8006644:	0799      	lsls	r1, r3, #30
 8006646:	bf04      	itt	eq
 8006648:	089b      	lsreq	r3, r3, #2
 800664a:	3002      	addeq	r0, #2
 800664c:	07d9      	lsls	r1, r3, #31
 800664e:	d403      	bmi.n	8006658 <__lo0bits+0x4e>
 8006650:	085b      	lsrs	r3, r3, #1
 8006652:	f100 0001 	add.w	r0, r0, #1
 8006656:	d003      	beq.n	8006660 <__lo0bits+0x56>
 8006658:	6013      	str	r3, [r2, #0]
 800665a:	4770      	bx	lr
 800665c:	2000      	movs	r0, #0
 800665e:	4770      	bx	lr
 8006660:	2020      	movs	r0, #32
 8006662:	4770      	bx	lr

08006664 <__i2b>:
 8006664:	b510      	push	{r4, lr}
 8006666:	460c      	mov	r4, r1
 8006668:	2101      	movs	r1, #1
 800666a:	f7ff ff07 	bl	800647c <_Balloc>
 800666e:	4602      	mov	r2, r0
 8006670:	b928      	cbnz	r0, 800667e <__i2b+0x1a>
 8006672:	f240 1145 	movw	r1, #325	@ 0x145
 8006676:	4b04      	ldr	r3, [pc, #16]	@ (8006688 <__i2b+0x24>)
 8006678:	4804      	ldr	r0, [pc, #16]	@ (800668c <__i2b+0x28>)
 800667a:	f000 fb3f 	bl	8006cfc <__assert_func>
 800667e:	2301      	movs	r3, #1
 8006680:	6144      	str	r4, [r0, #20]
 8006682:	6103      	str	r3, [r0, #16]
 8006684:	bd10      	pop	{r4, pc}
 8006686:	bf00      	nop
 8006688:	080073f2 	.word	0x080073f2
 800668c:	08007403 	.word	0x08007403

08006690 <__multiply>:
 8006690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006694:	4617      	mov	r7, r2
 8006696:	690a      	ldr	r2, [r1, #16]
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	4689      	mov	r9, r1
 800669c:	429a      	cmp	r2, r3
 800669e:	bfa2      	ittt	ge
 80066a0:	463b      	movge	r3, r7
 80066a2:	460f      	movge	r7, r1
 80066a4:	4699      	movge	r9, r3
 80066a6:	693d      	ldr	r5, [r7, #16]
 80066a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	6879      	ldr	r1, [r7, #4]
 80066b0:	eb05 060a 	add.w	r6, r5, sl
 80066b4:	42b3      	cmp	r3, r6
 80066b6:	b085      	sub	sp, #20
 80066b8:	bfb8      	it	lt
 80066ba:	3101      	addlt	r1, #1
 80066bc:	f7ff fede 	bl	800647c <_Balloc>
 80066c0:	b930      	cbnz	r0, 80066d0 <__multiply+0x40>
 80066c2:	4602      	mov	r2, r0
 80066c4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80066c8:	4b40      	ldr	r3, [pc, #256]	@ (80067cc <__multiply+0x13c>)
 80066ca:	4841      	ldr	r0, [pc, #260]	@ (80067d0 <__multiply+0x140>)
 80066cc:	f000 fb16 	bl	8006cfc <__assert_func>
 80066d0:	f100 0414 	add.w	r4, r0, #20
 80066d4:	4623      	mov	r3, r4
 80066d6:	2200      	movs	r2, #0
 80066d8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80066dc:	4573      	cmp	r3, lr
 80066de:	d320      	bcc.n	8006722 <__multiply+0x92>
 80066e0:	f107 0814 	add.w	r8, r7, #20
 80066e4:	f109 0114 	add.w	r1, r9, #20
 80066e8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80066ec:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80066f0:	9302      	str	r3, [sp, #8]
 80066f2:	1beb      	subs	r3, r5, r7
 80066f4:	3b15      	subs	r3, #21
 80066f6:	f023 0303 	bic.w	r3, r3, #3
 80066fa:	3304      	adds	r3, #4
 80066fc:	3715      	adds	r7, #21
 80066fe:	42bd      	cmp	r5, r7
 8006700:	bf38      	it	cc
 8006702:	2304      	movcc	r3, #4
 8006704:	9301      	str	r3, [sp, #4]
 8006706:	9b02      	ldr	r3, [sp, #8]
 8006708:	9103      	str	r1, [sp, #12]
 800670a:	428b      	cmp	r3, r1
 800670c:	d80c      	bhi.n	8006728 <__multiply+0x98>
 800670e:	2e00      	cmp	r6, #0
 8006710:	dd03      	ble.n	800671a <__multiply+0x8a>
 8006712:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006716:	2b00      	cmp	r3, #0
 8006718:	d055      	beq.n	80067c6 <__multiply+0x136>
 800671a:	6106      	str	r6, [r0, #16]
 800671c:	b005      	add	sp, #20
 800671e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006722:	f843 2b04 	str.w	r2, [r3], #4
 8006726:	e7d9      	b.n	80066dc <__multiply+0x4c>
 8006728:	f8b1 a000 	ldrh.w	sl, [r1]
 800672c:	f1ba 0f00 	cmp.w	sl, #0
 8006730:	d01f      	beq.n	8006772 <__multiply+0xe2>
 8006732:	46c4      	mov	ip, r8
 8006734:	46a1      	mov	r9, r4
 8006736:	2700      	movs	r7, #0
 8006738:	f85c 2b04 	ldr.w	r2, [ip], #4
 800673c:	f8d9 3000 	ldr.w	r3, [r9]
 8006740:	fa1f fb82 	uxth.w	fp, r2
 8006744:	b29b      	uxth	r3, r3
 8006746:	fb0a 330b 	mla	r3, sl, fp, r3
 800674a:	443b      	add	r3, r7
 800674c:	f8d9 7000 	ldr.w	r7, [r9]
 8006750:	0c12      	lsrs	r2, r2, #16
 8006752:	0c3f      	lsrs	r7, r7, #16
 8006754:	fb0a 7202 	mla	r2, sl, r2, r7
 8006758:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800675c:	b29b      	uxth	r3, r3
 800675e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006762:	4565      	cmp	r5, ip
 8006764:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006768:	f849 3b04 	str.w	r3, [r9], #4
 800676c:	d8e4      	bhi.n	8006738 <__multiply+0xa8>
 800676e:	9b01      	ldr	r3, [sp, #4]
 8006770:	50e7      	str	r7, [r4, r3]
 8006772:	9b03      	ldr	r3, [sp, #12]
 8006774:	3104      	adds	r1, #4
 8006776:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800677a:	f1b9 0f00 	cmp.w	r9, #0
 800677e:	d020      	beq.n	80067c2 <__multiply+0x132>
 8006780:	4647      	mov	r7, r8
 8006782:	46a4      	mov	ip, r4
 8006784:	f04f 0a00 	mov.w	sl, #0
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	f8b7 b000 	ldrh.w	fp, [r7]
 800678e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006792:	b29b      	uxth	r3, r3
 8006794:	fb09 220b 	mla	r2, r9, fp, r2
 8006798:	4452      	add	r2, sl
 800679a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800679e:	f84c 3b04 	str.w	r3, [ip], #4
 80067a2:	f857 3b04 	ldr.w	r3, [r7], #4
 80067a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067aa:	f8bc 3000 	ldrh.w	r3, [ip]
 80067ae:	42bd      	cmp	r5, r7
 80067b0:	fb09 330a 	mla	r3, r9, sl, r3
 80067b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80067b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067bc:	d8e5      	bhi.n	800678a <__multiply+0xfa>
 80067be:	9a01      	ldr	r2, [sp, #4]
 80067c0:	50a3      	str	r3, [r4, r2]
 80067c2:	3404      	adds	r4, #4
 80067c4:	e79f      	b.n	8006706 <__multiply+0x76>
 80067c6:	3e01      	subs	r6, #1
 80067c8:	e7a1      	b.n	800670e <__multiply+0x7e>
 80067ca:	bf00      	nop
 80067cc:	080073f2 	.word	0x080073f2
 80067d0:	08007403 	.word	0x08007403

080067d4 <__pow5mult>:
 80067d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067d8:	4615      	mov	r5, r2
 80067da:	f012 0203 	ands.w	r2, r2, #3
 80067de:	4607      	mov	r7, r0
 80067e0:	460e      	mov	r6, r1
 80067e2:	d007      	beq.n	80067f4 <__pow5mult+0x20>
 80067e4:	4c25      	ldr	r4, [pc, #148]	@ (800687c <__pow5mult+0xa8>)
 80067e6:	3a01      	subs	r2, #1
 80067e8:	2300      	movs	r3, #0
 80067ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067ee:	f7ff fea7 	bl	8006540 <__multadd>
 80067f2:	4606      	mov	r6, r0
 80067f4:	10ad      	asrs	r5, r5, #2
 80067f6:	d03d      	beq.n	8006874 <__pow5mult+0xa0>
 80067f8:	69fc      	ldr	r4, [r7, #28]
 80067fa:	b97c      	cbnz	r4, 800681c <__pow5mult+0x48>
 80067fc:	2010      	movs	r0, #16
 80067fe:	f7ff fd87 	bl	8006310 <malloc>
 8006802:	4602      	mov	r2, r0
 8006804:	61f8      	str	r0, [r7, #28]
 8006806:	b928      	cbnz	r0, 8006814 <__pow5mult+0x40>
 8006808:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800680c:	4b1c      	ldr	r3, [pc, #112]	@ (8006880 <__pow5mult+0xac>)
 800680e:	481d      	ldr	r0, [pc, #116]	@ (8006884 <__pow5mult+0xb0>)
 8006810:	f000 fa74 	bl	8006cfc <__assert_func>
 8006814:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006818:	6004      	str	r4, [r0, #0]
 800681a:	60c4      	str	r4, [r0, #12]
 800681c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006820:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006824:	b94c      	cbnz	r4, 800683a <__pow5mult+0x66>
 8006826:	f240 2171 	movw	r1, #625	@ 0x271
 800682a:	4638      	mov	r0, r7
 800682c:	f7ff ff1a 	bl	8006664 <__i2b>
 8006830:	2300      	movs	r3, #0
 8006832:	4604      	mov	r4, r0
 8006834:	f8c8 0008 	str.w	r0, [r8, #8]
 8006838:	6003      	str	r3, [r0, #0]
 800683a:	f04f 0900 	mov.w	r9, #0
 800683e:	07eb      	lsls	r3, r5, #31
 8006840:	d50a      	bpl.n	8006858 <__pow5mult+0x84>
 8006842:	4631      	mov	r1, r6
 8006844:	4622      	mov	r2, r4
 8006846:	4638      	mov	r0, r7
 8006848:	f7ff ff22 	bl	8006690 <__multiply>
 800684c:	4680      	mov	r8, r0
 800684e:	4631      	mov	r1, r6
 8006850:	4638      	mov	r0, r7
 8006852:	f7ff fe53 	bl	80064fc <_Bfree>
 8006856:	4646      	mov	r6, r8
 8006858:	106d      	asrs	r5, r5, #1
 800685a:	d00b      	beq.n	8006874 <__pow5mult+0xa0>
 800685c:	6820      	ldr	r0, [r4, #0]
 800685e:	b938      	cbnz	r0, 8006870 <__pow5mult+0x9c>
 8006860:	4622      	mov	r2, r4
 8006862:	4621      	mov	r1, r4
 8006864:	4638      	mov	r0, r7
 8006866:	f7ff ff13 	bl	8006690 <__multiply>
 800686a:	6020      	str	r0, [r4, #0]
 800686c:	f8c0 9000 	str.w	r9, [r0]
 8006870:	4604      	mov	r4, r0
 8006872:	e7e4      	b.n	800683e <__pow5mult+0x6a>
 8006874:	4630      	mov	r0, r6
 8006876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800687a:	bf00      	nop
 800687c:	080074b4 	.word	0x080074b4
 8006880:	08007383 	.word	0x08007383
 8006884:	08007403 	.word	0x08007403

08006888 <__lshift>:
 8006888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800688c:	460c      	mov	r4, r1
 800688e:	4607      	mov	r7, r0
 8006890:	4691      	mov	r9, r2
 8006892:	6923      	ldr	r3, [r4, #16]
 8006894:	6849      	ldr	r1, [r1, #4]
 8006896:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800689a:	68a3      	ldr	r3, [r4, #8]
 800689c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80068a0:	f108 0601 	add.w	r6, r8, #1
 80068a4:	42b3      	cmp	r3, r6
 80068a6:	db0b      	blt.n	80068c0 <__lshift+0x38>
 80068a8:	4638      	mov	r0, r7
 80068aa:	f7ff fde7 	bl	800647c <_Balloc>
 80068ae:	4605      	mov	r5, r0
 80068b0:	b948      	cbnz	r0, 80068c6 <__lshift+0x3e>
 80068b2:	4602      	mov	r2, r0
 80068b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80068b8:	4b27      	ldr	r3, [pc, #156]	@ (8006958 <__lshift+0xd0>)
 80068ba:	4828      	ldr	r0, [pc, #160]	@ (800695c <__lshift+0xd4>)
 80068bc:	f000 fa1e 	bl	8006cfc <__assert_func>
 80068c0:	3101      	adds	r1, #1
 80068c2:	005b      	lsls	r3, r3, #1
 80068c4:	e7ee      	b.n	80068a4 <__lshift+0x1c>
 80068c6:	2300      	movs	r3, #0
 80068c8:	f100 0114 	add.w	r1, r0, #20
 80068cc:	f100 0210 	add.w	r2, r0, #16
 80068d0:	4618      	mov	r0, r3
 80068d2:	4553      	cmp	r3, sl
 80068d4:	db33      	blt.n	800693e <__lshift+0xb6>
 80068d6:	6920      	ldr	r0, [r4, #16]
 80068d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068dc:	f104 0314 	add.w	r3, r4, #20
 80068e0:	f019 091f 	ands.w	r9, r9, #31
 80068e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068ec:	d02b      	beq.n	8006946 <__lshift+0xbe>
 80068ee:	468a      	mov	sl, r1
 80068f0:	2200      	movs	r2, #0
 80068f2:	f1c9 0e20 	rsb	lr, r9, #32
 80068f6:	6818      	ldr	r0, [r3, #0]
 80068f8:	fa00 f009 	lsl.w	r0, r0, r9
 80068fc:	4310      	orrs	r0, r2
 80068fe:	f84a 0b04 	str.w	r0, [sl], #4
 8006902:	f853 2b04 	ldr.w	r2, [r3], #4
 8006906:	459c      	cmp	ip, r3
 8006908:	fa22 f20e 	lsr.w	r2, r2, lr
 800690c:	d8f3      	bhi.n	80068f6 <__lshift+0x6e>
 800690e:	ebac 0304 	sub.w	r3, ip, r4
 8006912:	3b15      	subs	r3, #21
 8006914:	f023 0303 	bic.w	r3, r3, #3
 8006918:	3304      	adds	r3, #4
 800691a:	f104 0015 	add.w	r0, r4, #21
 800691e:	4560      	cmp	r0, ip
 8006920:	bf88      	it	hi
 8006922:	2304      	movhi	r3, #4
 8006924:	50ca      	str	r2, [r1, r3]
 8006926:	b10a      	cbz	r2, 800692c <__lshift+0xa4>
 8006928:	f108 0602 	add.w	r6, r8, #2
 800692c:	3e01      	subs	r6, #1
 800692e:	4638      	mov	r0, r7
 8006930:	4621      	mov	r1, r4
 8006932:	612e      	str	r6, [r5, #16]
 8006934:	f7ff fde2 	bl	80064fc <_Bfree>
 8006938:	4628      	mov	r0, r5
 800693a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800693e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006942:	3301      	adds	r3, #1
 8006944:	e7c5      	b.n	80068d2 <__lshift+0x4a>
 8006946:	3904      	subs	r1, #4
 8006948:	f853 2b04 	ldr.w	r2, [r3], #4
 800694c:	459c      	cmp	ip, r3
 800694e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006952:	d8f9      	bhi.n	8006948 <__lshift+0xc0>
 8006954:	e7ea      	b.n	800692c <__lshift+0xa4>
 8006956:	bf00      	nop
 8006958:	080073f2 	.word	0x080073f2
 800695c:	08007403 	.word	0x08007403

08006960 <__mcmp>:
 8006960:	4603      	mov	r3, r0
 8006962:	690a      	ldr	r2, [r1, #16]
 8006964:	6900      	ldr	r0, [r0, #16]
 8006966:	b530      	push	{r4, r5, lr}
 8006968:	1a80      	subs	r0, r0, r2
 800696a:	d10e      	bne.n	800698a <__mcmp+0x2a>
 800696c:	3314      	adds	r3, #20
 800696e:	3114      	adds	r1, #20
 8006970:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006974:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006978:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800697c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006980:	4295      	cmp	r5, r2
 8006982:	d003      	beq.n	800698c <__mcmp+0x2c>
 8006984:	d205      	bcs.n	8006992 <__mcmp+0x32>
 8006986:	f04f 30ff 	mov.w	r0, #4294967295
 800698a:	bd30      	pop	{r4, r5, pc}
 800698c:	42a3      	cmp	r3, r4
 800698e:	d3f3      	bcc.n	8006978 <__mcmp+0x18>
 8006990:	e7fb      	b.n	800698a <__mcmp+0x2a>
 8006992:	2001      	movs	r0, #1
 8006994:	e7f9      	b.n	800698a <__mcmp+0x2a>
	...

08006998 <__mdiff>:
 8006998:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800699c:	4689      	mov	r9, r1
 800699e:	4606      	mov	r6, r0
 80069a0:	4611      	mov	r1, r2
 80069a2:	4648      	mov	r0, r9
 80069a4:	4614      	mov	r4, r2
 80069a6:	f7ff ffdb 	bl	8006960 <__mcmp>
 80069aa:	1e05      	subs	r5, r0, #0
 80069ac:	d112      	bne.n	80069d4 <__mdiff+0x3c>
 80069ae:	4629      	mov	r1, r5
 80069b0:	4630      	mov	r0, r6
 80069b2:	f7ff fd63 	bl	800647c <_Balloc>
 80069b6:	4602      	mov	r2, r0
 80069b8:	b928      	cbnz	r0, 80069c6 <__mdiff+0x2e>
 80069ba:	f240 2137 	movw	r1, #567	@ 0x237
 80069be:	4b3e      	ldr	r3, [pc, #248]	@ (8006ab8 <__mdiff+0x120>)
 80069c0:	483e      	ldr	r0, [pc, #248]	@ (8006abc <__mdiff+0x124>)
 80069c2:	f000 f99b 	bl	8006cfc <__assert_func>
 80069c6:	2301      	movs	r3, #1
 80069c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069cc:	4610      	mov	r0, r2
 80069ce:	b003      	add	sp, #12
 80069d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069d4:	bfbc      	itt	lt
 80069d6:	464b      	movlt	r3, r9
 80069d8:	46a1      	movlt	r9, r4
 80069da:	4630      	mov	r0, r6
 80069dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80069e0:	bfba      	itte	lt
 80069e2:	461c      	movlt	r4, r3
 80069e4:	2501      	movlt	r5, #1
 80069e6:	2500      	movge	r5, #0
 80069e8:	f7ff fd48 	bl	800647c <_Balloc>
 80069ec:	4602      	mov	r2, r0
 80069ee:	b918      	cbnz	r0, 80069f8 <__mdiff+0x60>
 80069f0:	f240 2145 	movw	r1, #581	@ 0x245
 80069f4:	4b30      	ldr	r3, [pc, #192]	@ (8006ab8 <__mdiff+0x120>)
 80069f6:	e7e3      	b.n	80069c0 <__mdiff+0x28>
 80069f8:	f100 0b14 	add.w	fp, r0, #20
 80069fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006a00:	f109 0310 	add.w	r3, r9, #16
 8006a04:	60c5      	str	r5, [r0, #12]
 8006a06:	f04f 0c00 	mov.w	ip, #0
 8006a0a:	f109 0514 	add.w	r5, r9, #20
 8006a0e:	46d9      	mov	r9, fp
 8006a10:	6926      	ldr	r6, [r4, #16]
 8006a12:	f104 0e14 	add.w	lr, r4, #20
 8006a16:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006a1a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006a1e:	9301      	str	r3, [sp, #4]
 8006a20:	9b01      	ldr	r3, [sp, #4]
 8006a22:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006a26:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006a2a:	b281      	uxth	r1, r0
 8006a2c:	9301      	str	r3, [sp, #4]
 8006a2e:	fa1f f38a 	uxth.w	r3, sl
 8006a32:	1a5b      	subs	r3, r3, r1
 8006a34:	0c00      	lsrs	r0, r0, #16
 8006a36:	4463      	add	r3, ip
 8006a38:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006a3c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006a46:	4576      	cmp	r6, lr
 8006a48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a4c:	f849 3b04 	str.w	r3, [r9], #4
 8006a50:	d8e6      	bhi.n	8006a20 <__mdiff+0x88>
 8006a52:	1b33      	subs	r3, r6, r4
 8006a54:	3b15      	subs	r3, #21
 8006a56:	f023 0303 	bic.w	r3, r3, #3
 8006a5a:	3415      	adds	r4, #21
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	42a6      	cmp	r6, r4
 8006a60:	bf38      	it	cc
 8006a62:	2304      	movcc	r3, #4
 8006a64:	441d      	add	r5, r3
 8006a66:	445b      	add	r3, fp
 8006a68:	461e      	mov	r6, r3
 8006a6a:	462c      	mov	r4, r5
 8006a6c:	4544      	cmp	r4, r8
 8006a6e:	d30e      	bcc.n	8006a8e <__mdiff+0xf6>
 8006a70:	f108 0103 	add.w	r1, r8, #3
 8006a74:	1b49      	subs	r1, r1, r5
 8006a76:	f021 0103 	bic.w	r1, r1, #3
 8006a7a:	3d03      	subs	r5, #3
 8006a7c:	45a8      	cmp	r8, r5
 8006a7e:	bf38      	it	cc
 8006a80:	2100      	movcc	r1, #0
 8006a82:	440b      	add	r3, r1
 8006a84:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a88:	b199      	cbz	r1, 8006ab2 <__mdiff+0x11a>
 8006a8a:	6117      	str	r7, [r2, #16]
 8006a8c:	e79e      	b.n	80069cc <__mdiff+0x34>
 8006a8e:	46e6      	mov	lr, ip
 8006a90:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a94:	fa1f fc81 	uxth.w	ip, r1
 8006a98:	44f4      	add	ip, lr
 8006a9a:	0c08      	lsrs	r0, r1, #16
 8006a9c:	4471      	add	r1, lr
 8006a9e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006aa2:	b289      	uxth	r1, r1
 8006aa4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006aa8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006aac:	f846 1b04 	str.w	r1, [r6], #4
 8006ab0:	e7dc      	b.n	8006a6c <__mdiff+0xd4>
 8006ab2:	3f01      	subs	r7, #1
 8006ab4:	e7e6      	b.n	8006a84 <__mdiff+0xec>
 8006ab6:	bf00      	nop
 8006ab8:	080073f2 	.word	0x080073f2
 8006abc:	08007403 	.word	0x08007403

08006ac0 <__d2b>:
 8006ac0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006ac4:	2101      	movs	r1, #1
 8006ac6:	4690      	mov	r8, r2
 8006ac8:	4699      	mov	r9, r3
 8006aca:	9e08      	ldr	r6, [sp, #32]
 8006acc:	f7ff fcd6 	bl	800647c <_Balloc>
 8006ad0:	4604      	mov	r4, r0
 8006ad2:	b930      	cbnz	r0, 8006ae2 <__d2b+0x22>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	f240 310f 	movw	r1, #783	@ 0x30f
 8006ada:	4b23      	ldr	r3, [pc, #140]	@ (8006b68 <__d2b+0xa8>)
 8006adc:	4823      	ldr	r0, [pc, #140]	@ (8006b6c <__d2b+0xac>)
 8006ade:	f000 f90d 	bl	8006cfc <__assert_func>
 8006ae2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006ae6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006aea:	b10d      	cbz	r5, 8006af0 <__d2b+0x30>
 8006aec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006af0:	9301      	str	r3, [sp, #4]
 8006af2:	f1b8 0300 	subs.w	r3, r8, #0
 8006af6:	d024      	beq.n	8006b42 <__d2b+0x82>
 8006af8:	4668      	mov	r0, sp
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	f7ff fd85 	bl	800660a <__lo0bits>
 8006b00:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006b04:	b1d8      	cbz	r0, 8006b3e <__d2b+0x7e>
 8006b06:	f1c0 0320 	rsb	r3, r0, #32
 8006b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b0e:	430b      	orrs	r3, r1
 8006b10:	40c2      	lsrs	r2, r0
 8006b12:	6163      	str	r3, [r4, #20]
 8006b14:	9201      	str	r2, [sp, #4]
 8006b16:	9b01      	ldr	r3, [sp, #4]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	bf0c      	ite	eq
 8006b1c:	2201      	moveq	r2, #1
 8006b1e:	2202      	movne	r2, #2
 8006b20:	61a3      	str	r3, [r4, #24]
 8006b22:	6122      	str	r2, [r4, #16]
 8006b24:	b1ad      	cbz	r5, 8006b52 <__d2b+0x92>
 8006b26:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006b2a:	4405      	add	r5, r0
 8006b2c:	6035      	str	r5, [r6, #0]
 8006b2e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006b32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b34:	6018      	str	r0, [r3, #0]
 8006b36:	4620      	mov	r0, r4
 8006b38:	b002      	add	sp, #8
 8006b3a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006b3e:	6161      	str	r1, [r4, #20]
 8006b40:	e7e9      	b.n	8006b16 <__d2b+0x56>
 8006b42:	a801      	add	r0, sp, #4
 8006b44:	f7ff fd61 	bl	800660a <__lo0bits>
 8006b48:	9b01      	ldr	r3, [sp, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	6163      	str	r3, [r4, #20]
 8006b4e:	3020      	adds	r0, #32
 8006b50:	e7e7      	b.n	8006b22 <__d2b+0x62>
 8006b52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006b56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b5a:	6030      	str	r0, [r6, #0]
 8006b5c:	6918      	ldr	r0, [r3, #16]
 8006b5e:	f7ff fd35 	bl	80065cc <__hi0bits>
 8006b62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b66:	e7e4      	b.n	8006b32 <__d2b+0x72>
 8006b68:	080073f2 	.word	0x080073f2
 8006b6c:	08007403 	.word	0x08007403

08006b70 <__sflush_r>:
 8006b70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b76:	0716      	lsls	r6, r2, #28
 8006b78:	4605      	mov	r5, r0
 8006b7a:	460c      	mov	r4, r1
 8006b7c:	d454      	bmi.n	8006c28 <__sflush_r+0xb8>
 8006b7e:	684b      	ldr	r3, [r1, #4]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	dc02      	bgt.n	8006b8a <__sflush_r+0x1a>
 8006b84:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	dd48      	ble.n	8006c1c <__sflush_r+0xac>
 8006b8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b8c:	2e00      	cmp	r6, #0
 8006b8e:	d045      	beq.n	8006c1c <__sflush_r+0xac>
 8006b90:	2300      	movs	r3, #0
 8006b92:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006b96:	682f      	ldr	r7, [r5, #0]
 8006b98:	6a21      	ldr	r1, [r4, #32]
 8006b9a:	602b      	str	r3, [r5, #0]
 8006b9c:	d030      	beq.n	8006c00 <__sflush_r+0x90>
 8006b9e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006ba0:	89a3      	ldrh	r3, [r4, #12]
 8006ba2:	0759      	lsls	r1, r3, #29
 8006ba4:	d505      	bpl.n	8006bb2 <__sflush_r+0x42>
 8006ba6:	6863      	ldr	r3, [r4, #4]
 8006ba8:	1ad2      	subs	r2, r2, r3
 8006baa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006bac:	b10b      	cbz	r3, 8006bb2 <__sflush_r+0x42>
 8006bae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006bb0:	1ad2      	subs	r2, r2, r3
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006bb8:	6a21      	ldr	r1, [r4, #32]
 8006bba:	47b0      	blx	r6
 8006bbc:	1c43      	adds	r3, r0, #1
 8006bbe:	89a3      	ldrh	r3, [r4, #12]
 8006bc0:	d106      	bne.n	8006bd0 <__sflush_r+0x60>
 8006bc2:	6829      	ldr	r1, [r5, #0]
 8006bc4:	291d      	cmp	r1, #29
 8006bc6:	d82b      	bhi.n	8006c20 <__sflush_r+0xb0>
 8006bc8:	4a28      	ldr	r2, [pc, #160]	@ (8006c6c <__sflush_r+0xfc>)
 8006bca:	40ca      	lsrs	r2, r1
 8006bcc:	07d6      	lsls	r6, r2, #31
 8006bce:	d527      	bpl.n	8006c20 <__sflush_r+0xb0>
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	6062      	str	r2, [r4, #4]
 8006bd4:	6922      	ldr	r2, [r4, #16]
 8006bd6:	04d9      	lsls	r1, r3, #19
 8006bd8:	6022      	str	r2, [r4, #0]
 8006bda:	d504      	bpl.n	8006be6 <__sflush_r+0x76>
 8006bdc:	1c42      	adds	r2, r0, #1
 8006bde:	d101      	bne.n	8006be4 <__sflush_r+0x74>
 8006be0:	682b      	ldr	r3, [r5, #0]
 8006be2:	b903      	cbnz	r3, 8006be6 <__sflush_r+0x76>
 8006be4:	6560      	str	r0, [r4, #84]	@ 0x54
 8006be6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006be8:	602f      	str	r7, [r5, #0]
 8006bea:	b1b9      	cbz	r1, 8006c1c <__sflush_r+0xac>
 8006bec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006bf0:	4299      	cmp	r1, r3
 8006bf2:	d002      	beq.n	8006bfa <__sflush_r+0x8a>
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	f7ff fb43 	bl	8006280 <_free_r>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	6363      	str	r3, [r4, #52]	@ 0x34
 8006bfe:	e00d      	b.n	8006c1c <__sflush_r+0xac>
 8006c00:	2301      	movs	r3, #1
 8006c02:	4628      	mov	r0, r5
 8006c04:	47b0      	blx	r6
 8006c06:	4602      	mov	r2, r0
 8006c08:	1c50      	adds	r0, r2, #1
 8006c0a:	d1c9      	bne.n	8006ba0 <__sflush_r+0x30>
 8006c0c:	682b      	ldr	r3, [r5, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d0c6      	beq.n	8006ba0 <__sflush_r+0x30>
 8006c12:	2b1d      	cmp	r3, #29
 8006c14:	d001      	beq.n	8006c1a <__sflush_r+0xaa>
 8006c16:	2b16      	cmp	r3, #22
 8006c18:	d11d      	bne.n	8006c56 <__sflush_r+0xe6>
 8006c1a:	602f      	str	r7, [r5, #0]
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	e021      	b.n	8006c64 <__sflush_r+0xf4>
 8006c20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c24:	b21b      	sxth	r3, r3
 8006c26:	e01a      	b.n	8006c5e <__sflush_r+0xee>
 8006c28:	690f      	ldr	r7, [r1, #16]
 8006c2a:	2f00      	cmp	r7, #0
 8006c2c:	d0f6      	beq.n	8006c1c <__sflush_r+0xac>
 8006c2e:	0793      	lsls	r3, r2, #30
 8006c30:	bf18      	it	ne
 8006c32:	2300      	movne	r3, #0
 8006c34:	680e      	ldr	r6, [r1, #0]
 8006c36:	bf08      	it	eq
 8006c38:	694b      	ldreq	r3, [r1, #20]
 8006c3a:	1bf6      	subs	r6, r6, r7
 8006c3c:	600f      	str	r7, [r1, #0]
 8006c3e:	608b      	str	r3, [r1, #8]
 8006c40:	2e00      	cmp	r6, #0
 8006c42:	ddeb      	ble.n	8006c1c <__sflush_r+0xac>
 8006c44:	4633      	mov	r3, r6
 8006c46:	463a      	mov	r2, r7
 8006c48:	4628      	mov	r0, r5
 8006c4a:	6a21      	ldr	r1, [r4, #32]
 8006c4c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006c50:	47e0      	blx	ip
 8006c52:	2800      	cmp	r0, #0
 8006c54:	dc07      	bgt.n	8006c66 <__sflush_r+0xf6>
 8006c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c62:	81a3      	strh	r3, [r4, #12]
 8006c64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c66:	4407      	add	r7, r0
 8006c68:	1a36      	subs	r6, r6, r0
 8006c6a:	e7e9      	b.n	8006c40 <__sflush_r+0xd0>
 8006c6c:	20400001 	.word	0x20400001

08006c70 <_fflush_r>:
 8006c70:	b538      	push	{r3, r4, r5, lr}
 8006c72:	690b      	ldr	r3, [r1, #16]
 8006c74:	4605      	mov	r5, r0
 8006c76:	460c      	mov	r4, r1
 8006c78:	b913      	cbnz	r3, 8006c80 <_fflush_r+0x10>
 8006c7a:	2500      	movs	r5, #0
 8006c7c:	4628      	mov	r0, r5
 8006c7e:	bd38      	pop	{r3, r4, r5, pc}
 8006c80:	b118      	cbz	r0, 8006c8a <_fflush_r+0x1a>
 8006c82:	6a03      	ldr	r3, [r0, #32]
 8006c84:	b90b      	cbnz	r3, 8006c8a <_fflush_r+0x1a>
 8006c86:	f7fe fb95 	bl	80053b4 <__sinit>
 8006c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d0f3      	beq.n	8006c7a <_fflush_r+0xa>
 8006c92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c94:	07d0      	lsls	r0, r2, #31
 8006c96:	d404      	bmi.n	8006ca2 <_fflush_r+0x32>
 8006c98:	0599      	lsls	r1, r3, #22
 8006c9a:	d402      	bmi.n	8006ca2 <_fflush_r+0x32>
 8006c9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c9e:	f7fe fc80 	bl	80055a2 <__retarget_lock_acquire_recursive>
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	4621      	mov	r1, r4
 8006ca6:	f7ff ff63 	bl	8006b70 <__sflush_r>
 8006caa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006cac:	4605      	mov	r5, r0
 8006cae:	07da      	lsls	r2, r3, #31
 8006cb0:	d4e4      	bmi.n	8006c7c <_fflush_r+0xc>
 8006cb2:	89a3      	ldrh	r3, [r4, #12]
 8006cb4:	059b      	lsls	r3, r3, #22
 8006cb6:	d4e1      	bmi.n	8006c7c <_fflush_r+0xc>
 8006cb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cba:	f7fe fc73 	bl	80055a4 <__retarget_lock_release_recursive>
 8006cbe:	e7dd      	b.n	8006c7c <_fflush_r+0xc>

08006cc0 <_sbrk_r>:
 8006cc0:	b538      	push	{r3, r4, r5, lr}
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	4d05      	ldr	r5, [pc, #20]	@ (8006cdc <_sbrk_r+0x1c>)
 8006cc6:	4604      	mov	r4, r0
 8006cc8:	4608      	mov	r0, r1
 8006cca:	602b      	str	r3, [r5, #0]
 8006ccc:	f7fb fa9a 	bl	8002204 <_sbrk>
 8006cd0:	1c43      	adds	r3, r0, #1
 8006cd2:	d102      	bne.n	8006cda <_sbrk_r+0x1a>
 8006cd4:	682b      	ldr	r3, [r5, #0]
 8006cd6:	b103      	cbz	r3, 8006cda <_sbrk_r+0x1a>
 8006cd8:	6023      	str	r3, [r4, #0]
 8006cda:	bd38      	pop	{r3, r4, r5, pc}
 8006cdc:	200004d0 	.word	0x200004d0

08006ce0 <memcpy>:
 8006ce0:	440a      	add	r2, r1
 8006ce2:	4291      	cmp	r1, r2
 8006ce4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ce8:	d100      	bne.n	8006cec <memcpy+0xc>
 8006cea:	4770      	bx	lr
 8006cec:	b510      	push	{r4, lr}
 8006cee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cf2:	4291      	cmp	r1, r2
 8006cf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cf8:	d1f9      	bne.n	8006cee <memcpy+0xe>
 8006cfa:	bd10      	pop	{r4, pc}

08006cfc <__assert_func>:
 8006cfc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006cfe:	4614      	mov	r4, r2
 8006d00:	461a      	mov	r2, r3
 8006d02:	4b09      	ldr	r3, [pc, #36]	@ (8006d28 <__assert_func+0x2c>)
 8006d04:	4605      	mov	r5, r0
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68d8      	ldr	r0, [r3, #12]
 8006d0a:	b14c      	cbz	r4, 8006d20 <__assert_func+0x24>
 8006d0c:	4b07      	ldr	r3, [pc, #28]	@ (8006d2c <__assert_func+0x30>)
 8006d0e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006d12:	9100      	str	r1, [sp, #0]
 8006d14:	462b      	mov	r3, r5
 8006d16:	4906      	ldr	r1, [pc, #24]	@ (8006d30 <__assert_func+0x34>)
 8006d18:	f000 f842 	bl	8006da0 <fiprintf>
 8006d1c:	f000 f852 	bl	8006dc4 <abort>
 8006d20:	4b04      	ldr	r3, [pc, #16]	@ (8006d34 <__assert_func+0x38>)
 8006d22:	461c      	mov	r4, r3
 8006d24:	e7f3      	b.n	8006d0e <__assert_func+0x12>
 8006d26:	bf00      	nop
 8006d28:	20000020 	.word	0x20000020
 8006d2c:	08007466 	.word	0x08007466
 8006d30:	08007473 	.word	0x08007473
 8006d34:	080074a1 	.word	0x080074a1

08006d38 <_calloc_r>:
 8006d38:	b570      	push	{r4, r5, r6, lr}
 8006d3a:	fba1 5402 	umull	r5, r4, r1, r2
 8006d3e:	b934      	cbnz	r4, 8006d4e <_calloc_r+0x16>
 8006d40:	4629      	mov	r1, r5
 8006d42:	f7ff fb0f 	bl	8006364 <_malloc_r>
 8006d46:	4606      	mov	r6, r0
 8006d48:	b928      	cbnz	r0, 8006d56 <_calloc_r+0x1e>
 8006d4a:	4630      	mov	r0, r6
 8006d4c:	bd70      	pop	{r4, r5, r6, pc}
 8006d4e:	220c      	movs	r2, #12
 8006d50:	2600      	movs	r6, #0
 8006d52:	6002      	str	r2, [r0, #0]
 8006d54:	e7f9      	b.n	8006d4a <_calloc_r+0x12>
 8006d56:	462a      	mov	r2, r5
 8006d58:	4621      	mov	r1, r4
 8006d5a:	f7fe fba4 	bl	80054a6 <memset>
 8006d5e:	e7f4      	b.n	8006d4a <_calloc_r+0x12>

08006d60 <__ascii_mbtowc>:
 8006d60:	b082      	sub	sp, #8
 8006d62:	b901      	cbnz	r1, 8006d66 <__ascii_mbtowc+0x6>
 8006d64:	a901      	add	r1, sp, #4
 8006d66:	b142      	cbz	r2, 8006d7a <__ascii_mbtowc+0x1a>
 8006d68:	b14b      	cbz	r3, 8006d7e <__ascii_mbtowc+0x1e>
 8006d6a:	7813      	ldrb	r3, [r2, #0]
 8006d6c:	600b      	str	r3, [r1, #0]
 8006d6e:	7812      	ldrb	r2, [r2, #0]
 8006d70:	1e10      	subs	r0, r2, #0
 8006d72:	bf18      	it	ne
 8006d74:	2001      	movne	r0, #1
 8006d76:	b002      	add	sp, #8
 8006d78:	4770      	bx	lr
 8006d7a:	4610      	mov	r0, r2
 8006d7c:	e7fb      	b.n	8006d76 <__ascii_mbtowc+0x16>
 8006d7e:	f06f 0001 	mvn.w	r0, #1
 8006d82:	e7f8      	b.n	8006d76 <__ascii_mbtowc+0x16>

08006d84 <__ascii_wctomb>:
 8006d84:	4603      	mov	r3, r0
 8006d86:	4608      	mov	r0, r1
 8006d88:	b141      	cbz	r1, 8006d9c <__ascii_wctomb+0x18>
 8006d8a:	2aff      	cmp	r2, #255	@ 0xff
 8006d8c:	d904      	bls.n	8006d98 <__ascii_wctomb+0x14>
 8006d8e:	228a      	movs	r2, #138	@ 0x8a
 8006d90:	f04f 30ff 	mov.w	r0, #4294967295
 8006d94:	601a      	str	r2, [r3, #0]
 8006d96:	4770      	bx	lr
 8006d98:	2001      	movs	r0, #1
 8006d9a:	700a      	strb	r2, [r1, #0]
 8006d9c:	4770      	bx	lr
	...

08006da0 <fiprintf>:
 8006da0:	b40e      	push	{r1, r2, r3}
 8006da2:	b503      	push	{r0, r1, lr}
 8006da4:	4601      	mov	r1, r0
 8006da6:	ab03      	add	r3, sp, #12
 8006da8:	4805      	ldr	r0, [pc, #20]	@ (8006dc0 <fiprintf+0x20>)
 8006daa:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dae:	6800      	ldr	r0, [r0, #0]
 8006db0:	9301      	str	r3, [sp, #4]
 8006db2:	f000 f835 	bl	8006e20 <_vfiprintf_r>
 8006db6:	b002      	add	sp, #8
 8006db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006dbc:	b003      	add	sp, #12
 8006dbe:	4770      	bx	lr
 8006dc0:	20000020 	.word	0x20000020

08006dc4 <abort>:
 8006dc4:	2006      	movs	r0, #6
 8006dc6:	b508      	push	{r3, lr}
 8006dc8:	f000 f9fe 	bl	80071c8 <raise>
 8006dcc:	2001      	movs	r0, #1
 8006dce:	f7fb f9a4 	bl	800211a <_exit>

08006dd2 <__sfputc_r>:
 8006dd2:	6893      	ldr	r3, [r2, #8]
 8006dd4:	b410      	push	{r4}
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	6093      	str	r3, [r2, #8]
 8006ddc:	da07      	bge.n	8006dee <__sfputc_r+0x1c>
 8006dde:	6994      	ldr	r4, [r2, #24]
 8006de0:	42a3      	cmp	r3, r4
 8006de2:	db01      	blt.n	8006de8 <__sfputc_r+0x16>
 8006de4:	290a      	cmp	r1, #10
 8006de6:	d102      	bne.n	8006dee <__sfputc_r+0x1c>
 8006de8:	bc10      	pop	{r4}
 8006dea:	f000 b931 	b.w	8007050 <__swbuf_r>
 8006dee:	6813      	ldr	r3, [r2, #0]
 8006df0:	1c58      	adds	r0, r3, #1
 8006df2:	6010      	str	r0, [r2, #0]
 8006df4:	7019      	strb	r1, [r3, #0]
 8006df6:	4608      	mov	r0, r1
 8006df8:	bc10      	pop	{r4}
 8006dfa:	4770      	bx	lr

08006dfc <__sfputs_r>:
 8006dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dfe:	4606      	mov	r6, r0
 8006e00:	460f      	mov	r7, r1
 8006e02:	4614      	mov	r4, r2
 8006e04:	18d5      	adds	r5, r2, r3
 8006e06:	42ac      	cmp	r4, r5
 8006e08:	d101      	bne.n	8006e0e <__sfputs_r+0x12>
 8006e0a:	2000      	movs	r0, #0
 8006e0c:	e007      	b.n	8006e1e <__sfputs_r+0x22>
 8006e0e:	463a      	mov	r2, r7
 8006e10:	4630      	mov	r0, r6
 8006e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e16:	f7ff ffdc 	bl	8006dd2 <__sfputc_r>
 8006e1a:	1c43      	adds	r3, r0, #1
 8006e1c:	d1f3      	bne.n	8006e06 <__sfputs_r+0xa>
 8006e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006e20 <_vfiprintf_r>:
 8006e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e24:	460d      	mov	r5, r1
 8006e26:	4614      	mov	r4, r2
 8006e28:	4698      	mov	r8, r3
 8006e2a:	4606      	mov	r6, r0
 8006e2c:	b09d      	sub	sp, #116	@ 0x74
 8006e2e:	b118      	cbz	r0, 8006e38 <_vfiprintf_r+0x18>
 8006e30:	6a03      	ldr	r3, [r0, #32]
 8006e32:	b90b      	cbnz	r3, 8006e38 <_vfiprintf_r+0x18>
 8006e34:	f7fe fabe 	bl	80053b4 <__sinit>
 8006e38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e3a:	07d9      	lsls	r1, r3, #31
 8006e3c:	d405      	bmi.n	8006e4a <_vfiprintf_r+0x2a>
 8006e3e:	89ab      	ldrh	r3, [r5, #12]
 8006e40:	059a      	lsls	r2, r3, #22
 8006e42:	d402      	bmi.n	8006e4a <_vfiprintf_r+0x2a>
 8006e44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e46:	f7fe fbac 	bl	80055a2 <__retarget_lock_acquire_recursive>
 8006e4a:	89ab      	ldrh	r3, [r5, #12]
 8006e4c:	071b      	lsls	r3, r3, #28
 8006e4e:	d501      	bpl.n	8006e54 <_vfiprintf_r+0x34>
 8006e50:	692b      	ldr	r3, [r5, #16]
 8006e52:	b99b      	cbnz	r3, 8006e7c <_vfiprintf_r+0x5c>
 8006e54:	4629      	mov	r1, r5
 8006e56:	4630      	mov	r0, r6
 8006e58:	f000 f938 	bl	80070cc <__swsetup_r>
 8006e5c:	b170      	cbz	r0, 8006e7c <_vfiprintf_r+0x5c>
 8006e5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e60:	07dc      	lsls	r4, r3, #31
 8006e62:	d504      	bpl.n	8006e6e <_vfiprintf_r+0x4e>
 8006e64:	f04f 30ff 	mov.w	r0, #4294967295
 8006e68:	b01d      	add	sp, #116	@ 0x74
 8006e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e6e:	89ab      	ldrh	r3, [r5, #12]
 8006e70:	0598      	lsls	r0, r3, #22
 8006e72:	d4f7      	bmi.n	8006e64 <_vfiprintf_r+0x44>
 8006e74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e76:	f7fe fb95 	bl	80055a4 <__retarget_lock_release_recursive>
 8006e7a:	e7f3      	b.n	8006e64 <_vfiprintf_r+0x44>
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e80:	2320      	movs	r3, #32
 8006e82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006e86:	2330      	movs	r3, #48	@ 0x30
 8006e88:	f04f 0901 	mov.w	r9, #1
 8006e8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e90:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800703c <_vfiprintf_r+0x21c>
 8006e94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006e98:	4623      	mov	r3, r4
 8006e9a:	469a      	mov	sl, r3
 8006e9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ea0:	b10a      	cbz	r2, 8006ea6 <_vfiprintf_r+0x86>
 8006ea2:	2a25      	cmp	r2, #37	@ 0x25
 8006ea4:	d1f9      	bne.n	8006e9a <_vfiprintf_r+0x7a>
 8006ea6:	ebba 0b04 	subs.w	fp, sl, r4
 8006eaa:	d00b      	beq.n	8006ec4 <_vfiprintf_r+0xa4>
 8006eac:	465b      	mov	r3, fp
 8006eae:	4622      	mov	r2, r4
 8006eb0:	4629      	mov	r1, r5
 8006eb2:	4630      	mov	r0, r6
 8006eb4:	f7ff ffa2 	bl	8006dfc <__sfputs_r>
 8006eb8:	3001      	adds	r0, #1
 8006eba:	f000 80a7 	beq.w	800700c <_vfiprintf_r+0x1ec>
 8006ebe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ec0:	445a      	add	r2, fp
 8006ec2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ec4:	f89a 3000 	ldrb.w	r3, [sl]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f000 809f 	beq.w	800700c <_vfiprintf_r+0x1ec>
 8006ece:	2300      	movs	r3, #0
 8006ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ed4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ed8:	f10a 0a01 	add.w	sl, sl, #1
 8006edc:	9304      	str	r3, [sp, #16]
 8006ede:	9307      	str	r3, [sp, #28]
 8006ee0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ee4:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ee6:	4654      	mov	r4, sl
 8006ee8:	2205      	movs	r2, #5
 8006eea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eee:	4853      	ldr	r0, [pc, #332]	@ (800703c <_vfiprintf_r+0x21c>)
 8006ef0:	f7fe fb59 	bl	80055a6 <memchr>
 8006ef4:	9a04      	ldr	r2, [sp, #16]
 8006ef6:	b9d8      	cbnz	r0, 8006f30 <_vfiprintf_r+0x110>
 8006ef8:	06d1      	lsls	r1, r2, #27
 8006efa:	bf44      	itt	mi
 8006efc:	2320      	movmi	r3, #32
 8006efe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f02:	0713      	lsls	r3, r2, #28
 8006f04:	bf44      	itt	mi
 8006f06:	232b      	movmi	r3, #43	@ 0x2b
 8006f08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f0c:	f89a 3000 	ldrb.w	r3, [sl]
 8006f10:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f12:	d015      	beq.n	8006f40 <_vfiprintf_r+0x120>
 8006f14:	4654      	mov	r4, sl
 8006f16:	2000      	movs	r0, #0
 8006f18:	f04f 0c0a 	mov.w	ip, #10
 8006f1c:	9a07      	ldr	r2, [sp, #28]
 8006f1e:	4621      	mov	r1, r4
 8006f20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f24:	3b30      	subs	r3, #48	@ 0x30
 8006f26:	2b09      	cmp	r3, #9
 8006f28:	d94b      	bls.n	8006fc2 <_vfiprintf_r+0x1a2>
 8006f2a:	b1b0      	cbz	r0, 8006f5a <_vfiprintf_r+0x13a>
 8006f2c:	9207      	str	r2, [sp, #28]
 8006f2e:	e014      	b.n	8006f5a <_vfiprintf_r+0x13a>
 8006f30:	eba0 0308 	sub.w	r3, r0, r8
 8006f34:	fa09 f303 	lsl.w	r3, r9, r3
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	46a2      	mov	sl, r4
 8006f3c:	9304      	str	r3, [sp, #16]
 8006f3e:	e7d2      	b.n	8006ee6 <_vfiprintf_r+0xc6>
 8006f40:	9b03      	ldr	r3, [sp, #12]
 8006f42:	1d19      	adds	r1, r3, #4
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	9103      	str	r1, [sp, #12]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	bfbb      	ittet	lt
 8006f4c:	425b      	neglt	r3, r3
 8006f4e:	f042 0202 	orrlt.w	r2, r2, #2
 8006f52:	9307      	strge	r3, [sp, #28]
 8006f54:	9307      	strlt	r3, [sp, #28]
 8006f56:	bfb8      	it	lt
 8006f58:	9204      	strlt	r2, [sp, #16]
 8006f5a:	7823      	ldrb	r3, [r4, #0]
 8006f5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f5e:	d10a      	bne.n	8006f76 <_vfiprintf_r+0x156>
 8006f60:	7863      	ldrb	r3, [r4, #1]
 8006f62:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f64:	d132      	bne.n	8006fcc <_vfiprintf_r+0x1ac>
 8006f66:	9b03      	ldr	r3, [sp, #12]
 8006f68:	3402      	adds	r4, #2
 8006f6a:	1d1a      	adds	r2, r3, #4
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	9203      	str	r2, [sp, #12]
 8006f70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f74:	9305      	str	r3, [sp, #20]
 8006f76:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007040 <_vfiprintf_r+0x220>
 8006f7a:	2203      	movs	r2, #3
 8006f7c:	4650      	mov	r0, sl
 8006f7e:	7821      	ldrb	r1, [r4, #0]
 8006f80:	f7fe fb11 	bl	80055a6 <memchr>
 8006f84:	b138      	cbz	r0, 8006f96 <_vfiprintf_r+0x176>
 8006f86:	2240      	movs	r2, #64	@ 0x40
 8006f88:	9b04      	ldr	r3, [sp, #16]
 8006f8a:	eba0 000a 	sub.w	r0, r0, sl
 8006f8e:	4082      	lsls	r2, r0
 8006f90:	4313      	orrs	r3, r2
 8006f92:	3401      	adds	r4, #1
 8006f94:	9304      	str	r3, [sp, #16]
 8006f96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f9a:	2206      	movs	r2, #6
 8006f9c:	4829      	ldr	r0, [pc, #164]	@ (8007044 <_vfiprintf_r+0x224>)
 8006f9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006fa2:	f7fe fb00 	bl	80055a6 <memchr>
 8006fa6:	2800      	cmp	r0, #0
 8006fa8:	d03f      	beq.n	800702a <_vfiprintf_r+0x20a>
 8006faa:	4b27      	ldr	r3, [pc, #156]	@ (8007048 <_vfiprintf_r+0x228>)
 8006fac:	bb1b      	cbnz	r3, 8006ff6 <_vfiprintf_r+0x1d6>
 8006fae:	9b03      	ldr	r3, [sp, #12]
 8006fb0:	3307      	adds	r3, #7
 8006fb2:	f023 0307 	bic.w	r3, r3, #7
 8006fb6:	3308      	adds	r3, #8
 8006fb8:	9303      	str	r3, [sp, #12]
 8006fba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fbc:	443b      	add	r3, r7
 8006fbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fc0:	e76a      	b.n	8006e98 <_vfiprintf_r+0x78>
 8006fc2:	460c      	mov	r4, r1
 8006fc4:	2001      	movs	r0, #1
 8006fc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fca:	e7a8      	b.n	8006f1e <_vfiprintf_r+0xfe>
 8006fcc:	2300      	movs	r3, #0
 8006fce:	f04f 0c0a 	mov.w	ip, #10
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	3401      	adds	r4, #1
 8006fd6:	9305      	str	r3, [sp, #20]
 8006fd8:	4620      	mov	r0, r4
 8006fda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fde:	3a30      	subs	r2, #48	@ 0x30
 8006fe0:	2a09      	cmp	r2, #9
 8006fe2:	d903      	bls.n	8006fec <_vfiprintf_r+0x1cc>
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d0c6      	beq.n	8006f76 <_vfiprintf_r+0x156>
 8006fe8:	9105      	str	r1, [sp, #20]
 8006fea:	e7c4      	b.n	8006f76 <_vfiprintf_r+0x156>
 8006fec:	4604      	mov	r4, r0
 8006fee:	2301      	movs	r3, #1
 8006ff0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ff4:	e7f0      	b.n	8006fd8 <_vfiprintf_r+0x1b8>
 8006ff6:	ab03      	add	r3, sp, #12
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	462a      	mov	r2, r5
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	4b13      	ldr	r3, [pc, #76]	@ (800704c <_vfiprintf_r+0x22c>)
 8007000:	a904      	add	r1, sp, #16
 8007002:	f7fd fd8f 	bl	8004b24 <_printf_float>
 8007006:	4607      	mov	r7, r0
 8007008:	1c78      	adds	r0, r7, #1
 800700a:	d1d6      	bne.n	8006fba <_vfiprintf_r+0x19a>
 800700c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800700e:	07d9      	lsls	r1, r3, #31
 8007010:	d405      	bmi.n	800701e <_vfiprintf_r+0x1fe>
 8007012:	89ab      	ldrh	r3, [r5, #12]
 8007014:	059a      	lsls	r2, r3, #22
 8007016:	d402      	bmi.n	800701e <_vfiprintf_r+0x1fe>
 8007018:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800701a:	f7fe fac3 	bl	80055a4 <__retarget_lock_release_recursive>
 800701e:	89ab      	ldrh	r3, [r5, #12]
 8007020:	065b      	lsls	r3, r3, #25
 8007022:	f53f af1f 	bmi.w	8006e64 <_vfiprintf_r+0x44>
 8007026:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007028:	e71e      	b.n	8006e68 <_vfiprintf_r+0x48>
 800702a:	ab03      	add	r3, sp, #12
 800702c:	9300      	str	r3, [sp, #0]
 800702e:	462a      	mov	r2, r5
 8007030:	4630      	mov	r0, r6
 8007032:	4b06      	ldr	r3, [pc, #24]	@ (800704c <_vfiprintf_r+0x22c>)
 8007034:	a904      	add	r1, sp, #16
 8007036:	f7fe f813 	bl	8005060 <_printf_i>
 800703a:	e7e4      	b.n	8007006 <_vfiprintf_r+0x1e6>
 800703c:	080074a2 	.word	0x080074a2
 8007040:	080074a8 	.word	0x080074a8
 8007044:	080074ac 	.word	0x080074ac
 8007048:	08004b25 	.word	0x08004b25
 800704c:	08006dfd 	.word	0x08006dfd

08007050 <__swbuf_r>:
 8007050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007052:	460e      	mov	r6, r1
 8007054:	4614      	mov	r4, r2
 8007056:	4605      	mov	r5, r0
 8007058:	b118      	cbz	r0, 8007062 <__swbuf_r+0x12>
 800705a:	6a03      	ldr	r3, [r0, #32]
 800705c:	b90b      	cbnz	r3, 8007062 <__swbuf_r+0x12>
 800705e:	f7fe f9a9 	bl	80053b4 <__sinit>
 8007062:	69a3      	ldr	r3, [r4, #24]
 8007064:	60a3      	str	r3, [r4, #8]
 8007066:	89a3      	ldrh	r3, [r4, #12]
 8007068:	071a      	lsls	r2, r3, #28
 800706a:	d501      	bpl.n	8007070 <__swbuf_r+0x20>
 800706c:	6923      	ldr	r3, [r4, #16]
 800706e:	b943      	cbnz	r3, 8007082 <__swbuf_r+0x32>
 8007070:	4621      	mov	r1, r4
 8007072:	4628      	mov	r0, r5
 8007074:	f000 f82a 	bl	80070cc <__swsetup_r>
 8007078:	b118      	cbz	r0, 8007082 <__swbuf_r+0x32>
 800707a:	f04f 37ff 	mov.w	r7, #4294967295
 800707e:	4638      	mov	r0, r7
 8007080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007082:	6823      	ldr	r3, [r4, #0]
 8007084:	6922      	ldr	r2, [r4, #16]
 8007086:	b2f6      	uxtb	r6, r6
 8007088:	1a98      	subs	r0, r3, r2
 800708a:	6963      	ldr	r3, [r4, #20]
 800708c:	4637      	mov	r7, r6
 800708e:	4283      	cmp	r3, r0
 8007090:	dc05      	bgt.n	800709e <__swbuf_r+0x4e>
 8007092:	4621      	mov	r1, r4
 8007094:	4628      	mov	r0, r5
 8007096:	f7ff fdeb 	bl	8006c70 <_fflush_r>
 800709a:	2800      	cmp	r0, #0
 800709c:	d1ed      	bne.n	800707a <__swbuf_r+0x2a>
 800709e:	68a3      	ldr	r3, [r4, #8]
 80070a0:	3b01      	subs	r3, #1
 80070a2:	60a3      	str	r3, [r4, #8]
 80070a4:	6823      	ldr	r3, [r4, #0]
 80070a6:	1c5a      	adds	r2, r3, #1
 80070a8:	6022      	str	r2, [r4, #0]
 80070aa:	701e      	strb	r6, [r3, #0]
 80070ac:	6962      	ldr	r2, [r4, #20]
 80070ae:	1c43      	adds	r3, r0, #1
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d004      	beq.n	80070be <__swbuf_r+0x6e>
 80070b4:	89a3      	ldrh	r3, [r4, #12]
 80070b6:	07db      	lsls	r3, r3, #31
 80070b8:	d5e1      	bpl.n	800707e <__swbuf_r+0x2e>
 80070ba:	2e0a      	cmp	r6, #10
 80070bc:	d1df      	bne.n	800707e <__swbuf_r+0x2e>
 80070be:	4621      	mov	r1, r4
 80070c0:	4628      	mov	r0, r5
 80070c2:	f7ff fdd5 	bl	8006c70 <_fflush_r>
 80070c6:	2800      	cmp	r0, #0
 80070c8:	d0d9      	beq.n	800707e <__swbuf_r+0x2e>
 80070ca:	e7d6      	b.n	800707a <__swbuf_r+0x2a>

080070cc <__swsetup_r>:
 80070cc:	b538      	push	{r3, r4, r5, lr}
 80070ce:	4b29      	ldr	r3, [pc, #164]	@ (8007174 <__swsetup_r+0xa8>)
 80070d0:	4605      	mov	r5, r0
 80070d2:	6818      	ldr	r0, [r3, #0]
 80070d4:	460c      	mov	r4, r1
 80070d6:	b118      	cbz	r0, 80070e0 <__swsetup_r+0x14>
 80070d8:	6a03      	ldr	r3, [r0, #32]
 80070da:	b90b      	cbnz	r3, 80070e0 <__swsetup_r+0x14>
 80070dc:	f7fe f96a 	bl	80053b4 <__sinit>
 80070e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070e4:	0719      	lsls	r1, r3, #28
 80070e6:	d422      	bmi.n	800712e <__swsetup_r+0x62>
 80070e8:	06da      	lsls	r2, r3, #27
 80070ea:	d407      	bmi.n	80070fc <__swsetup_r+0x30>
 80070ec:	2209      	movs	r2, #9
 80070ee:	602a      	str	r2, [r5, #0]
 80070f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070f4:	f04f 30ff 	mov.w	r0, #4294967295
 80070f8:	81a3      	strh	r3, [r4, #12]
 80070fa:	e033      	b.n	8007164 <__swsetup_r+0x98>
 80070fc:	0758      	lsls	r0, r3, #29
 80070fe:	d512      	bpl.n	8007126 <__swsetup_r+0x5a>
 8007100:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007102:	b141      	cbz	r1, 8007116 <__swsetup_r+0x4a>
 8007104:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007108:	4299      	cmp	r1, r3
 800710a:	d002      	beq.n	8007112 <__swsetup_r+0x46>
 800710c:	4628      	mov	r0, r5
 800710e:	f7ff f8b7 	bl	8006280 <_free_r>
 8007112:	2300      	movs	r3, #0
 8007114:	6363      	str	r3, [r4, #52]	@ 0x34
 8007116:	89a3      	ldrh	r3, [r4, #12]
 8007118:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800711c:	81a3      	strh	r3, [r4, #12]
 800711e:	2300      	movs	r3, #0
 8007120:	6063      	str	r3, [r4, #4]
 8007122:	6923      	ldr	r3, [r4, #16]
 8007124:	6023      	str	r3, [r4, #0]
 8007126:	89a3      	ldrh	r3, [r4, #12]
 8007128:	f043 0308 	orr.w	r3, r3, #8
 800712c:	81a3      	strh	r3, [r4, #12]
 800712e:	6923      	ldr	r3, [r4, #16]
 8007130:	b94b      	cbnz	r3, 8007146 <__swsetup_r+0x7a>
 8007132:	89a3      	ldrh	r3, [r4, #12]
 8007134:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007138:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800713c:	d003      	beq.n	8007146 <__swsetup_r+0x7a>
 800713e:	4621      	mov	r1, r4
 8007140:	4628      	mov	r0, r5
 8007142:	f000 f882 	bl	800724a <__smakebuf_r>
 8007146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800714a:	f013 0201 	ands.w	r2, r3, #1
 800714e:	d00a      	beq.n	8007166 <__swsetup_r+0x9a>
 8007150:	2200      	movs	r2, #0
 8007152:	60a2      	str	r2, [r4, #8]
 8007154:	6962      	ldr	r2, [r4, #20]
 8007156:	4252      	negs	r2, r2
 8007158:	61a2      	str	r2, [r4, #24]
 800715a:	6922      	ldr	r2, [r4, #16]
 800715c:	b942      	cbnz	r2, 8007170 <__swsetup_r+0xa4>
 800715e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007162:	d1c5      	bne.n	80070f0 <__swsetup_r+0x24>
 8007164:	bd38      	pop	{r3, r4, r5, pc}
 8007166:	0799      	lsls	r1, r3, #30
 8007168:	bf58      	it	pl
 800716a:	6962      	ldrpl	r2, [r4, #20]
 800716c:	60a2      	str	r2, [r4, #8]
 800716e:	e7f4      	b.n	800715a <__swsetup_r+0x8e>
 8007170:	2000      	movs	r0, #0
 8007172:	e7f7      	b.n	8007164 <__swsetup_r+0x98>
 8007174:	20000020 	.word	0x20000020

08007178 <_raise_r>:
 8007178:	291f      	cmp	r1, #31
 800717a:	b538      	push	{r3, r4, r5, lr}
 800717c:	4605      	mov	r5, r0
 800717e:	460c      	mov	r4, r1
 8007180:	d904      	bls.n	800718c <_raise_r+0x14>
 8007182:	2316      	movs	r3, #22
 8007184:	6003      	str	r3, [r0, #0]
 8007186:	f04f 30ff 	mov.w	r0, #4294967295
 800718a:	bd38      	pop	{r3, r4, r5, pc}
 800718c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800718e:	b112      	cbz	r2, 8007196 <_raise_r+0x1e>
 8007190:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007194:	b94b      	cbnz	r3, 80071aa <_raise_r+0x32>
 8007196:	4628      	mov	r0, r5
 8007198:	f000 f830 	bl	80071fc <_getpid_r>
 800719c:	4622      	mov	r2, r4
 800719e:	4601      	mov	r1, r0
 80071a0:	4628      	mov	r0, r5
 80071a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071a6:	f000 b817 	b.w	80071d8 <_kill_r>
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d00a      	beq.n	80071c4 <_raise_r+0x4c>
 80071ae:	1c59      	adds	r1, r3, #1
 80071b0:	d103      	bne.n	80071ba <_raise_r+0x42>
 80071b2:	2316      	movs	r3, #22
 80071b4:	6003      	str	r3, [r0, #0]
 80071b6:	2001      	movs	r0, #1
 80071b8:	e7e7      	b.n	800718a <_raise_r+0x12>
 80071ba:	2100      	movs	r1, #0
 80071bc:	4620      	mov	r0, r4
 80071be:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80071c2:	4798      	blx	r3
 80071c4:	2000      	movs	r0, #0
 80071c6:	e7e0      	b.n	800718a <_raise_r+0x12>

080071c8 <raise>:
 80071c8:	4b02      	ldr	r3, [pc, #8]	@ (80071d4 <raise+0xc>)
 80071ca:	4601      	mov	r1, r0
 80071cc:	6818      	ldr	r0, [r3, #0]
 80071ce:	f7ff bfd3 	b.w	8007178 <_raise_r>
 80071d2:	bf00      	nop
 80071d4:	20000020 	.word	0x20000020

080071d8 <_kill_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	2300      	movs	r3, #0
 80071dc:	4d06      	ldr	r5, [pc, #24]	@ (80071f8 <_kill_r+0x20>)
 80071de:	4604      	mov	r4, r0
 80071e0:	4608      	mov	r0, r1
 80071e2:	4611      	mov	r1, r2
 80071e4:	602b      	str	r3, [r5, #0]
 80071e6:	f7fa ff88 	bl	80020fa <_kill>
 80071ea:	1c43      	adds	r3, r0, #1
 80071ec:	d102      	bne.n	80071f4 <_kill_r+0x1c>
 80071ee:	682b      	ldr	r3, [r5, #0]
 80071f0:	b103      	cbz	r3, 80071f4 <_kill_r+0x1c>
 80071f2:	6023      	str	r3, [r4, #0]
 80071f4:	bd38      	pop	{r3, r4, r5, pc}
 80071f6:	bf00      	nop
 80071f8:	200004d0 	.word	0x200004d0

080071fc <_getpid_r>:
 80071fc:	f7fa bf76 	b.w	80020ec <_getpid>

08007200 <__swhatbuf_r>:
 8007200:	b570      	push	{r4, r5, r6, lr}
 8007202:	460c      	mov	r4, r1
 8007204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007208:	4615      	mov	r5, r2
 800720a:	2900      	cmp	r1, #0
 800720c:	461e      	mov	r6, r3
 800720e:	b096      	sub	sp, #88	@ 0x58
 8007210:	da0c      	bge.n	800722c <__swhatbuf_r+0x2c>
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	2100      	movs	r1, #0
 8007216:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800721a:	bf14      	ite	ne
 800721c:	2340      	movne	r3, #64	@ 0x40
 800721e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007222:	2000      	movs	r0, #0
 8007224:	6031      	str	r1, [r6, #0]
 8007226:	602b      	str	r3, [r5, #0]
 8007228:	b016      	add	sp, #88	@ 0x58
 800722a:	bd70      	pop	{r4, r5, r6, pc}
 800722c:	466a      	mov	r2, sp
 800722e:	f000 f849 	bl	80072c4 <_fstat_r>
 8007232:	2800      	cmp	r0, #0
 8007234:	dbed      	blt.n	8007212 <__swhatbuf_r+0x12>
 8007236:	9901      	ldr	r1, [sp, #4]
 8007238:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800723c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007240:	4259      	negs	r1, r3
 8007242:	4159      	adcs	r1, r3
 8007244:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007248:	e7eb      	b.n	8007222 <__swhatbuf_r+0x22>

0800724a <__smakebuf_r>:
 800724a:	898b      	ldrh	r3, [r1, #12]
 800724c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800724e:	079d      	lsls	r5, r3, #30
 8007250:	4606      	mov	r6, r0
 8007252:	460c      	mov	r4, r1
 8007254:	d507      	bpl.n	8007266 <__smakebuf_r+0x1c>
 8007256:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800725a:	6023      	str	r3, [r4, #0]
 800725c:	6123      	str	r3, [r4, #16]
 800725e:	2301      	movs	r3, #1
 8007260:	6163      	str	r3, [r4, #20]
 8007262:	b003      	add	sp, #12
 8007264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007266:	466a      	mov	r2, sp
 8007268:	ab01      	add	r3, sp, #4
 800726a:	f7ff ffc9 	bl	8007200 <__swhatbuf_r>
 800726e:	9f00      	ldr	r7, [sp, #0]
 8007270:	4605      	mov	r5, r0
 8007272:	4639      	mov	r1, r7
 8007274:	4630      	mov	r0, r6
 8007276:	f7ff f875 	bl	8006364 <_malloc_r>
 800727a:	b948      	cbnz	r0, 8007290 <__smakebuf_r+0x46>
 800727c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007280:	059a      	lsls	r2, r3, #22
 8007282:	d4ee      	bmi.n	8007262 <__smakebuf_r+0x18>
 8007284:	f023 0303 	bic.w	r3, r3, #3
 8007288:	f043 0302 	orr.w	r3, r3, #2
 800728c:	81a3      	strh	r3, [r4, #12]
 800728e:	e7e2      	b.n	8007256 <__smakebuf_r+0xc>
 8007290:	89a3      	ldrh	r3, [r4, #12]
 8007292:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007296:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800729a:	81a3      	strh	r3, [r4, #12]
 800729c:	9b01      	ldr	r3, [sp, #4]
 800729e:	6020      	str	r0, [r4, #0]
 80072a0:	b15b      	cbz	r3, 80072ba <__smakebuf_r+0x70>
 80072a2:	4630      	mov	r0, r6
 80072a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072a8:	f000 f81e 	bl	80072e8 <_isatty_r>
 80072ac:	b128      	cbz	r0, 80072ba <__smakebuf_r+0x70>
 80072ae:	89a3      	ldrh	r3, [r4, #12]
 80072b0:	f023 0303 	bic.w	r3, r3, #3
 80072b4:	f043 0301 	orr.w	r3, r3, #1
 80072b8:	81a3      	strh	r3, [r4, #12]
 80072ba:	89a3      	ldrh	r3, [r4, #12]
 80072bc:	431d      	orrs	r5, r3
 80072be:	81a5      	strh	r5, [r4, #12]
 80072c0:	e7cf      	b.n	8007262 <__smakebuf_r+0x18>
	...

080072c4 <_fstat_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	2300      	movs	r3, #0
 80072c8:	4d06      	ldr	r5, [pc, #24]	@ (80072e4 <_fstat_r+0x20>)
 80072ca:	4604      	mov	r4, r0
 80072cc:	4608      	mov	r0, r1
 80072ce:	4611      	mov	r1, r2
 80072d0:	602b      	str	r3, [r5, #0]
 80072d2:	f7fa ff71 	bl	80021b8 <_fstat>
 80072d6:	1c43      	adds	r3, r0, #1
 80072d8:	d102      	bne.n	80072e0 <_fstat_r+0x1c>
 80072da:	682b      	ldr	r3, [r5, #0]
 80072dc:	b103      	cbz	r3, 80072e0 <_fstat_r+0x1c>
 80072de:	6023      	str	r3, [r4, #0]
 80072e0:	bd38      	pop	{r3, r4, r5, pc}
 80072e2:	bf00      	nop
 80072e4:	200004d0 	.word	0x200004d0

080072e8 <_isatty_r>:
 80072e8:	b538      	push	{r3, r4, r5, lr}
 80072ea:	2300      	movs	r3, #0
 80072ec:	4d05      	ldr	r5, [pc, #20]	@ (8007304 <_isatty_r+0x1c>)
 80072ee:	4604      	mov	r4, r0
 80072f0:	4608      	mov	r0, r1
 80072f2:	602b      	str	r3, [r5, #0]
 80072f4:	f7fa ff6f 	bl	80021d6 <_isatty>
 80072f8:	1c43      	adds	r3, r0, #1
 80072fa:	d102      	bne.n	8007302 <_isatty_r+0x1a>
 80072fc:	682b      	ldr	r3, [r5, #0]
 80072fe:	b103      	cbz	r3, 8007302 <_isatty_r+0x1a>
 8007300:	6023      	str	r3, [r4, #0]
 8007302:	bd38      	pop	{r3, r4, r5, pc}
 8007304:	200004d0 	.word	0x200004d0

08007308 <_init>:
 8007308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800730a:	bf00      	nop
 800730c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800730e:	bc08      	pop	{r3}
 8007310:	469e      	mov	lr, r3
 8007312:	4770      	bx	lr

08007314 <_fini>:
 8007314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007316:	bf00      	nop
 8007318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800731a:	bc08      	pop	{r3}
 800731c:	469e      	mov	lr, r3
 800731e:	4770      	bx	lr
