#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14ce343f0 .scope module, "Computer_Test" "Computer_Test" 2 5;
 .timescale -9 -12;
v0x600001268090_0 .var "clock", 0 0;
S_0x14ce0e5e0 .scope module, "alu_system1" "ALU_System" 2 20, 3 11 0, S_0x14ce343f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "RF_OutASel";
    .port_info 1 /INPUT 3 "RF_OutBSel";
    .port_info 2 /INPUT 2 "RF_FunSel";
    .port_info 3 /INPUT 4 "RF_RSel";
    .port_info 4 /INPUT 4 "RF_TSel";
    .port_info 5 /INPUT 4 "ALU_FunSel";
    .port_info 6 /INPUT 2 "ARF_OutCSel";
    .port_info 7 /INPUT 2 "ARF_OutDSel";
    .port_info 8 /INPUT 2 "ARF_FunSel";
    .port_info 9 /INPUT 4 "ARF_RegSel";
    .port_info 10 /INPUT 1 "IR_LH";
    .port_info 11 /INPUT 1 "IR_Enable";
    .port_info 12 /INPUT 2 "IR_Funsel";
    .port_info 13 /INPUT 1 "Mem_WR";
    .port_info 14 /INPUT 1 "Mem_CS";
    .port_info 15 /INPUT 2 "MuxASel";
    .port_info 16 /INPUT 2 "MuxBSel";
    .port_info 17 /INPUT 1 "MuxCSel";
    .port_info 18 /INPUT 1 "Clock";
    .port_info 19 /OUTPUT 8 "AOut";
    .port_info 20 /OUTPUT 8 "BOut";
    .port_info 21 /OUTPUT 8 "ALUOut";
    .port_info 22 /OUTPUT 4 "ALUOutFlag";
    .port_info 23 /OUTPUT 8 "ARF_COut";
    .port_info 24 /OUTPUT 8 "ARF_DOut";
    .port_info 25 /OUTPUT 8 "Address";
    .port_info 26 /OUTPUT 8 "MemoryOut";
    .port_info 27 /OUTPUT 16 "IROut";
    .port_info 28 /OUTPUT 8 "MuxAOut";
    .port_info 29 /OUTPUT 8 "MuxBOut";
    .port_info 30 /OUTPUT 8 "MuxCOut";
L_0x600000b71ab0 .functor BUFZ 8, v0x600001264000_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000b71b20 .functor BUFZ 8, v0x600001264090_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000b71b90 .functor BUFZ 8, L_0x600001162760, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000b71c00 .functor BUFZ 4, L_0x600001162800, C4<0000>, C4<0000>, C4<0000>;
L_0x600000b71c70 .functor BUFZ 8, v0x600001262f40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000b71ce0 .functor BUFZ 8, v0x600001262fd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000b71d50 .functor BUFZ 8, v0x600001263c30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000b71dc0 .functor BUFZ 16, v0x600001263840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600000b71e30 .functor BUFZ 8, v0x600001261c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000b71ea0 .functor BUFZ 8, v0x600001262010_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000b71f10 .functor BUFZ 8, v0x600001262250_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600001264b40_0 .net "ALUOut", 7 0, L_0x600000b71b90;  1 drivers
v0x600001264bd0_0 .net "ALUOutFlag", 3 0, L_0x600000b71c00;  1 drivers
v0x600001264c60_0 .net "ALU_FunSel", 3 0, L_0x600000b721b0;  1 drivers
v0x600001264cf0_0 .net "AOut", 7 0, L_0x600000b71ab0;  1 drivers
v0x600001264d80_0 .net "ARF_COut", 7 0, L_0x600000b71c70;  1 drivers
o0x1500546f0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600001264e10_0 .net "ARF_DOut", 7 0, o0x1500546f0;  0 drivers
v0x600001264ea0_0 .net "ARF_FunSel", 1 0, L_0x600000b72300;  1 drivers
v0x600001264f30_0 .net "ARF_OutCSel", 1 0, L_0x600000b72220;  1 drivers
v0x600001264fc0_0 .net "ARF_OutDSel", 1 0, L_0x600000b72290;  1 drivers
v0x600001265050_0 .net "ARF_RegSel", 3 0, L_0x600000b72370;  1 drivers
v0x6000012650e0_0 .net "Address", 7 0, L_0x600000b71ce0;  1 drivers
v0x600001265170_0 .net "BOut", 7 0, L_0x600000b71b20;  1 drivers
v0x600001265200_0 .net "Clock", 0 0, v0x600001268090_0;  1 drivers
v0x600001265290_0 .net "IROut", 15 0, L_0x600000b71dc0;  1 drivers
v0x600001265320_0 .net "IR_Enable", 0 0, L_0x600000b72450;  1 drivers
v0x6000012653b0_0 .net "IR_Funsel", 1 0, L_0x600000b724c0;  1 drivers
v0x600001265440_0 .net "IR_LH", 0 0, L_0x600000b723e0;  1 drivers
v0x6000012654d0_0 .net "Mem_CS", 0 0, L_0x600000b72610;  1 drivers
v0x600001265560_0 .net "Mem_WR", 0 0, L_0x600000b725a0;  1 drivers
v0x6000012655f0_0 .net "MemoryOut", 7 0, L_0x600000b71d50;  1 drivers
v0x600001265680_0 .net "MuxAOut", 7 0, L_0x600000b71e30;  1 drivers
v0x600001265710_0 .net "MuxASel", 1 0, L_0x600000b72530;  1 drivers
v0x6000012657a0_0 .net "MuxBOut", 7 0, L_0x600000b71ea0;  1 drivers
v0x600001265830_0 .net "MuxBSel", 1 0, L_0x600000b72680;  1 drivers
v0x6000012658c0_0 .net "MuxCOut", 7 0, L_0x600000b71f10;  1 drivers
v0x600001265950_0 .net "MuxCSel", 0 0, L_0x600000b726f0;  1 drivers
v0x6000012659e0_0 .net "RF_FunSel", 1 0, L_0x600000b72060;  1 drivers
v0x600001265a70_0 .net "RF_OutASel", 2 0, L_0x600000b71f80;  1 drivers
v0x600001265b00_0 .net "RF_OutBSel", 2 0, L_0x600000b71ff0;  1 drivers
v0x600001265b90_0 .net "RF_RSel", 3 0, L_0x600000b720d0;  1 drivers
v0x600001265c20_0 .net "RF_TSel", 3 0, L_0x600000b72140;  1 drivers
S_0x14ce0e750 .scope module, "MuxA" "MUX_4bit" 3 85, 4 1 0, S_0x14ce0e5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /INPUT 8 "input_3";
    .port_info 4 /INPUT 8 "input_4";
    .port_info 5 /OUTPUT 8 "out";
v0x6000012619e0_0 .net "input_1", 7 0, L_0x600001162760;  1 drivers
v0x600001261a70_0 .net "input_2", 7 0, v0x600001263c30_0;  1 drivers
v0x600001261b00_0 .net "input_3", 7 0, L_0x600001161680;  1 drivers
v0x600001261b90_0 .net "input_4", 7 0, v0x600001262f40_0;  1 drivers
v0x600001261c20_0 .var "out", 7 0;
v0x600001261cb0_0 .net "select", 1 0, L_0x600000b72530;  alias, 1 drivers
E_0x600002e477e0/0 .event edge, v0x600001261cb0_0, v0x6000012619e0_0, v0x600001261a70_0, v0x600001261b00_0;
E_0x600002e477e0/1 .event edge, v0x600001261b90_0;
E_0x600002e477e0 .event/or E_0x600002e477e0/0, E_0x600002e477e0/1;
S_0x14ce17940 .scope module, "MuxB" "MUX_4bit" 3 92, 4 1 0, S_0x14ce0e5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /INPUT 8 "input_3";
    .port_info 4 /INPUT 8 "input_4";
    .port_info 5 /OUTPUT 8 "out";
v0x600001261dd0_0 .net "input_1", 7 0, L_0x600001162760;  alias, 1 drivers
v0x600001261e60_0 .net "input_2", 7 0, v0x600001263c30_0;  alias, 1 drivers
v0x600001261ef0_0 .net "input_3", 7 0, L_0x600001161720;  1 drivers
v0x600001261f80_0 .net "input_4", 7 0, v0x600001262f40_0;  alias, 1 drivers
v0x600001262010_0 .var "out", 7 0;
v0x6000012620a0_0 .net "select", 1 0, L_0x600000b72680;  alias, 1 drivers
E_0x600002e467c0/0 .event edge, v0x6000012620a0_0, v0x6000012619e0_0, v0x600001261a70_0, v0x600001261ef0_0;
E_0x600002e467c0/1 .event edge, v0x600001261b90_0;
E_0x600002e467c0 .event/or E_0x600002e467c0/0, E_0x600002e467c0/1;
S_0x14ce17ab0 .scope module, "MuxC" "MUX_2bit" 3 100, 5 1 0, S_0x14ce0e5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /OUTPUT 8 "out";
v0x600001262130_0 .net "input_1", 7 0, v0x600001264000_0;  1 drivers
v0x6000012621c0_0 .net "input_2", 7 0, v0x600001262f40_0;  alias, 1 drivers
v0x600001262250_0 .var "out", 7 0;
v0x6000012622e0_0 .net "select", 0 0, L_0x600000b726f0;  alias, 1 drivers
E_0x600002e454a0 .event edge, v0x6000012622e0_0, v0x600001262130_0, v0x600001261b90_0;
S_0x14ce17e20 .scope module, "alu1" "ALU" 3 45, 6 1 0, S_0x14ce0e5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FunSel";
    .port_info 3 /OUTPUT 8 "OutALU";
    .port_info 4 /OUTPUT 4 "OutFlag";
    .port_info 5 /INPUT 1 "RESET";
    .port_info 6 /INPUT 1 "Clock";
v0x600001262370_0 .net "A", 7 0, v0x600001262250_0;  1 drivers
v0x600001262400_0 .net "B", 7 0, v0x600001264090_0;  1 drivers
v0x600001262490_0 .var "CARRY", 0 0;
o0x1500505b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001262520_0 .net "Clock", 0 0, o0x1500505b0;  0 drivers
v0x6000012625b0_0 .net "FunSel", 3 0, L_0x600000b721b0;  alias, 1 drivers
v0x600001262640_0 .var "NEGATIVE", 0 0;
v0x6000012626d0_0 .var "OVERFLOW", 0 0;
v0x600001262760_0 .net "OutALU", 7 0, L_0x600001162760;  alias, 1 drivers
v0x6000012627f0_0 .net "OutFlag", 3 0, L_0x600001162800;  1 drivers
o0x1500506a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001262880_0 .net "RESET", 0 0, o0x1500506a0;  0 drivers
v0x600001262910_0 .var "SET_CARRY", 0 0;
v0x6000012629a0_0 .var "SET_NEGATIVE", 0 0;
v0x600001262a30_0 .var "SET_OVERFLOW", 0 0;
v0x600001262ac0_0 .var "SET_ZERO", 0 0;
v0x600001262b50_0 .var "ZERO", 0 0;
v0x600001262be0_0 .var "result", 8 0;
E_0x600002e47c00 .event posedge, v0x600001262880_0;
E_0x600002e47bd0 .event posedge, v0x600001262a30_0;
E_0x600002e47b40 .event posedge, v0x600001262910_0;
E_0x600002e47b10 .event posedge, v0x600001262ac0_0;
E_0x600002e45500 .event posedge, v0x6000012629a0_0;
E_0x600002e47a80 .event edge, v0x600001262520_0, v0x6000012625b0_0, v0x600001262400_0, v0x600001262250_0;
E_0x600002e47a50 .event edge, v0x6000012625b0_0;
L_0x600001162800 .concat [ 1 1 1 1], v0x6000012626d0_0, v0x600001262640_0, v0x600001262490_0, v0x600001262b50_0;
L_0x600001162760 .part v0x600001262be0_0, 0, 8;
S_0x14ce17f90 .scope module, "arf1" "ARF" 3 66, 7 1 0, S_0x14ce0e5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /INPUT 2 "OASel";
    .port_info 2 /INPUT 2 "OBSel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 4 "RSel";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /OUTPUT 8 "OutA";
    .port_info 7 /OUTPUT 8 "OutB";
v0x600001262c70_0 .var "AR", 7 0;
v0x600001262d00_0 .net "FunSel", 1 0, L_0x600000b72300;  alias, 1 drivers
v0x600001262d90_0 .net "Input", 7 0, v0x600001262010_0;  1 drivers
v0x600001262e20_0 .net "OASel", 1 0, L_0x600000b72220;  alias, 1 drivers
v0x600001262eb0_0 .net "OBSel", 1 0, L_0x600000b72290;  alias, 1 drivers
v0x600001262f40_0 .var "OutA", 7 0;
v0x600001262fd0_0 .var "OutB", 7 0;
v0x600001263060_0 .var "PC", 7 0;
v0x6000012630f0_0 .var "PCpast", 7 0;
v0x600001263180_0 .net "RSel", 3 0, L_0x600000b72370;  alias, 1 drivers
v0x600001263210_0 .var "SET_AR", 0 0;
v0x6000012632a0_0 .var "SET_PC", 0 0;
v0x600001263330_0 .var "SET_PCPAST", 0 0;
v0x6000012633c0_0 .var "SET_SP", 0 0;
v0x600001263450_0 .var "SP", 7 0;
v0x6000012634e0_0 .net "clock", 0 0, v0x600001268090_0;  alias, 1 drivers
E_0x600002e45590 .event edge, v0x6000012630f0_0, v0x600001263450_0, v0x600001262c70_0, v0x600001263060_0;
E_0x600002e45530/0 .event edge, v0x6000012630f0_0, v0x600001263450_0, v0x600001262c70_0, v0x600001263060_0;
E_0x600002e45530/1 .event edge, v0x600001262eb0_0;
E_0x600002e45530 .event/or E_0x600002e45530/0, E_0x600002e45530/1;
E_0x600002e455c0/0 .event edge, v0x6000012630f0_0, v0x600001263450_0, v0x600001262c70_0, v0x600001263060_0;
E_0x600002e455c0/1 .event edge, v0x600001262e20_0;
E_0x600002e455c0 .event/or E_0x600002e455c0/0, E_0x600002e455c0/1;
E_0x600002e45650 .event posedge, v0x6000012632a0_0;
E_0x600002e45680 .event posedge, v0x600001263330_0;
E_0x600002e45710 .event posedge, v0x6000012633c0_0;
E_0x600002e45770 .event posedge, v0x600001263210_0;
E_0x600002e456e0 .event edge, v0x600001262d00_0, v0x600001262eb0_0, v0x600001262e20_0, v0x600001263180_0;
S_0x14ce085e0 .scope module, "ir1" "IR" 3 59, 8 1 0, S_0x14ce0e5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 2 "FunSel";
    .port_info 2 /INPUT 8 "Input";
    .port_info 3 /INPUT 1 "LH";
    .port_info 4 /OUTPUT 16 "IROut";
v0x600001263570_0 .net "E", 0 0, L_0x600000b72450;  alias, 1 drivers
v0x600001263600_0 .net "FunSel", 1 0, L_0x600000b724c0;  alias, 1 drivers
v0x600001263690_0 .net "IROut", 15 0, v0x600001263840_0;  1 drivers
v0x600001263720_0 .net "Input", 7 0, v0x600001263c30_0;  alias, 1 drivers
v0x6000012637b0_0 .net "LH", 0 0, L_0x600000b723e0;  alias, 1 drivers
v0x600001263840_0 .var "complete_IR", 15 0;
E_0x600002e45800/0 .event edge, v0x600001263570_0, v0x600001263600_0, v0x6000012637b0_0, v0x600001261a70_0;
E_0x600002e45800/1 .event edge, v0x600001263840_0;
E_0x600002e45800 .event/or E_0x600002e45800/0, E_0x600002e45800/1;
L_0x600001161680 .part v0x600001263840_0, 0, 8;
L_0x600001161720 .part v0x600001263840_0, 0, 8;
S_0x14ce08750 .scope module, "mem1" "Memory" 3 51, 9 1 0, S_0x14ce0e5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "clock";
    .port_info 5 /OUTPUT 8 "o";
v0x600001263960 .array "RAM_DATA", 255 0, 7 0;
v0x6000012639f0_0 .net "address", 7 0, v0x600001262fd0_0;  1 drivers
v0x600001263a80_0 .net "clock", 0 0, v0x600001268090_0;  alias, 1 drivers
v0x600001263b10_0 .net "cs", 0 0, L_0x600000b72610;  alias, 1 drivers
v0x600001263ba0_0 .net "data", 7 0, L_0x600001162760;  alias, 1 drivers
v0x600001263c30_0 .var "o", 7 0;
v0x600001263cc0_0 .net "wr", 0 0, L_0x600000b725a0;  alias, 1 drivers
E_0x600002e45920 .event posedge, v0x6000012634e0_0;
v0x600001263960_0 .array/port v0x600001263960, 0;
E_0x600002e45980/0 .event edge, v0x600001263cc0_0, v0x600001263b10_0, v0x600001262fd0_0, v0x600001263960_0;
v0x600001263960_1 .array/port v0x600001263960, 1;
v0x600001263960_2 .array/port v0x600001263960, 2;
v0x600001263960_3 .array/port v0x600001263960, 3;
v0x600001263960_4 .array/port v0x600001263960, 4;
E_0x600002e45980/1 .event edge, v0x600001263960_1, v0x600001263960_2, v0x600001263960_3, v0x600001263960_4;
v0x600001263960_5 .array/port v0x600001263960, 5;
v0x600001263960_6 .array/port v0x600001263960, 6;
v0x600001263960_7 .array/port v0x600001263960, 7;
v0x600001263960_8 .array/port v0x600001263960, 8;
E_0x600002e45980/2 .event edge, v0x600001263960_5, v0x600001263960_6, v0x600001263960_7, v0x600001263960_8;
v0x600001263960_9 .array/port v0x600001263960, 9;
v0x600001263960_10 .array/port v0x600001263960, 10;
v0x600001263960_11 .array/port v0x600001263960, 11;
v0x600001263960_12 .array/port v0x600001263960, 12;
E_0x600002e45980/3 .event edge, v0x600001263960_9, v0x600001263960_10, v0x600001263960_11, v0x600001263960_12;
v0x600001263960_13 .array/port v0x600001263960, 13;
v0x600001263960_14 .array/port v0x600001263960, 14;
v0x600001263960_15 .array/port v0x600001263960, 15;
v0x600001263960_16 .array/port v0x600001263960, 16;
E_0x600002e45980/4 .event edge, v0x600001263960_13, v0x600001263960_14, v0x600001263960_15, v0x600001263960_16;
v0x600001263960_17 .array/port v0x600001263960, 17;
v0x600001263960_18 .array/port v0x600001263960, 18;
v0x600001263960_19 .array/port v0x600001263960, 19;
v0x600001263960_20 .array/port v0x600001263960, 20;
E_0x600002e45980/5 .event edge, v0x600001263960_17, v0x600001263960_18, v0x600001263960_19, v0x600001263960_20;
v0x600001263960_21 .array/port v0x600001263960, 21;
v0x600001263960_22 .array/port v0x600001263960, 22;
v0x600001263960_23 .array/port v0x600001263960, 23;
v0x600001263960_24 .array/port v0x600001263960, 24;
E_0x600002e45980/6 .event edge, v0x600001263960_21, v0x600001263960_22, v0x600001263960_23, v0x600001263960_24;
v0x600001263960_25 .array/port v0x600001263960, 25;
v0x600001263960_26 .array/port v0x600001263960, 26;
v0x600001263960_27 .array/port v0x600001263960, 27;
v0x600001263960_28 .array/port v0x600001263960, 28;
E_0x600002e45980/7 .event edge, v0x600001263960_25, v0x600001263960_26, v0x600001263960_27, v0x600001263960_28;
v0x600001263960_29 .array/port v0x600001263960, 29;
v0x600001263960_30 .array/port v0x600001263960, 30;
v0x600001263960_31 .array/port v0x600001263960, 31;
v0x600001263960_32 .array/port v0x600001263960, 32;
E_0x600002e45980/8 .event edge, v0x600001263960_29, v0x600001263960_30, v0x600001263960_31, v0x600001263960_32;
v0x600001263960_33 .array/port v0x600001263960, 33;
v0x600001263960_34 .array/port v0x600001263960, 34;
v0x600001263960_35 .array/port v0x600001263960, 35;
v0x600001263960_36 .array/port v0x600001263960, 36;
E_0x600002e45980/9 .event edge, v0x600001263960_33, v0x600001263960_34, v0x600001263960_35, v0x600001263960_36;
v0x600001263960_37 .array/port v0x600001263960, 37;
v0x600001263960_38 .array/port v0x600001263960, 38;
v0x600001263960_39 .array/port v0x600001263960, 39;
v0x600001263960_40 .array/port v0x600001263960, 40;
E_0x600002e45980/10 .event edge, v0x600001263960_37, v0x600001263960_38, v0x600001263960_39, v0x600001263960_40;
v0x600001263960_41 .array/port v0x600001263960, 41;
v0x600001263960_42 .array/port v0x600001263960, 42;
v0x600001263960_43 .array/port v0x600001263960, 43;
v0x600001263960_44 .array/port v0x600001263960, 44;
E_0x600002e45980/11 .event edge, v0x600001263960_41, v0x600001263960_42, v0x600001263960_43, v0x600001263960_44;
v0x600001263960_45 .array/port v0x600001263960, 45;
v0x600001263960_46 .array/port v0x600001263960, 46;
v0x600001263960_47 .array/port v0x600001263960, 47;
v0x600001263960_48 .array/port v0x600001263960, 48;
E_0x600002e45980/12 .event edge, v0x600001263960_45, v0x600001263960_46, v0x600001263960_47, v0x600001263960_48;
v0x600001263960_49 .array/port v0x600001263960, 49;
v0x600001263960_50 .array/port v0x600001263960, 50;
v0x600001263960_51 .array/port v0x600001263960, 51;
v0x600001263960_52 .array/port v0x600001263960, 52;
E_0x600002e45980/13 .event edge, v0x600001263960_49, v0x600001263960_50, v0x600001263960_51, v0x600001263960_52;
v0x600001263960_53 .array/port v0x600001263960, 53;
v0x600001263960_54 .array/port v0x600001263960, 54;
v0x600001263960_55 .array/port v0x600001263960, 55;
v0x600001263960_56 .array/port v0x600001263960, 56;
E_0x600002e45980/14 .event edge, v0x600001263960_53, v0x600001263960_54, v0x600001263960_55, v0x600001263960_56;
v0x600001263960_57 .array/port v0x600001263960, 57;
v0x600001263960_58 .array/port v0x600001263960, 58;
v0x600001263960_59 .array/port v0x600001263960, 59;
v0x600001263960_60 .array/port v0x600001263960, 60;
E_0x600002e45980/15 .event edge, v0x600001263960_57, v0x600001263960_58, v0x600001263960_59, v0x600001263960_60;
v0x600001263960_61 .array/port v0x600001263960, 61;
v0x600001263960_62 .array/port v0x600001263960, 62;
v0x600001263960_63 .array/port v0x600001263960, 63;
v0x600001263960_64 .array/port v0x600001263960, 64;
E_0x600002e45980/16 .event edge, v0x600001263960_61, v0x600001263960_62, v0x600001263960_63, v0x600001263960_64;
v0x600001263960_65 .array/port v0x600001263960, 65;
v0x600001263960_66 .array/port v0x600001263960, 66;
v0x600001263960_67 .array/port v0x600001263960, 67;
v0x600001263960_68 .array/port v0x600001263960, 68;
E_0x600002e45980/17 .event edge, v0x600001263960_65, v0x600001263960_66, v0x600001263960_67, v0x600001263960_68;
v0x600001263960_69 .array/port v0x600001263960, 69;
v0x600001263960_70 .array/port v0x600001263960, 70;
v0x600001263960_71 .array/port v0x600001263960, 71;
v0x600001263960_72 .array/port v0x600001263960, 72;
E_0x600002e45980/18 .event edge, v0x600001263960_69, v0x600001263960_70, v0x600001263960_71, v0x600001263960_72;
v0x600001263960_73 .array/port v0x600001263960, 73;
v0x600001263960_74 .array/port v0x600001263960, 74;
v0x600001263960_75 .array/port v0x600001263960, 75;
v0x600001263960_76 .array/port v0x600001263960, 76;
E_0x600002e45980/19 .event edge, v0x600001263960_73, v0x600001263960_74, v0x600001263960_75, v0x600001263960_76;
v0x600001263960_77 .array/port v0x600001263960, 77;
v0x600001263960_78 .array/port v0x600001263960, 78;
v0x600001263960_79 .array/port v0x600001263960, 79;
v0x600001263960_80 .array/port v0x600001263960, 80;
E_0x600002e45980/20 .event edge, v0x600001263960_77, v0x600001263960_78, v0x600001263960_79, v0x600001263960_80;
v0x600001263960_81 .array/port v0x600001263960, 81;
v0x600001263960_82 .array/port v0x600001263960, 82;
v0x600001263960_83 .array/port v0x600001263960, 83;
v0x600001263960_84 .array/port v0x600001263960, 84;
E_0x600002e45980/21 .event edge, v0x600001263960_81, v0x600001263960_82, v0x600001263960_83, v0x600001263960_84;
v0x600001263960_85 .array/port v0x600001263960, 85;
v0x600001263960_86 .array/port v0x600001263960, 86;
v0x600001263960_87 .array/port v0x600001263960, 87;
v0x600001263960_88 .array/port v0x600001263960, 88;
E_0x600002e45980/22 .event edge, v0x600001263960_85, v0x600001263960_86, v0x600001263960_87, v0x600001263960_88;
v0x600001263960_89 .array/port v0x600001263960, 89;
v0x600001263960_90 .array/port v0x600001263960, 90;
v0x600001263960_91 .array/port v0x600001263960, 91;
v0x600001263960_92 .array/port v0x600001263960, 92;
E_0x600002e45980/23 .event edge, v0x600001263960_89, v0x600001263960_90, v0x600001263960_91, v0x600001263960_92;
v0x600001263960_93 .array/port v0x600001263960, 93;
v0x600001263960_94 .array/port v0x600001263960, 94;
v0x600001263960_95 .array/port v0x600001263960, 95;
v0x600001263960_96 .array/port v0x600001263960, 96;
E_0x600002e45980/24 .event edge, v0x600001263960_93, v0x600001263960_94, v0x600001263960_95, v0x600001263960_96;
v0x600001263960_97 .array/port v0x600001263960, 97;
v0x600001263960_98 .array/port v0x600001263960, 98;
v0x600001263960_99 .array/port v0x600001263960, 99;
v0x600001263960_100 .array/port v0x600001263960, 100;
E_0x600002e45980/25 .event edge, v0x600001263960_97, v0x600001263960_98, v0x600001263960_99, v0x600001263960_100;
v0x600001263960_101 .array/port v0x600001263960, 101;
v0x600001263960_102 .array/port v0x600001263960, 102;
v0x600001263960_103 .array/port v0x600001263960, 103;
v0x600001263960_104 .array/port v0x600001263960, 104;
E_0x600002e45980/26 .event edge, v0x600001263960_101, v0x600001263960_102, v0x600001263960_103, v0x600001263960_104;
v0x600001263960_105 .array/port v0x600001263960, 105;
v0x600001263960_106 .array/port v0x600001263960, 106;
v0x600001263960_107 .array/port v0x600001263960, 107;
v0x600001263960_108 .array/port v0x600001263960, 108;
E_0x600002e45980/27 .event edge, v0x600001263960_105, v0x600001263960_106, v0x600001263960_107, v0x600001263960_108;
v0x600001263960_109 .array/port v0x600001263960, 109;
v0x600001263960_110 .array/port v0x600001263960, 110;
v0x600001263960_111 .array/port v0x600001263960, 111;
v0x600001263960_112 .array/port v0x600001263960, 112;
E_0x600002e45980/28 .event edge, v0x600001263960_109, v0x600001263960_110, v0x600001263960_111, v0x600001263960_112;
v0x600001263960_113 .array/port v0x600001263960, 113;
v0x600001263960_114 .array/port v0x600001263960, 114;
v0x600001263960_115 .array/port v0x600001263960, 115;
v0x600001263960_116 .array/port v0x600001263960, 116;
E_0x600002e45980/29 .event edge, v0x600001263960_113, v0x600001263960_114, v0x600001263960_115, v0x600001263960_116;
v0x600001263960_117 .array/port v0x600001263960, 117;
v0x600001263960_118 .array/port v0x600001263960, 118;
v0x600001263960_119 .array/port v0x600001263960, 119;
v0x600001263960_120 .array/port v0x600001263960, 120;
E_0x600002e45980/30 .event edge, v0x600001263960_117, v0x600001263960_118, v0x600001263960_119, v0x600001263960_120;
v0x600001263960_121 .array/port v0x600001263960, 121;
v0x600001263960_122 .array/port v0x600001263960, 122;
v0x600001263960_123 .array/port v0x600001263960, 123;
v0x600001263960_124 .array/port v0x600001263960, 124;
E_0x600002e45980/31 .event edge, v0x600001263960_121, v0x600001263960_122, v0x600001263960_123, v0x600001263960_124;
v0x600001263960_125 .array/port v0x600001263960, 125;
v0x600001263960_126 .array/port v0x600001263960, 126;
v0x600001263960_127 .array/port v0x600001263960, 127;
v0x600001263960_128 .array/port v0x600001263960, 128;
E_0x600002e45980/32 .event edge, v0x600001263960_125, v0x600001263960_126, v0x600001263960_127, v0x600001263960_128;
v0x600001263960_129 .array/port v0x600001263960, 129;
v0x600001263960_130 .array/port v0x600001263960, 130;
v0x600001263960_131 .array/port v0x600001263960, 131;
v0x600001263960_132 .array/port v0x600001263960, 132;
E_0x600002e45980/33 .event edge, v0x600001263960_129, v0x600001263960_130, v0x600001263960_131, v0x600001263960_132;
v0x600001263960_133 .array/port v0x600001263960, 133;
v0x600001263960_134 .array/port v0x600001263960, 134;
v0x600001263960_135 .array/port v0x600001263960, 135;
v0x600001263960_136 .array/port v0x600001263960, 136;
E_0x600002e45980/34 .event edge, v0x600001263960_133, v0x600001263960_134, v0x600001263960_135, v0x600001263960_136;
v0x600001263960_137 .array/port v0x600001263960, 137;
v0x600001263960_138 .array/port v0x600001263960, 138;
v0x600001263960_139 .array/port v0x600001263960, 139;
v0x600001263960_140 .array/port v0x600001263960, 140;
E_0x600002e45980/35 .event edge, v0x600001263960_137, v0x600001263960_138, v0x600001263960_139, v0x600001263960_140;
v0x600001263960_141 .array/port v0x600001263960, 141;
v0x600001263960_142 .array/port v0x600001263960, 142;
v0x600001263960_143 .array/port v0x600001263960, 143;
v0x600001263960_144 .array/port v0x600001263960, 144;
E_0x600002e45980/36 .event edge, v0x600001263960_141, v0x600001263960_142, v0x600001263960_143, v0x600001263960_144;
v0x600001263960_145 .array/port v0x600001263960, 145;
v0x600001263960_146 .array/port v0x600001263960, 146;
v0x600001263960_147 .array/port v0x600001263960, 147;
v0x600001263960_148 .array/port v0x600001263960, 148;
E_0x600002e45980/37 .event edge, v0x600001263960_145, v0x600001263960_146, v0x600001263960_147, v0x600001263960_148;
v0x600001263960_149 .array/port v0x600001263960, 149;
v0x600001263960_150 .array/port v0x600001263960, 150;
v0x600001263960_151 .array/port v0x600001263960, 151;
v0x600001263960_152 .array/port v0x600001263960, 152;
E_0x600002e45980/38 .event edge, v0x600001263960_149, v0x600001263960_150, v0x600001263960_151, v0x600001263960_152;
v0x600001263960_153 .array/port v0x600001263960, 153;
v0x600001263960_154 .array/port v0x600001263960, 154;
v0x600001263960_155 .array/port v0x600001263960, 155;
v0x600001263960_156 .array/port v0x600001263960, 156;
E_0x600002e45980/39 .event edge, v0x600001263960_153, v0x600001263960_154, v0x600001263960_155, v0x600001263960_156;
v0x600001263960_157 .array/port v0x600001263960, 157;
v0x600001263960_158 .array/port v0x600001263960, 158;
v0x600001263960_159 .array/port v0x600001263960, 159;
v0x600001263960_160 .array/port v0x600001263960, 160;
E_0x600002e45980/40 .event edge, v0x600001263960_157, v0x600001263960_158, v0x600001263960_159, v0x600001263960_160;
v0x600001263960_161 .array/port v0x600001263960, 161;
v0x600001263960_162 .array/port v0x600001263960, 162;
v0x600001263960_163 .array/port v0x600001263960, 163;
v0x600001263960_164 .array/port v0x600001263960, 164;
E_0x600002e45980/41 .event edge, v0x600001263960_161, v0x600001263960_162, v0x600001263960_163, v0x600001263960_164;
v0x600001263960_165 .array/port v0x600001263960, 165;
v0x600001263960_166 .array/port v0x600001263960, 166;
v0x600001263960_167 .array/port v0x600001263960, 167;
v0x600001263960_168 .array/port v0x600001263960, 168;
E_0x600002e45980/42 .event edge, v0x600001263960_165, v0x600001263960_166, v0x600001263960_167, v0x600001263960_168;
v0x600001263960_169 .array/port v0x600001263960, 169;
v0x600001263960_170 .array/port v0x600001263960, 170;
v0x600001263960_171 .array/port v0x600001263960, 171;
v0x600001263960_172 .array/port v0x600001263960, 172;
E_0x600002e45980/43 .event edge, v0x600001263960_169, v0x600001263960_170, v0x600001263960_171, v0x600001263960_172;
v0x600001263960_173 .array/port v0x600001263960, 173;
v0x600001263960_174 .array/port v0x600001263960, 174;
v0x600001263960_175 .array/port v0x600001263960, 175;
v0x600001263960_176 .array/port v0x600001263960, 176;
E_0x600002e45980/44 .event edge, v0x600001263960_173, v0x600001263960_174, v0x600001263960_175, v0x600001263960_176;
v0x600001263960_177 .array/port v0x600001263960, 177;
v0x600001263960_178 .array/port v0x600001263960, 178;
v0x600001263960_179 .array/port v0x600001263960, 179;
v0x600001263960_180 .array/port v0x600001263960, 180;
E_0x600002e45980/45 .event edge, v0x600001263960_177, v0x600001263960_178, v0x600001263960_179, v0x600001263960_180;
v0x600001263960_181 .array/port v0x600001263960, 181;
v0x600001263960_182 .array/port v0x600001263960, 182;
v0x600001263960_183 .array/port v0x600001263960, 183;
v0x600001263960_184 .array/port v0x600001263960, 184;
E_0x600002e45980/46 .event edge, v0x600001263960_181, v0x600001263960_182, v0x600001263960_183, v0x600001263960_184;
v0x600001263960_185 .array/port v0x600001263960, 185;
v0x600001263960_186 .array/port v0x600001263960, 186;
v0x600001263960_187 .array/port v0x600001263960, 187;
v0x600001263960_188 .array/port v0x600001263960, 188;
E_0x600002e45980/47 .event edge, v0x600001263960_185, v0x600001263960_186, v0x600001263960_187, v0x600001263960_188;
v0x600001263960_189 .array/port v0x600001263960, 189;
v0x600001263960_190 .array/port v0x600001263960, 190;
v0x600001263960_191 .array/port v0x600001263960, 191;
v0x600001263960_192 .array/port v0x600001263960, 192;
E_0x600002e45980/48 .event edge, v0x600001263960_189, v0x600001263960_190, v0x600001263960_191, v0x600001263960_192;
v0x600001263960_193 .array/port v0x600001263960, 193;
v0x600001263960_194 .array/port v0x600001263960, 194;
v0x600001263960_195 .array/port v0x600001263960, 195;
v0x600001263960_196 .array/port v0x600001263960, 196;
E_0x600002e45980/49 .event edge, v0x600001263960_193, v0x600001263960_194, v0x600001263960_195, v0x600001263960_196;
v0x600001263960_197 .array/port v0x600001263960, 197;
v0x600001263960_198 .array/port v0x600001263960, 198;
v0x600001263960_199 .array/port v0x600001263960, 199;
v0x600001263960_200 .array/port v0x600001263960, 200;
E_0x600002e45980/50 .event edge, v0x600001263960_197, v0x600001263960_198, v0x600001263960_199, v0x600001263960_200;
v0x600001263960_201 .array/port v0x600001263960, 201;
v0x600001263960_202 .array/port v0x600001263960, 202;
v0x600001263960_203 .array/port v0x600001263960, 203;
v0x600001263960_204 .array/port v0x600001263960, 204;
E_0x600002e45980/51 .event edge, v0x600001263960_201, v0x600001263960_202, v0x600001263960_203, v0x600001263960_204;
v0x600001263960_205 .array/port v0x600001263960, 205;
v0x600001263960_206 .array/port v0x600001263960, 206;
v0x600001263960_207 .array/port v0x600001263960, 207;
v0x600001263960_208 .array/port v0x600001263960, 208;
E_0x600002e45980/52 .event edge, v0x600001263960_205, v0x600001263960_206, v0x600001263960_207, v0x600001263960_208;
v0x600001263960_209 .array/port v0x600001263960, 209;
v0x600001263960_210 .array/port v0x600001263960, 210;
v0x600001263960_211 .array/port v0x600001263960, 211;
v0x600001263960_212 .array/port v0x600001263960, 212;
E_0x600002e45980/53 .event edge, v0x600001263960_209, v0x600001263960_210, v0x600001263960_211, v0x600001263960_212;
v0x600001263960_213 .array/port v0x600001263960, 213;
v0x600001263960_214 .array/port v0x600001263960, 214;
v0x600001263960_215 .array/port v0x600001263960, 215;
v0x600001263960_216 .array/port v0x600001263960, 216;
E_0x600002e45980/54 .event edge, v0x600001263960_213, v0x600001263960_214, v0x600001263960_215, v0x600001263960_216;
v0x600001263960_217 .array/port v0x600001263960, 217;
v0x600001263960_218 .array/port v0x600001263960, 218;
v0x600001263960_219 .array/port v0x600001263960, 219;
v0x600001263960_220 .array/port v0x600001263960, 220;
E_0x600002e45980/55 .event edge, v0x600001263960_217, v0x600001263960_218, v0x600001263960_219, v0x600001263960_220;
v0x600001263960_221 .array/port v0x600001263960, 221;
v0x600001263960_222 .array/port v0x600001263960, 222;
v0x600001263960_223 .array/port v0x600001263960, 223;
v0x600001263960_224 .array/port v0x600001263960, 224;
E_0x600002e45980/56 .event edge, v0x600001263960_221, v0x600001263960_222, v0x600001263960_223, v0x600001263960_224;
v0x600001263960_225 .array/port v0x600001263960, 225;
v0x600001263960_226 .array/port v0x600001263960, 226;
v0x600001263960_227 .array/port v0x600001263960, 227;
v0x600001263960_228 .array/port v0x600001263960, 228;
E_0x600002e45980/57 .event edge, v0x600001263960_225, v0x600001263960_226, v0x600001263960_227, v0x600001263960_228;
v0x600001263960_229 .array/port v0x600001263960, 229;
v0x600001263960_230 .array/port v0x600001263960, 230;
v0x600001263960_231 .array/port v0x600001263960, 231;
v0x600001263960_232 .array/port v0x600001263960, 232;
E_0x600002e45980/58 .event edge, v0x600001263960_229, v0x600001263960_230, v0x600001263960_231, v0x600001263960_232;
v0x600001263960_233 .array/port v0x600001263960, 233;
v0x600001263960_234 .array/port v0x600001263960, 234;
v0x600001263960_235 .array/port v0x600001263960, 235;
v0x600001263960_236 .array/port v0x600001263960, 236;
E_0x600002e45980/59 .event edge, v0x600001263960_233, v0x600001263960_234, v0x600001263960_235, v0x600001263960_236;
v0x600001263960_237 .array/port v0x600001263960, 237;
v0x600001263960_238 .array/port v0x600001263960, 238;
v0x600001263960_239 .array/port v0x600001263960, 239;
v0x600001263960_240 .array/port v0x600001263960, 240;
E_0x600002e45980/60 .event edge, v0x600001263960_237, v0x600001263960_238, v0x600001263960_239, v0x600001263960_240;
v0x600001263960_241 .array/port v0x600001263960, 241;
v0x600001263960_242 .array/port v0x600001263960, 242;
v0x600001263960_243 .array/port v0x600001263960, 243;
v0x600001263960_244 .array/port v0x600001263960, 244;
E_0x600002e45980/61 .event edge, v0x600001263960_241, v0x600001263960_242, v0x600001263960_243, v0x600001263960_244;
v0x600001263960_245 .array/port v0x600001263960, 245;
v0x600001263960_246 .array/port v0x600001263960, 246;
v0x600001263960_247 .array/port v0x600001263960, 247;
v0x600001263960_248 .array/port v0x600001263960, 248;
E_0x600002e45980/62 .event edge, v0x600001263960_245, v0x600001263960_246, v0x600001263960_247, v0x600001263960_248;
v0x600001263960_249 .array/port v0x600001263960, 249;
v0x600001263960_250 .array/port v0x600001263960, 250;
v0x600001263960_251 .array/port v0x600001263960, 251;
v0x600001263960_252 .array/port v0x600001263960, 252;
E_0x600002e45980/63 .event edge, v0x600001263960_249, v0x600001263960_250, v0x600001263960_251, v0x600001263960_252;
v0x600001263960_253 .array/port v0x600001263960, 253;
v0x600001263960_254 .array/port v0x600001263960, 254;
v0x600001263960_255 .array/port v0x600001263960, 255;
E_0x600002e45980/64 .event edge, v0x600001263960_253, v0x600001263960_254, v0x600001263960_255;
E_0x600002e45980 .event/or E_0x600002e45980/0, E_0x600002e45980/1, E_0x600002e45980/2, E_0x600002e45980/3, E_0x600002e45980/4, E_0x600002e45980/5, E_0x600002e45980/6, E_0x600002e45980/7, E_0x600002e45980/8, E_0x600002e45980/9, E_0x600002e45980/10, E_0x600002e45980/11, E_0x600002e45980/12, E_0x600002e45980/13, E_0x600002e45980/14, E_0x600002e45980/15, E_0x600002e45980/16, E_0x600002e45980/17, E_0x600002e45980/18, E_0x600002e45980/19, E_0x600002e45980/20, E_0x600002e45980/21, E_0x600002e45980/22, E_0x600002e45980/23, E_0x600002e45980/24, E_0x600002e45980/25, E_0x600002e45980/26, E_0x600002e45980/27, E_0x600002e45980/28, E_0x600002e45980/29, E_0x600002e45980/30, E_0x600002e45980/31, E_0x600002e45980/32, E_0x600002e45980/33, E_0x600002e45980/34, E_0x600002e45980/35, E_0x600002e45980/36, E_0x600002e45980/37, E_0x600002e45980/38, E_0x600002e45980/39, E_0x600002e45980/40, E_0x600002e45980/41, E_0x600002e45980/42, E_0x600002e45980/43, E_0x600002e45980/44, E_0x600002e45980/45, E_0x600002e45980/46, E_0x600002e45980/47, E_0x600002e45980/48, E_0x600002e45980/49, E_0x600002e45980/50, E_0x600002e45980/51, E_0x600002e45980/52, E_0x600002e45980/53, E_0x600002e45980/54, E_0x600002e45980/55, E_0x600002e45980/56, E_0x600002e45980/57, E_0x600002e45980/58, E_0x600002e45980/59, E_0x600002e45980/60, E_0x600002e45980/61, E_0x600002e45980/62, E_0x600002e45980/63, E_0x600002e45980/64;
S_0x14ce187e0 .scope module, "rf1" "RF" 3 75, 10 1 0, S_0x14ce0e5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /INPUT 3 "O1Sel";
    .port_info 2 /INPUT 3 "O2Sel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 4 "RSel";
    .port_info 5 /INPUT 4 "TSel";
    .port_info 6 /OUTPUT 8 "Output1";
    .port_info 7 /OUTPUT 8 "Output2";
v0x600001263d50_0 .net "FunSel", 1 0, L_0x600000b72060;  alias, 1 drivers
v0x600001263de0_0 .net "Input", 7 0, v0x600001261c20_0;  1 drivers
v0x600001263e70_0 .net "O1Sel", 2 0, L_0x600000b71f80;  alias, 1 drivers
v0x600001263f00_0 .net "O2Sel", 2 0, L_0x600000b71ff0;  alias, 1 drivers
v0x600001264000_0 .var "Output1", 7 0;
v0x600001264090_0 .var "Output2", 7 0;
v0x600001264120_0 .var "R1", 7 0;
v0x6000012641b0_0 .var "R2", 7 0;
v0x600001264240_0 .var "R3", 7 0;
v0x6000012642d0_0 .var "R4", 7 0;
v0x600001264360_0 .net "RSel", 3 0, L_0x600000b720d0;  alias, 1 drivers
v0x6000012643f0_0 .var "SET_R1", 0 0;
v0x600001264480_0 .var "SET_R2", 0 0;
v0x600001264510_0 .var "SET_R3", 0 0;
v0x6000012645a0_0 .var "SET_R4", 0 0;
v0x600001264630_0 .var "SET_T1", 0 0;
v0x6000012646c0_0 .var "SET_T2", 0 0;
v0x600001264750_0 .var "SET_T3", 0 0;
v0x6000012647e0_0 .var "SET_T4", 0 0;
v0x600001264870_0 .var "T1", 7 0;
v0x600001264900_0 .var "T2", 7 0;
v0x600001264990_0 .var "T3", 7 0;
v0x600001264a20_0 .var "T4", 7 0;
v0x600001264ab0_0 .net "TSel", 3 0, L_0x600000b72140;  alias, 1 drivers
E_0x600002e457a0/0 .event edge, v0x600001263f00_0, v0x600001263e70_0, v0x6000012642d0_0, v0x600001264240_0;
E_0x600002e457a0/1 .event edge, v0x6000012641b0_0, v0x600001264120_0;
E_0x600002e457a0 .event/or E_0x600002e457a0/0, E_0x600002e457a0/1;
E_0x600002e45a70/0 .event edge, v0x600001263e70_0, v0x600001264870_0, v0x600001264900_0, v0x600001264990_0;
E_0x600002e45a70/1 .event edge, v0x600001264a20_0, v0x600001264120_0, v0x6000012641b0_0, v0x600001264240_0;
E_0x600002e45a70/2 .event edge, v0x6000012642d0_0, v0x600001263f00_0;
E_0x600002e45a70 .event/or E_0x600002e45a70/0, E_0x600002e45a70/1, E_0x600002e45a70/2;
E_0x600002e45b00 .event posedge, v0x6000012647e0_0;
E_0x600002e45b30 .event posedge, v0x600001264750_0;
E_0x600002e479c0 .event posedge, v0x6000012646c0_0;
E_0x600002e45bc0 .event posedge, v0x600001264630_0;
E_0x600002e45bf0 .event negedge, v0x6000012645a0_0;
E_0x600002e47990 .event posedge, v0x6000012645a0_0;
E_0x600002e45c80 .event posedge, v0x600001264510_0;
E_0x600002e45cb0 .event posedge, v0x600001264480_0;
E_0x600002e45d40 .event posedge, v0x6000012643f0_0;
E_0x600002e45d70 .event edge, v0x600001263d50_0, v0x600001263f00_0, v0x600001263e70_0, v0x600001264360_0;
S_0x14ce18950 .scope module, "control1" "ControlUnit" 2 42, 11 2 0, S_0x14ce343f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "AOut";
    .port_info 2 /INPUT 8 "BOut";
    .port_info 3 /INPUT 8 "ALUOut";
    .port_info 4 /INPUT 4 "ALUOutFlag";
    .port_info 5 /INPUT 8 "ARF_COut";
    .port_info 6 /INPUT 8 "Address";
    .port_info 7 /INPUT 8 "MemoryOut";
    .port_info 8 /INPUT 16 "IROut";
    .port_info 9 /INPUT 8 "MuxAOut";
    .port_info 10 /INPUT 8 "MuxBOut";
    .port_info 11 /INPUT 8 "MuxCOut";
    .port_info 12 /OUTPUT 3 "RF_OutASel";
    .port_info 13 /OUTPUT 3 "RF_OutBSel";
    .port_info 14 /OUTPUT 2 "RF_FunSel";
    .port_info 15 /OUTPUT 4 "RF_RSel";
    .port_info 16 /OUTPUT 4 "RF_TSel";
    .port_info 17 /OUTPUT 4 "ALU_FunSel";
    .port_info 18 /OUTPUT 2 "ARF_OutCSel";
    .port_info 19 /OUTPUT 2 "ARF_OutDSel";
    .port_info 20 /OUTPUT 2 "ARF_FunSel";
    .port_info 21 /OUTPUT 4 "ARF_RegSel";
    .port_info 22 /OUTPUT 1 "IR_LH";
    .port_info 23 /OUTPUT 1 "IR_Enable";
    .port_info 24 /OUTPUT 2 "IR_Funsel";
    .port_info 25 /OUTPUT 1 "Mem_WR";
    .port_info 26 /OUTPUT 1 "Mem_CS";
    .port_info 27 /OUTPUT 2 "MuxASel";
    .port_info 28 /OUTPUT 2 "MuxBSel";
    .port_info 29 /OUTPUT 1 "MuxCSel";
L_0x600000b71f80 .functor BUFZ 3, v0x600001267a80_0, C4<000>, C4<000>, C4<000>;
L_0x600000b71ff0 .functor BUFZ 3, v0x600001267b10_0, C4<000>, C4<000>, C4<000>;
L_0x600000b72060 .functor BUFZ 2, v0x6000012679f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000b720d0 .functor BUFZ 4, v0x600001267ba0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000b72140 .functor BUFZ 4, v0x600001267c30_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000b721b0 .functor BUFZ 4, v0x6000012672a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000b72220 .functor BUFZ 2, v0x6000012673c0_0, C4<00>, C4<00>, C4<00>;
L_0x600000b72290 .functor BUFZ 2, v0x600001267450_0, C4<00>, C4<00>, C4<00>;
L_0x600000b72300 .functor BUFZ 2, v0x600001267330_0, C4<00>, C4<00>, C4<00>;
L_0x600000b72370 .functor BUFZ 4, v0x6000012674e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000b723e0 .functor BUFZ 1, v0x600001267690_0, C4<0>, C4<0>, C4<0>;
L_0x600000b72450 .functor BUFZ 1, v0x600001267570_0, C4<0>, C4<0>, C4<0>;
L_0x600000b724c0 .functor BUFZ 2, v0x600001267600_0, C4<00>, C4<00>, C4<00>;
L_0x600000b725a0 .functor BUFZ 1, v0x6000012677b0_0, C4<0>, C4<0>, C4<0>;
L_0x600000b72610 .functor BUFZ 1, v0x600001267720_0, C4<0>, C4<0>, C4<0>;
L_0x600000b72530 .functor BUFZ 2, v0x600001267840_0, C4<00>, C4<00>, C4<00>;
L_0x600000b72680 .functor BUFZ 2, v0x6000012678d0_0, C4<00>, C4<00>, C4<00>;
L_0x600000b726f0 .functor BUFZ 1, v0x600001267960_0, C4<0>, C4<0>, C4<0>;
v0x600001265cb0_0 .net "ADDRESS", 7 0, L_0x600001162c60;  1 drivers
v0x600001265d40_0 .net "ADDRESSING_MODE", 0 0, L_0x600001162da0;  1 drivers
v0x600001265dd0_0 .net "ALUOut", 7 0, L_0x600000b71b90;  alias, 1 drivers
v0x600001265e60_0 .net "ALUOutFlag", 3 0, L_0x600000b71c00;  alias, 1 drivers
v0x600001265ef0_0 .net "ALU_FunSel", 3 0, L_0x600000b721b0;  alias, 1 drivers
v0x600001265f80_0 .net "AOut", 7 0, L_0x600000b71ab0;  alias, 1 drivers
v0x600001266010_0 .net "ARF_COut", 7 0, L_0x600000b71c70;  alias, 1 drivers
v0x6000012660a0_0 .net "ARF_FunSel", 1 0, L_0x600000b72300;  alias, 1 drivers
v0x600001266130_0 .net "ARF_OutCSel", 1 0, L_0x600000b72220;  alias, 1 drivers
v0x6000012661c0_0 .net "ARF_OutDSel", 1 0, L_0x600000b72290;  alias, 1 drivers
v0x600001266250_0 .net "ARF_RegSel", 3 0, L_0x600000b72370;  alias, 1 drivers
v0x6000012662e0_0 .net "Address", 7 0, L_0x600000b71ce0;  alias, 1 drivers
v0x600001266370_0 .net "BOut", 7 0, L_0x600000b71b20;  alias, 1 drivers
v0x600001266400_0 .net "DSTREG", 3 0, L_0x6000011617c0;  1 drivers
v0x600001266490_0 .net "IROut", 15 0, L_0x600000b71dc0;  alias, 1 drivers
v0x600001266520_0 .net "IR_Enable", 0 0, L_0x600000b72450;  alias, 1 drivers
v0x6000012665b0_0 .net "IR_Funsel", 1 0, L_0x600000b724c0;  alias, 1 drivers
v0x600001266640_0 .net "IR_LH", 0 0, L_0x600000b723e0;  alias, 1 drivers
v0x6000012666d0_0 .net "Mem_CS", 0 0, L_0x600000b72610;  alias, 1 drivers
v0x600001266760_0 .net "Mem_WR", 0 0, L_0x600000b725a0;  alias, 1 drivers
v0x6000012667f0_0 .net "MemoryOut", 7 0, L_0x600000b71d50;  alias, 1 drivers
v0x600001266880_0 .net "MuxAOut", 7 0, L_0x600000b71e30;  alias, 1 drivers
v0x600001266910_0 .net "MuxASel", 1 0, L_0x600000b72530;  alias, 1 drivers
v0x6000012669a0_0 .net "MuxBOut", 7 0, L_0x600000b71ea0;  alias, 1 drivers
v0x600001266a30_0 .net "MuxBSel", 1 0, L_0x600000b72680;  alias, 1 drivers
v0x600001266ac0_0 .net "MuxCOut", 7 0, L_0x600000b71f10;  alias, 1 drivers
v0x600001266b50_0 .net "MuxCSel", 0 0, L_0x600000b726f0;  alias, 1 drivers
v0x600001266be0_0 .net "OPCODE", 3 0, L_0x600001162e40;  1 drivers
v0x600001266c70_0 .net "RF_FunSel", 1 0, L_0x600000b72060;  alias, 1 drivers
v0x600001266d00_0 .net "RF_OutASel", 2 0, L_0x600000b71f80;  alias, 1 drivers
v0x600001266d90_0 .net "RF_OutBSel", 2 0, L_0x600000b71ff0;  alias, 1 drivers
v0x600001266e20_0 .net "RF_RSel", 3 0, L_0x600000b720d0;  alias, 1 drivers
v0x600001266eb0_0 .net "RF_TSel", 3 0, L_0x600000b72140;  alias, 1 drivers
v0x600001266f40_0 .net "RSEL", 1 0, L_0x600001162d00;  1 drivers
v0x600001266fd0_0 .net "SREG1", 3 0, L_0x600001161860;  1 drivers
v0x600001267060_0 .net "SREG2", 3 0, L_0x600001162bc0;  1 drivers
v0x6000012670f0_0 .var "SREGA", 3 0;
v0x600001267180_0 .var "SREGB", 3 0;
v0x600001267210_0 .net "clock", 0 0, v0x600001268090_0;  alias, 1 drivers
v0x6000012672a0_0 .var "reg_ALU_FunSel", 3 0;
v0x600001267330_0 .var "reg_ARF_FunSel", 1 0;
v0x6000012673c0_0 .var "reg_ARF_OutCSel", 1 0;
v0x600001267450_0 .var "reg_ARF_OutDSel", 1 0;
v0x6000012674e0_0 .var "reg_ARF_RegSel", 3 0;
v0x600001267570_0 .var "reg_IR_Enable", 0 0;
v0x600001267600_0 .var "reg_IR_Funsel", 1 0;
v0x600001267690_0 .var "reg_IR_LH", 0 0;
v0x600001267720_0 .var "reg_Mem_CS", 0 0;
v0x6000012677b0_0 .var "reg_Mem_WR", 0 0;
v0x600001267840_0 .var "reg_MuxASel", 1 0;
v0x6000012678d0_0 .var "reg_MuxBSel", 1 0;
v0x600001267960_0 .var "reg_MuxCSel", 0 0;
v0x6000012679f0_0 .var "reg_RF_FunSel", 1 0;
v0x600001267a80_0 .var "reg_RF_OutASel", 2 0;
v0x600001267b10_0 .var "reg_RF_OutBSel", 2 0;
v0x600001267ba0_0 .var "reg_RF_RSel", 3 0;
v0x600001267c30_0 .var "reg_RF_TSel", 3 0;
v0x600001267cc0_0 .net "seq", 0 0, L_0x600001162ee0;  1 drivers
v0x600001267d50_0 .var "seq_counter", 3 0;
v0x600001267de0_0 .var "update_DSTREG_flag", 0 0;
v0x600001267e70_0 .var "update_SREG1_flag", 0 0;
v0x600001267f00_0 .var "update_SREGA_flag", 0 0;
v0x600001268000_0 .var "update_SREGB_flag", 0 0;
E_0x600002e45e00 .event posedge, v0x600001267e70_0;
E_0x600002e45e30 .event posedge, v0x600001267de0_0;
E_0x600002e45ec0 .event posedge, v0x600001268000_0;
E_0x600002e45ef0 .event posedge, v0x600001267f00_0;
E_0x600002e47fc0 .event edge, v0x600001267d50_0;
L_0x6000011617c0 .part L_0x600000b71dc0, 8, 4;
L_0x600001161860 .part L_0x600000b71dc0, 4, 4;
L_0x600001162bc0 .part L_0x600000b71dc0, 0, 4;
L_0x600001162c60 .part L_0x600000b71dc0, 0, 8;
L_0x600001162d00 .part L_0x600000b71dc0, 8, 2;
L_0x600001162da0 .part L_0x600000b71dc0, 10, 1;
L_0x600001162e40 .part L_0x600000b71dc0, 12, 4;
L_0x600001162ee0 .part v0x600001267d50_0, 0, 1;
    .scope S_0x14ce17e20;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600001262be0_0, 0, 9;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600001262b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600001262490_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600001262640_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000012626d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x14ce17e20;
T_1 ;
    %wait E_0x600002e47a50;
    %delay 4000, 0;
    %vpi_call 6 27 "$display", "ALU OPERATION A = %x, B = %x, Result = %x, FunSel = %x", v0x600001262370_0, v0x600001262400_0, &PV<v0x600001262be0_0, 0, 8>, v0x6000012625b0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14ce17e20;
T_2 ;
    %wait E_0x600002e47a80;
    %load/vec4 v0x6000012625b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0x600001262370_0;
    %pad/u 9;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0x600001262400_0;
    %pad/u 9;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x600001262370_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x600001262400_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x600001262370_0;
    %pad/u 9;
    %load/vec4 v0x600001262400_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262910_0, 0;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x600001262370_0;
    %pad/u 9;
    %load/vec4 v0x600001262400_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0x600001262be0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262910_0, 0;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x600001262400_0;
    %load/vec4 v0x600001262370_0;
    %cmp/u;
    %jmp/0xz  T_2.17, 5;
    %load/vec4 v0x600001262370_0;
    %pad/u 9;
    %assign/vec4 v0x600001262be0_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600001262be0_0, 0;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262910_0, 0;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x600001262370_0;
    %pad/u 9;
    %load/vec4 v0x600001262400_0;
    %pad/u 9;
    %and;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x600001262370_0;
    %pad/u 9;
    %load/vec4 v0x600001262400_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x600001262370_0;
    %pad/u 9;
    %load/vec4 v0x600001262400_0;
    %pad/u 9;
    %and;
    %inv;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x600001262370_0;
    %pad/u 9;
    %load/vec4 v0x600001262400_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x600001262370_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %load/vec4 v0x600001262370_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x600001262490_0, 0;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x600001262370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %load/vec4 v0x600001262370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001262490_0, 0;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x600001262370_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262a30_0, 0;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600001262370_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001262370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001262be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600001262490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001262370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001262be0_0, 0;
    %load/vec4 v0x600001262370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001262490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14ce17e20;
T_3 ;
    %wait E_0x600002e45500;
    %load/vec4 v0x600001262760_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x600001262640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012629a0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14ce17e20;
T_4 ;
    %wait E_0x600002e47b10;
    %load/vec4 v0x600001262760_0;
    %or/r;
    %inv;
    %assign/vec4 v0x600001262b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001262ac0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14ce17e20;
T_5 ;
    %wait E_0x600002e47b40;
    %load/vec4 v0x600001262be0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x600001262490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001262910_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14ce17e20;
T_6 ;
    %wait E_0x600002e47bd0;
    %load/vec4 v0x600001262370_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600001262400_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001262be0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600001262370_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012626d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012626d0_0, 0;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001262a30_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14ce17e20;
T_7 ;
    %wait E_0x600002e47c00;
    %vpi_call 6 153 "$display", "RESET" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001262b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001262490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001262640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012626d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600001262be0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14ce08750;
T_8 ;
    %vpi_call 9 12 "$readmemh", "RAM.mem", v0x600001263960 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14ce08750;
T_9 ;
    %wait E_0x600002e45980;
    %load/vec4 v0x600001263cc0_0;
    %inv;
    %load/vec4 v0x600001263b10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x6000012639f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001263960, 4;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x600001263c30_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14ce08750;
T_10 ;
    %wait E_0x600002e45920;
    %load/vec4 v0x600001263cc0_0;
    %load/vec4 v0x600001263b10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x600001263ba0_0;
    %load/vec4 v0x6000012639f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001263960, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14ce085e0;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001263840_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x14ce085e0;
T_12 ;
    %wait E_0x600002e45800;
    %load/vec4 v0x600001263570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x600001263600_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001263840_0, 0;
T_12.2 ;
    %load/vec4 v0x600001263600_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x6000012637b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x600001263720_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001263840_0, 4, 5;
T_12.6 ;
    %load/vec4 v0x6000012637b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x600001263720_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001263840_0, 4, 5;
T_12.8 ;
T_12.4 ;
    %load/vec4 v0x600001263600_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x600001263840_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x600001263840_0, 0;
T_12.10 ;
    %load/vec4 v0x600001263600_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0x600001263840_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001263840_0, 0;
T_12.12 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x14ce17f90;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001263060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001262c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001263450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000012630f0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x14ce17f90;
T_14 ;
    %wait E_0x600002e456e0;
    %load/vec4 v0x600001263180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %jmp T_14.16;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263330_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012633c0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012633c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263330_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263210_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263330_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012633c0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012633c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263330_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012632a0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263330_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012633c0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012633c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263330_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263210_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263330_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012633c0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012633c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001263330_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x14ce17f90;
T_15 ;
    %wait E_0x600002e45770;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001262c70_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x600001262d90_0;
    %store/vec4 v0x600001262c70_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x600001262c70_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001262c70_0, 0, 8;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x600001262c70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001262c70_0, 0, 8;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001263210_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14ce17f90;
T_16 ;
    %wait E_0x600002e45710;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001263450_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x600001262d90_0;
    %store/vec4 v0x600001263450_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x600001263450_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001263450_0, 0, 8;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x600001263450_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001263450_0, 0, 8;
T_16.6 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012633c0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14ce17f90;
T_17 ;
    %wait E_0x600002e45680;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000012630f0_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x600001262d90_0;
    %store/vec4 v0x6000012630f0_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x6000012630f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000012630f0_0, 0, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x6000012630f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000012630f0_0, 0, 8;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001263330_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14ce17f90;
T_18 ;
    %wait E_0x600002e45650;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001263060_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x600001262d90_0;
    %store/vec4 v0x600001263060_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x600001263060_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001263060_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x600001262d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v0x600001263060_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001263060_0, 0, 8;
T_18.6 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012632a0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14ce17f90;
T_19 ;
    %wait E_0x600002e455c0;
    %load/vec4 v0x600001262e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x600001262c70_0;
    %store/vec4 v0x600001262f40_0, 0, 8;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x600001263450_0;
    %store/vec4 v0x600001262f40_0, 0, 8;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x6000012630f0_0;
    %store/vec4 v0x600001262f40_0, 0, 8;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x600001263060_0;
    %store/vec4 v0x600001262f40_0, 0, 8;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x14ce17f90;
T_20 ;
    %wait E_0x600002e45530;
    %load/vec4 v0x600001262eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x600001262c70_0;
    %store/vec4 v0x600001262fd0_0, 0, 8;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x600001263450_0;
    %store/vec4 v0x600001262fd0_0, 0, 8;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x6000012630f0_0;
    %store/vec4 v0x600001262fd0_0, 0, 8;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x600001263060_0;
    %store/vec4 v0x600001262fd0_0, 0, 8;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x14ce17f90;
T_21 ;
    %wait E_0x600002e45590;
    %vpi_call 7 169 "$display", "Change in ARF:\012PC = %d, AR = %d, SP = %d, PCpast = %d", v0x600001263060_0, v0x600001262c70_0, v0x600001263450_0, v0x6000012630f0_0 {0 0 0};
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x14ce187e0;
T_22 ;
    %wait E_0x600002e45d70;
    %load/vec4 v0x600001264360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %jmp T_22.16;
T_22.0 ;
    %jmp T_22.16;
T_22.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012645a0_0, 0;
    %jmp T_22.16;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264510_0, 0;
    %jmp T_22.16;
T_22.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012645a0_0, 0;
    %jmp T_22.16;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264480_0, 0;
    %jmp T_22.16;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012645a0_0, 0;
    %jmp T_22.16;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264510_0, 0;
    %jmp T_22.16;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012645a0_0, 0;
    %jmp T_22.16;
T_22.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012643f0_0, 0;
    %jmp T_22.16;
T_22.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012645a0_0, 0;
    %jmp T_22.16;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264510_0, 0;
    %jmp T_22.16;
T_22.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012645a0_0, 0;
    %jmp T_22.16;
T_22.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264480_0, 0;
    %jmp T_22.16;
T_22.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012645a0_0, 0;
    %jmp T_22.16;
T_22.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264510_0, 0;
    %jmp T_22.16;
T_22.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012645a0_0, 0;
    %jmp T_22.16;
T_22.16 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x14ce187e0;
T_23 ;
    %wait E_0x600002e45d70;
    %load/vec4 v0x600001264ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %jmp T_23.16;
T_23.0 ;
    %jmp T_23.16;
T_23.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012647e0_0, 0;
    %jmp T_23.16;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264750_0, 0;
    %jmp T_23.16;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012647e0_0, 0;
    %jmp T_23.16;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012646c0_0, 0;
    %jmp T_23.16;
T_23.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012647e0_0, 0;
    %jmp T_23.16;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264750_0, 0;
    %jmp T_23.16;
T_23.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012647e0_0, 0;
    %jmp T_23.16;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264630_0, 0;
    %jmp T_23.16;
T_23.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012647e0_0, 0;
    %jmp T_23.16;
T_23.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264750_0, 0;
    %jmp T_23.16;
T_23.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012647e0_0, 0;
    %jmp T_23.16;
T_23.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012646c0_0, 0;
    %jmp T_23.16;
T_23.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012647e0_0, 0;
    %jmp T_23.16;
T_23.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264750_0, 0;
    %jmp T_23.16;
T_23.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001264750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012647e0_0, 0;
    %jmp T_23.16;
T_23.16 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x14ce187e0;
T_24 ;
    %wait E_0x600002e45d40;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001264120_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x600001263de0_0;
    %store/vec4 v0x600001264120_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x600001264120_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001264120_0, 0, 8;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x600001264120_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001264120_0, 0, 8;
T_24.6 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012643f0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14ce187e0;
T_25 ;
    %wait E_0x600002e45cb0;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000012641b0_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x600001263de0_0;
    %store/vec4 v0x6000012641b0_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x6000012641b0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000012641b0_0, 0, 8;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x6000012641b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000012641b0_0, 0, 8;
T_25.6 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001264480_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14ce187e0;
T_26 ;
    %wait E_0x600002e45c80;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001264240_0, 0, 8;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x600001263de0_0;
    %store/vec4 v0x600001264240_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x600001264240_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001264240_0, 0, 8;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v0x600001264240_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001264240_0, 0, 8;
T_26.6 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001264510_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14ce187e0;
T_27 ;
    %wait E_0x600002e47990;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000012642d0_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x600001263de0_0;
    %store/vec4 v0x6000012642d0_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x6000012642d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000012642d0_0, 0, 8;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x6000012642d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000012642d0_0, 0, 8;
T_27.6 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012645a0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14ce187e0;
T_28 ;
    %wait E_0x600002e45bf0;
    %vpi_call 10 222 "$display", "R4 = %h", v0x6000012642d0_0 {0 0 0};
    %jmp T_28;
    .thread T_28;
    .scope S_0x14ce187e0;
T_29 ;
    %wait E_0x600002e45bc0;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001264870_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %load/vec4 v0x600001263de0_0;
    %store/vec4 v0x600001264870_0, 0, 8;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.4, 4;
    %load/vec4 v0x600001264870_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001264870_0, 0, 8;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.6, 4;
    %load/vec4 v0x600001264870_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001264870_0, 0, 8;
T_29.6 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001264630_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x14ce187e0;
T_30 ;
    %wait E_0x600002e479c0;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001264900_0, 0, 8;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x600001263de0_0;
    %store/vec4 v0x600001264900_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x600001264900_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001264900_0, 0, 8;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x600001264900_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001264900_0, 0, 8;
T_30.6 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012646c0_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x14ce187e0;
T_31 ;
    %wait E_0x600002e45b30;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001264990_0, 0, 8;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.2, 4;
    %load/vec4 v0x600001263de0_0;
    %store/vec4 v0x600001264990_0, 0, 8;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0x600001264990_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001264990_0, 0, 8;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_31.6, 4;
    %load/vec4 v0x600001264990_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001264990_0, 0, 8;
T_31.6 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001264750_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x14ce187e0;
T_32 ;
    %wait E_0x600002e45b00;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001264a20_0, 0, 8;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x600001263de0_0;
    %store/vec4 v0x600001264a20_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x600001264a20_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001264a20_0, 0, 8;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x600001263d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_32.6, 4;
    %load/vec4 v0x600001264a20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001264a20_0, 0, 8;
T_32.6 ;
T_32.5 ;
T_32.3 ;
T_32.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012647e0_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x14ce187e0;
T_33 ;
    %wait E_0x600002e45a70;
    %load/vec4 v0x600001263e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %jmp T_33.8;
T_33.0 ;
    %load/vec4 v0x600001264870_0;
    %store/vec4 v0x600001264000_0, 0, 8;
    %jmp T_33.8;
T_33.1 ;
    %load/vec4 v0x600001264900_0;
    %store/vec4 v0x600001264000_0, 0, 8;
    %jmp T_33.8;
T_33.2 ;
    %load/vec4 v0x600001264990_0;
    %store/vec4 v0x600001264000_0, 0, 8;
    %jmp T_33.8;
T_33.3 ;
    %load/vec4 v0x600001264a20_0;
    %store/vec4 v0x600001264000_0, 0, 8;
    %jmp T_33.8;
T_33.4 ;
    %load/vec4 v0x600001264120_0;
    %store/vec4 v0x600001264000_0, 0, 8;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v0x6000012641b0_0;
    %store/vec4 v0x600001264000_0, 0, 8;
    %jmp T_33.8;
T_33.6 ;
    %load/vec4 v0x600001264240_0;
    %store/vec4 v0x600001264000_0, 0, 8;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v0x6000012642d0_0;
    %store/vec4 v0x600001264000_0, 0, 8;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %load/vec4 v0x600001263f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %jmp T_33.17;
T_33.9 ;
    %load/vec4 v0x600001264870_0;
    %store/vec4 v0x600001264090_0, 0, 8;
    %jmp T_33.17;
T_33.10 ;
    %load/vec4 v0x600001264900_0;
    %store/vec4 v0x600001264090_0, 0, 8;
    %jmp T_33.17;
T_33.11 ;
    %load/vec4 v0x600001264990_0;
    %store/vec4 v0x600001264090_0, 0, 8;
    %jmp T_33.17;
T_33.12 ;
    %load/vec4 v0x600001264a20_0;
    %store/vec4 v0x600001264090_0, 0, 8;
    %jmp T_33.17;
T_33.13 ;
    %load/vec4 v0x600001264120_0;
    %store/vec4 v0x600001264090_0, 0, 8;
    %jmp T_33.17;
T_33.14 ;
    %load/vec4 v0x6000012641b0_0;
    %store/vec4 v0x600001264090_0, 0, 8;
    %jmp T_33.17;
T_33.15 ;
    %load/vec4 v0x600001264240_0;
    %store/vec4 v0x600001264090_0, 0, 8;
    %jmp T_33.17;
T_33.16 ;
    %load/vec4 v0x6000012642d0_0;
    %store/vec4 v0x600001264090_0, 0, 8;
    %jmp T_33.17;
T_33.17 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14ce187e0;
T_34 ;
    %wait E_0x600002e457a0;
    %vpi_call 10 319 "$display", "Change in RF: R1 = %h R2 = %h R3 = %h R4 = %h Output1 = %h Output2 = %h", v0x600001264120_0, v0x6000012641b0_0, v0x600001264240_0, v0x6000012642d0_0, v0x600001264000_0, v0x600001264090_0 {0 0 0};
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14ce0e750;
T_35 ;
    %wait E_0x600002e477e0;
    %load/vec4 v0x600001261cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0x6000012619e0_0;
    %assign/vec4 v0x600001261c20_0, 0;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0x600001261a70_0;
    %assign/vec4 v0x600001261c20_0, 0;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x600001261b00_0;
    %assign/vec4 v0x600001261c20_0, 0;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0x600001261b90_0;
    %assign/vec4 v0x600001261c20_0, 0;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14ce17940;
T_36 ;
    %wait E_0x600002e467c0;
    %load/vec4 v0x6000012620a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x600001261dd0_0;
    %assign/vec4 v0x600001262010_0, 0;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x600001261e60_0;
    %assign/vec4 v0x600001262010_0, 0;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x600001261ef0_0;
    %assign/vec4 v0x600001262010_0, 0;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0x600001261f80_0;
    %assign/vec4 v0x600001262010_0, 0;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14ce17ab0;
T_37 ;
    %wait E_0x600002e454a0;
    %load/vec4 v0x6000012622e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %jmp T_37.2;
T_37.0 ;
    %load/vec4 v0x600001262130_0;
    %assign/vec4 v0x600001262250_0, 0;
    %jmp T_37.2;
T_37.1 ;
    %load/vec4 v0x6000012621c0_0;
    %assign/vec4 v0x600001262250_0, 0;
    %jmp T_37.2;
T_37.2 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14ce0e5e0;
T_38 ;
    %wait E_0x600002e45920;
    %vpi_call 3 118 "$display", "--------------------" {0 0 0};
    %vpi_call 3 119 "$display", "AOut = %x", v0x600001264cf0_0 {0 0 0};
    %vpi_call 3 120 "$display", "BOut = %x", v0x600001265170_0 {0 0 0};
    %vpi_call 3 121 "$display", "MuxCOut = %x", v0x6000012658c0_0 {0 0 0};
    %vpi_call 3 123 "$display", "--------------------" {0 0 0};
    %jmp T_38;
    .thread T_38;
    .scope S_0x14ce18950;
T_39 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001267d50_0, 0, 4;
    %end;
    .thread T_39;
    .scope S_0x14ce18950;
T_40 ;
    %wait E_0x600002e45920;
    %load/vec4 v0x600001267d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001267d50_0, 0;
    %vpi_call 11 101 "$display", "*******************" {0 0 0};
    %vpi_call 11 102 "$display", "SEQ = %d", v0x600001267d50_0 {0 0 0};
    %vpi_call 11 103 "$display", "Address = %h", v0x6000012662e0_0 {0 0 0};
    %vpi_call 11 104 "$display", "IRFunsel = %h", v0x6000012665b0_0 {0 0 0};
    %vpi_call 11 105 "$display", "IR_LH = %h", v0x600001266640_0 {0 0 0};
    %vpi_call 11 106 "$display", "IR_Enable = %h", v0x600001266520_0 {0 0 0};
    %vpi_call 11 107 "$display", "MemoryOut = %h", v0x6000012667f0_0 {0 0 0};
    %vpi_call 11 108 "$display", "IROut = %h", v0x600001266490_0 {0 0 0};
    %vpi_call 11 109 "$display", "ALUOut = %h", v0x600001265dd0_0 {0 0 0};
    %vpi_call 11 110 "$display", "ALUOutFlag = %b", v0x600001265e60_0 {0 0 0};
    %vpi_call 11 111 "$display", "MuxAOut = %h", v0x600001266880_0 {0 0 0};
    %vpi_call 11 112 "$display", "MuxASel = %h", v0x600001266910_0 {0 0 0};
    %vpi_call 11 113 "$display", "MuxBOut = %h", v0x6000012669a0_0 {0 0 0};
    %vpi_call 11 114 "$display", "MuxBSel = %h", v0x600001266a30_0 {0 0 0};
    %vpi_call 11 115 "$display", "MuxCOut = %h", v0x600001266ac0_0 {0 0 0};
    %vpi_call 11 116 "$display", "MuxCSel = %h", v0x600001266b50_0 {0 0 0};
    %vpi_call 11 117 "$display", "ARF_FunSel = %h", v0x6000012660a0_0 {0 0 0};
    %vpi_call 11 118 "$display", "ARF_RegSel = %h", v0x600001266250_0 {0 0 0};
    %vpi_call 11 119 "$display", "ARF_OutCSel = %h", v0x600001266130_0 {0 0 0};
    %vpi_call 11 120 "$display", "ARF_OutDSel = %h", v0x6000012661c0_0 {0 0 0};
    %vpi_call 11 121 "$display", "RF_FunSel = %h", v0x600001266c70_0 {0 0 0};
    %vpi_call 11 122 "$display", "RF_RSel = %h", v0x600001266e20_0 {0 0 0};
    %vpi_call 11 123 "$display", "RF_OutASel = %h", v0x600001266d00_0 {0 0 0};
    %vpi_call 11 124 "$display", "RF_OutBSel = %h", v0x600001266d90_0 {0 0 0};
    %vpi_call 11 125 "$display", "*******************" {0 0 0};
    %jmp T_40;
    .thread T_40;
    .scope S_0x14ce18950;
T_41 ;
    %wait E_0x600002e47fc0;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001267570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012677b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001267720_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x6000012679f0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x600001267600_0, 0, 2;
    %load/vec4 v0x600001267060_0;
    %load/vec4 v0x600001266fd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_41.0, 8;
    %load/vec4 v0x600001266fd0_0;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0x600001267060_0;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x6000012670f0_0, 0, 4;
    %load/vec4 v0x600001267060_0;
    %load/vec4 v0x600001266fd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_41.2, 8;
    %load/vec4 v0x600001267060_0;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %load/vec4 v0x600001266fd0_0;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %store/vec4 v0x600001267180_0, 0, 4;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001267690_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001267450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001267600_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_41.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267690_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001267600_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001267450_0, 0, 2;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x600001266be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.21, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.22, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.23, 6;
    %jmp T_41.24;
T_41.8 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001268000_0, 0, 1;
T_41.25 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.27, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267de0_0, 0, 1;
T_41.27 ;
    %jmp T_41.24;
T_41.9 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001268000_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267de0_0, 0, 1;
T_41.29 ;
    %jmp T_41.24;
T_41.10 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.31, 4;
    %load/vec4 v0x600001266fd0_0;
    %store/vec4 v0x6000012670f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267f00_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267de0_0, 0, 1;
T_41.31 ;
    %jmp T_41.24;
T_41.11 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.33, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001268000_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267de0_0, 0, 1;
T_41.33 ;
    %jmp T_41.24;
T_41.12 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0x600001266fd0_0;
    %store/vec4 v0x6000012670f0_0, 0, 4;
    %load/vec4 v0x600001267060_0;
    %store/vec4 v0x600001267180_0, 0, 4;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001268000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267de0_0, 0, 1;
T_41.35 ;
    %jmp T_41.24;
T_41.13 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.37, 4;
    %load/vec4 v0x600001266fd0_0;
    %store/vec4 v0x6000012670f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267f00_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267de0_0, 0, 1;
T_41.37 ;
    %jmp T_41.24;
T_41.14 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.39, 4;
    %load/vec4 v0x600001266fd0_0;
    %store/vec4 v0x6000012670f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267f00_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267de0_0, 0, 1;
T_41.39 ;
    %jmp T_41.24;
T_41.15 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267e70_0, 0, 1;
    %load/vec4 v0x600001266fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_41.43, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
    %jmp T_41.44;
T_41.43 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000012679f0_0, 0, 2;
T_41.44 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
T_41.41 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.45, 4;
    %load/vec4 v0x600001266fd0_0;
    %store/vec4 v0x6000012670f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267de0_0, 0, 1;
T_41.45 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_41.47, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267e70_0, 0, 1;
    %load/vec4 v0x600001266fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_41.49, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
    %jmp T_41.50;
T_41.49 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000012679f0_0, 0, 2;
T_41.50 ;
T_41.47 ;
    %jmp T_41.24;
T_41.16 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.51, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267e70_0, 0, 1;
    %load/vec4 v0x600001266fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_41.53, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
    %jmp T_41.54;
T_41.53 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000012679f0_0, 0, 2;
T_41.54 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
T_41.51 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.55, 4;
    %load/vec4 v0x600001266fd0_0;
    %store/vec4 v0x6000012670f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267de0_0, 0, 1;
T_41.55 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_41.57, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267e70_0, 0, 1;
    %load/vec4 v0x600001266fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_41.59, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
    %jmp T_41.60;
T_41.59 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000012679f0_0, 0, 2;
T_41.60 ;
T_41.57 ;
    %jmp T_41.24;
T_41.17 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.61, 4;
    %load/vec4 v0x600001265d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.63, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001267450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000012678d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001267330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000012674e0_0, 0;
T_41.63 ;
T_41.61 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.65, 4;
    %load/vec4 v0x600001265d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.67, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.68, 8;
T_41.67 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_41.68, 8;
 ; End of false expr.
    %blend;
T_41.68;
    %store/vec4 v0x6000012678d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
T_41.65 ;
    %jmp T_41.24;
T_41.18 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.69, 4;
    %load/vec4 v0x600001265e60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.71, 8;
    %load/vec4 v0x600001265d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.73, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001267450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000012678d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001267330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000012674e0_0, 0;
T_41.73 ;
    %jmp T_41.72;
T_41.71 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001267d50_0, 0;
T_41.72 ;
T_41.69 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.75, 4;
    %load/vec4 v0x600001265d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.77, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.78, 8;
T_41.77 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_41.78, 8;
 ; End of false expr.
    %blend;
T_41.78;
    %store/vec4 v0x6000012678d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
T_41.75 ;
    %jmp T_41.24;
T_41.19 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.79, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
    %jmp T_41.80;
T_41.79 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.81, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001267de0_0, 0, 1;
T_41.81 ;
T_41.80 ;
    %jmp T_41.24;
T_41.20 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.83, 4;
    %load/vec4 v0x600001265d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.85, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001267450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000012678d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001267330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000012674e0_0, 0;
T_41.85 ;
T_41.83 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.87, 4;
    %load/vec4 v0x600001265d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.89, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.90, 8;
T_41.89 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_41.90, 8;
 ; End of false expr.
    %blend;
T_41.90;
    %store/vec4 v0x600001267840_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000012679f0_0, 0, 2;
    %load/vec4 v0x600001266f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.91, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.92, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.93, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.94, 6;
    %jmp T_41.95;
T_41.91 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_41.95;
T_41.92 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_41.95;
T_41.93 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_41.95;
T_41.94 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_41.95;
T_41.95 ;
    %pop/vec4 1;
T_41.87 ;
    %jmp T_41.24;
T_41.21 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.96, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001267450_0, 0;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000012678d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001267330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000012674e0_0, 0;
    %delay 4000, 0;
T_41.96 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.98, 4;
    %load/vec4 v0x600001266f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.100, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.101, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.102, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.103, 6;
    %jmp T_41.104;
T_41.100 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_41.104;
T_41.101 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_41.104;
T_41.102 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_41.104;
T_41.103 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_41.104;
T_41.104 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012677b0_0, 0, 1;
    %delay 5000, 0;
T_41.98 ;
    %jmp T_41.24;
T_41.22 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.105, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001267450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001267840_0, 0, 2;
    %load/vec4 v0x600001266f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.107, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.109, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.110, 6;
    %jmp T_41.111;
T_41.107 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_41.111;
T_41.108 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_41.111;
T_41.109 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_41.111;
T_41.110 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_41.111;
T_41.111 ;
    %pop/vec4 1;
T_41.105 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.112, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000012679f0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
T_41.112 ;
    %jmp T_41.24;
T_41.23 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.114, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001267450_0, 0;
    %load/vec4 v0x600001266f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.116, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.117, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.118, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.119, 6;
    %jmp T_41.120;
T_41.116 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_41.120;
T_41.117 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_41.120;
T_41.118 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_41.120;
T_41.119 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_41.120;
T_41.120 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000012672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012677b0_0, 0, 1;
T_41.114 ;
    %load/vec4 v0x600001267d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.121, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001267330_0, 0, 2;
T_41.121 ;
    %jmp T_41.24;
T_41.24 ;
    %pop/vec4 1;
T_41.7 ;
T_41.5 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14ce18950;
T_42 ;
    %wait E_0x600002e45ef0;
    %load/vec4 v0x6000012670f0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %pad/s 1;
    %store/vec4 v0x600001267960_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x6000012670f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %jmp T_42.10;
T_42.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001267a80_0, 0, 3;
    %jmp T_42.10;
T_42.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001267a80_0, 0, 3;
    %jmp T_42.10;
T_42.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600001267a80_0, 0, 3;
    %jmp T_42.10;
T_42.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600001267a80_0, 0, 3;
    %jmp T_42.10;
T_42.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000012673c0_0, 0, 2;
    %jmp T_42.10;
T_42.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012673c0_0, 0, 2;
    %jmp T_42.10;
T_42.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000012673c0_0, 0, 2;
    %jmp T_42.10;
T_42.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000012673c0_0, 0, 2;
    %jmp T_42.10;
T_42.10 ;
    %pop/vec4 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001267f00_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x14ce18950;
T_43 ;
    %wait E_0x600002e45ec0;
    %load/vec4 v0x600001267180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %jmp T_43.4;
T_43.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_43.4;
T_43.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_43.4;
T_43.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_43.4;
T_43.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600001267b10_0, 0, 3;
    %jmp T_43.4;
T_43.4 ;
    %pop/vec4 1;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001268000_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x14ce18950;
T_44 ;
    %wait E_0x600002e45e30;
    %load/vec4 v0x600001266400_0;
    %cmpi/u 4, 0, 4;
    %jmp/0xz  T_44.0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001267840_0, 0, 2;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012678d0_0, 0, 2;
T_44.1 ;
    %load/vec4 v0x600001266400_0;
    %cmpi/u 4, 0, 4;
    %flag_mov 8, 5;
    %jmp/0 T_44.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_44.3, 8;
T_44.2 ; End of true expr.
    %pushi/vec4 3, 3, 2;
    %jmp/0 T_44.3, 8;
 ; End of false expr.
    %blend;
T_44.3;
    %store/vec4 v0x6000012679f0_0, 0, 2;
    %load/vec4 v0x600001266400_0;
    %cmpi/u 4, 0, 4;
    %flag_mov 8, 5;
    %jmp/0 T_44.4, 8;
    %pushi/vec4 3, 3, 2;
    %jmp/1 T_44.5, 8;
T_44.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_44.5, 8;
 ; End of false expr.
    %blend;
T_44.5;
    %store/vec4 v0x600001267330_0, 0, 2;
    %delay 5000, 0;
    %vpi_call 11 513 "$display", "DSTREG: %d", v0x600001266400_0 {0 0 0};
    %vpi_call 11 514 "$display", "reg_RF_FunSel: %d", v0x6000012679f0_0 {0 0 0};
    %vpi_call 11 515 "$display", "reg_ARF_FunSel: %d", v0x600001267330_0 {0 0 0};
    %load/vec4 v0x600001266400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.13, 6;
    %jmp T_44.14;
T_44.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_44.14;
T_44.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_44.14;
T_44.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_44.14;
T_44.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_44.14;
T_44.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %jmp T_44.14;
T_44.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %jmp T_44.14;
T_44.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %jmp T_44.14;
T_44.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %jmp T_44.14;
T_44.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001267de0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x14ce18950;
T_45 ;
    %wait E_0x600002e45e00;
    %load/vec4 v0x600001266fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %jmp T_45.8;
T_45.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_45.8;
T_45.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_45.8;
T_45.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_45.8;
T_45.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001267ba0_0, 0, 4;
    %jmp T_45.8;
T_45.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %jmp T_45.8;
T_45.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %jmp T_45.8;
T_45.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %jmp T_45.8;
T_45.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000012674e0_0, 0, 4;
    %jmp T_45.8;
T_45.8 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001267e70_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x14ce343f0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001268090_0, 0, 1;
    %pushi/vec4 360, 0, 32;
T_46.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_46.1, 5;
    %jmp/1 T_46.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x600001268090_0;
    %inv;
    %store/vec4 v0x600001268090_0, 0, 1;
    %jmp T_46.0;
T_46.1 ;
    %pop/vec4 1;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "Computer_Test.v";
    "./ALU_System.v";
    "./MUX_4bit.v";
    "./MUX_2bit.v";
    "./ALU.v";
    "./ARF.v";
    "./IR.v";
    "./Memory.v";
    "./RF.v";
    "./ControlUnit.v";
