#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May  6 14:18:23 2022
# Process ID: 18856
# Current directory: C:/Users/Fatih/verilog/corg_pr1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19248 C:\Users\Fatih\verilog\corg_pr1\corg_pr1.xpr
# Log file: C:/Users/Fatih/verilog/corg_pr1/vivado.log
# Journal file: C:/Users/Fatih/verilog/corg_pr1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fatih/verilog/corg_pr1/corg_pr1.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/Users/Fatih/Desktop/register_16bit_test.v C:/Users/Fatih/Desktop/reg_module_test.v C:/Users/Fatih/Desktop/register_8bit_test.v}
export_ip_user_files -of_objects  [get_files C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/new/reg_module_test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/new/reg_module_test.v
launch_simulation
source reg_module_test.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top register_16bit_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source register_16bit_test.tcl
export_ip_user_files -of_objects  [get_files C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/register_16bit_test.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/reg_module_test.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/register_8bit_test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/register_16bit_test.v C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/reg_module_test.v C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/register_8bit_test.v}
file delete -force C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/register_16bit_test.v C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/reg_module_test.v C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/register_8bit_test.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/Users/Fatih/Desktop/register_16bit_test.v C:/Users/Fatih/Desktop/reg_module_test.v C:/Users/Fatih/Desktop/register_8bit_test.v}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top reg_module_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
current_sim simulation_1
close_sim
launch_simulation
source reg_module_test.tcl
close_sim
close_sim
