Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct 16 10:31:47 2025
| Host         : Hari-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    53          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (79)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (79)
-------------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.982        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.982        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 2.133ns (42.535%)  route 2.882ns (57.465%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556     5.077    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.811     6.344    clk_gen/count2_reg_n_0_[10]
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.468 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.780     7.248    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.372 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.291     8.663    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.787 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    clk_gen/count2[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.188 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.188    clk_gen/count20_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.416    clk_gen/count20_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.530    clk_gen/count20_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.644    clk_gen/count20_carry__4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.758    clk_gen/count20_carry__5_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.092 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.092    clk_gen/count20_carry__6_n_6
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.062    15.074    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.038ns (41.426%)  route 2.882ns (58.574%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556     5.077    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.811     6.344    clk_gen/count2_reg_n_0_[10]
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.468 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.780     7.248    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.372 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.291     8.663    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.787 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    clk_gen/count2[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.188 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.188    clk_gen/count20_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.416    clk_gen/count20_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.530    clk_gen/count20_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.644    clk_gen/count20_carry__4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.758    clk_gen/count20_carry__5_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.997 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.997    clk_gen/count20_carry__6_n_5
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.062    15.074    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 2.022ns (41.235%)  route 2.882ns (58.765%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556     5.077    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.811     6.344    clk_gen/count2_reg_n_0_[10]
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.468 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.780     7.248    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.372 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.291     8.663    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.787 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    clk_gen/count2[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.188 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.188    clk_gen/count20_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.416    clk_gen/count20_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.530    clk_gen/count20_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.644    clk_gen/count20_carry__4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.758    clk_gen/count20_carry__5_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.981 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.981    clk_gen/count20_carry__6_n_7
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.062    15.074    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 2.019ns (41.199%)  route 2.882ns (58.801%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556     5.077    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.811     6.344    clk_gen/count2_reg_n_0_[10]
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.468 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.780     7.248    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.372 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.291     8.663    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.787 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    clk_gen/count2[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.188 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.188    clk_gen/count20_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.416    clk_gen/count20_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.530    clk_gen/count20_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.644    clk_gen/count20_carry__4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.978 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.978    clk_gen/count20_carry__5_n_6
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.062    15.076    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.998ns (40.946%)  route 2.882ns (59.054%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556     5.077    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.811     6.344    clk_gen/count2_reg_n_0_[10]
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.468 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.780     7.248    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.372 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.291     8.663    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.787 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    clk_gen/count2[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.188 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.188    clk_gen/count20_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.416    clk_gen/count20_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.530    clk_gen/count20_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.644    clk_gen/count20_carry__4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.957 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.957    clk_gen/count20_carry__5_n_4
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.062    15.076    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.924ns (40.036%)  route 2.882ns (59.964%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556     5.077    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.811     6.344    clk_gen/count2_reg_n_0_[10]
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.468 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.780     7.248    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.372 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.291     8.663    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.787 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    clk_gen/count2[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.188 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.188    clk_gen/count20_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.416    clk_gen/count20_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.530    clk_gen/count20_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.644    clk_gen/count20_carry__4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.883 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.883    clk_gen/count20_carry__5_n_5
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.062    15.076    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.908ns (39.836%)  route 2.882ns (60.164%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556     5.077    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.811     6.344    clk_gen/count2_reg_n_0_[10]
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.468 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.780     7.248    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.372 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.291     8.663    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.787 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    clk_gen/count2[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.188 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.188    clk_gen/count20_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.416    clk_gen/count20_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.530    clk_gen/count20_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.644    clk_gen/count20_carry__4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.867 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.867    clk_gen/count20_carry__5_n_7
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.062    15.076    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.905ns (39.798%)  route 2.882ns (60.202%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556     5.077    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.811     6.344    clk_gen/count2_reg_n_0_[10]
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.468 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.780     7.248    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.372 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.291     8.663    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.787 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    clk_gen/count2[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.188 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.188    clk_gen/count20_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.416    clk_gen/count20_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.530    clk_gen/count20_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.864 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.864    clk_gen/count20_carry__4_n_6
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.434    14.775    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.062    15.077    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.884ns (39.533%)  route 2.882ns (60.467%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556     5.077    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.811     6.344    clk_gen/count2_reg_n_0_[10]
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.468 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.780     7.248    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.372 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.291     8.663    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.787 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    clk_gen/count2[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.188 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.188    clk_gen/count20_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.416    clk_gen/count20_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.530    clk_gen/count20_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.843 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.843    clk_gen/count20_carry__4_n_4
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.434    14.775    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.062    15.077    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.810ns (38.579%)  route 2.882ns (61.421%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556     5.077    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.811     6.344    clk_gen/count2_reg_n_0_[10]
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.468 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.780     7.248    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.372 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.291     8.663    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.787 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    clk_gen/count2[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.188 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.188    clk_gen/count20_carry__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.302    clk_gen/count20_carry__1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.416    clk_gen/count20_carry__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.530    clk_gen/count20_carry__3_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.769 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.769    clk_gen/count20_carry__4_n_5
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.434    14.775    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.062    15.077    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  5.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.555     1.438    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.696    clk_gen/count2[20]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.804    clk_gen/count20_carry__3_n_4
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.822     1.949    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.556     1.439    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.119     1.699    clk_gen/count2[16]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.807    clk_gen/count20_carry__2_n_4
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.823     1.950    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.557     1.440    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.701    clk_gen/count2[12]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.809    clk_gen/count20_carry__1_n_4
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.824     1.951    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.698    clk_gen/count2[24]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.806    clk_gen/count20_carry__4_n_4
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.697    clk_gen/count2[28]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.805    clk_gen/count20_carry__5_n_4
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.820     1.947    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.555     1.438    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.116     1.695    clk_gen/count2[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.810    clk_gen/count20_carry__3_n_7
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.822     1.949    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.116     1.698    clk_gen/count2[5]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.813    clk_gen/count20_carry__0_n_7
    SLICE_X37Y16         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.825     1.952    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.555     1.438    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.120     1.700    clk_gen/count2[19]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.811    clk_gen/count20_carry__3_n_5
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.822     1.949    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.120     1.703    clk_gen/count2[7]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.814    clk_gen/count20_carry__0_n_5
    SLICE_X37Y16         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.825     1.952    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.556     1.439    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.121     1.701    clk_gen/count2[15]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.812    clk_gen/count20_carry__2_n_5
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.823     1.950    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y15   reg_hex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y16   reg_hex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y16   reg_hex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y16   reg_hex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y16   reg_hex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y16   reg_hex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y16   reg_hex_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y15   reg_hex_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   reg_hex_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   reg_hex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   reg_hex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y16   reg_hex_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y16   reg_hex_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   reg_hex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   reg_hex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   reg_hex_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y16   reg_hex_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y16   reg_hex_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_mux/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDSEL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.384ns  (logic 4.374ns (46.613%)  route 5.010ns (53.387%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  led_mux/index_reg[0]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  led_mux/index_reg[0]/Q
                         net (fo=13, routed)          2.243     2.761    led_mux/index[0]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.154     2.915 r  led_mux/LEDSEL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.767     5.682    LEDSEL_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.702     9.384 r  LEDSEL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.384    LEDSEL[1]
    U4                                                                r  LEDSEL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mux/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDSEL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 4.165ns (46.117%)  route 4.866ns (53.883%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  led_mux/index_reg[0]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_mux/index_reg[0]/Q
                         net (fo=13, routed)          2.243     2.761    led_mux/index[0]
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.885 r  led_mux/LEDSEL_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.623     5.508    LEDSEL_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.031 r  LEDSEL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.031    LEDSEL[2]
    V4                                                                r  LEDSEL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mux/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.864ns  (logic 4.519ns (50.977%)  route 4.345ns (49.023%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  led_mux/index_reg[0]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_mux/index_reg[0]/Q
                         net (fo=13, routed)          1.777     2.295    led_mux/index[0]
    SLICE_X46Y18         MUXF7 (Prop_muxf7_S_O)       0.292     2.587 r  led_mux/LEDOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.568     5.155    LEDOUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.709     8.864 r  LEDOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.864    LEDOUT[3]
    V8                                                                r  LEDOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mux/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.634ns  (logic 4.480ns (51.887%)  route 4.154ns (48.113%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  led_mux/index_reg[0]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_mux/index_reg[0]/Q
                         net (fo=13, routed)          1.576     2.094    led_mux/index[0]
    SLICE_X47Y18         MUXF7 (Prop_muxf7_S_O)       0.276     2.370 r  led_mux/LEDOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.578     4.948    LEDOUT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.686     8.634 r  LEDOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.634    LEDOUT[0]
    W7                                                                r  LEDOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mux/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.496ns  (logic 4.541ns (53.453%)  route 3.954ns (46.547%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  led_mux/index_reg[0]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_mux/index_reg[0]/Q
                         net (fo=13, routed)          1.387     1.905    led_mux/index[0]
    SLICE_X46Y17         MUXF7 (Prop_muxf7_S_O)       0.314     2.219 r  led_mux/LEDOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.567     4.786    LEDOUT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.709     8.496 r  LEDOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.496    LEDOUT[2]
    U8                                                                r  LEDOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mux/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDSEL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 4.378ns (52.288%)  route 3.995ns (47.712%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  led_mux/index_reg[0]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_mux/index_reg[0]/Q
                         net (fo=13, routed)          1.307     1.825    led_mux/index[0]
    SLICE_X47Y17         LUT2 (Prop_lut2_I0_O)        0.149     1.974 r  led_mux/LEDSEL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.688     4.662    LEDSEL_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     8.373 r  LEDSEL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.373    LEDSEL[0]
    U2                                                                r  LEDSEL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mux/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 4.512ns (55.669%)  route 3.593ns (44.331%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  led_mux/index_reg[0]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_mux/index_reg[0]/Q
                         net (fo=13, routed)          1.015     1.533    led_mux/index[0]
    SLICE_X46Y17         MUXF7 (Prop_muxf7_S_O)       0.292     1.825 r  led_mux/LEDOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.578     4.403    LEDOUT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.702     8.105 r  LEDOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.105    LEDOUT[1]
    W6                                                                r  LEDOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mux/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDSEL[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.152ns (51.370%)  route 3.931ns (48.630%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  led_mux/index_reg[0]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  led_mux/index_reg[0]/Q
                         net (fo=13, routed)          1.302     1.820    led_mux/index[0]
    SLICE_X47Y17         LUT2 (Prop_lut2_I0_O)        0.124     1.944 r  led_mux/LEDSEL_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.629     4.573    LEDSEL_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     8.083 r  LEDSEL_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.083    LEDSEL[3]
    W4                                                                r  LEDSEL[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mux/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 4.594ns (57.019%)  route 3.463ns (42.981%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  led_mux/index_reg[1]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_mux/index_reg[1]/Q
                         net (fo=19, routed)          1.034     1.552    led_mux/index[1]
    SLICE_X46Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.676 r  led_mux/LEDOUT_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.676    led_mux/LEDOUT_OBUF[6]_inst_i_3_n_0
    SLICE_X46Y16         MUXF7 (Prop_muxf7_I1_O)      0.247     1.923 r  led_mux/LEDOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.430     4.352    LEDOUT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.705     8.058 r  LEDOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.058    LEDOUT[6]
    U7                                                                r  LEDOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_mux/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 4.533ns (56.674%)  route 3.466ns (43.326%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  led_mux/index_reg[1]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_mux/index_reg[1]/Q
                         net (fo=19, routed)          1.096     1.614    led_mux/index[1]
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.738 r  led_mux/LEDOUT_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.738    led_mux/LEDOUT_OBUF[5]_inst_i_2_n_0
    SLICE_X47Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     1.950 r  led_mux/LEDOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.370     4.320    LEDOUT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679     7.999 r  LEDOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.999    LEDOUT[5]
    V5                                                                r  LEDOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd/history_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/history_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.805%)  route 0.116ns (45.195%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE                         0.000     0.000 r  bd/history_reg[4]/C
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd/history_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    bd/history[4]
    SLICE_X37Y13         FDRE                                         r  bd/history_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd/history_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/history_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.421%)  route 0.131ns (50.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE                         0.000     0.000 r  bd/history_reg[9]/C
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bd/history_reg[9]/Q
                         net (fo=2, routed)           0.131     0.259    bd/history[9]
    SLICE_X37Y12         FDRE                                         r  bd/history_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd/history_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/history_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE                         0.000     0.000 r  bd/history_reg[10]/C
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd/history_reg[10]/Q
                         net (fo=2, routed)           0.123     0.264    bd/history[10]
    SLICE_X36Y13         FDRE                                         r  bd/history_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd/history_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/debounced_button_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE                         0.000     0.000 r  bd/history_reg[0]/C
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bd/history_reg[0]/Q
                         net (fo=1, routed)           0.054     0.182    bd/history[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.099     0.281 r  bd/debounced_button_i_1/O
                         net (fo=1, routed)           0.000     0.281    bd/debounced_button_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  bd/debounced_button_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd/history_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/history_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE                         0.000     0.000 r  bd/history_reg[2]/C
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd/history_reg[2]/Q
                         net (fo=2, routed)           0.172     0.313    bd/history[2]
    SLICE_X38Y13         FDRE                                         r  bd/history_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd/history_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/history_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.916%)  route 0.173ns (55.084%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE                         0.000     0.000 r  bd/history_reg[7]/C
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd/history_reg[7]/Q
                         net (fo=2, routed)           0.173     0.314    bd/history[7]
    SLICE_X37Y13         FDRE                                         r  bd/history_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd/history_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/history_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.128ns (40.529%)  route 0.188ns (59.471%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE                         0.000     0.000 r  bd/history_reg[15]/C
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bd/history_reg[15]/Q
                         net (fo=2, routed)           0.188     0.316    bd/history[15]
    SLICE_X36Y13         FDRE                                         r  bd/history_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd/history_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/history_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.783%)  route 0.189ns (57.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE                         0.000     0.000 r  bd/history_reg[8]/C
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd/history_reg[8]/Q
                         net (fo=2, routed)           0.189     0.330    bd/history[8]
    SLICE_X37Y12         FDRE                                         r  bd/history_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd/history_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/history_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.056%)  route 0.170ns (50.944%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE                         0.000     0.000 r  bd/history_reg[1]/C
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bd/history_reg[1]/Q
                         net (fo=2, routed)           0.170     0.334    bd/history[1]
    SLICE_X37Y13         FDRE                                         r  bd/history_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd/history_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/history_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.142%)  route 0.217ns (62.858%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE                         0.000     0.000 r  bd/history_reg[14]/C
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bd/history_reg[14]/Q
                         net (fo=2, routed)           0.217     0.345    bd/history[14]
    SLICE_X36Y13         FDRE                                         r  bd/history_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.563ns  (logic 4.900ns (51.234%)  route 4.664ns (48.766%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  reg_hex_reg[0]/Q
                         net (fo=7, routed)           0.969     6.567    led_mux/Q[0]
    SLICE_X46Y15         LUT4 (Prop_lut4_I1_O)        0.153     6.720 r  led_mux/LEDOUT_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.117     7.837    led_mux/LEDOUT_OBUF[0]_inst_i_4_n_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.331     8.168 r  led_mux/LEDOUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.168    led_mux/LEDOUT_OBUF[0]_inst_i_2_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     8.380 r  led_mux/LEDOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.578    10.958    LEDOUT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.686    14.644 r  LEDOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.644    LEDOUT[0]
    W7                                                                r  LEDOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.384ns  (logic 5.057ns (53.891%)  route 4.327ns (46.109%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.478     5.558 f  reg_hex_reg[1]/Q
                         net (fo=7, routed)           0.846     6.404    led_mux/Q[1]
    SLICE_X46Y15         LUT4 (Prop_lut4_I1_O)        0.329     6.733 r  led_mux/LEDOUT_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.967     7.701    led_mux/hex0/s__30[4]
    SLICE_X46Y16         LUT6 (Prop_lut6_I5_O)        0.348     8.049 r  led_mux/LEDOUT_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.049    led_mux/LEDOUT_OBUF[4]_inst_i_2_n_0
    SLICE_X46Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     8.258 r  led_mux/LEDOUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.513    10.771    LEDOUT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.693    14.464 r  LEDOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.464    LEDOUT[4]
    U5                                                                r  LEDOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 5.083ns (54.801%)  route 4.192ns (45.199%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.478     5.558 r  reg_hex_reg[1]/Q
                         net (fo=7, routed)           0.856     6.414    led_mux/Q[1]
    SLICE_X46Y15         LUT4 (Prop_lut4_I2_O)        0.327     6.741 r  led_mux/LEDOUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.769     7.510    led_mux/hex0/s__30[2]
    SLICE_X46Y17         LUT6 (Prop_lut6_I5_O)        0.328     7.838 r  led_mux/LEDOUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.838    led_mux/LEDOUT_OBUF[2]_inst_i_2_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.241     8.079 r  led_mux/LEDOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.567    10.647    LEDOUT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.709    14.356 r  LEDOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.356    LEDOUT[2]
    U8                                                                r  LEDOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 4.620ns (51.159%)  route 4.411ns (48.841%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     5.081    clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  reg_hex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  reg_hex_reg[5]/Q
                         net (fo=7, routed)           1.030     6.567    led_mux/Q[5]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.691 r  led_mux/LEDOUT_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.803     7.494    led_mux/hex1/s__30[1]
    SLICE_X46Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.618 r  led_mux/LEDOUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.618    led_mux/LEDOUT_OBUF[1]_inst_i_3_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     7.832 r  led_mux/LEDOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.578    10.410    LEDOUT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.702    14.112 r  LEDOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.112    LEDOUT[1]
    W6                                                                r  LEDOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 4.821ns (53.550%)  route 4.181ns (46.450%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.478     5.558 r  reg_hex_reg[1]/Q
                         net (fo=7, routed)           0.846     6.404    led_mux/Q[1]
    SLICE_X46Y15         LUT4 (Prop_lut4_I3_O)        0.301     6.705 r  led_mux/LEDOUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.767     7.472    led_mux/hex0/s__30[3]
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.596 r  led_mux/LEDOUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.596    led_mux/LEDOUT_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  led_mux/LEDOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.568    10.374    LEDOUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.709    14.082 r  LEDOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.082    LEDOUT[3]
    V8                                                                r  LEDOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.805ns  (logic 4.830ns (54.861%)  route 3.974ns (45.139%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     5.081    clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  reg_hex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  reg_hex_reg[5]/Q
                         net (fo=7, routed)           1.028     6.565    led_mux/Q[5]
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.152     6.717 r  led_mux/LEDOUT_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.577     7.294    led_mux/LEDOUT_OBUF[5]_inst_i_5_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I5_O)        0.326     7.620 r  led_mux/LEDOUT_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.620    led_mux/LEDOUT_OBUF[5]_inst_i_3_n_0
    SLICE_X47Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     7.837 r  led_mux/LEDOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.370    10.207    LEDOUT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679    13.886 r  LEDOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.886    LEDOUT[5]
    V5                                                                r  LEDOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.792ns  (logic 4.712ns (53.599%)  route 4.080ns (46.401%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  reg_hex_reg[0]/Q
                         net (fo=7, routed)           0.983     6.581    led_mux/Q[0]
    SLICE_X46Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  led_mux/LEDOUT_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     7.372    led_mux/hex0/s__30[6]
    SLICE_X46Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.496 r  led_mux/LEDOUT_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.496    led_mux/LEDOUT_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     7.737 r  led_mux/LEDOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.430    10.167    LEDOUT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.705    13.872 r  LEDOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.872    LEDOUT[6]
    U7                                                                r  LEDOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_hex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.534ns (62.688%)  route 0.913ns (37.312%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  reg_hex_reg[15]/Q
                         net (fo=7, routed)           0.136     1.718    led_mux/Q[15]
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  led_mux/LEDOUT_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.763    led_mux/LEDOUT_OBUF[4]_inst_i_3_n_0
    SLICE_X46Y16         MUXF7 (Prop_muxf7_I1_O)      0.064     1.827 r  led_mux/LEDOUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.777     2.604    LEDOUT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.284     3.888 r  LEDOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.888    LEDOUT[4]
    U5                                                                r  LEDOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.520ns (62.027%)  route 0.930ns (37.973%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  reg_hex_reg[15]/Q
                         net (fo=7, routed)           0.214     1.796    led_mux/Q[15]
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  led_mux/LEDOUT_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.841    led_mux/LEDOUT_OBUF[5]_inst_i_3_n_0
    SLICE_X47Y17         MUXF7 (Prop_muxf7_I1_O)      0.065     1.906 r  led_mux/LEDOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.717     2.622    LEDOUT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.269     3.891 r  LEDOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.891    LEDOUT[5]
    V5                                                                r  LEDOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.579ns (62.816%)  route 0.935ns (37.184%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  reg_hex_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  reg_hex_reg[14]/Q
                         net (fo=7, routed)           0.187     1.792    led_mux/Q[14]
    SLICE_X46Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  led_mux/LEDOUT_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.837    led_mux/LEDOUT_OBUF[6]_inst_i_3_n_0
    SLICE_X46Y16         MUXF7 (Prop_muxf7_I1_O)      0.075     1.912 r  led_mux/LEDOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.748     2.660    LEDOUT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.295     3.955 r  LEDOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.955    LEDOUT[6]
    U7                                                                r  LEDOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.558ns (60.905%)  route 1.000ns (39.095%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  reg_hex_reg[10]/Q
                         net (fo=7, routed)           0.197     1.779    led_mux/Q[10]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  led_mux/LEDOUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.824    led_mux/LEDOUT_OBUF[2]_inst_i_2_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.073     1.897 r  led_mux/LEDOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.803     2.700    LEDOUT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.299     3.999 r  LEDOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.999    LEDOUT[2]
    U8                                                                r  LEDOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.543ns (60.077%)  route 1.025ns (39.923%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  reg_hex_reg[12]/Q
                         net (fo=7, routed)           0.217     1.799    led_mux/Q[12]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  led_mux/LEDOUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.844    led_mux/LEDOUT_OBUF[1]_inst_i_3_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I1_O)      0.064     1.908 r  led_mux/LEDOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.809     2.717    LEDOUT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.293     4.010 r  LEDOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.010    LEDOUT[1]
    W6                                                                r  LEDOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.572ns (60.290%)  route 1.036ns (39.710%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  reg_hex_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  reg_hex_reg[13]/Q
                         net (fo=7, routed)           0.230     1.835    led_mux/Q[13]
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  led_mux/LEDOUT_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.880    led_mux/LEDOUT_OBUF[3]_inst_i_3_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I1_O)      0.064     1.944 r  led_mux/LEDOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.805     2.750    LEDOUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.299     4.049 r  LEDOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.049    LEDOUT[3]
    V8                                                                r  LEDOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_hex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.526ns (58.415%)  route 1.086ns (41.585%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  reg_hex_reg[15]/Q
                         net (fo=7, routed)           0.278     1.860    led_mux/Q[15]
    SLICE_X47Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.905 r  led_mux/LEDOUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.905    led_mux/LEDOUT_OBUF[0]_inst_i_3_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.065     1.970 r  led_mux/LEDOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.809     2.778    LEDOUT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.275     4.053 r  LEDOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.053    LEDOUT[0]
    W7                                                                r  LEDOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            reg_hex_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.907ns  (logic 1.823ns (30.858%)  route 4.084ns (69.142%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_IBUF[4]_inst/O
                         net (fo=3, routed)           2.390     3.841    mips_top/mips/dp/rf/rf_reg_r1_0_31_6_11/DPRA4
    SLICE_X30Y13         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.124     3.965 r  mips_top/mips/dp/rf/rf_reg_r1_0_31_6_11/DP/O
                         net (fo=1, routed)           1.112     5.077    mips_top/mips/dp/rf/rd30[8]
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.201 r  mips_top/mips/dp/rf/reg_hex[8]_i_2/O
                         net (fo=1, routed)           0.582     5.783    mips_top/mips/dp/pc_reg/reg_hex_reg[8]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.907 r  mips_top/mips/dp/pc_reg/reg_hex[8]_i_1/O
                         net (fo=1, routed)           0.000     5.907    reg_hex[8]
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[8]/C

Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            reg_hex_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 2.023ns (34.694%)  route 3.807ns (65.306%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_IBUF[4]_inst/O
                         net (fo=3, routed)           2.390     3.841    mips_top/mips/dp/rf/rf_reg_r1_0_31_6_11__0/DPRA4
    SLICE_X30Y13         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.117     3.958 r  mips_top/mips/dp/rf/rf_reg_r1_0_31_6_11__0/DP/O
                         net (fo=1, routed)           0.768     4.726    mips_top/mips/dp/rf/rd30[9]
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.331     5.057 r  mips_top/mips/dp/rf/reg_hex[9]_i_2/O
                         net (fo=1, routed)           0.649     5.706    mips_top/mips/dp/pc_reg/reg_hex_reg[9]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.830 r  mips_top/mips/dp/pc_reg/reg_hex[9]_i_1/O
                         net (fo=1, routed)           0.000     5.830    reg_hex[9]
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[9]/C

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            reg_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.123ns  (logic 1.574ns (30.719%)  route 3.549ns (69.281%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  switches_IBUF[6]_inst/O
                         net (fo=18, routed)          3.029     4.478    mips_top/mips/dp/pc_reg/switches_IBUF[6]
    SLICE_X42Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.602 r  mips_top/mips/dp/pc_reg/reg_hex[1]_i_1/O
                         net (fo=1, routed)           0.521     5.123    reg_hex[1]
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[1]/C

Slack:                    inf
  Source:                 switches[8]
                            (input port)
  Destination:            reg_hex_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.578ns (31.163%)  route 3.487ns (68.837%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches[8] (IN)
                         net (fo=0)                   0.000     0.000    switches[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_IBUF[8]_inst/O
                         net (fo=18, routed)          3.487     4.941    mips_top/mips/dp/pc_reg/switches_IBUF[8]
    SLICE_X43Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.065 r  mips_top/mips/dp/pc_reg/reg_hex[11]_i_1/O
                         net (fo=1, routed)           0.000     5.065    reg_hex[11]
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440     4.781    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[11]/C

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            reg_hex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.623ns (32.607%)  route 3.355ns (67.393%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=18, routed)          2.972     4.438    mips_top/mips/dp/pc_reg/switches_IBUF[5]
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.157     4.595 r  mips_top/mips/dp/pc_reg/reg_hex[0]_i_1/O
                         net (fo=1, routed)           0.382     4.978    reg_hex[0]
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[0]/C

Slack:                    inf
  Source:                 switches[8]
                            (input port)
  Destination:            reg_hex_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.964ns  (logic 1.578ns (31.801%)  route 3.385ns (68.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches[8] (IN)
                         net (fo=0)                   0.000     0.000    switches[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_IBUF[8]_inst/O
                         net (fo=18, routed)          3.385     4.840    mips_top/mips/dp/pc_reg/switches_IBUF[8]
    SLICE_X42Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.964 r  mips_top/mips/dp/pc_reg/reg_hex[13]_i_1/O
                         net (fo=1, routed)           0.000     4.964    reg_hex[13]
    SLICE_X42Y16         FDRE                                         r  reg_hex_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440     4.781    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  reg_hex_reg[13]/C

Slack:                    inf
  Source:                 switches[8]
                            (input port)
  Destination:            reg_hex_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.578ns (32.269%)  route 3.313ns (67.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches[8] (IN)
                         net (fo=0)                   0.000     0.000    switches[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_IBUF[8]_inst/O
                         net (fo=18, routed)          3.313     4.768    mips_top/mips/dp/pc_reg/switches_IBUF[8]
    SLICE_X42Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.892 r  mips_top/mips/dp/pc_reg/reg_hex[14]_i_1/O
                         net (fo=1, routed)           0.000     4.892    reg_hex[14]
    SLICE_X42Y16         FDRE                                         r  reg_hex_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440     4.781    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  reg_hex_reg[14]/C

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            reg_hex_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.757ns  (logic 1.574ns (33.086%)  route 3.183ns (66.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  switches_IBUF[6]_inst/O
                         net (fo=18, routed)          3.183     4.633    mips_top/mips/dp/pc_reg/switches_IBUF[6]
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.757 r  mips_top/mips/dp/pc_reg/reg_hex[10]_i_1/O
                         net (fo=1, routed)           0.000     4.757    reg_hex[10]
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440     4.781    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[10]/C

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            reg_hex_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 1.574ns (33.100%)  route 3.181ns (66.900%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  switches_IBUF[6]_inst/O
                         net (fo=18, routed)          3.181     4.631    mips_top/mips/dp/pc_reg/switches_IBUF[6]
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.755 r  mips_top/mips/dp/pc_reg/reg_hex[15]_i_1/O
                         net (fo=1, routed)           0.000     4.755    reg_hex[15]
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440     4.781    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[15]/C

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            reg_hex_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.754ns  (logic 1.574ns (33.107%)  route 3.180ns (66.894%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  switches_IBUF[6]_inst/O
                         net (fo=18, routed)          3.180     4.630    mips_top/mips/dp/pc_reg/switches_IBUF[6]
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.754 r  mips_top/mips/dp/pc_reg/reg_hex[12]_i_1/O
                         net (fo=1, routed)           0.000     4.754    reg_hex[12]
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440     4.781    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips_top/mips/dp/pc_reg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_hex_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.186ns (64.003%)  route 0.105ns (35.997%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE                         0.000     0.000 r  mips_top/mips/dp/pc_reg/q_reg[6]/C
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips_top/mips/dp/pc_reg/q_reg[6]/Q
                         net (fo=2, routed)           0.105     0.246    mips_top/mips/dp/pc_reg/Q[4]
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.291 r  mips_top/mips/dp/pc_reg/reg_hex[6]_i_1/O
                         net (fo=1, routed)           0.000     0.291    reg_hex[6]
    SLICE_X47Y15         FDRE                                         r  reg_hex_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  reg_hex_reg[6]/C

Slack:                    inf
  Source:                 mips_top/mips/dp/pc_reg/q_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_hex_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.113%)  route 0.123ns (39.887%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDCE                         0.000     0.000 r  mips_top/mips/dp/pc_reg/q_reg[10]/C
    SLICE_X45Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips_top/mips/dp/pc_reg/q_reg[10]/Q
                         net (fo=2, routed)           0.123     0.264    mips_top/mips/dp/pc_reg/Q[8]
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.309 r  mips_top/mips/dp/pc_reg/reg_hex[10]_i_1/O
                         net (fo=1, routed)           0.000     0.309    reg_hex[10]
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[10]/C

Slack:                    inf
  Source:                 mips_top/mips/dp/pc_reg/q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_hex_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.867%)  route 0.159ns (46.133%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDCE                         0.000     0.000 r  mips_top/mips/dp/pc_reg/q_reg[9]/C
    SLICE_X45Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips_top/mips/dp/pc_reg/q_reg[9]/Q
                         net (fo=2, routed)           0.159     0.300    mips_top/mips/dp/pc_reg/Q[7]
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.345 r  mips_top/mips/dp/pc_reg/reg_hex[9]_i_1/O
                         net (fo=1, routed)           0.000     0.345    reg_hex[9]
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[9]/C

Slack:                    inf
  Source:                 mips_top/mips/dp/pc_reg/q_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_hex_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.594%)  route 0.182ns (49.406%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE                         0.000     0.000 r  mips_top/mips/dp/pc_reg/q_reg[27]/C
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips_top/mips/dp/pc_reg/q_reg[27]/Q
                         net (fo=2, routed)           0.182     0.323    mips_top/mips/dp/pc_reg/Q[25]
    SLICE_X43Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.368 r  mips_top/mips/dp/pc_reg/reg_hex[11]_i_1/O
                         net (fo=1, routed)           0.000     0.368    reg_hex[11]
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[11]/C

Slack:                    inf
  Source:                 mips_top/mips/dp/pc_reg/q_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_hex_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.353%)  route 0.199ns (51.647%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDCE                         0.000     0.000 r  mips_top/mips/dp/pc_reg/q_reg[21]/C
    SLICE_X45Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips_top/mips/dp/pc_reg/q_reg[21]/Q
                         net (fo=2, routed)           0.199     0.340    mips_top/mips/dp/pc_reg/Q[19]
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.385 r  mips_top/mips/dp/pc_reg/reg_hex[5]_i_1/O
                         net (fo=1, routed)           0.000     0.385    reg_hex[5]
    SLICE_X47Y15         FDRE                                         r  reg_hex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  reg_hex_reg[5]/C

Slack:                    inf
  Source:                 mips_top/mips/dp/pc_reg/q_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.754%)  route 0.212ns (53.246%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE                         0.000     0.000 r  mips_top/mips/dp/pc_reg/q_reg[18]/C
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips_top/mips/dp/pc_reg/q_reg[18]/Q
                         net (fo=2, routed)           0.212     0.353    mips_top/mips/dp/pc_reg/Q[16]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.398 r  mips_top/mips/dp/pc_reg/reg_hex[2]_i_1/O
                         net (fo=1, routed)           0.000     0.398    reg_hex[2]
    SLICE_X43Y15         FDRE                                         r  reg_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  reg_hex_reg[2]/C

Slack:                    inf
  Source:                 mips_top/mips/dp/pc_reg/q_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_hex_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.653%)  route 0.213ns (53.347%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDCE                         0.000     0.000 r  mips_top/mips/dp/pc_reg/q_reg[13]/C
    SLICE_X45Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips_top/mips/dp/pc_reg/q_reg[13]/Q
                         net (fo=2, routed)           0.213     0.354    mips_top/mips/dp/pc_reg/Q[11]
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.399 r  mips_top/mips/dp/pc_reg/reg_hex[13]_i_1/O
                         net (fo=1, routed)           0.000     0.399    reg_hex[13]
    SLICE_X42Y16         FDRE                                         r  reg_hex_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  reg_hex_reg[13]/C

Slack:                    inf
  Source:                 mips_top/mips/dp/pc_reg/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_hex_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.726%)  route 0.221ns (54.274%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE                         0.000     0.000 r  mips_top/mips/dp/pc_reg/q_reg[28]/C
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips_top/mips/dp/pc_reg/q_reg[28]/Q
                         net (fo=2, routed)           0.221     0.362    mips_top/mips/dp/pc_reg/Q[26]
    SLICE_X43Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.407 r  mips_top/mips/dp/pc_reg/reg_hex[12]_i_1/O
                         net (fo=1, routed)           0.000     0.407    reg_hex[12]
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  reg_hex_reg[12]/C

Slack:                    inf
  Source:                 mips_top/mips/dp/pc_reg/q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_hex_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.238%)  route 0.234ns (55.762%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE                         0.000     0.000 r  mips_top/mips/dp/pc_reg/q_reg[8]/C
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips_top/mips/dp/pc_reg/q_reg[8]/Q
                         net (fo=2, routed)           0.234     0.375    mips_top/mips/dp/pc_reg/Q[6]
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  mips_top/mips/dp/pc_reg/reg_hex[8]_i_1/O
                         net (fo=1, routed)           0.000     0.420    reg_hex[8]
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  reg_hex_reg[8]/C

Slack:                    inf
  Source:                 mips_top/mips/dp/pc_reg/q_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_hex_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.538%)  route 0.251ns (57.462%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE                         0.000     0.000 r  mips_top/mips/dp/pc_reg/q_reg[20]/C
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips_top/mips/dp/pc_reg/q_reg[20]/Q
                         net (fo=2, routed)           0.251     0.392    mips_top/mips/dp/pc_reg/Q[18]
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.437 r  mips_top/mips/dp/pc_reg/reg_hex[4]_i_1/O
                         net (fo=1, routed)           0.000     0.437    reg_hex[4]
    SLICE_X47Y15         FDRE                                         r  reg_hex_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  reg_hex_reg[4]/C





