
---------- Begin Simulation Statistics ----------
final_tick                                 9736627500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149657                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702356                       # Number of bytes of host memory used
host_op_rate                                   252020                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   278.18                       # Real time elapsed on the host
host_tick_rate                               35001220                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    41631569                       # Number of instructions simulated
sim_ops                                      70106909                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009737                       # Number of seconds simulated
sim_ticks                                  9736627500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               555341                       # Number of BTB lookups
system.cpu.branchPred.BTBMissPct           100.000000                       # BTB Miss Percentage
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22269                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            503802                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             458229                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          555341                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            97112                       # Number of indirect misses.
system.cpu.branchPred.lookups                  646721                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71876                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3668                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2527570                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19979640                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22287                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     561676                       # Number of branches committed
system.cpu.commit.bw_lim_events               6543854                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1865715                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             41631569                       # Number of instructions committed
system.cpu.commit.committedOps               70106909                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     19165456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.657983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.414085                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4219312     22.02%     22.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5010825     26.15%     48.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       792345      4.13%     52.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1029230      5.37%     57.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       651382      3.40%     61.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       335870      1.75%     62.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       290472      1.52%     64.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       292166      1.52%     65.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6543854     34.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     19165456                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   31241050                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                64261                       # Number of function calls committed.
system.cpu.commit.int_insts                  50939143                       # Number of committed integer instructions.
system.cpu.commit.loads                      19555912                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1352      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         27093089     38.65%     38.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2469643      3.52%     42.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1174      0.00%     42.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       12009395     17.13%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             80      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             336      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             534      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             798      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            624      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           172      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2391984      3.41%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        21168      0.03%     62.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2370816      3.38%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11137162     15.89%     82.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         534344      0.76%     82.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      8418750     12.01%     94.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      3655488      5.21%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          70106909                       # Class of committed instruction
system.cpu.commit.refs                       23745744                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    41631569                       # Number of Instructions Simulated
system.cpu.committedOps                      70106909                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.467752                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.467752                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               7270284                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               72165999                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2384983                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6520059                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23494                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3219052                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    23238013                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1602                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4232744                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            94                       # TLB misses on write requests
system.cpu.fetch.Branches                      646721                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3105248                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      16246884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3049                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       43302733                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           41                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           151                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   46988                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.033211                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3147250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             530105                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.223703                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           19417872                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.752070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.657649                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7968657     41.04%     41.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   688453      3.55%     44.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1168404      6.02%     50.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   385693      1.99%     52.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   589729      3.04%     55.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   149889      0.77%     56.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   893027      4.60%     60.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   383801      1.98%     62.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7190219     37.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             19417872                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  22765951                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 27772158                       # number of floating regfile writes
system.cpu.idleCycles                           55384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                25837                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   587080                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.773300                       # Inst execution rate
system.cpu.iew.exec_refs                     26182593                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4232742                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  298211                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              20044911                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                129                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               260                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4290810                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            71972607                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              21949851                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26858                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              73478443                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1041                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 24409                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23494                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 25986                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           122                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2450405                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1299                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1990203                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       488999                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       100978                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1299                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        15971                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9866                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  71637454                       # num instructions consuming a value
system.cpu.iew.wb_count                      71464520                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.733530                       # average fanout of values written-back
system.cpu.iew.wb_producers                  52548242                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.669880                       # insts written-back per cycle
system.cpu.iew.wb_sent                       71470679                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                101881676                       # number of integer regfile reads
system.cpu.int_regfile_writes                41413417                       # number of integer regfile writes
system.cpu.ipc                               2.137884                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.137884                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3520      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              27812017     37.84%     37.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2538479      3.45%     41.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1353      0.00%     41.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            12165564     16.55%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  80      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  474      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1085      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1207      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 763      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                379      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2392082      3.25%     61.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           21188      0.03%     61.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2371023      3.23%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11515726     15.67%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              551146      0.75%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        10446413     14.21%     94.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3682802      5.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               73505301                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                34009159                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            67463799                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     31454970                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           31881518                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1511197                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020559                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18867      1.25%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 931080     61.61%     62.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6471      0.43%     63.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            554692     36.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               54      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               41003819                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          100478570                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     40009550                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          41958066                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   71972442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  73505301                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 165                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1865697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2698                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             86                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1399351                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      19417872                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.785446                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.195736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1547230      7.97%      7.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2499303     12.87%     20.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1504668      7.75%     28.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3005429     15.48%     44.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2990351     15.40%     59.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3199227     16.48%     75.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2373194     12.22%     88.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1604088      8.26%     96.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              694382      3.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        19417872                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.774680                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3105276                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           124                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           7574703                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1667129                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             20044911                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4290810                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                27356215                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     45                       # number of misc regfile writes
system.cpu.numCycles                         19473256                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  844218                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              87343836                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3108650                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3426352                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                2807419                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2651                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             150202837                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               72103036                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            90033068                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   8690599                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 108768                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23494                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6414928                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2689232                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          22829987                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         99068540                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          18281                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1989                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  16683440                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            117                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     84594226                       # The number of ROB reads
system.cpu.rob.rob_writes                   144198220                       # The number of ROB writes
system.cpu.timesIdled                             649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1304                       # Transaction distribution
system.membus.trans_dist::WritebackClean           43                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1489                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1835                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1835                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1078                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3006                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        71744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        71744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       393280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       393280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5919                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000507                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022509                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5916     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5919                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15362500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5713250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25655750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          68992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         309824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             378816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        83456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           83456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1304                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1304                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7085821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          31820464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38906285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7085821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7085821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8571346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8571346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8571346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7085821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         31820464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47477630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010747124500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           75                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           76                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15385                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1234                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1347                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1347                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     60                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               72                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     51725000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               161581250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8828.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27578.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4840                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1112                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1347                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.743973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.428954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.321044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          328     27.27%     27.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          307     25.52%     52.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          100      8.31%     61.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           79      6.57%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      3.99%     71.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           96      7.98%     79.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      2.33%     81.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.91%     83.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194     16.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1203                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           76                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.092105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.397351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.388651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             57     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           10     13.16%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            4      5.26%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      3.95%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      1.32%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      1.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            76                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           75                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.294440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.166345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               30     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.67%     42.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     41.33%     84.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12     16.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            75                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 374976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   83584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  378816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                86208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        38.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9736621000                       # Total gap between requests
system.mem_ctrls.avgGap                    1340024.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       305984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        83584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7085821.040190764703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 31426076.431495405734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8584491.909544656053                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30439000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    131142250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 132704983500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28236.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27089.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98518918.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4848060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2554035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19113780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3821040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     768300000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        787897320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3075372480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4661906715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.800972                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7987191000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    325000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1424436500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3812760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2007555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22719480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2975400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     768300000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        474612780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3339191040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4613619015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.841586                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8676491750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    325000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    735135750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3103788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3103788                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3103788                       # number of overall hits
system.cpu.icache.overall_hits::total         3103788                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1460                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1460                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1460                       # number of overall misses
system.cpu.icache.overall_misses::total          1460                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     82283498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82283498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82283498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82283498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3105248                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3105248                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3105248                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3105248                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000470                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000470                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000470                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000470                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56358.560274                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56358.560274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56358.560274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56358.560274                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          397                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          382                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          382                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          382                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          382                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1078                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1078                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1078                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1078                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64558498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64558498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64558498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64558498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59887.289425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59887.289425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59887.289425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59887.289425                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3103788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3103788                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1460                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1460                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82283498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82283498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3105248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3105248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56358.560274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56358.560274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          382                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          382                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1078                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1078                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64558498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64558498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59887.289425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59887.289425                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           905.879331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3104866                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2880.209647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   905.879331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.442324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.442324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1035                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          967                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.505371                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6211574                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6211574                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     22273850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22273850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22273850                       # number of overall hits
system.cpu.dcache.overall_hits::total        22273850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16266                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16266                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16266                       # number of overall misses
system.cpu.dcache.overall_misses::total         16266                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    827728500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    827728500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    827728500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    827728500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     22290116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22290116                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22290116                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22290116                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000730                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000730                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000730                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000730                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50887.034305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50887.034305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50887.034305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50887.034305                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10680                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               248                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.064516                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1304                       # number of writebacks
system.cpu.dcache.writebacks::total              1304                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11425                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11425                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11425                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11425                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4841                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4841                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    283493500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    283493500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    283493500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    283493500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000217                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000217                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58560.937823                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58560.937823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58560.937823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58560.937823                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2793                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     18085858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18085858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    723881000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    723881000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     18100284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18100284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50178.913074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50178.913074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11420                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11420                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    181733000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    181733000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60456.753160                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60456.753160                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4187992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4187992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1840                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1840                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103847500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103847500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4189832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4189832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56438.858696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56438.858696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101760500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101760500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55455.313351                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55455.313351                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9736627500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1989.517447                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22278691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4602.084487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            154000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1989.517447                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.971444                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971444                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1988                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44585073                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44585073                       # Number of data accesses

---------- End Simulation Statistics   ----------
