#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sun Jul  5 17:42:01 2020
# Process ID: 7251
# Current directory: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx
# Command line: xsim -source {xsim.dir/top_tb_sim/xsim_script.tcl}
# Log file: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/xsim.log
# Journal file: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/top_tb_sim/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/diegoaranda/Xilinx/Vivado/2019.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8576.527 ; gain = 135.020 ; free physical = 833 ; free virtual = 5576
# xsim {top_tb_sim} -autoloadwcfg
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/top_tb_sim.wcfg
WARNING: Simulation object /top_tb/dut/memory_index was not found in the design.
WARNING: Simulation object /top_tb/dut/memory_data_out was not found in the design.
WARNING: Simulation object /top_tb/dut/memory_type_out was not found in the design.
save_wave_config {/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/top_tb_sim.wcfg}
run 3 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 8630.629 ; gain = 2.000 ; free physical = 627 ; free virtual = 5372
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:50 ; elapsed = 00:00:08 . Memory (MB): peak = 8753.906 ; gain = 0.000 ; free physical = 693 ; free virtual = 5437
exit
INFO: [Common 17-206] Exiting xsim at Sun Jul  5 17:46:49 2020...
