{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689489980477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689489980477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 16 13:46:20 2023 " "Processing started: Sun Jul 16 13:46:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689489980477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689489980477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689489980477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689490052047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689490052047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069334 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689490069334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_avalon_st_adapter_002 " "Found entity 1: soc_system_mm_interconnect_2_avalon_st_adapter_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_002.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_2_avalon_st_adapter_002_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069552 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490069584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490069584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069584 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490069584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490069584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069599 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux_005 " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_005.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux_005 " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux_005.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069990 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490069990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490069990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_012.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490069990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_012.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_012_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_012_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070005 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_012 " "Found entity 2: soc_system_mm_interconnect_2_router_012" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_008.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_008.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_008_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_008_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070005 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_008 " "Found entity 2: soc_system_mm_interconnect_2_router_008" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070021 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_005 " "Found entity 2: soc_system_mm_interconnect_2_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070037 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_003 " "Found entity 2: soc_system_mm_interconnect_2_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070068 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_002 " "Found entity 2: soc_system_mm_interconnect_2_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070099 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070130 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070287 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070287 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070287 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070287 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070380 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070412 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070552 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070568 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sha3_256_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sha3_256_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sha3_256_0 " "Found entity 1: soc_system_sha3_256_0" {  } { { "soc_system/synthesis/submodules/soc_system_sha3_256_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sha3_256_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file soc_system/synthesis/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "soc_system/synthesis/submodules/dspba_library_ver.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070646 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "soc_system/synthesis/submodules/dspba_library_ver.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070646 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "soc_system/synthesis/submodules/dspba_library_ver.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070646 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "soc_system/synthesis/submodules/dspba_library_ver.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (soc_system) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/acl_ecc_pkg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "soc_system/synthesis/submodules/acl_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "soc_system/synthesis/submodules/acl_altera_syncram_wrapped.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "soc_system/synthesis/submodules/acl_scfifo_wrapped.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "soc_system/synthesis/submodules/acl_ecc_decoder.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070693 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "soc_system/synthesis/submodules/acl_ecc_decoder.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "soc_system/synthesis/submodules/acl_ecc_encoder.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070693 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "soc_system/synthesis/submodules/acl_ecc_encoder.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "soc_system/synthesis/submodules/acl_ll_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "soc_system/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "soc_system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "soc_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "soc_system/synthesis/submodules/acl_staging_reg.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070740 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1689490070740 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1689490070740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "soc_system/synthesis/submodules/acl_latency_one_ram_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "soc_system/synthesis/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "soc_system/synthesis/submodules/hld_fifo_zero_width.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "soc_system/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070802 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "soc_system/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "soc_system/synthesis/submodules/acl_low_latency_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "soc_system/synthesis/submodules/acl_zero_latency_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "soc_system/synthesis/submodules/acl_fanout_pipeline.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/acl_std_synchronizer_nocut.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "soc_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070865 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070865 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "soc_system/synthesis/submodules/acl_mlab_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file soc_system/synthesis/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "soc_system/synthesis/submodules/acl_pop.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490070896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "soc_system/synthesis/submodules/acl_pop.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070896 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1689490070896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "soc_system/synthesis/submodules/acl_push.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "soc_system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "soc_system/synthesis/submodules/acl_pipeline.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "soc_system/synthesis/submodules/acl_dspba_buffer.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (soc_system) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "soc_system/synthesis/submodules/hld_iord.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "soc_system/synthesis/submodules/hld_iord_stall_latency.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "soc_system/synthesis/submodules/hld_iord_stall_valid.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "soc_system/synthesis/submodules/acl_shift_register_no_reset.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490070990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490070990 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1689490070990 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1689490070990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "soc_system/synthesis/submodules/lsu_permute_address.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "soc_system/synthesis/submodules/lsu_pipelined.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071021 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "soc_system/synthesis/submodules/lsu_pipelined.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "soc_system/synthesis/submodules/lsu_enabled.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071021 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "soc_system/synthesis/submodules/lsu_enabled.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "soc_system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490071037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file soc_system/synthesis/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "soc_system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071037 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "soc_system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071037 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "soc_system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071037 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "soc_system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "soc_system/synthesis/submodules/lsu_simple.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071052 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "soc_system/synthesis/submodules/lsu_simple.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071052 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/lsu_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689490071052 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/lsu_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689490071052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "soc_system/synthesis/submodules/lsu_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071068 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "soc_system/synthesis/submodules/lsu_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "soc_system/synthesis/submodules/lsu_burst_host.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490071084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490071084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490071084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490071084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071099 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071099 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071099 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071099 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071099 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071099 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "soc_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "soc_system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071115 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "soc_system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "soc_system/synthesis/submodules/lsu_read_cache.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "soc_system/synthesis/submodules/lsu_atomic.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "soc_system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "soc_system/synthesis/submodules/lsu_wide_wrapper.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "soc_system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071162 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "soc_system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071162 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "soc_system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071177 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071177 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071177 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071177 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071177 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "soc_system/synthesis/submodules/acl_toggle_detect.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "soc_system/synthesis/submodules/acl_debug_mem.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "soc_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "soc_system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "soc_system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "soc_system/synthesis/submodules/hld_global_load_store.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "soc_system/synthesis/submodules/hld_lsu.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "soc_system/synthesis/submodules/hld_lsu_burst_coalescer.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "soc_system/synthesis/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "soc_system/synthesis/submodules/hld_lsu_data_aligner.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "soc_system/synthesis/submodules/hld_lsu_read_cache.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071287 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "soc_system/synthesis/submodules/hld_lsu_read_cache.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "soc_system/synthesis/submodules/hld_lsu_read_data_alignment.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "soc_system/synthesis/submodules/hld_lsu_unaligned_controller.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "soc_system/synthesis/submodules/hld_lsu_word_coalescer.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "soc_system/synthesis/submodules/hld_lsu_write_data_alignment.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490071318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "soc_system/synthesis/submodules/hld_lsu_write_data_alignment.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "soc_system/synthesis/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "soc_system/synthesis/submodules/acl_full_detector.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_decr " "Found entity 1: acl_tessellated_incr_decr_decr" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071349 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "soc_system/synthesis/submodules/acl_ffwdsrc.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "soc_system/synthesis/submodules/acl_ffwddst.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "soc_system/synthesis/submodules/hld_iowr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "soc_system/synthesis/submodules/hld_iowr_stall_latency.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "soc_system/synthesis/submodules/hld_sim_latency_tracker.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "soc_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "soc_system/synthesis/submodules/acl_reset_wire.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_function_wrapper " "Found entity 1: sha3_256_function_wrapper" {  } { { "soc_system/synthesis/submodules/sha3_256_function_wrapper.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_function " "Found entity 1: sha3_256_function" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b2_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b2_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B2_sr_0 " "Found entity 1: sha3_256_bb_B2_sr_0" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B2_sr_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B2_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b3_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b3_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B3_sr_1 " "Found entity 1: sha3_256_bb_B3_sr_1" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B3_sr_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B3_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b4_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b4_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B4_sr_0 " "Found entity 1: sha3_256_bb_B4_sr_0" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_sr_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b5_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b5_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B5_sr_1 " "Found entity 1: sha3_256_bb_B5_sr_1" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B5_sr_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B5_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B0_runOnce " "Found entity 1: sha3_256_bb_B0_runOnce" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B0_runOnce_stall_region " "Found entity 1: sha3_256_bb_B0_runOnce_stall_region" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B0_runOnce_merge_reg " "Found entity 1: sha3_256_B0_runOnce_merge_reg" {  } { { "soc_system/synthesis/submodules/sha3_256_B0_runOnce_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B0_runOnce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B0_runOnce_branch " "Found entity 1: sha3_256_B0_runOnce_branch" {  } { { "soc_system/synthesis/submodules/sha3_256_B0_runOnce_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B0_runOnce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B0_runOnce_merge " "Found entity 1: sha3_256_B0_runOnce_merge" {  } { { "soc_system/synthesis/submodules/sha3_256_B0_runOnce_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B0_runOnce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B1_start " "Found entity 1: sha3_256_bb_B1_start" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B1_start.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B1_start_stall_region " "Found entity 1: sha3_256_bb_B1_start_stall_region" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560 " "Found entity 1: sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560 " "Found entity 1: sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560 " "Found entity 1: sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pipeline_keep_going106_0 " "Found entity 1: sha3_256_i_llvm_fpga_pipeline_keep_going106_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond107_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond107_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i1_notexitcond107_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i1_notexitcond107_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond107_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond107_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564 " "Found entity 1: sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo " "Found entity 1: sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w00003_2561_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w00003_2561_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w00003_2561_full_detector " "Found entity 1: sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w00003_2561_full_detector" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w00003_2561_full_detector.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w00003_2561_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560 " "Found entity 1: sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memdep_2_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memdep_2_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_mem_memdep_2_0 " "Found entity 1: sha3_256_i_llvm_fpga_mem_memdep_2_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memdep_2_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memdep_2_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490071990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490071990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg " "Found entity 1: sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B1_start_merge_reg " "Found entity 1: sha3_256_B1_start_merge_reg" {  } { { "soc_system/synthesis/submodules/sha3_256_B1_start_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B1_start_branch " "Found entity 1: sha3_256_B1_start_branch" {  } { { "soc_system/synthesis/submodules/sha3_256_B1_start_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B1_start_merge " "Found entity 1: sha3_256_B1_start_merge" {  } { { "soc_system/synthesis/submodules/sha3_256_B1_start_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B2 " "Found entity 1: sha3_256_bb_B2" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B2.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B2_stall_region " "Found entity 1: sha3_256_bb_B2_stall_region" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B2_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B2_branch " "Found entity 1: sha3_256_B2_branch" {  } { { "soc_system/synthesis/submodules/sha3_256_B2_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B2_merge " "Found entity 1: sha3_256_B2_merge" {  } { { "soc_system/synthesis/submodules/sha3_256_B2_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B3 " "Found entity 1: sha3_256_bb_B3" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B3.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B3_stall_region " "Found entity 1: sha3_256_bb_B3_stall_region" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B3_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561 " "Found entity 1: sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000_sha3_2561_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000_sha3_2561_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000_sha3_2561_data_fifo " "Found entity 1: sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000_sha3_2561_data_fifo" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000_sha3_2561_data_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000_sha3_2561_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00003_2561_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00003_2561_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00003_2561_full_detector " "Found entity 1: sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00003_2561_full_detector" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00003_2561_full_detector.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00003_2561_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560 " "Found entity 1: sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_10_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_10_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_10_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_10_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_10_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_10_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_11_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_11_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_11_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_11_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_11_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_11_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_12_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_12_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_12_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_12_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_12_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_12_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_13_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_13_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_13_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_13_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_13_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_13_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_14_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_14_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_14_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_14_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_14_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_14_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_15_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_15_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_15_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_15_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_15_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_15_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_16_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_16_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_16_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_16_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_16_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_16_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_17_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_17_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_17_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_17_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_17_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_17_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_18_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_18_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_18_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_18_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_18_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_18_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_19_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_19_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_19_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_19_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_19_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_19_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_20_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_20_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_20_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_20_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_20_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_20_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_21_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_21_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_21_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_21_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_21_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_21_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_22_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_22_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_22_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_22_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_22_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_22_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_23_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_23_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_23_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_23_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_23_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_23_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_24_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_24_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_24_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_24_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_24_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_24_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_25_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_25_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_25_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_25_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_25_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_25_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_26_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_26_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_26_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_26_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_26_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_26_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_27_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_27_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_27_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_27_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_27_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_27_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_28_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_28_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_28_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_28_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_28_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_28_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_29_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_29_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_29_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_29_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_29_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_29_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_30_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_30_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_30_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_30_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_30_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_30_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_31_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_31_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_31_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_31_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_31_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_31_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_32_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_32_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_32_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_32_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_32_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_32_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_33_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_33_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_33_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_33_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_33_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_33_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_34_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_34_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_34_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_34_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_34_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_34_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_35_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_35_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_35_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_35_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_35_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_35_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490072990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490072990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_36_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_36_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_36_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_36_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_36_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_36_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_37_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_37_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_37_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_37_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_37_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_37_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_4_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_4_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_4_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_4_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_4_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_4_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_5_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_5_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_5_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_5_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_5_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_5_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_6_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_6_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_6_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_6_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_6_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_6_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_7_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_7_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_7_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_7_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_7_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_7_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_8_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_8_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_8_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_8_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_8_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_8_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_9_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_9_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_9_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_9_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_9_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_9_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pipeline_keep_going60_0 " "Found entity 1: sha3_256_i_llvm_fpga_pipeline_keep_going60_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_0_0_pop42_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_0_0_pop42_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_0_0_pop42_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_0_0_pop42_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_0_0_pop42_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_0_0_pop42_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_11_0_pop38_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_11_0_pop38_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_11_0_pop38_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_11_0_pop38_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_11_0_pop38_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_11_0_pop38_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_13_0_pop37_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_13_0_pop37_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_13_0_pop37_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_13_0_pop37_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_13_0_pop37_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_13_0_pop37_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_15_0_pop36_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_15_0_pop36_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_15_0_pop36_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_15_0_pop36_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_15_0_pop36_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_15_0_pop36_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_17_0_pop35_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_17_0_pop35_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_17_0_pop35_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_17_0_pop35_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_17_0_pop35_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_17_0_pop35_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_19_0_pop34_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_19_0_pop34_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_19_0_pop34_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_19_0_pop34_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_19_0_pop34_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_19_0_pop34_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_21_0_pop33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_21_0_pop33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_21_0_pop33_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_21_0_pop33_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_21_0_pop33_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_21_0_pop33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_23_0_pop32_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_23_0_pop32_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_23_0_pop32_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_23_0_pop32_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_23_0_pop32_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_23_0_pop32_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_25_0_pop31_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_25_0_pop31_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_25_0_pop31_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_25_0_pop31_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_25_0_pop31_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_25_0_pop31_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_27_0_pop30_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_27_0_pop30_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_27_0_pop30_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_27_0_pop30_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_27_0_pop30_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_27_0_pop30_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_29_0_pop29_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_29_0_pop29_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_29_0_pop29_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_29_0_pop29_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_29_0_pop29_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_29_0_pop29_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_31_0_pop28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_31_0_pop28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_31_0_pop28_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_31_0_pop28_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_31_0_pop28_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_31_0_pop28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_33_0_pop27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_33_0_pop27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_33_0_pop27_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_33_0_pop27_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_33_0_pop27_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_33_0_pop27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_35_0_pop26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_35_0_pop26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_35_0_pop26_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_35_0_pop26_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_35_0_pop26_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_35_0_pop26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_37_0_pop25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_37_0_pop25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_37_0_pop25_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_37_0_pop25_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_37_0_pop25_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_37_0_pop25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_39_0_pop24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_39_0_pop24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_39_0_pop24_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_39_0_pop24_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_39_0_pop24_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_39_0_pop24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_41_0_pop23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_41_0_pop23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_41_0_pop23_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_41_0_pop23_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_41_0_pop23_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_41_0_pop23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_43_0_pop22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_43_0_pop22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_43_0_pop22_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_43_0_pop22_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_43_0_pop22_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_43_0_pop22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_45_0_pop21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_45_0_pop21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_45_0_pop21_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_45_0_pop21_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_45_0_pop21_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_45_0_pop21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_47_0_pop20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_47_0_pop20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_47_0_pop20_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_47_0_pop20_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_47_0_pop20_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_47_0_pop20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_49_0_pop19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_49_0_pop19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_49_0_pop19_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_49_0_pop19_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_49_0_pop19_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_49_0_pop19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_51_0_pop18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_51_0_pop18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_51_0_pop18_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_51_0_pop18_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_51_0_pop18_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_51_0_pop18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_53_0_pop17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_53_0_pop17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_53_0_pop17_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_53_0_pop17_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_53_0_pop17_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_53_0_pop17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_55_0_pop16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_55_0_pop16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_55_0_pop16_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_55_0_pop16_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_55_0_pop16_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_55_0_pop16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490073990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490073990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_57_0_pop15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_57_0_pop15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_57_0_pop15_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_57_0_pop15_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_57_0_pop15_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_57_0_pop15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_59_0_pop14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_59_0_pop14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_59_0_pop14_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_59_0_pop14_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_59_0_pop14_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_59_0_pop14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_5_0_pop41_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_5_0_pop41_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_5_0_pop41_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_5_0_pop41_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_5_0_pop41_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_5_0_pop41_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_61_0_pop13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_61_0_pop13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_61_0_pop13_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_61_0_pop13_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_61_0_pop13_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_61_0_pop13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_63_0_pop12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_63_0_pop12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_63_0_pop12_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_63_0_pop12_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_63_0_pop12_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_63_0_pop12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_65_0_pop11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_65_0_pop11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_65_0_pop11_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_65_0_pop11_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_65_0_pop11_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_65_0_pop11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_67_0_pop10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_67_0_pop10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_67_0_pop10_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_67_0_pop10_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_67_0_pop10_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_67_0_pop10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_69_0_pop9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_69_0_pop9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_69_0_pop9_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_69_0_pop9_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_69_0_pop9_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_69_0_pop9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_7_0_pop40_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_7_0_pop40_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_7_0_pop40_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_7_0_pop40_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_7_0_pop40_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_7_0_pop40_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_9_0_pop39_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_9_0_pop39_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_a_sroa_9_0_pop39_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_a_sroa_9_0_pop39_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_9_0_pop39_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_a_sroa_9_0_pop39_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_cleanups63_pop45_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_cleanups63_pop45_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i4_cleanups63_pop45_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i4_cleanups63_pop45_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_cleanups63_pop45_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_cleanups63_pop45_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_initerations58_pop44_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_initerations58_pop44_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i4_initerations58_pop44_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i4_initerations58_pop44_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_initerations58_pop44_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_initerations58_pop44_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i8_j_076_pop43_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i8_j_076_pop43_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i8_j_076_pop43_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i8_j_076_pop43_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i8_j_076_pop43_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i8_j_076_pop43_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_lastiniteration62_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_lastiniteration62_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i1_lastiniteration62_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i1_lastiniteration62_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_lastiniteration62_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_lastiniteration62_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond70_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond70_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i1_notexitcond70_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i1_notexitcond70_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond70_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond70_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_0_0_push42_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_0_0_push42_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_0_0_push42_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_0_0_push42_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_0_0_push42_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_0_0_push42_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_11_0_push38_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_11_0_push38_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_11_0_push38_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_11_0_push38_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_11_0_push38_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_11_0_push38_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_13_0_push37_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_13_0_push37_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_13_0_push37_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_13_0_push37_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_13_0_push37_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_13_0_push37_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_15_0_push36_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_15_0_push36_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_15_0_push36_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_15_0_push36_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_15_0_push36_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_15_0_push36_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_17_0_push35_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_17_0_push35_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_17_0_push35_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_17_0_push35_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_17_0_push35_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_17_0_push35_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_19_0_push34_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_19_0_push34_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_19_0_push34_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_19_0_push34_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_19_0_push34_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_19_0_push34_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_21_0_push33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_21_0_push33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_21_0_push33_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_21_0_push33_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_21_0_push33_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_21_0_push33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_23_0_push32_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_23_0_push32_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_23_0_push32_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_23_0_push32_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_23_0_push32_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_23_0_push32_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_25_0_push31_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_25_0_push31_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_25_0_push31_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_25_0_push31_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_25_0_push31_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_25_0_push31_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_27_0_push30_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_27_0_push30_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_27_0_push30_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_27_0_push30_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_27_0_push30_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_27_0_push30_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_29_0_push29_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_29_0_push29_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_29_0_push29_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_29_0_push29_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_29_0_push29_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_29_0_push29_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_31_0_push28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_31_0_push28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_31_0_push28_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_31_0_push28_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_31_0_push28_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_31_0_push28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_33_0_push27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_33_0_push27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_33_0_push27_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_33_0_push27_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_33_0_push27_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_33_0_push27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_35_0_push26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_35_0_push26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_35_0_push26_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_35_0_push26_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_35_0_push26_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_35_0_push26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_37_0_push25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_37_0_push25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_37_0_push25_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_37_0_push25_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_37_0_push25_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_37_0_push25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_39_0_push24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_39_0_push24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_39_0_push24_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_39_0_push24_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_39_0_push24_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_39_0_push24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_41_0_push23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_41_0_push23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_41_0_push23_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_41_0_push23_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_41_0_push23_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_41_0_push23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_43_0_push22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_43_0_push22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_43_0_push22_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_43_0_push22_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_43_0_push22_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_43_0_push22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_45_0_push21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_45_0_push21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_45_0_push21_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_45_0_push21_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_45_0_push21_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_45_0_push21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_47_0_push20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_47_0_push20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_47_0_push20_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_47_0_push20_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_47_0_push20_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_47_0_push20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_49_0_push19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_49_0_push19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_49_0_push19_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_49_0_push19_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_49_0_push19_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_49_0_push19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_51_0_push18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_51_0_push18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_51_0_push18_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_51_0_push18_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_51_0_push18_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_51_0_push18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_53_0_push17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_53_0_push17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_53_0_push17_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_53_0_push17_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_53_0_push17_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_53_0_push17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_55_0_push16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_55_0_push16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_55_0_push16_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_55_0_push16_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_55_0_push16_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_55_0_push16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_57_0_push15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_57_0_push15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_57_0_push15_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_57_0_push15_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_57_0_push15_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_57_0_push15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_59_0_push14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_59_0_push14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_59_0_push14_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_59_0_push14_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_59_0_push14_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_59_0_push14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_5_0_push41_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_5_0_push41_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_5_0_push41_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_5_0_push41_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_5_0_push41_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_5_0_push41_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_61_0_push13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_61_0_push13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_61_0_push13_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_61_0_push13_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_61_0_push13_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_61_0_push13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_63_0_push12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_63_0_push12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_63_0_push12_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_63_0_push12_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_63_0_push12_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_63_0_push12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_65_0_push11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_65_0_push11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_65_0_push11_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_65_0_push11_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_65_0_push11_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_65_0_push11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_67_0_push10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_67_0_push10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_67_0_push10_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_67_0_push10_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_67_0_push10_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_67_0_push10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_69_0_push9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_69_0_push9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_69_0_push9_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_69_0_push9_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_69_0_push9_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_69_0_push9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_7_0_push40_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_7_0_push40_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_7_0_push40_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_7_0_push40_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_7_0_push40_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_7_0_push40_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_9_0_push39_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_9_0_push39_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_a_sroa_9_0_push39_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_a_sroa_9_0_push39_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_9_0_push39_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_a_sroa_9_0_push39_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_cleanups63_push45_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_cleanups63_push45_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i4_cleanups63_push45_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i4_cleanups63_push45_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_cleanups63_push45_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_cleanups63_push45_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_initerations58_push44_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_initerations58_push44_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i4_initerations58_push44_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i4_initerations58_push44_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_initerations58_push44_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_initerations58_push44_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490074990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490074990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv_push8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv_push8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv_push8_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv_push8_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv_push8_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv_push8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i8_j_076_push43_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i8_j_076_push43_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i8_j_076_push43_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i8_j_076_push43_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i8_j_076_push43_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i8_j_076_push43_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b3_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b3_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B3_merge_reg " "Found entity 1: sha3_256_B3_merge_reg" {  } { { "soc_system/synthesis/submodules/sha3_256_B3_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B3_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B3_branch " "Found entity 1: sha3_256_B3_branch" {  } { { "soc_system/synthesis/submodules/sha3_256_B3_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B3_merge " "Found entity 1: sha3_256_B3_merge" {  } { { "soc_system/synthesis/submodules/sha3_256_B3_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b4.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B4 " "Found entity 1: sha3_256_bb_B4" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b4_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b4_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B4_stall_region " "Found entity 1: sha3_256_bb_B4_stall_region" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560 " "Found entity 1: sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4146_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4146_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4146_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4146_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4146_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4146_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4347_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4347_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4347_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4347_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4347_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4347_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor16_i40_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor16_i40_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_xor16_i40_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_xor16_i40_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor16_i40_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor16_i40_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor22_i41_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor22_i41_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_xor22_i41_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_xor22_i41_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor22_i41_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor22_i41_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor28_i42_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor28_i42_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_xor28_i42_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_xor28_i42_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor28_i42_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor28_i42_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor34_i2743_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor34_i2743_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_xor34_i2743_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_xor34_i2743_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor34_i2743_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor34_i2743_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor39_i44_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor39_i44_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_xor39_i44_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_xor39_i44_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor39_i44_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor39_i44_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor44_i45_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor44_i45_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_xor44_i45_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_xor44_i45_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor44_i45_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_xor44_i45_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_throttle_push_17_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_throttle_push_17_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_token_i1_throttle_push_17_reg " "Found entity 1: sha3_256_i_llvm_fpga_push_token_i1_throttle_push_17_reg" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_throttle_push_17_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_throttle_push_17_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b4_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b4_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B4_branch " "Found entity 1: sha3_256_B4_branch" {  } { { "soc_system/synthesis/submodules/sha3_256_B4_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B4_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b4_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b4_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B4_merge " "Found entity 1: sha3_256_B4_merge" {  } { { "soc_system/synthesis/submodules/sha3_256_B4_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B4_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b5.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B5 " "Found entity 1: sha3_256_bb_B5" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B5.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B5.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_bb_b5_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_bb_b5_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_bb_B5_stall_region " "Found entity 1: sha3_256_bb_B5_stall_region" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B5_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B5_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561 " "Found entity 1: sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0001_sha3_2561_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0001_sha3_2561_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0001_sha3_2561_data_fifo " "Found entity 1: sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0001_sha3_2561_data_fifo" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0001_sha3_2561_data_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0001_sha3_2561_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00013_2561_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00013_2561_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00013_2561_full_detector " "Found entity 1: sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00013_2561_full_detector" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00013_2561_full_detector.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00013_2561_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560 " "Found entity 1: sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select1169_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select1169_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select1169_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select1169_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select1169_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select1169_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11710_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11710_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11710_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11710_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11710_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11710_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11811_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11811_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11811_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11811_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11811_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11811_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11912_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11912_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11912_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11912_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11912_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11912_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12013_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12013_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12013_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12013_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12013_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12013_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12114_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12114_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12114_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12114_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12114_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12114_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12215_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12215_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12215_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12215_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12215_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12215_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12316_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12316_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12316_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12316_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12316_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12316_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12417_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12417_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12417_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12417_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12417_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12417_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12518_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12518_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12518_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12518_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12518_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12518_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12619_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12619_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12619_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12619_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12619_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12619_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12720_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12720_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12720_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12720_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12720_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12720_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12821_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12821_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12821_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12821_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12821_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12821_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12922_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12922_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12922_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12922_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12922_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12922_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490075989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490075989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13023_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13023_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13023_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13023_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13023_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13023_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13124_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13124_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13124_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13124_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13124_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13124_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13225_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13225_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13225_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13225_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13225_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13225_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13326_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13326_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13326_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13326_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13326_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13326_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13427_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13427_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13427_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13427_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13427_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13427_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13528_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13528_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13528_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13528_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13528_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13528_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13629_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13629_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13629_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13629_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13629_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13629_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13730_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13730_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13730_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13730_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13730_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13730_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13831_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13831_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13831_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13831_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13831_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13831_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13932_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13932_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13932_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13932_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13932_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13932_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14033_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14033_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14033_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14033_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14033_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14033_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14134_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14134_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14134_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14134_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14134_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14134_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14235_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14235_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14235_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14235_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14235_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14235_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14336_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14336_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14336_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14336_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14336_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14336_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14437_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14437_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14437_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14437_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14437_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14437_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14538_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14538_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14538_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14538_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14538_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14538_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14639_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14639_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14639_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14639_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14639_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14639_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select8_0 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select8_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select8_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_40_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_40_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_40_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_40_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_40_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_40_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_41_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_41_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_41_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_41_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_41_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_41_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_44_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_44_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_44_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_44_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_44_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_44_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_45_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_45_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_45_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_45_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_45_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_45_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_46_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_46_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_46_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_46_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_46_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_46_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_47_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_47_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_47_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_47_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_47_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_47_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_48_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_48_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_48_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_48_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_48_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_48_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_49_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_49_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_49_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_49_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_49_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_49_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_50_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_50_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_50_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_50_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_50_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_50_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_51_sha3_2560.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_51_sha3_2560.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_51_sha3_2560 " "Found entity 1: sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_51_sha3_2560" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_51_sha3_2560.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_51_sha3_2560.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: sha3_256_i_llvm_fpga_pipeline_keep_going_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_pop96_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_pop96_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_pop96_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_pop96_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_pop96_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_pop96_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor100_i112_pop60_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor100_i112_pop60_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor100_i112_pop60_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor100_i112_pop60_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor100_i112_pop60_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor100_i112_pop60_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor104_i33117_pop55_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor104_i33117_pop55_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor104_i33117_pop55_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor104_i33117_pop55_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor104_i33117_pop55_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor104_i33117_pop55_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor108_i122_pop50_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor108_i122_pop50_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor108_i122_pop50_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor108_i122_pop50_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor108_i122_pop50_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor108_i122_pop50_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor117_i78_pop94_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor117_i78_pop94_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor117_i78_pop94_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor117_i78_pop94_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor117_i78_pop94_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor117_i78_pop94_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor122_i83_pop89_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor122_i83_pop89_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor122_i83_pop89_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor122_i83_pop89_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor122_i83_pop89_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor122_i83_pop89_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor128_i88_pop84_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor128_i88_pop84_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor128_i88_pop84_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor128_i88_pop84_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor128_i88_pop84_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor128_i88_pop84_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor134_i93_pop79_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor134_i93_pop79_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor134_i93_pop79_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor134_i93_pop79_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor134_i93_pop79_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor134_i93_pop79_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor140_i98_pop74_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor140_i98_pop74_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor140_i98_pop74_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor140_i98_pop74_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor140_i98_pop74_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor140_i98_pop74_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490076989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490076989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor146_i103_pop69_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor146_i103_pop69_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor146_i103_pop69_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor146_i103_pop69_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor146_i103_pop69_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor146_i103_pop69_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor151_i108_pop64_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor151_i108_pop64_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor151_i108_pop64_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor151_i108_pop64_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor151_i108_pop64_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor151_i108_pop64_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor156_i113_pop59_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor156_i113_pop59_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor156_i113_pop59_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor156_i113_pop59_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor156_i113_pop59_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor156_i113_pop59_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor160_i118_pop54_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor160_i118_pop54_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor160_i118_pop54_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor160_i118_pop54_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor160_i118_pop54_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor160_i118_pop54_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor164_i123_pop49_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor164_i123_pop49_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor164_i123_pop49_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor164_i123_pop49_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor164_i123_pop49_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor164_i123_pop49_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor16_i86_pop86_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor16_i86_pop86_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor16_i86_pop86_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor16_i86_pop86_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor16_i86_pop86_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor16_i86_pop86_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor173_i79_pop93_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor173_i79_pop93_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor173_i79_pop93_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor173_i79_pop93_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor173_i79_pop93_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor173_i79_pop93_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor178_i84_pop88_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor178_i84_pop88_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor178_i84_pop88_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor178_i84_pop88_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor178_i84_pop88_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor178_i84_pop88_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor184_i89_pop83_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor184_i89_pop83_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor184_i89_pop83_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor184_i89_pop83_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor184_i89_pop83_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor184_i89_pop83_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor190_i94_pop78_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor190_i94_pop78_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor190_i94_pop78_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor190_i94_pop78_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor190_i94_pop78_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor190_i94_pop78_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor196_i99_pop73_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor196_i99_pop73_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor196_i99_pop73_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor196_i99_pop73_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor196_i99_pop73_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor196_i99_pop73_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor202_i104_pop68_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor202_i104_pop68_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor202_i104_pop68_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor202_i104_pop68_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor202_i104_pop68_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor202_i104_pop68_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor207_i37109_pop63_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor207_i37109_pop63_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor207_i37109_pop63_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor207_i37109_pop63_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor207_i37109_pop63_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor207_i37109_pop63_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor212_i114_pop58_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor212_i114_pop58_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor212_i114_pop58_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor212_i114_pop58_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor212_i114_pop58_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor212_i114_pop58_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor216_i38119_pop53_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor216_i38119_pop53_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor216_i38119_pop53_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor216_i38119_pop53_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor216_i38119_pop53_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor216_i38119_pop53_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor220_i124_pop48_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor220_i124_pop48_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor220_i124_pop48_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor220_i124_pop48_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor220_i124_pop48_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor220_i124_pop48_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor229_i80_pop92_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor229_i80_pop92_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor229_i80_pop92_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor229_i80_pop92_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor229_i80_pop92_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor229_i80_pop92_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor22_i91_pop81_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor22_i91_pop81_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor22_i91_pop81_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor22_i91_pop81_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor22_i91_pop81_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor22_i91_pop81_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor234_i3985_pop87_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor234_i3985_pop87_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor234_i3985_pop87_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor234_i3985_pop87_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor234_i3985_pop87_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor234_i3985_pop87_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor240_i4090_pop82_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor240_i4090_pop82_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor240_i4090_pop82_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor240_i4090_pop82_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor240_i4090_pop82_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor240_i4090_pop82_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor246_i4195_pop77_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor246_i4195_pop77_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor246_i4195_pop77_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor246_i4195_pop77_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor246_i4195_pop77_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor246_i4195_pop77_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor252_i42100_pop72_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor252_i42100_pop72_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor252_i42100_pop72_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor252_i42100_pop72_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor252_i42100_pop72_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor252_i42100_pop72_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor258_i43105_pop67_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor258_i43105_pop67_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor258_i43105_pop67_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor258_i43105_pop67_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor258_i43105_pop67_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor258_i43105_pop67_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor263_i110_pop62_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor263_i110_pop62_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor263_i110_pop62_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor263_i110_pop62_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor263_i110_pop62_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor263_i110_pop62_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor268_i115_pop57_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor268_i115_pop57_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor268_i115_pop57_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor268_i115_pop57_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor268_i115_pop57_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor268_i115_pop57_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor272_i120_pop52_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor272_i120_pop52_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor272_i120_pop52_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor272_i120_pop52_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor272_i120_pop52_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor272_i120_pop52_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor276_i44125_pop47_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor276_i44125_pop47_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor276_i44125_pop47_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor276_i44125_pop47_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor276_i44125_pop47_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor276_i44125_pop47_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor28_i96_pop76_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor28_i96_pop76_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor28_i96_pop76_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor28_i96_pop76_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor28_i96_pop76_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor28_i96_pop76_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor34_i27101_pop71_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor34_i27101_pop71_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor34_i27101_pop71_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor34_i27101_pop71_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor34_i27101_pop71_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor34_i27101_pop71_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor39_i106_pop66_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor39_i106_pop66_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor39_i106_pop66_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor39_i106_pop66_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor39_i106_pop66_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor39_i106_pop66_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor44_i111_pop61_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor44_i111_pop61_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor44_i111_pop61_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor44_i111_pop61_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor44_i111_pop61_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor44_i111_pop61_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor48_i28116_pop56_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor48_i28116_pop56_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor48_i28116_pop56_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor48_i28116_pop56_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor48_i28116_pop56_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor48_i28116_pop56_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor52_i121_pop51_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor52_i121_pop51_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor52_i121_pop51_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor52_i121_pop51_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor52_i121_pop51_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor52_i121_pop51_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor61_i77_pop95_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor61_i77_pop95_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor61_i77_pop95_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor61_i77_pop95_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor61_i77_pop95_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor61_i77_pop95_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor66_i82_pop90_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor66_i82_pop90_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor66_i82_pop90_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor66_i82_pop90_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor66_i82_pop90_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor66_i82_pop90_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor72_i87_pop85_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor72_i87_pop85_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor72_i87_pop85_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor72_i87_pop85_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor72_i87_pop85_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor72_i87_pop85_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor78_i92_pop80_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor78_i92_pop80_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor78_i92_pop80_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor78_i92_pop80_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor78_i92_pop80_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor78_i92_pop80_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor84_i97_pop75_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor84_i97_pop75_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor84_i97_pop75_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor84_i97_pop75_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor84_i97_pop75_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor84_i97_pop75_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor90_i32102_pop70_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor90_i32102_pop70_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor90_i32102_pop70_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor90_i32102_pop70_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor90_i32102_pop70_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor90_i32102_pop70_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor95_i107_pop65_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor95_i107_pop65_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor95_i107_pop65_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor95_i107_pop65_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor95_i107_pop65_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor95_i107_pop65_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor_i1781_pop91_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor_i1781_pop91_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i32_xor_i1781_pop91_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i32_xor_i1781_pop91_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor_i1781_pop91_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i32_xor_i1781_pop91_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_cleanups_pop99_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_cleanups_pop99_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i4_cleanups_pop99_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i4_cleanups_pop99_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_cleanups_pop99_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_cleanups_pop99_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_initerations_pop98_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_initerations_pop98_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i4_initerations_pop98_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i4_initerations_pop98_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_initerations_pop98_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i4_initerations_pop98_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i8_round_075_pop97_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i8_round_075_pop97_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pop_i8_round_075_pop97_0 " "Found entity 1: sha3_256_i_llvm_fpga_pop_i8_round_075_pop97_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i8_round_075_pop97_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_i8_round_075_pop97_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490077989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490077989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_lastiniteration_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_lastiniteration_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i1_lastiniteration_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i1_lastiniteration_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_lastiniteration_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_lastiniteration_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_push96_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_push96_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_push96_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_push96_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_push96_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_push96_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor100_i112_push60_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor100_i112_push60_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor100_i112_push60_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor100_i112_push60_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor100_i112_push60_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor100_i112_push60_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor104_i33117_push55_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor104_i33117_push55_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor104_i33117_push55_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor104_i33117_push55_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor104_i33117_push55_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor104_i33117_push55_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor108_i122_push50_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor108_i122_push50_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor108_i122_push50_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor108_i122_push50_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor108_i122_push50_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor108_i122_push50_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor117_i78_push94_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor117_i78_push94_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor117_i78_push94_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor117_i78_push94_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor117_i78_push94_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor117_i78_push94_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor122_i83_push89_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor122_i83_push89_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor122_i83_push89_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor122_i83_push89_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor122_i83_push89_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor122_i83_push89_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor128_i88_push84_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor128_i88_push84_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor128_i88_push84_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor128_i88_push84_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor128_i88_push84_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor128_i88_push84_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor134_i93_push79_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor134_i93_push79_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor134_i93_push79_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor134_i93_push79_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor134_i93_push79_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor134_i93_push79_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor140_i98_push74_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor140_i98_push74_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor140_i98_push74_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor140_i98_push74_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor140_i98_push74_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor140_i98_push74_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor146_i103_push69_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor146_i103_push69_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor146_i103_push69_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor146_i103_push69_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor146_i103_push69_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor146_i103_push69_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor151_i108_push64_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor151_i108_push64_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor151_i108_push64_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor151_i108_push64_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor151_i108_push64_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor151_i108_push64_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor156_i113_push59_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor156_i113_push59_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor156_i113_push59_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor156_i113_push59_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor156_i113_push59_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor156_i113_push59_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor160_i118_push54_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor160_i118_push54_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor160_i118_push54_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor160_i118_push54_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor160_i118_push54_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor160_i118_push54_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor164_i123_push49_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor164_i123_push49_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor164_i123_push49_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor164_i123_push49_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor164_i123_push49_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor164_i123_push49_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor16_i86_push86_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor16_i86_push86_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor16_i86_push86_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor16_i86_push86_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor16_i86_push86_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor16_i86_push86_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor173_i79_push93_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor173_i79_push93_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor173_i79_push93_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor173_i79_push93_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor173_i79_push93_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor173_i79_push93_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor178_i84_push88_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor178_i84_push88_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor178_i84_push88_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor178_i84_push88_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor178_i84_push88_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor178_i84_push88_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor184_i89_push83_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor184_i89_push83_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor184_i89_push83_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor184_i89_push83_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor184_i89_push83_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor184_i89_push83_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor190_i94_push78_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor190_i94_push78_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor190_i94_push78_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor190_i94_push78_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor190_i94_push78_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor190_i94_push78_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor196_i99_push73_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor196_i99_push73_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor196_i99_push73_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor196_i99_push73_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor196_i99_push73_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor196_i99_push73_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor202_i104_push68_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor202_i104_push68_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor202_i104_push68_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor202_i104_push68_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor202_i104_push68_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor202_i104_push68_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor207_i37109_push63_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor207_i37109_push63_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor207_i37109_push63_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor207_i37109_push63_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor207_i37109_push63_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor207_i37109_push63_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor212_i114_push58_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor212_i114_push58_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor212_i114_push58_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor212_i114_push58_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor212_i114_push58_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor212_i114_push58_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor216_i38119_push53_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor216_i38119_push53_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor216_i38119_push53_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor216_i38119_push53_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor216_i38119_push53_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor216_i38119_push53_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor220_i124_push48_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor220_i124_push48_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor220_i124_push48_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor220_i124_push48_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor220_i124_push48_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor220_i124_push48_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor229_i80_push92_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor229_i80_push92_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor229_i80_push92_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor229_i80_push92_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor229_i80_push92_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor229_i80_push92_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor22_i91_push81_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor22_i91_push81_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor22_i91_push81_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor22_i91_push81_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor22_i91_push81_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor22_i91_push81_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor234_i3985_push87_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor234_i3985_push87_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor234_i3985_push87_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor234_i3985_push87_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor234_i3985_push87_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor234_i3985_push87_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor240_i4090_push82_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor240_i4090_push82_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor240_i4090_push82_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor240_i4090_push82_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor240_i4090_push82_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor240_i4090_push82_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor246_i4195_push77_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor246_i4195_push77_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor246_i4195_push77_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor246_i4195_push77_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor246_i4195_push77_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor246_i4195_push77_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor252_i42100_push72_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor252_i42100_push72_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor252_i42100_push72_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor252_i42100_push72_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor252_i42100_push72_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor252_i42100_push72_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor258_i43105_push67_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor258_i43105_push67_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor258_i43105_push67_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor258_i43105_push67_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor258_i43105_push67_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor258_i43105_push67_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor263_i110_push62_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor263_i110_push62_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor263_i110_push62_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor263_i110_push62_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor263_i110_push62_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor263_i110_push62_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor268_i115_push57_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor268_i115_push57_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor268_i115_push57_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor268_i115_push57_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor268_i115_push57_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor268_i115_push57_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor272_i120_push52_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor272_i120_push52_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor272_i120_push52_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor272_i120_push52_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor272_i120_push52_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor272_i120_push52_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor276_i44125_push47_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor276_i44125_push47_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor276_i44125_push47_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor276_i44125_push47_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor276_i44125_push47_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor276_i44125_push47_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor28_i96_push76_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor28_i96_push76_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor28_i96_push76_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor28_i96_push76_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor28_i96_push76_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor28_i96_push76_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor34_i27101_push71_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor34_i27101_push71_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor34_i27101_push71_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor34_i27101_push71_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor34_i27101_push71_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor34_i27101_push71_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor39_i106_push66_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor39_i106_push66_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor39_i106_push66_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor39_i106_push66_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor39_i106_push66_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor39_i106_push66_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor44_i111_push61_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor44_i111_push61_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor44_i111_push61_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor44_i111_push61_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor44_i111_push61_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor44_i111_push61_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor48_i28116_push56_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor48_i28116_push56_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor48_i28116_push56_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor48_i28116_push56_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor48_i28116_push56_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor48_i28116_push56_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490078989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490078989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor52_i121_push51_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor52_i121_push51_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor52_i121_push51_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor52_i121_push51_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor52_i121_push51_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor52_i121_push51_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor61_i77_push95_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor61_i77_push95_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor61_i77_push95_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor61_i77_push95_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor61_i77_push95_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor61_i77_push95_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor66_i82_push90_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor66_i82_push90_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor66_i82_push90_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor66_i82_push90_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor66_i82_push90_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor66_i82_push90_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor72_i87_push85_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor72_i87_push85_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor72_i87_push85_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor72_i87_push85_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor72_i87_push85_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor72_i87_push85_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor78_i92_push80_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor78_i92_push80_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor78_i92_push80_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor78_i92_push80_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor78_i92_push80_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor78_i92_push80_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor84_i97_push75_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor84_i97_push75_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor84_i97_push75_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor84_i97_push75_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor84_i97_push75_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor84_i97_push75_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor90_i32102_push70_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor90_i32102_push70_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor90_i32102_push70_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor90_i32102_push70_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor90_i32102_push70_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor90_i32102_push70_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor95_i107_push65_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor95_i107_push65_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor95_i107_push65_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor95_i107_push65_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor95_i107_push65_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor95_i107_push65_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor_i1781_push91_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor_i1781_push91_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i32_xor_i1781_push91_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i32_xor_i1781_push91_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor_i1781_push91_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i32_xor_i1781_push91_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_cleanups_push99_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_cleanups_push99_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i4_cleanups_push99_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i4_cleanups_push99_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_cleanups_push99_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_cleanups_push99_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_initerations_push98_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_initerations_push98_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i4_initerations_push98_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i4_initerations_push98_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_initerations_push98_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i4_initerations_push98_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv5_push46_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv5_push46_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv5_push46_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv5_push46_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv5_push46_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv5_push46_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i8_round_075_push97_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i8_round_075_push97_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_push_i8_round_075_push97_0 " "Found entity 1: sha3_256_i_llvm_fpga_push_i8_round_075_push97_0" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i8_round_075_push97_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i8_round_075_push97_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b5_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b5_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B5_merge_reg " "Found entity 1: sha3_256_B5_merge_reg" {  } { { "soc_system/synthesis/submodules/sha3_256_B5_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B5_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b5_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b5_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B5_branch " "Found entity 1: sha3_256_B5_branch" {  } { { "soc_system/synthesis/submodules/sha3_256_B5_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B5_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_b5_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_b5_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_B5_merge " "Found entity 1: sha3_256_B5_merge" {  } { { "soc_system/synthesis/submodules/sha3_256_B5_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_B5_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pipeline_keep_going106_1_sr " "Found entity 1: sha3_256_i_llvm_fpga_pipeline_keep_going106_1_sr" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_1_sr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pipeline_keep_going106_1_valid_fifo " "Found entity 1: sha3_256_i_llvm_fpga_pipeline_keep_going106_1_valid_fifo" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_1_valid_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pipeline_keep_going60_6_sr " "Found entity 1: sha3_256_i_llvm_fpga_pipeline_keep_going60_6_sr" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_6_sr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pipeline_keep_going60_6_valid_fifo " "Found entity 1: sha3_256_i_llvm_fpga_pipeline_keep_going60_6_valid_fifo" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_6_valid_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going60_6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pipeline_keep_going_6_sr " "Found entity 1: sha3_256_i_llvm_fpga_pipeline_keep_going_6_sr" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_6_sr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_i_llvm_fpga_pipeline_keep_going_6_valid_fifo " "Found entity 1: sha3_256_i_llvm_fpga_pipeline_keep_going_6_valid_fifo" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_loop_limiter_0 " "Found entity 1: sha3_256_loop_limiter_0" {  } { { "soc_system/synthesis/submodules/sha3_256_loop_limiter_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_loop_limiter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sha3_256_loop_limiter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_loop_limiter_1 " "Found entity 1: sha3_256_loop_limiter_1" {  } { { "soc_system/synthesis/submodules/sha3_256_loop_limiter_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_loop_limiter_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "soc_system/synthesis/submodules/acl_avm_to_ic.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_mem1x.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_mem1x.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mem1x " "Found entity 1: acl_mem1x" {  } { { "soc_system/synthesis/submodules/acl_mem1x.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mem1x.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram " "Found entity 1: hld_ram" {  } { { "soc_system/synthesis/submodules/hld_ram.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_ecc.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/hld_ram_ecc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_ecc " "Found entity 1: hld_ram_ecc" {  } { { "soc_system/synthesis/submodules/hld_ram_ecc.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_ecc.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079692 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_ram_ecc_pulse_stretch_and_sticky " "Found entity 2: hld_ram_ecc_pulse_stretch_and_sticky" {  } { { "soc_system/synthesis/submodules/hld_ram_ecc.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_ecc.sv" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_tall_depth_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_tall_depth_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_tall_depth_stitch " "Found entity 1: hld_ram_tall_depth_stitch" {  } { { "soc_system/synthesis/submodules/hld_ram_tall_depth_stitch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_tall_depth_stitch.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_remaining_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_remaining_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_remaining_width " "Found entity 1: hld_ram_remaining_width" {  } { { "soc_system/synthesis/submodules/hld_ram_remaining_width.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_remaining_width.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_bits_per_enable " "Found entity 1: hld_ram_bits_per_enable" {  } { { "soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_generic_two_way_depth_stitch " "Found entity 1: hld_ram_generic_two_way_depth_stitch" {  } { { "soc_system/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_generic_three_way_depth_stitch " "Found entity 1: hld_ram_generic_three_way_depth_stitch" {  } { { "soc_system/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_short_depth_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_short_depth_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_short_depth_stitch " "Found entity 1: hld_ram_short_depth_stitch" {  } { { "soc_system/synthesis/submodules/hld_ram_short_depth_stitch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_short_depth_stitch.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_bottom_width_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_bottom_width_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_bottom_width_stitch " "Found entity 1: hld_ram_bottom_width_stitch" {  } { { "soc_system/synthesis/submodules/hld_ram_bottom_width_stitch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_bottom_width_stitch.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_bottom_depth_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_bottom_depth_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_bottom_depth_stitch " "Found entity 1: hld_ram_bottom_depth_stitch" {  } { { "soc_system/synthesis/submodules/hld_ram_bottom_depth_stitch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_bottom_depth_stitch.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_lower.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_lower.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_lower " "Found entity 1: hld_ram_lower" {  } { { "soc_system/synthesis/submodules/hld_ram_lower.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_lower_mlab_simple_dual_port " "Found entity 1: hld_ram_lower_mlab_simple_dual_port" {  } { { "soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_lower_m20k_simple_dual_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_lower_m20k_simple_dual_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_lower_m20k_simple_dual_port " "Found entity 1: hld_ram_lower_m20k_simple_dual_port" {  } { { "soc_system/synthesis/submodules/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower_m20k_simple_dual_port.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_lower_m20k_true_dual_port " "Found entity 1: hld_ram_lower_m20k_true_dual_port" {  } { { "soc_system/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ic_local_mem_router.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ic_local_mem_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_local_mem_router " "Found entity 1: acl_ic_local_mem_router" {  } { { "soc_system/synthesis/submodules/acl_ic_local_mem_router.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_local_mem_router.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "soc_system/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689490079958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "soc_system/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "soc_system/synthesis/submodules/acl_arb_intf.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079989 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "soc_system/synthesis/submodules/acl_arb_intf.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490079989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490079989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "soc_system/synthesis/submodules/acl_ic_intf.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080067 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "soc_system/synthesis/submodules/acl_ic_intf.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080067 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "soc_system/synthesis/submodules/acl_ic_intf.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "soc_system/synthesis/submodules/acl_ic_agent_rrp.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "soc_system/synthesis/submodules/acl_ic_agent_wrp.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/sha3_256_internal.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/sha3_256_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_256_internal " "Found entity 1: sha3_256_internal" {  } { { "soc_system/synthesis/submodules/sha3_256_internal.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080177 ""} { "Info" "ISGN_ENTITY_NAME" "2 sha3_256_internal_ic_5193754691247304779 " "Found entity 2: sha3_256_internal_ic_5193754691247304779" {  } { { "soc_system/synthesis/submodules/sha3_256_internal.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_internal.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080177 ""} { "Info" "ISGN_ENTITY_NAME" "3 sha3_256_internal_ic_17058509225979073321 " "Found entity 3: sha3_256_internal_ic_17058509225979073321" {  } { { "soc_system/synthesis/submodules/sha3_256_internal.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_internal.v" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sgdma_0.v 18 18 " "Found 18 design units, including 18 entities, in source file soc_system/synthesis/submodules/soc_system_sgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_soc_system_sgdma_0 " "Found entity 1: control_status_slave_which_resides_within_soc_system_sgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_soc_system_sgdma_0 " "Found entity 3: descriptor_read_which_resides_within_soc_system_sgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_soc_system_sgdma_0 " "Found entity 4: descriptor_write_which_resides_within_soc_system_sgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_sgdma_0_chain " "Found entity 5: soc_system_sgdma_0_chain" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_sgdma_0_command_grabber " "Found entity 6: soc_system_sgdma_0_command_grabber" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_sgdma_0_m_read " "Found entity 7: soc_system_sgdma_0_m_read" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_sgdma_0_m_readfifo_m_readfifo " "Found entity 8: soc_system_sgdma_0_m_readfifo_m_readfifo" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_sgdma_0_m_readfifo " "Found entity 9: soc_system_sgdma_0_m_readfifo" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0 " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0 " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "12 byteenable_gen_which_resides_within_soc_system_sgdma_0 " "Found entity 12: byteenable_gen_which_resides_within_soc_system_sgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_sgdma_0_m_write " "Found entity 13: soc_system_sgdma_0_m_write" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_sgdma_0_command_fifo " "Found entity 14: soc_system_sgdma_0_command_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_sgdma_0_desc_address_fifo " "Found entity 15: soc_system_sgdma_0_desc_address_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_sgdma_0_status_token_fifo " "Found entity 16: soc_system_sgdma_0_status_token_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_sgdma_0_stream_fifo " "Found entity 17: soc_system_sgdma_0_stream_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_sgdma_0 " "Found entity 18: soc_system_sgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080567 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080567 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080567 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080567 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490080985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490080985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master " "Found entity 1: soc_system_f2sdram_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_p2b_adapter " "Found entity 1: soc_system_f2sdram_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_b2p_adapter " "Found entity 1: soc_system_f2sdram_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081423 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081423 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081423 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081423 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081423 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081423 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_timing_adt " "Found entity 1: soc_system_f2sdram_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081595 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081595 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_camelliacbc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_camelliacbc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_camelliaCBC_0 " "Found entity 1: soc_system_camelliaCBC_0" {  } { { "soc_system/synthesis/submodules/soc_system_camelliaCBC_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_camelliaCBC_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_function_wrapper " "Found entity 1: camelliaCBC_function_wrapper" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function_wrapper.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_function " "Found entity 1: camelliaCBC_function" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b10_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b10_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B10_sr_1 " "Found entity 1: camelliaCBC_bb_B10_sr_1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B10_sr_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B10_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b11_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b11_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B11_sr_1 " "Found entity 1: camelliaCBC_bb_B11_sr_1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B11_sr_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B11_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b12_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b12_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B12_sr_0 " "Found entity 1: camelliaCBC_bb_B12_sr_0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12_sr_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B1_start " "Found entity 1: camelliaCBC_bb_B1_start" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B1_start_stall_region " "Found entity 1: camelliaCBC_bb_B1_start_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490081985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490081985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0 " "Found entity 1: camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B1_start_merge_reg " "Found entity 1: camelliaCBC_B1_start_merge_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B1_start_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc2_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc2_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc2_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc2_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc2_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc2_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc3_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc3_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc3_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc3_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc3_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc3_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc4_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc4_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc4_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc4_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc4_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc4_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc5_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc5_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc5_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc5_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc5_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc5_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc6_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc6_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc6_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc6_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc6_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc6_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc7_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc7_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc7_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc7_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc7_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc7_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc8_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc8_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc8_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc8_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc8_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc8_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc9_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000liacbc9_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc9_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc9_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc9_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc9_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_throttle_i1_0000pop_camelliacbc0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_throttle_i1_0000pop_camelliacbc0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000pop_camelliacbc0_reg " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000pop_camelliacbc0_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000pop_camelliacbc0_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000pop_camelliacbc0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B1_start_branch " "Found entity 1: camelliaCBC_B1_start_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B1_start_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B1_start_merge " "Found entity 1: camelliaCBC_B1_start_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B1_start_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b1_start_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b1_start_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B1_start_sr_0 " "Found entity 1: camelliaCBC_bb_B1_start_sr_0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_sr_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b1_start_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b1_start_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B1_start_sr_1 " "Found entity 1: camelliaCBC_bb_B1_start_sr_1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_sr_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b2_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b2_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B2_sr_1 " "Found entity 1: camelliaCBC_bb_B2_sr_1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B2_sr_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B2_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B3 " "Found entity 1: camelliaCBC_bb_B3" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B3.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B3_stall_region " "Found entity 1: camelliaCBC_bb_B3_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B3_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0 " "Found entity 1: camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0001iacbc1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0001iacbc1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001iacbc1_full_detector " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001iacbc1_full_detector" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001iacbc1_full_detector.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001iacbc1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0 " "Found entity 1: camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_s_stru0000ta40615_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_s_stru0000ta40615_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40615_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40615_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40615_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40615_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_s_stru0000ta40616_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_s_stru0000ta40616_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40616_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40616_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40616_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40616_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_s_stru0000ta40618_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_s_stru0000ta40618_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40618_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40618_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40618_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40618_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_s_stru0000ta40619_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_s_stru0000ta40619_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40619_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40619_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40619_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40619_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_mem_memdep_3_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_mem_memdep_3_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490082985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490082985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract22_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract22_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract22_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract22_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract22_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract22_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract23_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract23_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract23_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract23_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract23_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract23_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract24_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract24_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract24_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract24_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract24_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract24_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract25_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract25_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract25_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract25_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract25_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract25_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract26_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract26_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract26_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract26_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract26_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract26_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract27_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract27_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract27_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract27_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract27_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract27_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract28_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract28_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract28_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract28_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract28_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract28_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract29_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract29_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract29_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract29_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract29_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract29_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract34_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract34_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract34_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract34_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract34_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract34_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract35_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract35_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract35_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract35_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract35_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract35_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract36_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract36_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract36_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract36_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract36_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract36_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract37_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract37_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract37_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract37_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract37_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract37_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract38_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract38_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract38_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract38_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract38_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract38_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract39_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract39_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract39_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract39_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract39_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract39_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract40_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract40_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract40_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract40_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract40_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract40_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract45_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract45_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract45_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract45_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract45_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract45_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract46_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract46_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract46_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract46_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract46_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract46_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract47_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract47_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract47_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract47_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract47_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract47_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract48_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract48_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract48_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract48_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract48_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract48_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract49_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract49_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract49_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract49_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract49_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract49_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract50_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract50_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract50_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract50_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract50_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract50_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract55_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract55_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract55_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract55_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract55_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract55_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract56_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract56_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract56_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract56_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract56_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract56_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490083985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490083985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract57_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract57_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract57_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract57_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract57_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract57_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract58_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract58_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract58_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract58_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract58_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract58_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract59_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract59_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract59_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract59_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract59_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract59_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract60_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract60_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract60_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract60_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract60_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract60_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract61_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract61_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract61_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract61_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract61_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract61_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1076_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1076_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1076_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1076_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1076_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1076_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1077_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1077_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1077_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1077_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1077_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1077_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1078_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1078_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1078_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1078_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1078_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1078_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1079_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1079_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1079_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1079_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1079_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1079_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1080_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1080_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1080_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1080_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1080_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1080_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1081_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1081_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1081_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1081_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1081_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1081_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1082_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1082_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1082_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1082_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1082_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1082_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1083_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000bc_1083_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1083_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1083_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1083_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1083_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_869_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_869_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_869_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_869_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_869_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_869_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_870_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_870_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_870_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_870_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_870_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_870_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_871_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_871_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_871_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_871_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_871_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_871_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_872_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_872_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_872_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_872_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_872_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_872_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_873_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_873_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_873_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_873_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_873_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_873_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_874_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_874_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_874_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_874_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_874_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_874_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_875_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000cbc_875_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_875_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_875_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_875_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_875_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc26_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc26_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc26_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc26_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc26_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc26_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc27_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc27_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc27_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc27_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc27_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc27_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc28_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc28_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc28_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc28_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc28_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc28_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc29_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc29_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc29_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc29_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc29_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc29_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc30_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc30_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc30_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc30_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc30_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc30_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc31_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc31_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc31_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc31_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc31_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc31_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc32_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc32_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc32_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc32_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc32_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc32_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc33_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc33_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc33_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc33_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc33_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc33_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc34_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc34_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc34_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc34_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc34_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc34_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc35_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc35_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc35_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc35_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc35_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc35_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc36_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc36_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc36_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc36_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc36_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc36_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc37_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc37_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc37_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc37_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc37_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc37_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490084969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490084969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc38_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc38_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc38_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc38_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc38_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc38_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc39_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc39_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc39_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc39_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc39_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc39_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc40_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc40_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc40_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc40_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc40_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc40_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc41_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc41_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc41_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc41_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc41_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc41_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B3_branch " "Found entity 1: camelliaCBC_B3_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B3_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B3_merge " "Found entity 1: camelliaCBC_B3_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B3_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b3_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b3_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B3_sr_0 " "Found entity 1: camelliaCBC_bb_B3_sr_0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B3_sr_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B3_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b4_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b4_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B4_sr_0 " "Found entity 1: camelliaCBC_bb_B4_sr_0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_sr_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b5_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b5_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B5_sr_0 " "Found entity 1: camelliaCBC_bb_B5_sr_0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_sr_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b6_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b6_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B6_sr_0 " "Found entity 1: camelliaCBC_bb_B6_sr_0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B6_sr_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B6_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b7_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b7_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B7_sr_0 " "Found entity 1: camelliaCBC_bb_B7_sr_0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B7_sr_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B7_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b8_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b8_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B8_sr_0 " "Found entity 1: camelliaCBC_bb_B8_sr_0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_sr_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b8_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b8_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B8_sr_1 " "Found entity 1: camelliaCBC_bb_B8_sr_1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_sr_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b9_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b9_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B9_sr_1 " "Found entity 1: camelliaCBC_bb_B9_sr_1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B9_sr_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B9_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B0_runOnce " "Found entity 1: camelliaCBC_bb_B0_runOnce" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B0_runOnce_stall_region " "Found entity 1: camelliaCBC_bb_B0_runOnce_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B0_runOnce_merge_reg " "Found entity 1: camelliaCBC_B0_runOnce_merge_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B0_runOnce_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B0_runOnce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_token_i1_wt0000ush_camelliacbc1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_token_i1_wt0000ush_camelliacbc1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_token_i1_wt0000ush_camelliacbc1_reg " "Found entity 1: camelliaCBC_i_llvm_fpga_push_token_i1_wt0000ush_camelliacbc1_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_wt0000ush_camelliacbc1_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_wt0000ush_camelliacbc1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B0_runOnce_branch " "Found entity 1: camelliaCBC_B0_runOnce_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B0_runOnce_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B0_runOnce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B0_runOnce_merge " "Found entity 1: camelliaCBC_B0_runOnce_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B0_runOnce_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B0_runOnce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b10.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B10 " "Found entity 1: camelliaCBC_bb_B10" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B10.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b10_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b10_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B10_stall_region " "Found entity 1: camelliaCBC_bb_B10_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B10_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B10_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b10_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b10_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B10_merge_reg " "Found entity 1: camelliaCBC_B10_merge_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B10_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B10_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1 " "Found entity 1: camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0003melliacbc1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0003melliacbc1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003melliacbc1_data_fifo " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003melliacbc1_data_fifo" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003melliacbc1_data_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003melliacbc1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0003iacbc1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0003iacbc1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003iacbc1_full_detector " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003iacbc1_full_detector" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003iacbc1_full_detector.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003iacbc1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490085954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490085954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0 " "Found entity 1: camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000097_i125_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000097_i125_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i125_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i125_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i125_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i125_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000000_i127_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000000_i127_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i127_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i127_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i127_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i127_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000087_i117_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000087_i117_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i117_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i117_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i117_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i117_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000091_i119_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000091_i119_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i119_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i119_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i119_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i119_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000079_i121_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000079_i121_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i121_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i121_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i121_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i121_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000082_i123_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000082_i123_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i123_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i123_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i123_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i123_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc74_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc74_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc74_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc74_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc74_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc74_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc75_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc75_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc75_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc75_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc75_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc75_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc76_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc76_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc76_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc76_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc76_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc76_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc77_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc77_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc77_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc77_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc77_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc77_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going164_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going164_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_initerati00002_pop32_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_initerati00002_pop32_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i4_initerati00002_pop32_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i4_initerati00002_pop32_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_initerati00002_pop32_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_initerati00002_pop32_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i6_fpga_indv00009_pop26_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i6_fpga_indv00009_pop26_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00009_pop26_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00009_pop26_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00009_pop26_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00009_pop26_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_lastiniteration166_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_lastiniteration166_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i1_lastiniteration166_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i1_lastiniteration166_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration166_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration166_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_l2_2390_push30_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_l2_2390_push30_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_l2_2390_push30_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_l2_2390_push30_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_l2_2390_push30_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_l2_2390_push30_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_r1_2391_push29_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_r1_2391_push29_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_r1_2391_push29_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_r1_2391_push29_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_r1_2391_push29_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_r1_2391_push29_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490086969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490086969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_r2_2392_push28_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_r2_2392_push28_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_r2_2392_push28_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_r2_2392_push28_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_r2_2392_push28_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_r2_2392_push28_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_cleanups167_push33_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_cleanups167_push33_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i4_cleanups167_push33_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i4_cleanups167_push33_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_cleanups167_push33_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_cleanups167_push33_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i8_i90_0393_push27_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i8_i90_0393_push27_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i8_i90_0393_push27_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i8_i90_0393_push27_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i8_i90_0393_push27_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i8_i90_0393_push27_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b10_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b10_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B10_branch " "Found entity 1: camelliaCBC_B10_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B10_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B10_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b10_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b10_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B10_merge " "Found entity 1: camelliaCBC_B10_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B10_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B10_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b11.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B11 " "Found entity 1: camelliaCBC_bb_B11" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B11.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B11.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b11_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b11_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B11_stall_region " "Found entity 1: camelliaCBC_bb_B11_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B11_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B11_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b11_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b11_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B11_merge_reg " "Found entity 1: camelliaCBC_B11_merge_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B11_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B11_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1 " "Found entity 1: camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0 " "Found entity 1: camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_en0000tract65_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_en0000tract65_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract65_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract65_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract65_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract65_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_en0000tract66_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_en0000tract66_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract66_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract66_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract66_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract66_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_en0000tract67_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_en0000tract67_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract67_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract67_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract67_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract67_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_en0000tract68_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_en0000tract68_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract68_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract68_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract68_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract68_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc78_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc78_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc78_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc78_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc78_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc78_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc80_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc80_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc80_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc80_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc80_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc80_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc81_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc81_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc81_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc81_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc81_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc81_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_encrypti00000_pop38_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_encrypti00000_pop38_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop38_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop38_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop38_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop38_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490087985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490087985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_encrypti00000_pop37_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_encrypti00000_pop37_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop37_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop37_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop37_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop37_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_encrypti00000_pop36_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_encrypti00000_pop36_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop36_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop36_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop36_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop36_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_encrypti00000_pop35_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_encrypti00000_pop35_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop35_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop35_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop35_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop35_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_pop39_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_pop39_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i3_fpga_indv00002_pop34_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i3_fpga_indv00002_pop34_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv00002_pop34_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv00002_pop34_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv00002_pop34_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv00002_pop34_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_initerations_pop41_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_initerations_pop41_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i4_initerations_pop41_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i4_initerations_pop41_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_initerations_pop41_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_initerations_pop41_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_notexitcond_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_notexitcond_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_encrypt0000_push38_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_encrypt0000_push38_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push38_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push38_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push38_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push38_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_encrypt0000_push37_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_encrypt0000_push37_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push37_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push37_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push37_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push37_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_encrypt0000_push36_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_encrypt0000_push36_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push36_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push36_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push36_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push36_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_encrypt0000_push35_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_encrypt0000_push35_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push35_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push35_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push35_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push35_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_push39_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_push39_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i3_fpga_ind0000_push34_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i3_fpga_ind0000_push34_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push34_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push34_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push34_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push34_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_initerations_push41_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_initerations_push41_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i4_initerations_push41_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i4_initerations_push41_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_initerations_push41_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_initerations_push41_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i8_i138_0388_push40_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i8_i138_0388_push40_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i8_i138_0388_push40_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i8_i138_0388_push40_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i8_i138_0388_push40_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i8_i138_0388_push40_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b11_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b11_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B11_branch " "Found entity 1: camelliaCBC_B11_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B11_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B11_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b11_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b11_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B11_merge " "Found entity 1: camelliaCBC_B11_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B11_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B11_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b12.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B12 " "Found entity 1: camelliaCBC_bb_B12" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b12_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b12_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B12_stall_region " "Found entity 1: camelliaCBC_bb_B12_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0 " "Found entity 1: camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_sp0000lect155_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_sp0000lect155_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000lect155_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000lect155_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000lect155_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000lect155_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_sp0000ct18156_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_sp0000ct18156_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct18156_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct18156_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct18156_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct18156_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_sp0000ct19157_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_sp0000ct19157_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct19157_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct19157_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct19157_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct19157_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_un0000iacbc83_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_un0000iacbc83_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_un0000iacbc83_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_un0000iacbc83_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_un0000iacbc83_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_un0000iacbc83_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_token_i1_th0000ush_camelliacbc9_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_token_i1_th0000ush_camelliacbc9_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_token_i1_th0000ush_camelliacbc9_reg " "Found entity 1: camelliaCBC_i_llvm_fpga_push_token_i1_th0000ush_camelliacbc9_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_th0000ush_camelliacbc9_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_th0000ush_camelliacbc9_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b12_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b12_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B12_branch " "Found entity 1: camelliaCBC_B12_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B12_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B12_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490088985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490088985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b12_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b12_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B12_merge " "Found entity 1: camelliaCBC_B12_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B12_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B12_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B2 " "Found entity 1: camelliaCBC_bb_B2" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B2.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B2_stall_region " "Found entity 1: camelliaCBC_bb_B2_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B2_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b2_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b2_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B2_merge_reg " "Found entity 1: camelliaCBC_B2_merge_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B2_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B2_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1 " "Found entity 1: camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000melliacbc1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000melliacbc1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000melliacbc1_data_fifo " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000melliacbc1_data_fifo" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000melliacbc1_data_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000melliacbc1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000iacbc1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000iacbc1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000iacbc1_full_detector " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000iacbc1_full_detector" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000iacbc1_full_detector.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000iacbc1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0 " "Found entity 1: camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract30_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract30_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract30_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract30_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract30_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract30_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract31_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract31_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract31_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract31_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract31_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract31_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract41_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract41_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract41_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract41_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract41_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract41_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract42_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract42_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract42_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract42_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract42_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract42_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract51_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract51_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract51_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract51_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract51_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract51_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract52_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract52_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract52_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract52_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract52_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract52_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract62_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract62_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract62_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract62_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract62_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract62_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract63_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract63_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract63_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract63_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract63_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract63_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc20_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc20_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc20_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc20_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc20_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc20_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc21_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc21_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc21_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc21_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc21_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc21_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc22_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc22_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc22_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc22_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc22_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc22_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc23_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc23_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc23_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc23_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc23_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc23_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going200_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going200_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i3_fpga_indv0000v_pop10_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i3_fpga_indv0000v_pop10_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv0000v_pop10_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv0000v_pop10_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv0000v_pop10_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv0000v_pop10_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490089985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490089985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_initerati00008_pop16_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_initerati00008_pop16_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i4_initerati00008_pop16_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i4_initerati00008_pop16_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_initerati00008_pop16_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_initerati00008_pop16_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i3_fpga_ind0000_push10_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i3_fpga_ind0000_push10_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push10_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push10_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push10_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push10_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_cleanups203_push17_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_cleanups203_push17_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i4_cleanups203_push17_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i4_cleanups203_push17_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_cleanups203_push17_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_cleanups203_push17_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_initerat0000_push16_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_initerat0000_push16_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push16_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push16_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push16_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push16_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B2_branch " "Found entity 1: camelliaCBC_B2_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B2_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B2_merge " "Found entity 1: camelliaCBC_B2_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B2_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b4.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B4 " "Found entity 1: camelliaCBC_bb_B4" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b4_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b4_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B4_stall_region " "Found entity 1: camelliaCBC_bb_B4_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract108_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract108_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract108_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract108_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract108_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract108_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract106_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract106_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract106_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract106_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract106_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract106_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract104_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract104_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract104_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract104_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract104_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract104_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract102_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract102_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract102_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract102_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract102_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract102_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract21_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract21_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract21_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract21_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract21_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract21_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract33_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract33_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract33_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract33_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract33_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract33_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract44_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract44_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract44_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract44_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract44_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract44_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract54_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract54_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract54_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract54_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract54_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract54_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc42_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc42_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc42_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc42_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc42_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc42_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc43_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc43_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc43_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc43_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc43_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc43_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc44_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc44_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc44_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc44_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc44_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc44_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc45_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc45_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc45_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc45_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc45_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc45_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b4_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b4_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B4_branch " "Found entity 1: camelliaCBC_B4_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B4_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B4_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b4_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b4_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B4_merge " "Found entity 1: camelliaCBC_B4_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B4_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B4_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490090985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490090985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b5.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B5 " "Found entity 1: camelliaCBC_bb_B5" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b5_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b5_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B5_stall_region " "Found entity 1: camelliaCBC_bb_B5_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract107_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract107_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract107_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract107_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract107_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract107_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract105_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract105_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract105_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract105_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract105_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract105_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract103_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract103_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract103_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract103_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract103_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract103_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract101_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000ract101_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract101_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract101_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract101_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract101_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000067_i110_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000067_i110_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i110_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i110_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i110_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i110_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000071_i112_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000071_i112_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i112_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i112_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i112_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i112_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000060_i114_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000060_i114_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i114_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i114_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i114_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i114_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc46_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc46_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc46_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc46_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc46_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc46_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc47_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc47_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc47_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc47_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc47_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc47_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc48_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc48_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc48_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc48_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc48_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc48_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc49_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc49_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc49_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc49_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc49_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc49_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b5_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b5_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B5_branch " "Found entity 1: camelliaCBC_B5_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B5_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B5_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b5_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b5_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B5_merge " "Found entity 1: camelliaCBC_B5_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B5_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B5_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b6.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B6 " "Found entity 1: camelliaCBC_bb_B6" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B6.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B6.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b6_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b6_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B6_stall_region " "Found entity 1: camelliaCBC_bb_B6_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B6_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B6_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b6_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b6_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B6_branch " "Found entity 1: camelliaCBC_B6_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B6_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B6_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b6_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b6_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B6_merge " "Found entity 1: camelliaCBC_B6_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B6_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B6_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b7.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B7 " "Found entity 1: camelliaCBC_bb_B7" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B7.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B7.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b7_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b7_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B7_stall_region " "Found entity 1: camelliaCBC_bb_B7_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B7_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B7_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b7_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b7_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B7_branch " "Found entity 1: camelliaCBC_B7_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B7_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B7_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b7_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b7_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B7_merge " "Found entity 1: camelliaCBC_B7_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B7_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B7_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b8.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B8 " "Found entity 1: camelliaCBC_bb_B8" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b8_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b8_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B8_stall_region " "Found entity 1: camelliaCBC_bb_B8_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490091969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490091969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b8_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b8_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B8_merge_reg " "Found entity 1: camelliaCBC_B8_merge_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B8_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B8_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract20_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract20_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract20_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract20_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract20_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract20_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract32_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract32_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract32_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract32_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract32_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract32_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract43_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract43_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract43_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract43_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract43_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract43_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract53_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_in0000tract53_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract53_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract53_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract53_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract53_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000067_i109_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000067_i109_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i109_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i109_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i109_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i109_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000071_i111_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000071_i111_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i111_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i111_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i111_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i111_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000060_i113_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000060_i113_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i113_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i113_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i113_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i113_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000063_i115_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000063_i115_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i115_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i115_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i115_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i115_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000c_14148_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000c_14148_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_14148_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_14148_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_14148_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_14148_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000c_26154_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_re0000c_26154_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_26154_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_26154_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_26154_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_26154_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc50_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc50_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc50_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc50_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc50_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc50_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc51_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc51_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc51_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc51_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc51_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc51_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc52_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc52_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc52_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc52_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc52_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc52_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc53_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc53_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc53_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc53_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc53_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc53_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b8_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b8_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B8_branch " "Found entity 1: camelliaCBC_B8_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B8_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B8_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b8_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b8_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B8_merge " "Found entity 1: camelliaCBC_B8_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B8_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B8_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b9.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B9 " "Found entity 1: camelliaCBC_bb_B9" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B9.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B9.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_bb_b9_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_bb_b9_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_bb_B9_stall_region " "Found entity 1: camelliaCBC_bb_B9_stall_region" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B9_stall_region.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B9_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b9_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b9_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B9_merge_reg " "Found entity 1: camelliaCBC_B9_merge_reg" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B9_merge_reg.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B9_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1 " "Found entity 1: camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490092969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490092969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0002melliacbc1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0002melliacbc1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002melliacbc1_data_fifo " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002melliacbc1_data_fifo" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002melliacbc1_data_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002melliacbc1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0002iacbc1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_sfc_exit_s_c0_ou0002iacbc1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002iacbc1_full_detector " "Found entity 1: camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002iacbc1_full_detector" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002iacbc1_full_detector.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002iacbc1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0 " "Found entity 1: camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_mem_memcoalesce_0000que_144_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_mem_memcoalesce_0000que_144_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_144_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_144_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_144_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_144_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000097_i126_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000097_i126_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i126_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i126_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i126_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i126_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000000_i128_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000000_i128_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i128_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i128_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i128_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i128_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000087_i118_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000087_i118_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i118_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i118_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i118_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i118_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000091_i120_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000091_i120_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i120_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i120_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i120_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i120_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000079_i122_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000079_i122_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i122_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i122_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i122_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i122_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000082_i124_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_or000082_i124_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i124_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i124_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i124_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i124_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc62_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc62_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc62_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc62_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc62_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc62_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc63_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc63_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc63_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc63_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc63_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc63_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc64_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc64_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc64_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc64_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc64_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc64_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc65_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_ffwd_source_i32_0000iacbc65_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc65_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc65_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc65_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc65_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going182_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going182_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490093984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490093984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_initerati00000_pop24_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i4_initerati00000_pop24_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i4_initerati00000_pop24_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i4_initerati00000_pop24_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_initerati00000_pop24_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_initerati00000_pop24_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i6_fpga_indv00006_pop18_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i6_fpga_indv00006_pop18_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00006_pop18_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00006_pop18_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00006_pop18_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00006_pop18_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_lastiniteration184_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_lastiniteration184_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i1_lastiniteration184_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i1_lastiniteration184_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration184_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration184_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_l1_0395_push23_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_l1_0395_push23_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_l1_0395_push23_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_l1_0395_push23_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_l1_0395_push23_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_l1_0395_push23_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_l2_0396_push22_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_l2_0396_push22_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_l2_0396_push22_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_l2_0396_push22_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_l2_0396_push22_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_l2_0396_push22_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_r1_0397_push21_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_r1_0397_push21_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_r1_0397_push21_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_r1_0397_push21_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_r1_0397_push21_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_r1_0397_push21_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_r2_0398_push20_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i32_r2_0398_push20_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i32_r2_0398_push20_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i32_r2_0398_push20_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_r2_0398_push20_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_r2_0398_push20_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_cleanups185_push25_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_cleanups185_push25_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i4_cleanups185_push25_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i4_cleanups185_push25_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_cleanups185_push25_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_cleanups185_push25_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_initerat0000_push24_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i4_initerat0000_push24_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push24_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push24_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push24_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push24_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i6_fpga_ind0000_push18_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i6_fpga_ind0000_push18_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push18_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push18_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push18_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push18_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i8_i_0399_push19_camelliacbc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_push_i8_i_0399_push19_camelliacbc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_push_i8_i_0399_push19_camelliacbc0 " "Found entity 1: camelliaCBC_i_llvm_fpga_push_i8_i_0399_push19_camelliacbc0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i8_i_0399_push19_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i8_i_0399_push19_camelliacbc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b9_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b9_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B9_branch " "Found entity 1: camelliaCBC_B9_branch" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B9_branch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B9_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_b9_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_b9_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_B9_merge " "Found entity 1: camelliaCBC_B9_merge" {  } { { "soc_system/synthesis/submodules/camelliaCBC_B9_merge.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_B9_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_go0000elliacbc6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_go0000elliacbc6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_go0000elliacbc6_valid_fifo " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_go0000elliacbc6_valid_fifo" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_go0000elliacbc6_valid_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_go0000elliacbc6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_go0001elliacbc6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_go0001elliacbc6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_go0001elliacbc6_valid_fifo " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_go0001elliacbc6_valid_fifo" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_go0001elliacbc6_valid_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_go0001elliacbc6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going_camelliacbc6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_going_camelliacbc6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc6_sr " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc6_sr" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc6_sr.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_go0003elliacbc6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_i_llvm_fpga_pipeline_keep_go0003elliacbc6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_i_llvm_fpga_pipeline_keep_go0003elliacbc6_valid_fifo " "Found entity 1: camelliaCBC_i_llvm_fpga_pipeline_keep_go0003elliacbc6_valid_fifo" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_go0003elliacbc6_valid_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_go0003elliacbc6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_loop_limiter_0 " "Found entity 1: camelliaCBC_loop_limiter_0" {  } { { "soc_system/synthesis/submodules/camelliaCBC_loop_limiter_0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_loop_limiter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_loop_limiter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_loop_limiter_1 " "Found entity 1: camelliaCBC_loop_limiter_1" {  } { { "soc_system/synthesis/submodules/camelliaCBC_loop_limiter_1.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_loop_limiter_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_loop_limiter_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_loop_limiter_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_loop_limiter_2 " "Found entity 1: camelliaCBC_loop_limiter_2" {  } { { "soc_system/synthesis/submodules/camelliaCBC_loop_limiter_2.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_loop_limiter_2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_loop_limiter_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camelliacbc_loop_limiter_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_loop_limiter_3 " "Found entity 1: camelliaCBC_loop_limiter_3" {  } { { "soc_system/synthesis/submodules/camelliaCBC_loop_limiter_3.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_loop_limiter_3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490094969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490094969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "soc_system/synthesis/submodules/acl_arb2.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490095063 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "soc_system/synthesis/submodules/acl_arb2.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490095063 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "soc_system/synthesis/submodules/acl_arb2.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490095063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490095063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camelliacbc_internal.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/camelliacbc_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 camelliaCBC_internal " "Found entity 1: camelliaCBC_internal" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490095156 ""} { "Info" "ISGN_ENTITY_NAME" "2 camelliaCBC_internal_ic_5193754691247304779 " "Found entity 2: camelliaCBC_internal_ic_5193754691247304779" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490095156 ""} { "Info" "ISGN_ENTITY_NAME" "3 camelliaCBC_internal_ic_16357350998146880920 " "Found entity 3: camelliaCBC_internal_ic_16357350998146880920" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490095156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490095156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490095203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490095203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490095234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490095234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "soc_system/synthesis/submodules/irq_detector.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490095266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490095266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "soc_system/synthesis/submodules/state_machine_counter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490095313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490095313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490095313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490095313 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1689490095531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sgdma_0.v(1472) " "Verilog HDL or VHDL warning at soc_system_sgdma_0.v(1472): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1472 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689490095797 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "de10_standard_ghrd.v(335) " "Verilog HDL Module Instantiation warning at de10_standard_ghrd.v(335): ignored dangling comma in List of Port Connections" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1689490118542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_standard_ghrd.v 1 1 " "Using design file de10_standard_ghrd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_GHRD " "Found entity 1: DE10_Standard_GHRD" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490118776 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689490118776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_GHRD " "Elaborating entity \"DE10_Standard_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689490118886 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de10_standard_ghrd.v(56) " "Output port \"HEX0\" at de10_standard_ghrd.v(56) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de10_standard_ghrd.v(57) " "Output port \"HEX1\" at de10_standard_ghrd.v(57) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de10_standard_ghrd.v(58) " "Output port \"HEX2\" at de10_standard_ghrd.v(58) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de10_standard_ghrd.v(59) " "Output port \"HEX3\" at de10_standard_ghrd.v(59) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de10_standard_ghrd.v(60) " "Output port \"HEX4\" at de10_standard_ghrd.v(60) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de10_standard_ghrd.v(61) " "Output port \"HEX5\" at de10_standard_ghrd.v(61) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de10_standard_ghrd.v(66) " "Output port \"DRAM_ADDR\" at de10_standard_ghrd.v(66) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de10_standard_ghrd.v(67) " "Output port \"DRAM_BA\" at de10_standard_ghrd.v(67) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de10_standard_ghrd.v(87) " "Output port \"VGA_R\" at de10_standard_ghrd.v(87) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de10_standard_ghrd.v(88) " "Output port \"VGA_G\" at de10_standard_ghrd.v(88) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de10_standard_ghrd.v(89) " "Output port \"VGA_B\" at de10_standard_ghrd.v(89) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de10_standard_ghrd.v(64) " "Output port \"DRAM_CLK\" at de10_standard_ghrd.v(64) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de10_standard_ghrd.v(65) " "Output port \"DRAM_CKE\" at de10_standard_ghrd.v(65) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de10_standard_ghrd.v(69) " "Output port \"DRAM_LDQM\" at de10_standard_ghrd.v(69) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118901 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de10_standard_ghrd.v(70) " "Output port \"DRAM_UDQM\" at de10_standard_ghrd.v(70) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118917 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de10_standard_ghrd.v(71) " "Output port \"DRAM_CS_N\" at de10_standard_ghrd.v(71) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118917 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de10_standard_ghrd.v(72) " "Output port \"DRAM_WE_N\" at de10_standard_ghrd.v(72) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118964 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de10_standard_ghrd.v(73) " "Output port \"DRAM_CAS_N\" at de10_standard_ghrd.v(73) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118964 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de10_standard_ghrd.v(74) " "Output port \"DRAM_RAS_N\" at de10_standard_ghrd.v(74) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118964 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de10_standard_ghrd.v(81) " "Output port \"TD_RESET_N\" at de10_standard_ghrd.v(81) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118964 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de10_standard_ghrd.v(84) " "Output port \"VGA_CLK\" at de10_standard_ghrd.v(84) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118964 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de10_standard_ghrd.v(85) " "Output port \"VGA_HS\" at de10_standard_ghrd.v(85) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118995 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de10_standard_ghrd.v(86) " "Output port \"VGA_VS\" at de10_standard_ghrd.v(86) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490118995 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N de10_standard_ghrd.v(90) " "Output port \"VGA_BLANK_N\" at de10_standard_ghrd.v(90) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490119011 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de10_standard_ghrd.v(91) " "Output port \"VGA_SYNC_N\" at de10_standard_ghrd.v(91) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490119011 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de10_standard_ghrd.v(95) " "Output port \"AUD_XCK\" at de10_standard_ghrd.v(95) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490119042 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de10_standard_ghrd.v(99) " "Output port \"AUD_DACDAT\" at de10_standard_ghrd.v(99) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490119042 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de10_standard_ghrd.v(108) " "Output port \"ADC_SCLK\" at de10_standard_ghrd.v(108) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490119042 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de10_standard_ghrd.v(110) " "Output port \"ADC_DIN\" at de10_standard_ghrd.v(110) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490119073 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de10_standard_ghrd.v(111) " "Output port \"ADC_CONVST\" at de10_standard_ghrd.v(111) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490119073 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de10_standard_ghrd.v(114) " "Output port \"FPGA_I2C_SCLK\" at de10_standard_ghrd.v(114) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490119073 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de10_standard_ghrd.v(204) " "Output port \"IRDA_TXD\" at de10_standard_ghrd.v(204) has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490119073 "|DE10_Standard_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "de10_standard_ghrd.v" "u0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490119151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_latency_counter soc_system:u0\|interrupt_latency_counter:ilc " "Elaborating entity \"interrupt_latency_counter\" for hierarchy \"soc_system:u0\|interrupt_latency_counter:ilc\"" {  } { { "soc_system/synthesis/soc_system.v" "ilc" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490119354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interrupt_latency_counter.v(93) " "Verilog HDL assignment warning at interrupt_latency_counter.v(93): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490119370 "|DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 interrupt_latency_counter.v(94) " "Verilog HDL assignment warning at interrupt_latency_counter.v(94): truncated value with size 32 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490119370 "|DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_detector soc_system:u0\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector " "Elaborating entity \"irq_detector\" for hierarchy \"soc_system:u0\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector\"" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "irq_detector_cicuit\[0\].irq_detector" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490119635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_counter soc_system:u0\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter " "Elaborating entity \"state_machine_counter\" for hierarchy \"soc_system:u0\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter\"" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "state_machine\[0\].state_machine_counter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490120345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490121133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_camelliaCBC_0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0 " "Elaborating entity \"soc_system_camelliaCBC_0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\"" {  } { { "soc_system/synthesis/soc_system.v" "camelliacbc_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490121258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_internal soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst " "Elaborating entity \"camelliaCBC_internal\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_camelliaCBC_0.v" "camelliacbc_internal_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_camelliaCBC_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490121352 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace69_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace69_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490129929 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace69_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace69_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490129929 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace69_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace69_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490129929 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace69_readdata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace69_readdata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490129929 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace69.local_icm_arb_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace69.local_icm_arb_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490129929 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace69.local_icm_arb_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace69.local_icm_arb_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490129929 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace69.local_icm_rrp_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace69.local_icm_rrp_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490129929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_function_wrapper soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal " "Elaborating entity \"camelliaCBC_function_wrapper\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "camelliaCBC_internal" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490130429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_function soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function " "Elaborating entity \"camelliaCBC_function\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function_wrapper.sv" "thecamelliaCBC_function" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function_wrapper.sv" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490135070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B1_start_sr_0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start_sr_0:thebb_camelliaCBC_B1_start_sr_0_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B1_start_sr_0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start_sr_0:thebb_camelliaCBC_B1_start_sr_0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B1_start_sr_0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490137741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490137819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490137882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0002elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490137913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_go0001elliacbc6_valid_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0001elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_go0001elliacbc6_valid_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0001elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_go0003elliacbc6_valid_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0003elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_go0003elliacbc6_valid_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0003elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B12_sr_0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12_sr_0:thebb_camelliaCBC_B12_sr_0_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B12_sr_0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12_sr_0:thebb_camelliaCBC_B12_sr_0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B12_sr_0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc6_sr soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc6_sr:thei_llvm_fpga_pipeline_keep_going_camelliacbc6_sr " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc6_sr\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc6_sr:thei_llvm_fpga_pipeline_keep_going_camelliacbc6_sr\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thei_llvm_fpga_pipeline_keep_going_camelliacbc6_sr" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B11 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11 " "Elaborating entity \"camelliaCBC_bb_B11\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B11" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B11_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_B11_branch:thecamelliaCBC_B11_branch " "Elaborating entity \"camelliaCBC_B11_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_B11_branch:thecamelliaCBC_B11_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B11.sv" "thecamelliaCBC_B11_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B11.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B11_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_B11_merge:thecamelliaCBC_B11_merge " "Elaborating entity \"camelliaCBC_B11_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_B11_merge:thecamelliaCBC_B11_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B11.sv" "thecamelliaCBC_B11_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B11.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B11_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region " "Elaborating entity \"camelliaCBC_bb_B11_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B11.sv" "thebb_camelliaCBC_B11_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B11.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B11_merge_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_B11_merge_reg:thecamelliaCBC_B11_merge_reg_aunroll_x " "Elaborating entity \"camelliaCBC_B11_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_B11_merge_reg:thecamelliaCBC_B11_merge_reg_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B11_stall_region.sv" "thecamelliaCBC_B11_merge_reg_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B11_stall_region.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B11_stall_region.sv" "thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B11_stall_region.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x " "Elaborating entity \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1.sv" "thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490138991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490139194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490139257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_ffwddst.sv" "acl_reset_handler_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ffwddst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490139288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490139382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53\|acl_push:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53\|acl_push:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0.sv" "thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490139444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53\|acl_push:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53\|acl_push:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490139507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490139507 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53|acl_push:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490139507 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_push_i4_cleanups_push42_camelliacbc0:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53|acl_push:thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0:thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0:thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490139585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0:thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2\|acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc1 " "Elaborating entity \"acl_pop\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0:thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2\|acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0.sv" "thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490139632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push34_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push34_camelliacbc0:thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push34_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push34_camelliacbc0:thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490139726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv00002_pop34_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv00002_pop34_camelliacbc0:thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc46 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv00002_pop34_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv00002_pop34_camelliacbc0:thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc46\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc46" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490139897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i1_notexitcond_camelliacbc50" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\|acl_push:thei_llvm_fpga_push_i1_notexitcond_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\|acl_push:thei_llvm_fpga_push_i1_notexitcond_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0.sv" "thei_llvm_fpga_push_i1_notexitcond_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\|acl_push:thei_llvm_fpga_push_i1_notexitcond_camelliacbc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\|acl_push:thei_llvm_fpga_push_i1_notexitcond_camelliacbc1\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\|acl_push:thei_llvm_fpga_push_i1_notexitcond_camelliacbc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\|acl_push:thei_llvm_fpga_push_i1_notexitcond_camelliacbc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\|acl_push:thei_llvm_fpga_push_i1_notexitcond_camelliacbc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\|acl_push:thei_llvm_fpga_push_i1_notexitcond_camelliacbc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\|acl_push:thei_llvm_fpga_push_i1_notexitcond_camelliacbc1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond_camelliacbc50\|acl_push:thei_llvm_fpga_push_i1_notexitcond_camelliacbc1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i4_initerations_push41_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_initerations_push41_camelliacbc0:thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i4_initerations_push41_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_initerations_push41_camelliacbc0:thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i4_initerations_pop41_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_initerations_pop41_camelliacbc0:thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc7 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i4_initerations_pop41_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_initerations_pop41_camelliacbc0:thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc7\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc7" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0.sv" "thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration_camelliacbc0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0:thei_llvm_fpga_pipeline_keep_going_camelliacbc6 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0:thei_llvm_fpga_pipeline_keep_going_camelliacbc6\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_pipeline_keep_going_camelliacbc6" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0:thei_llvm_fpga_pipeline_keep_going_camelliacbc6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_camelliacbc1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0:thei_llvm_fpga_pipeline_keep_going_camelliacbc6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0.sv" "thei_llvm_fpga_pipeline_keep_going_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0:thei_llvm_fpga_pipeline_keep_going_camelliacbc6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_camelliacbc1\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0:thei_llvm_fpga_pipeline_keep_going_camelliacbc6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_camelliacbc1\|acl_pop:pop1\"" {  } { { "soc_system/synthesis/submodules/acl_pipeline.v" "pop1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490140976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0:thei_llvm_fpga_pipeline_keep_going_camelliacbc6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_camelliacbc1\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0:thei_llvm_fpga_pipeline_keep_going_camelliacbc6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_camelliacbc1\|acl_push:push\"" {  } { { "soc_system/synthesis/submodules/acl_pipeline.v" "push" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490141086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0:thei_llvm_fpga_pipeline_keep_going_camelliacbc6\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0:thei_llvm_fpga_pipeline_keep_going_camelliacbc6\|acl_dspba_buffer:thepassthru\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0.sv" "thepassthru" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pipeline_keep_going_camelliacbc0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490141196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc63 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc63\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc63" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490141243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc60 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc60\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc60" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490141368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc61 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc61\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc61" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490141493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i8_i138_0388_push40_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i8_i138_0388_push40_camelliacbc0:thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i8_i138_0388_push40_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i8_i138_0388_push40_camelliacbc0:thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490141618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc0:thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc27 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc0:thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc27\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc27" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490141758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|dspba_delay_ver:i_unnamed_camelliacbc58_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|dspba_delay_ver:i_unnamed_camelliacbc58_delay\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "i_unnamed_camelliacbc58_delay" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490141868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0:thei_llvm_fpga_push_i32_push39_camelliacbc65 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0:thei_llvm_fpga_push_i32_push39_camelliacbc65\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i32_push39_camelliacbc65" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490141946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0:thei_llvm_fpga_push_i32_push39_camelliacbc65\|acl_push:thei_llvm_fpga_push_i32_push39_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0:thei_llvm_fpga_push_i32_push39_camelliacbc65\|acl_push:thei_llvm_fpga_push_i32_push39_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0.sv" "thei_llvm_fpga_push_i32_push39_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0:thei_llvm_fpga_push_i32_push39_camelliacbc65\|acl_push:thei_llvm_fpga_push_i32_push39_camelliacbc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0:thei_llvm_fpga_push_i32_push39_camelliacbc65\|acl_push:thei_llvm_fpga_push_i32_push39_camelliacbc1\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490142086 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0:thei_llvm_fpga_push_i32_push39_camelliacbc65|acl_push:thei_llvm_fpga_push_i32_push39_camelliacbc1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490142086 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_push_i32_push39_camelliacbc0:thei_llvm_fpga_push_i32_push39_camelliacbc65|acl_push:thei_llvm_fpga_push_i32_push39_camelliacbc1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0:thei_llvm_fpga_pop_i32_pop39_camelliacbc13 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0:thei_llvm_fpga_pop_i32_pop39_camelliacbc13\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_pop39_camelliacbc13" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0:thei_llvm_fpga_pop_i32_pop39_camelliacbc13\|acl_pop:thei_llvm_fpga_pop_i32_pop39_camelliacbc1 " "Elaborating entity \"acl_pop\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0:thei_llvm_fpga_pop_i32_pop39_camelliacbc13\|acl_pop:thei_llvm_fpga_pop_i32_pop39_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_pop39_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_i32_pop39_camelliacbc0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract66_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract66_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc21 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract66_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract66_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc21\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc21" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push37_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push37_camelliacbc0:thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push37_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push37_camelliacbc0:thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop37_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop37_camelliacbc0:thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc22 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop37_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop37_camelliacbc0:thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc22\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc22" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc67 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc67\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc67" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc67\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc67\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc79_camelliacbc0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract67_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract67_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc18 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract67_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract67_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc18\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc18" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push36_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push36_camelliacbc0:thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push36_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push36_camelliacbc0:thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490142946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop36_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop36_camelliacbc0:thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc19 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop36_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop36_camelliacbc0:thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc19\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc19" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490143133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc80_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc80_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc80_camelliacbc68 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc80_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc80_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc80_camelliacbc68\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc80_camelliacbc68" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490143258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract68_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract68_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc15 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract68_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract68_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc15\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc15" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490143352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push35_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push35_camelliacbc0:thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push35_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push35_camelliacbc0:thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490143493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop35_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop35_camelliacbc0:thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc16 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop35_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop35_camelliacbc0:thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc16\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc16" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490143633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc81_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc81_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc81_camelliacbc69 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc81_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc81_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc81_camelliacbc69\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc81_camelliacbc69" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490143789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract65_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract65_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc24 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract65_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_en0000tract65_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc24\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc24" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490143930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push38_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push38_camelliacbc0:thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push38_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_encrypt0000_push38_camelliacbc0:thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490144024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop38_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop38_camelliacbc0:thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc25 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop38_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_encrypti00000_pop38_camelliacbc0:thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc25\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc25" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490144211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc78_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc78_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc78_camelliacbc66 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc78_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0:thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc78_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc78_camelliacbc66\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc78_camelliacbc66" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2544_camelliacbc0.sv" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490144336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490144461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490144524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0 " "Elaborating entity \"hld_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490144586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490144586 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490144633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490144633 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490144696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490145477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490145492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490145492 ""}  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490145492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_fr32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_fr32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_fr32 " "Found entity 1: dpram_fr32" {  } { { "db/dpram_fr32.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/dpram_fr32.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490145899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490145899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_fr32 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated " "Elaborating entity \"dpram_fr32\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 202 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490145945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "lfsr_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490146461 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490146524 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11:thebb_camelliaCBC_B11\|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(174) " "Verilog HDL assignment warning at acl_full_detector.v(174): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_full_detector.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_full_detector.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490146711 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_full_detector.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_full_detector.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490146711 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(187) " "Verilog HDL assignment warning at acl_full_detector.v(187): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_full_detector.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_full_detector.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490146711 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B11:thebb_camelliaCBC_B11|camelliaCBC_bb_B11_stall_region:thebb_camelliaCBC_B11_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body143_ca0000ter2544_camelliacbc1:thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit258_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0004iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B11_sr_1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11_sr_1:thebb_camelliaCBC_B11_sr_1_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B11_sr_1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B11_sr_1:thebb_camelliaCBC_B11_sr_1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B11_sr_1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_loop_limiter_3 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_3:theloop_limiter_camelliaCBC3 " "Elaborating entity \"camelliaCBC_loop_limiter_3\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_3:theloop_limiter_camelliaCBC3\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "theloop_limiter_camelliaCBC3" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_3:theloop_limiter_camelliaCBC3\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_3:theloop_limiter_camelliaCBC3\|acl_loop_limiter:thelimiter\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_loop_limiter_3.sv" "thelimiter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_loop_limiter_3.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490146945 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_loop_limiter_3:theloop_limiter_camelliaCBC3|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490146945 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_loop_limiter_3:theloop_limiter_camelliaCBC3|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490146945 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_loop_limiter_3:theloop_limiter_camelliaCBC3|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490146945 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_loop_limiter_3:theloop_limiter_camelliaCBC3|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_3:theloop_limiter_camelliaCBC3\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_3:theloop_limiter_camelliaCBC3\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_loop_limiter.v" "acl_reset_handler_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490146992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_go0000elliacbc6_valid_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0000elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_go0000elliacbc6_valid_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_go0000elliacbc6_valid_fifo:thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B6 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B6:thebb_camelliaCBC_B6 " "Elaborating entity \"camelliaCBC_bb_B6\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B6:thebb_camelliaCBC_B6\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B6" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B6_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B6:thebb_camelliaCBC_B6\|camelliaCBC_B6_branch:thecamelliaCBC_B6_branch " "Elaborating entity \"camelliaCBC_B6_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B6:thebb_camelliaCBC_B6\|camelliaCBC_B6_branch:thecamelliaCBC_B6_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B6.sv" "thecamelliaCBC_B6_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B6.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B6_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B6:thebb_camelliaCBC_B6\|camelliaCBC_bb_B6_stall_region:thebb_camelliaCBC_B6_stall_region " "Elaborating entity \"camelliaCBC_bb_B6_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B6:thebb_camelliaCBC_B6\|camelliaCBC_bb_B6_stall_region:thebb_camelliaCBC_B6_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B6.sv" "thebb_camelliaCBC_B6_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B6.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B6_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B6:thebb_camelliaCBC_B6\|camelliaCBC_B6_merge:thecamelliaCBC_B6_merge " "Elaborating entity \"camelliaCBC_B6_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B6:thebb_camelliaCBC_B6\|camelliaCBC_B6_merge:thecamelliaCBC_B6_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B6.sv" "thecamelliaCBC_B6_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B6.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B6_sr_0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B6_sr_0:thebb_camelliaCBC_B6_sr_0_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B6_sr_0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B6_sr_0:thebb_camelliaCBC_B6_sr_0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B6_sr_0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr:thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr:thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_loop_limiter_2 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_2:theloop_limiter_camelliaCBC2 " "Elaborating entity \"camelliaCBC_loop_limiter_2\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_2:theloop_limiter_camelliaCBC2\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "theloop_limiter_camelliaCBC2" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_2:theloop_limiter_camelliaCBC2\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_2:theloop_limiter_camelliaCBC2\|acl_loop_limiter:thelimiter\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_loop_limiter_2.sv" "thelimiter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_loop_limiter_2.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490147805 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_loop_limiter_2:theloop_limiter_camelliaCBC2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490147805 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_loop_limiter_2:theloop_limiter_camelliaCBC2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490147805 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_loop_limiter_2:theloop_limiter_camelliaCBC2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490147805 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_loop_limiter_2:theloop_limiter_camelliaCBC2|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B5 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5 " "Elaborating entity \"camelliaCBC_bb_B5\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B5" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B5_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_B5_merge:thecamelliaCBC_B5_merge " "Elaborating entity \"camelliaCBC_B5_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_B5_merge:thecamelliaCBC_B5_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5.sv" "thecamelliaCBC_B5_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490147961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B5_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_B5_branch:thecamelliaCBC_B5_branch " "Elaborating entity \"camelliaCBC_B5_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_B5_branch:thecamelliaCBC_B5_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5.sv" "thecamelliaCBC_B5_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490148039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B5_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region " "Elaborating entity \"camelliaCBC_bb_B5_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5.sv" "thebb_camelliaCBC_B5_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490148117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc46_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc46_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc46_camelliacbc12 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc46_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc46_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc46_camelliacbc12\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc46_camelliacbc12" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490148258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490148367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i116_camelliacbc0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490148445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc48_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc48_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc48_camelliacbc14 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc48_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc48_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc48_camelliacbc14\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc48_camelliacbc14" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490148555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i112_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i112_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc7 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i112_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i112_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc7\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc7" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490148664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc49_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc49_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc49_camelliacbc15 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc49_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc49_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc49_camelliacbc15\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc49_camelliacbc15" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490148820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i110_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i110_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc10 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i110_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i110_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc10\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc10" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490148930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract101_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract101_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc0 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract101_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract101_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc0\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490149070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract105_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract105_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc6 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract105_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract105_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc6\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc6" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490149180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract107_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract107_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc9 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract107_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract107_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc9\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc9" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490149336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract103_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract103_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc3 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract103_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract103_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc3\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc3" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490149461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i114_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i114_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc4 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i114_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i114_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc4\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc4" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490149586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc47_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc47_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc47_camelliacbc13 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc47_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5:thebb_camelliaCBC_B5\|camelliaCBC_bb_B5_stall_region:thebb_camelliaCBC_B5_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc47_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc47_camelliacbc13\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc47_camelliacbc13" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B5_stall_region.sv" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490149726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B10_sr_1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10_sr_1:thebb_camelliaCBC_B10_sr_1_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B10_sr_1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10_sr_1:thebb_camelliaCBC_B10_sr_1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B10_sr_1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490149851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B10 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10 " "Elaborating entity \"camelliaCBC_bb_B10\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B10" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490149914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B10_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_B10_branch:thecamelliaCBC_B10_branch " "Elaborating entity \"camelliaCBC_B10_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_B10_branch:thecamelliaCBC_B10_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B10.sv" "thecamelliaCBC_B10_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B10.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490150898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B10_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_B10_merge:thecamelliaCBC_B10_merge " "Elaborating entity \"camelliaCBC_B10_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_B10_merge:thecamelliaCBC_B10_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B10.sv" "thecamelliaCBC_B10_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B10.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490150961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B10_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region " "Elaborating entity \"camelliaCBC_bb_B10_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B10.sv" "thebb_camelliaCBC_B10_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B10.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490151054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B10_merge_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_B10_merge_reg:thecamelliaCBC_B10_merge_reg_aunroll_x " "Elaborating entity \"camelliaCBC_B10_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_B10_merge_reg:thecamelliaCBC_B10_merge_reg_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B10_stall_region.sv" "thecamelliaCBC_B10_merge_reg_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B10_stall_region.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490152117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B10_stall_region.sv" "thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B10_stall_region.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490152179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x " "Elaborating entity \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1.sv" "thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490153179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0:thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0:thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490154515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0:thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0:thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push26_camelliacbc0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490154562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00009_pop26_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00009_pop26_camelliacbc0:thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc139 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00009_pop26_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00009_pop26_camelliacbc0:thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc139\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc139" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490154671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490154796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143\|acl_push:thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143\|acl_push:thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0.sv" "thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490154859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143\|acl_push:thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond174_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143\|acl_push:thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490154906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0:thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0:thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490155015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0:thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9\|acl_push:thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0:thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9\|acl_push:thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0.sv" "thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push32_camelliacbc0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490155062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i4_initerati00002_pop32_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_initerati00002_pop32_camelliacbc0:thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc7 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i4_initerati00002_pop32_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_initerati00002_pop32_camelliacbc0:thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc7\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc7" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490155171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i1_lastiniteration166_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration166_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i1_lastiniteration166_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration166_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490155281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc0:thei_llvm_fpga_pipeline_keep_going164_camelliacbc6 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going164_camelliacbc0:thei_llvm_fpga_pipeline_keep_going164_camelliacbc6\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_pipeline_keep_going164_camelliacbc6" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490155437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i4_cleanups167_push33_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups167_push33_camelliacbc0:thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i4_cleanups167_push33_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups167_push33_camelliacbc0:thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490155702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc0:thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc2 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc0:thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc2\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc2" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490155874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i8_i90_0393_push27_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i8_i90_0393_push27_camelliacbc0:thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i8_i90_0393_push27_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i8_i90_0393_push27_camelliacbc0:thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490155984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc0:thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc24 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc0:thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc24\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc24" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490156124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490156249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1 " "Elaborating entity \"lsu_top\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0.sv" "thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490156796 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490156874 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B10:thebb_camelliaCBC_B10|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490156874 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B10:thebb_camelliaCBC_B10|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_permute_address:u_permute_address\"" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "u_permute_address" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490157156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_pipelined_read:pipelined_read\"" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "pipelined_read" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490157187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490157609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo\"" {  } { { "soc_system/synthesis/submodules/lsu_pipelined.v" "req_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_pipelined.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490157640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490157640 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B10:thebb_camelliaCBC_B10|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|lsu_pipelined_read:pipelined_read|hld_fifo:req_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_low_latency_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo\|acl_low_latency_fifo:llreg.acl_low_latency_fifo_inst " "Elaborating entity \"acl_low_latency_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo\|acl_low_latency_fifo:llreg.acl_low_latency_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "llreg.acl_low_latency_fifo_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490157671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo\|acl_low_latency_fifo:llreg.acl_low_latency_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_155_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo\|acl_low_latency_fifo:llreg.acl_low_latency_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_low_latency_fifo.sv" "acl_reset_handler_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_low_latency_fifo.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490157718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i119_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i119_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc102 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i119_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i119_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc102\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc102" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490157796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc12 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc12\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc12" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490157921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i127_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i127_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc113 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i127_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i127_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc113\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc113" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490158046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc21 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc21\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc21" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490158171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_l2_2390_push30_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_l2_2390_push30_camelliacbc0:thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_l2_2390_push30_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_l2_2390_push30_camelliacbc0:thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490158312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc0:thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc22 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc0:thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc22\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc22" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490158468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490158749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1821 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490158765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body0000bc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0000bc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490158765 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1821 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490158765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_k5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_k5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_k5m1 " "Found entity 1: altera_syncram_k5m1" {  } { { "db/altera_syncram_k5m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_k5m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490158952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490158952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_k5m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_k5m1:auto_generated " "Elaborating entity \"altera_syncram_k5m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_k5m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490159015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2d4 " "Found entity 1: altsyncram_i2d4" {  } { { "db/altsyncram_i2d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_i2d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490159202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490159202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_k5m1:auto_generated\|altsyncram_i2d4:altsyncram1 " "Elaborating entity \"altsyncram_i2d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_k5m1:auto_generated\|altsyncram_i2d4:altsyncram1\"" {  } { { "db/altera_syncram_k5m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_k5m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490159296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490159952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1930 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490159952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body0002bc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0002bc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490159952 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 1930 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490159952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_m5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_m5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_m5m1 " "Found entity 1: altera_syncram_m5m1" {  } { { "db/altera_syncram_m5m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_m5m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490160093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490160093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_m5m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_m5m1:auto_generated " "Elaborating entity \"altera_syncram_m5m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_m5m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490160140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k2d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k2d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k2d4 " "Found entity 1: altsyncram_k2d4" {  } { { "db/altsyncram_k2d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_k2d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490160327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490160327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k2d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_m5m1:auto_generated\|altsyncram_k2d4:altsyncram1 " "Elaborating entity \"altsyncram_k2d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_m5m1:auto_generated\|altsyncram_k2d4:altsyncram1\"" {  } { { "db/altera_syncram_m5m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_m5m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490160390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490161045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2022 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490161045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body0004bc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0004bc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490161061 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2022 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490161061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_o5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_o5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_o5m1 " "Found entity 1: altera_syncram_o5m1" {  } { { "db/altera_syncram_o5m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_o5m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490161248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490161248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_o5m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_o5m1:auto_generated " "Elaborating entity \"altera_syncram_o5m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_o5m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490161295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m2d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2d4 " "Found entity 1: altsyncram_m2d4" {  } { { "db/altsyncram_m2d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_m2d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490161483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490161483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m2d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_o5m1:auto_generated\|altsyncram_m2d4:altsyncram1 " "Elaborating entity \"altsyncram_m2d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_o5m1:auto_generated\|altsyncram_m2d4:altsyncram1\"" {  } { { "db/altera_syncram_o5m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_o5m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490161576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490162186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490162186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body0006bc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0006bc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490162186 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490162186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_q5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_q5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_q5m1 " "Found entity 1: altera_syncram_q5m1" {  } { { "db/altera_syncram_q5m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_q5m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490162342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490162342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_q5m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_q5m1:auto_generated " "Elaborating entity \"altera_syncram_q5m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_q5m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490162405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2d4 " "Found entity 1: altsyncram_o2d4" {  } { { "db/altsyncram_o2d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_o2d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490162592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490162592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o2d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_q5m1:auto_generated\|altsyncram_o2d4:altsyncram1 " "Elaborating entity \"altsyncram_o2d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_q5m1:auto_generated\|altsyncram_o2d4:altsyncram1\"" {  } { { "db/altera_syncram_q5m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_q5m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490162686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc15 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc15\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc15" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490163248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i123_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i123_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc92 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i123_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i123_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc92\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc92" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490163358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_r2_2392_push28_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_r2_2392_push28_camelliacbc0:thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_r2_2392_push28_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_r2_2392_push28_camelliacbc0:thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490163498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc0:thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc16 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc0:thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc16\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc16" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490163670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490163858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2385 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490163873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body0005bc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0005bc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490163873 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2385 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490163873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_p5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_p5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_p5m1 " "Found entity 1: altera_syncram_p5m1" {  } { { "db/altera_syncram_p5m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_p5m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490164061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490164061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_p5m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_p5m1:auto_generated " "Elaborating entity \"altera_syncram_p5m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_p5m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490164123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2d4 " "Found entity 1: altsyncram_n2d4" {  } { { "db/altsyncram_n2d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_n2d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490164311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490164311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_p5m1:auto_generated\|altsyncram_n2d4:altsyncram1 " "Elaborating entity \"altsyncram_n2d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_p5m1:auto_generated\|altsyncram_n2d4:altsyncram1\"" {  } { { "db/altera_syncram_p5m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_p5m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490164389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490164936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2494 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490164936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body0007bc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0007bc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490164936 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2494 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490164936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_r5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_r5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_r5m1 " "Found entity 1: altera_syncram_r5m1" {  } { { "db/altera_syncram_r5m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_r5m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490165139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490165139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_r5m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_r5m1:auto_generated " "Elaborating entity \"altera_syncram_r5m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_r5m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490165186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p2d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2d4 " "Found entity 1: altsyncram_p2d4" {  } { { "db/altsyncram_p2d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_p2d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490165389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490165389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_r5m1:auto_generated\|altsyncram_p2d4:altsyncram1 " "Elaborating entity \"altsyncram_p2d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_r5m1:auto_generated\|altsyncram_p2d4:altsyncram1\"" {  } { { "db/altera_syncram_r5m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_r5m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490165498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490166123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2580 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490166123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body0001bc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0001bc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490166123 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2580 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490166123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_l5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_l5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_l5m1 " "Found entity 1: altera_syncram_l5m1" {  } { { "db/altera_syncram_l5m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_l5m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490166295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490166295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_l5m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_l5m1:auto_generated " "Elaborating entity \"altera_syncram_l5m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_l5m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490166342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j2d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j2d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j2d4 " "Found entity 1: altsyncram_j2d4" {  } { { "db/altsyncram_j2d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_j2d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490166545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490166545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j2d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_l5m1:auto_generated\|altsyncram_j2d4:altsyncram1 " "Elaborating entity \"altsyncram_j2d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_l5m1:auto_generated\|altsyncram_j2d4:altsyncram1\"" {  } { { "db/altera_syncram_l5m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_l5m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490166623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490167154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2686 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490167170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body0003bc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0003bc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490167170 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2686 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490167170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_n5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_n5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_n5m1 " "Found entity 1: altera_syncram_n5m1" {  } { { "db/altera_syncram_n5m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_n5m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490167342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490167342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_n5m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_n5m1:auto_generated " "Elaborating entity \"altera_syncram_n5m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_n5m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490167389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2d4 " "Found entity 1: altsyncram_l2d4" {  } { { "db/altsyncram_l2d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_l2d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490167576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490167576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l2d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_n5m1:auto_generated\|altsyncram_l2d4:altsyncram1 " "Elaborating entity \"altsyncram_l2d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_n5m1:auto_generated\|altsyncram_l2d4:altsyncram1\"" {  } { { "db/altera_syncram_n5m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_n5m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490167685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i125_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i125_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc108 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i125_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i125_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc108\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc108" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490168248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i117_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i117_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc97 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i117_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i117_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc97\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc97" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490168373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc18 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc18\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc18" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490168482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc115 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc115\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc115" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490168607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|dspba_delay_ver:i_or_i_camelliacbc116_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|dspba_delay_ver:i_or_i_camelliacbc116_delay\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "i_or_i_camelliacbc116_delay" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490168717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0:thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0:thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490168779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0:thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124\|acl_push:thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0:thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124\|acl_push:thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0.sv" "thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_l1_2389_push31_camelliacbc0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490168842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc0:thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc19 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc0:thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc19\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc19" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490168951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_r1_2391_push29_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_r1_2391_push29_camelliacbc0:thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_r1_2391_push29_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_r1_2391_push29_camelliacbc0:thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 3064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490169092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc0:thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc13 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc0:thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc13\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc13" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 3085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490169279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i121_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i121_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc99 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i121_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i121_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc99\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc99" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490169373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc118 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc118\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc118" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490169513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|dspba_delay_ver:redist16_i_cmp106_camelliacbc90_q_7 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|dspba_delay_ver:redist16_i_cmp106_camelliacbc90_q_7\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "redist16_i_cmp106_camelliacbc90_q_7" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 3240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490169607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc75_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc75_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc75_camelliacbc150 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc75_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc75_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc75_camelliacbc150\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc75_camelliacbc150" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490169670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc76_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc76_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc76_camelliacbc151 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc76_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc76_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc76_camelliacbc151\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc76_camelliacbc151" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 3354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490169763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc77_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc77_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc77_camelliacbc152 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc77_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc77_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc77_camelliacbc152\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc77_camelliacbc152" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 3384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490169873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc74_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc74_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc74_camelliacbc149 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc74_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0:thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc74_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc74_camelliacbc149\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc74_camelliacbc149" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2463_camelliacbc0.sv" 3467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490169998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490170123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003melliacbc1_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003melliacbc1_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490170201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003iacbc1_full_detector soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003iacbc1_full_detector\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B10:thebb_camelliaCBC_B10\|camelliaCBC_bb_B10_stall_region:thebb_camelliaCBC_B10_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body95_cam0000ter2463_camelliacbc1:thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0003iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit250_camelliacbc0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490170904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B8_sr_1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8_sr_1:thebb_camelliaCBC_B8_sr_1_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B8_sr_1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8_sr_1:thebb_camelliaCBC_B8_sr_1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B8_sr_1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490171045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B8 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8 " "Elaborating entity \"camelliaCBC_bb_B8\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B8" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490171107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B8_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_B8_branch:thecamelliaCBC_B8_branch " "Elaborating entity \"camelliaCBC_B8_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_B8_branch:thecamelliaCBC_B8_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8.sv" "thecamelliaCBC_B8_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490171216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B8_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_B8_merge:thecamelliaCBC_B8_merge " "Elaborating entity \"camelliaCBC_B8_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_B8_merge:thecamelliaCBC_B8_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8.sv" "thecamelliaCBC_B8_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490171306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B8_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region " "Elaborating entity \"camelliaCBC_bb_B8_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8.sv" "thebb_camelliaCBC_B8_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490171384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B8_merge_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_B8_merge_reg:thecamelliaCBC_B8_merge_reg_aunroll_x " "Elaborating entity \"camelliaCBC_B8_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_B8_merge_reg:thecamelliaCBC_B8_merge_reg_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thecamelliaCBC_B8_merge_reg_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490171608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_26154_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_26154_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc0 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_26154_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_26154_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc0\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490171702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_14148_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_14148_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc6 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_14148_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000c_14148_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc6\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc6" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490171843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i115_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i115_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc14 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i115_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000063_i115_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc14\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc14" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490171983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i111_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i111_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc10 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i111_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000071_i111_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc10\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc10" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490172108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i109_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i109_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc8 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i109_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000067_i109_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc8\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc8" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490172233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract53_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract53_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc22 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract53_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract53_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc22\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc22" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490172358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract32_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract32_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc18 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract32_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract32_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc18\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc18" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490172499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract20_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract20_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc16 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract20_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract20_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc16\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc16" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490172624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc4 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc4\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc4" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490172765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc5 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc5\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc5" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490172905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc2 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc2\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc2" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490173046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc3 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc3\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc3" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490173186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490173327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract43_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract43_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc20 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract43_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract43_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc20\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc20" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490173483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc7 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc7\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc7" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490173639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i113_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i113_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc12 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i113_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000060_i113_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc12\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc12" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490173780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc50_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc50_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc50_camelliacbc28 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc50_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc50_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc50_camelliacbc28\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc50_camelliacbc28" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490173921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc52_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc52_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc52_camelliacbc30 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc52_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc52_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc52_camelliacbc30\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc52_camelliacbc30" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490174046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc53_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc53_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc53_camelliacbc31 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc53_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc53_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc53_camelliacbc31\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc53_camelliacbc31" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490174171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc51_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc51_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc51_camelliacbc29 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc51_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8:thebb_camelliaCBC_B8\|camelliaCBC_bb_B8_stall_region:thebb_camelliaCBC_B8_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc51_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc51_camelliacbc29\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc51_camelliacbc29" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B8_stall_region.sv" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490174311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B8_sr_0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8_sr_0:thebb_camelliaCBC_B8_sr_0_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B8_sr_0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B8_sr_0:thebb_camelliaCBC_B8_sr_0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B8_sr_0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490174436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B7 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B7:thebb_camelliaCBC_B7 " "Elaborating entity \"camelliaCBC_bb_B7\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B7:thebb_camelliaCBC_B7\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B7" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490174514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B7_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B7:thebb_camelliaCBC_B7\|camelliaCBC_B7_branch:thecamelliaCBC_B7_branch " "Elaborating entity \"camelliaCBC_B7_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B7:thebb_camelliaCBC_B7\|camelliaCBC_B7_branch:thecamelliaCBC_B7_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B7.sv" "thecamelliaCBC_B7_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B7.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490174593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B7_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B7:thebb_camelliaCBC_B7\|camelliaCBC_bb_B7_stall_region:thebb_camelliaCBC_B7_stall_region " "Elaborating entity \"camelliaCBC_bb_B7_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B7:thebb_camelliaCBC_B7\|camelliaCBC_bb_B7_stall_region:thebb_camelliaCBC_B7_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B7.sv" "thebb_camelliaCBC_B7_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B7.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490174686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B7_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B7:thebb_camelliaCBC_B7\|camelliaCBC_B7_merge:thecamelliaCBC_B7_merge " "Elaborating entity \"camelliaCBC_B7_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B7:thebb_camelliaCBC_B7\|camelliaCBC_B7_merge:thecamelliaCBC_B7_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B7.sv" "thecamelliaCBC_B7_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B7.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490174780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B7_sr_0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B7_sr_0:thebb_camelliaCBC_B7_sr_0_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B7_sr_0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B7_sr_0:thebb_camelliaCBC_B7_sr_0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B7_sr_0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490174858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr:thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr:thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490174936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B9 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9 " "Elaborating entity \"camelliaCBC_bb_B9\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B9" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490175014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B9_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_B9_branch:thecamelliaCBC_B9_branch " "Elaborating entity \"camelliaCBC_B9_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_B9_branch:thecamelliaCBC_B9_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B9.sv" "thecamelliaCBC_B9_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B9.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490176077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B9_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_B9_merge:thecamelliaCBC_B9_merge " "Elaborating entity \"camelliaCBC_B9_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_B9_merge:thecamelliaCBC_B9_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B9.sv" "thecamelliaCBC_B9_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B9.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490176155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B9_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region " "Elaborating entity \"camelliaCBC_bb_B9_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B9.sv" "thebb_camelliaCBC_B9_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B9.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490176233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B9_merge_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_B9_merge_reg:thecamelliaCBC_B9_merge_reg_aunroll_x " "Elaborating entity \"camelliaCBC_B9_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_B9_merge_reg:thecamelliaCBC_B9_merge_reg_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B9_stall_region.sv" "thecamelliaCBC_B9_merge_reg_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B9_stall_region.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490177264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B9_stall_region.sv" "thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B9_stall_region.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490177311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x " "Elaborating entity \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1.sv" "thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490178373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push18_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push18_camelliacbc0:thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push18_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i6_fpga_ind0000_push18_camelliacbc0:thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490179623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00006_pop18_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00006_pop18_camelliacbc0:thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc137 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00006_pop18_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i6_fpga_indv00006_pop18_camelliacbc0:thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc137\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc137" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490179811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490179936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141\|acl_push:thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141\|acl_push:thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0.sv" "thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond192_camelliacbc0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490180014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push24_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push24_camelliacbc0:thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push24_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push24_camelliacbc0:thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490180217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i4_initerati00000_pop24_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_initerati00000_pop24_camelliacbc0:thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc7 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i4_initerati00000_pop24_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_initerati00000_pop24_camelliacbc0:thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc7\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc7" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490180373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i1_lastiniteration184_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration184_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i1_lastiniteration184_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration184_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490180514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc0:thei_llvm_fpga_pipeline_keep_going182_camelliacbc6 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going182_camelliacbc0:thei_llvm_fpga_pipeline_keep_going182_camelliacbc6\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_pipeline_keep_going182_camelliacbc6" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490180686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i4_cleanups185_push25_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups185_push25_camelliacbc0:thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i4_cleanups185_push25_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups185_push25_camelliacbc0:thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490180980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc0:thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc2 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc0:thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc2\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc2" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490181168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i8_i_0399_push19_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i8_i_0399_push19_camelliacbc0:thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i8_i_0399_push19_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i8_i_0399_push19_camelliacbc0:thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490181293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc0:thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc24 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc0:thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc24\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc24" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490181480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_144_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_144_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_144_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memcoalesce_0000que_144_camelliacbc0:thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490181590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i120_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i120_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc106 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i120_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000091_i120_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc106\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc106" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490182371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc18 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc18\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc18" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490182496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc12 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc12\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc12" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490182636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i122_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i122_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc111 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i122_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000079_i122_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc111\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc111" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490182761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc95 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc95\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc95" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490182902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_l1_0395_push23_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_l1_0395_push23_camelliacbc0:thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_l1_0395_push23_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_l1_0395_push23_camelliacbc0:thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490183043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc0:thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc13 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc0:thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc13\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc13" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490183215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i128_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i128_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc97 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i128_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000000_i128_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc97\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc97" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490183340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc15 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc15\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc15" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490183480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_l2_0396_push22_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_l2_0396_push22_camelliacbc0:thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_l2_0396_push22_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_l2_0396_push22_camelliacbc0:thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490183621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc0:thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc16 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc0:thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc16\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc16" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490183808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i118_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i118_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc113 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i118_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000087_i118_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc113\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc113" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490183964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_r1_0397_push21_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_r1_0397_push21_camelliacbc0:thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_r1_0397_push21_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_r1_0397_push21_camelliacbc0:thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490184152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc0:thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc19 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc0:thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc19\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc19" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490184339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490184511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490184511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000jbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000jbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490184511 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490184511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_e7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_e7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_e7m1 " "Found entity 1: altera_syncram_e7m1" {  } { { "db/altera_syncram_e7m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_e7m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490184652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490184652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_e7m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_e7m1:auto_generated " "Elaborating entity \"altera_syncram_e7m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_e7m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490184714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4d4 " "Found entity 1: altsyncram_c4d4" {  } { { "db/altsyncram_c4d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_c4d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490184918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490184918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_e7m1:auto_generated\|altsyncram_c4d4:altsyncram1 " "Elaborating entity \"altsyncram_c4d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_e7m1:auto_generated\|altsyncram_c4d4:altsyncram1\"" {  } { { "db/altera_syncram_e7m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_e7m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490185043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490185699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2223 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490185714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000lbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000lbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490185714 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2223 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490185714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_g7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_g7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_g7m1 " "Found entity 1: altera_syncram_g7m1" {  } { { "db/altera_syncram_g7m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_g7m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490185871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490185871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_g7m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_g7m1:auto_generated " "Elaborating entity \"altera_syncram_g7m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_g7m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490185933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e4d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e4d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e4d4 " "Found entity 1: altsyncram_e4d4" {  } { { "db/altsyncram_e4d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_e4d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490186136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490186136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e4d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_g7m1:auto_generated\|altsyncram_e4d4:altsyncram1 " "Elaborating entity \"altsyncram_e4d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_g7m1:auto_generated\|altsyncram_e4d4:altsyncram1\"" {  } { { "db/altera_syncram_g7m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_g7m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490186230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490186917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490186917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000nbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000nbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490186933 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490186933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_i7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_i7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_i7m1 " "Found entity 1: altera_syncram_i7m1" {  } { { "db/altera_syncram_i7m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_i7m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490187089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490187089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_i7m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_i7m1:auto_generated " "Elaborating entity \"altera_syncram_i7m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_i7m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490187167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4d4 " "Found entity 1: altsyncram_g4d4" {  } { { "db/altsyncram_g4d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_g4d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490187370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490187370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_i7m1:auto_generated\|altsyncram_g4d4:altsyncram1 " "Elaborating entity \"altsyncram_g4d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_i7m1:auto_generated\|altsyncram_g4d4:altsyncram1\"" {  } { { "db/altera_syncram_i7m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_i7m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490187449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490188167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2401 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490188167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000hbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000hbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490188167 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2401 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490188167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_c7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_c7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_c7m1 " "Found entity 1: altera_syncram_c7m1" {  } { { "db/altera_syncram_c7m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_c7m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490188355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490188355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_c7m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_c7m1:auto_generated " "Elaborating entity \"altera_syncram_c7m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_c7m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490188402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4d4 " "Found entity 1: altsyncram_a4d4" {  } { { "db/altsyncram_a4d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_a4d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490188605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490188605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_c7m1:auto_generated\|altsyncram_a4d4:altsyncram1 " "Elaborating entity \"altsyncram_a4d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_c7m1:auto_generated\|altsyncram_a4d4:altsyncram1\"" {  } { { "db/altera_syncram_c7m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_c7m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490188683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490189323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490189323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000gbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000gbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490189323 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490189323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_b7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_b7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_b7m1 " "Found entity 1: altera_syncram_b7m1" {  } { { "db/altera_syncram_b7m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_b7m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490189480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490189480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_b7m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_b7m1:auto_generated " "Elaborating entity \"altera_syncram_b7m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_b7m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490189542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_94d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_94d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_94d4 " "Found entity 1: altsyncram_94d4" {  } { { "db/altsyncram_94d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_94d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490189761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490189761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_94d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_b7m1:auto_generated\|altsyncram_94d4:altsyncram1 " "Elaborating entity \"altsyncram_94d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_b7m1:auto_generated\|altsyncram_94d4:altsyncram1\"" {  } { { "db/altera_syncram_b7m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_b7m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490189855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490190527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2643 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490190542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000ibc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000ibc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490190542 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2643 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490190542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_d7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_d7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_d7m1 " "Found entity 1: altera_syncram_d7m1" {  } { { "db/altera_syncram_d7m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_d7m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490190730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490190730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_d7m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_d7m1:auto_generated " "Elaborating entity \"altera_syncram_d7m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_d7m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490190776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4d4 " "Found entity 1: altsyncram_b4d4" {  } { { "db/altsyncram_b4d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_b4d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490190995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490190995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_d7m1:auto_generated\|altsyncram_b4d4:altsyncram1 " "Elaborating entity \"altsyncram_b4d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_d7m1:auto_generated\|altsyncram_b4d4:altsyncram1\"" {  } { { "db/altera_syncram_d7m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_d7m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490191073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490191714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490191714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000kbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000kbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490191714 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490191714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_f7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_f7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_f7m1 " "Found entity 1: altera_syncram_f7m1" {  } { { "db/altera_syncram_f7m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_f7m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490191839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490191839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_f7m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_f7m1:auto_generated " "Elaborating entity \"altera_syncram_f7m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_f7m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490191917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d4d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d4d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d4d4 " "Found entity 1: altsyncram_d4d4" {  } { { "db/altsyncram_d4d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_d4d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490192136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490192136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d4d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_f7m1:auto_generated\|altsyncram_d4d4:altsyncram1 " "Elaborating entity \"altsyncram_d4d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_f7m1:auto_generated\|altsyncram_d4d4:altsyncram1\"" {  } { { "db/altera_syncram_f7m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_f7m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490192214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490192917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2821 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490192933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000mbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000mbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490192933 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2821 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490192933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_h7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_h7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_h7m1 " "Found entity 1: altera_syncram_h7m1" {  } { { "db/altera_syncram_h7m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_h7m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490193104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490193104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_h7m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_h7m1:auto_generated " "Elaborating entity \"altera_syncram_h7m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_h7m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490193167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f4d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f4d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f4d4 " "Found entity 1: altsyncram_f4d4" {  } { { "db/altsyncram_f4d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_f4d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490193401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490193401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f4d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_h7m1:auto_generated\|altsyncram_f4d4:altsyncram1 " "Elaborating entity \"altsyncram_f4d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_h7m1:auto_generated\|altsyncram_f4d4:altsyncram1\"" {  } { { "db/altera_syncram_h7m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_h7m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490193464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc21 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc21\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc21" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490194058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i126_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i126_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc100 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i126_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000097_i126_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc100\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc100" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 2987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490194167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i124_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i124_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc116 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i124_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or000082_i124_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc116\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc116" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 3022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490194292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_r2_0398_push20_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_r2_0398_push20_camelliacbc0:thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_r2_0398_push20_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_r2_0398_push20_camelliacbc0:thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 3110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490194432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc0:thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc22 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc0:thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc22\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc22" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490194620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc90 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc90\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc90" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 3198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490194761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc63_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc63_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc63_camelliacbc148 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc63_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc63_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc63_camelliacbc148\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc63_camelliacbc148" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490194917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc64_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc64_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc64_camelliacbc149 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc64_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc64_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc64_camelliacbc149\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc64_camelliacbc149" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 3290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490195042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc65_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc65_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc65_camelliacbc150 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc65_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc65_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc65_camelliacbc150\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc65_camelliacbc150" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 3333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490195151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc62_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc62_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc62_camelliacbc147 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc62_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc62_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc62_camelliacbc147\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc62_camelliacbc147" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000ter2382_camelliacbc0.sv" 3416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490195293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490195434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002melliacbc1_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002melliacbc1_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490195528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002iacbc1_full_detector soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002iacbc1_full_detector\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9:thebb_camelliaCBC_B9\|camelliaCBC_bb_B9_stall_region:thebb_camelliaCBC_B9_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_camel0000ter2382_camelliacbc1:thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0002iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit242_camelliacbc0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490196246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B9_sr_1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9_sr_1:thebb_camelliaCBC_B9_sr_1_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B9_sr_1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B9_sr_1:thebb_camelliaCBC_B9_sr_1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B9_sr_1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490196356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_loop_limiter_1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_1:theloop_limiter_camelliaCBC1 " "Elaborating entity \"camelliaCBC_loop_limiter_1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_1:theloop_limiter_camelliaCBC1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "theloop_limiter_camelliaCBC1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490196449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4 " "Elaborating entity \"camelliaCBC_bb_B4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B4" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490196574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B4_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_B4_merge:thecamelliaCBC_B4_merge " "Elaborating entity \"camelliaCBC_B4_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_B4_merge:thecamelliaCBC_B4_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4.sv" "thecamelliaCBC_B4_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490196653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B4_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_B4_branch:thecamelliaCBC_B4_branch " "Elaborating entity \"camelliaCBC_B4_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_B4_branch:thecamelliaCBC_B4_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4.sv" "thecamelliaCBC_B4_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490196731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B4_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region " "Elaborating entity \"camelliaCBC_bb_B4_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4.sv" "thebb_camelliaCBC_B4_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490196809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc42_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc42_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc42_camelliacbc12 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc42_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc42_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc42_camelliacbc12\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc42_camelliacbc12" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490196949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract54_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract54_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc0 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract54_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract54_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc0\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490197059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc44_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc44_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc44_camelliacbc14 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc44_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc44_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc44_camelliacbc14\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc44_camelliacbc14" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490197199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract33_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract33_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc6 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract33_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract33_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc6\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc6" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490197324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc45_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc45_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc45_camelliacbc15 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc45_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc45_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc45_camelliacbc15\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc45_camelliacbc15" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490197465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract21_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract21_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc9 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract21_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract21_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc9\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc9" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490197590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract102_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract102_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract102_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract102_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490197715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract106_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract106_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc7 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract106_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract106_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc7\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc7" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490197840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract108_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract108_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc10 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract108_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract108_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc10\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc10" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490197965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract104_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract104_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc4 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract104_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000ract104_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc4\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc4" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490198106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract44_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract44_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc3 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract44_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract44_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc3\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc3" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490198231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc43_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc43_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc43_camelliacbc13 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc43_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4:thebb_camelliaCBC_B4\|camelliaCBC_bb_B4_stall_region:thebb_camelliaCBC_B4_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc43_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc43_camelliacbc13\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc43_camelliacbc13" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B4_stall_region.sv" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490198387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B4_sr_0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4_sr_0:thebb_camelliaCBC_B4_sr_0_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B4_sr_0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B4_sr_0:thebb_camelliaCBC_B4_sr_0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B4_sr_0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490198496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B5_sr_0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5_sr_0:thebb_camelliaCBC_B5_sr_0_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B5_sr_0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B5_sr_0:thebb_camelliaCBC_B5_sr_0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B5_sr_0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490198590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B3 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B3\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B3_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490198652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B3_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_B3_merge:thecamelliaCBC_B3_merge " "Elaborating entity \"camelliaCBC_B3_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_B3_merge:thecamelliaCBC_B3_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B3.sv" "thecamelliaCBC_B3_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B3.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490199527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B3_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_B3_branch:thecamelliaCBC_B3_branch " "Elaborating entity \"camelliaCBC_B3_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_B3_branch:thecamelliaCBC_B3_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B3.sv" "thecamelliaCBC_B3_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B3.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490199574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B3_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region " "Elaborating entity \"camelliaCBC_bb_B3_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B3.sv" "thebb_camelliaCBC_B3_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B3.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490199637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x " "Elaborating entity \"camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B3_stall_region.sv" "thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B3_stall_region.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490200496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x " "Elaborating entity \"camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0.sv" "thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490201384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490202477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40617_camelliacbc0.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490202587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc27_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc27_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc27_camelliacbc134 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc27_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc27_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc27_camelliacbc134\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc27_camelliacbc134" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490202665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40618_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40618_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc5_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40618_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40618_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc5_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc5_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490202759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc28_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc28_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc28_camelliacbc135 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc28_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc28_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc28_camelliacbc135\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc28_camelliacbc135" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490202915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40619_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40619_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc7_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40619_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40619_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc7_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc7_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490203008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc29_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc29_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc29_camelliacbc136 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc29_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc29_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc29_camelliacbc136\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc29_camelliacbc136" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490203180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc11 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc11\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc11" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490203274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_869_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_869_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc12 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_869_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_869_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc12\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc12" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490203399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc30_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc30_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc30_camelliacbc137 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc30_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc30_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc30_camelliacbc137\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc30_camelliacbc137" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490203540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_870_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_870_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc16 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_870_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_870_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc16\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc16" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490203633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1076_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1076_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc17 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1076_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1076_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc17\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc17" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490203758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc31_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc31_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc31_camelliacbc138 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc31_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc31_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc31_camelliacbc138\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc31_camelliacbc138" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490203883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1077_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1077_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc20 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1077_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1077_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc20\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc20" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490203993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc21 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc21\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc21" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490204118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc32_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc32_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc32_camelliacbc139 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc32_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc32_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc32_camelliacbc139\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc32_camelliacbc139" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490204227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc24 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc24\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc24" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490204337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc25 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc25\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc25" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490204446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc33_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc33_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc33_camelliacbc140 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc33_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc33_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc33_camelliacbc140\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc33_camelliacbc140" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490204555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract38_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract38_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc49 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract38_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract38_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc49\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc49" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490204633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract48_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract48_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc50 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract48_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract48_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc50\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc50" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490204743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc34_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc34_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc34_camelliacbc141 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc34_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc34_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc34_camelliacbc141\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc34_camelliacbc141" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490204872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract47_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract47_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc53 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract47_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract47_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc53\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc53" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490204978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract59_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract59_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc54 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract59_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract59_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc54\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc54" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490205103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc35_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc35_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc35_camelliacbc142 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc35_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc35_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc35_camelliacbc142\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc35_camelliacbc142" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490205244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract58_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract58_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc57 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract58_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract58_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc57\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc57" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490205353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract27_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract27_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc58 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract27_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract27_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc58\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc58" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490205462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc36_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc36_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc36_camelliacbc143 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc36_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc36_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc36_camelliacbc143\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc36_camelliacbc143" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490205587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract26_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract26_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc61 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract26_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract26_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc61\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc61" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490205681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract37_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract37_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc62 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract37_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract37_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc62\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc62" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490205791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc37_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc37_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc37_camelliacbc144 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc37_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc37_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc37_camelliacbc144\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc37_camelliacbc144" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490205931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc113 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc113\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc113" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490206041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc114 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc114\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc114" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490206150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc38_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc38_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc38_camelliacbc145 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc38_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc38_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc38_camelliacbc145\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc38_camelliacbc145" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490206259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc117 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc117\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc117" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490206369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_873_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_873_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc118 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_873_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_873_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc118\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc118" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490206494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc39_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc39_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc39_camelliacbc146 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc39_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc39_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc39_camelliacbc146\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc39_camelliacbc146" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490206634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_874_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_874_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc121 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_874_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_874_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc121\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc121" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490206728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1081_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1081_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc122 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1081_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1081_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc122\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc122" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490206869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc40_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc40_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc40_camelliacbc147 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc40_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc40_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc40_camelliacbc147\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc40_camelliacbc147" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490206994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1082_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1082_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc125 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1082_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1082_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc125\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc125" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490207103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc126 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc126\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc126" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490207212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc41_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc41_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc41_camelliacbc148 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc41_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc41_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc41_camelliacbc148\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc41_camelliacbc148" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490207322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40615_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40615_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc9_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40615_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40615_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc9_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc9_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490207431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract34_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract34_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc109 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract34_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract34_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc109\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc109" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490207587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract45_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract45_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc110 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract45_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract45_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc110\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc110" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490207697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract22_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract22_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc105 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract22_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract22_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc105\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc105" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490207806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract35_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract35_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc106 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract35_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract35_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc106\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc106" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490207931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract55_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract55_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc101 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract55_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract55_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc101\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc101" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490208056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract23_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract23_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc102 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract23_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract23_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc102\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc102" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490208165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract46_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract46_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc97 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract46_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract46_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc97\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc97" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490208275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract56_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract56_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc98 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract56_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract56_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc98\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc98" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490208384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_872_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_872_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc93 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_872_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_872_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc93\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc93" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 1978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490208493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1080_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1080_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc94 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1080_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1080_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc94\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc94" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490208603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc89 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc89\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc89" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490208728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_871_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_871_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc90 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_871_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_871_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc90\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc90" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490208868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc85 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc85\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc85" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490208978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc86 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc86\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc86" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490209103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1079_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1079_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc81 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1079_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1079_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc81\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc81" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490209228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc82 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc82\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc82" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490209368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract24_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract24_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc77 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract24_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract24_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc77\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc77" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490209493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract36_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract36_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc78 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract36_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract36_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc78\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc78" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490209603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract57_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract57_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc73 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract57_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract57_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc73\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc73" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490209712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract25_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract25_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc74 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract25_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract25_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc74\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc74" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490209837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc69 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc69\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc69" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490209947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc70 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc70\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc70" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490210071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1078_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1078_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc65 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1078_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1078_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc65\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc65" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490210196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc66 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc66\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc66" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490210290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract60_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract60_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc45 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract60_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract60_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc45\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc45" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490210400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract28_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract28_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc46 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract28_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract28_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc46\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc46" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490210525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract49_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract49_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc41 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract49_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract49_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc41\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc41" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490210650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract61_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract61_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc42 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract61_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract61_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc42\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc42" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490210775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract39_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract39_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc37 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract39_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract39_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc37\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc37" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490210900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract50_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract50_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc38 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract50_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract50_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc38\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc38" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490211025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract29_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract29_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc33 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract29_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract29_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc33\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc33" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490211134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract40_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract40_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc34 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract40_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract40_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc34\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc34" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490211243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc32 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc32\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc32" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490211353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc31 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc31\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc31" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490211462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1083_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1083_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc30 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1083_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000bc_1083_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc30\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc30" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490211587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_875_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_875_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc28 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_875_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_re0000cbc_875_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc28\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc28" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490211696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0:thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0:thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490211806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0:thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memdep_3_camelliacbc1 " "Elaborating entity \"lsu_top\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0:thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memdep_3_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0.sv" "thei_llvm_fpga_mem_memdep_3_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490212774 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490212837 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0:thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|lsu_top:thei_llvm_fpga_mem_memdep_3_camelliacbc1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490212837 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0:thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|lsu_top:thei_llvm_fpga_mem_memdep_3_camelliacbc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0:thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memdep_3_camelliacbc1\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_mem_memdep_3_camelliacbc0:thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memdep_3_camelliacbc1\|lsu_pipelined_write:pipelined_write\"" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "pipelined_write" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490213290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40616_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40616_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40616_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_s_stru0000ta40616_camelliacbc0:thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490213524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc26_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc26_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc26_camelliacbc133 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc26_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0:thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc26_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc26_camelliacbc133\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc26_camelliacbc133" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_keysched0000nter233_camelliacbc0.sv" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490213696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490213806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490213868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0 " "Elaborating entity \"hld_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490213931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490213931 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490213962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490213977 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490214149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490214181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490214181 ""}  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490214181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_gr32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_gr32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_gr32 " "Found entity 1: dpram_gr32" {  } { { "db/dpram_gr32.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/dpram_gr32.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490214571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490214571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_gr32 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_gr32:auto_generated " "Elaborating entity \"dpram_gr32\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_gr32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 202 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490214602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001iacbc1_full_detector soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001iacbc1_full_detector\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3:thebb_camelliaCBC_B3_aunroll_x\|camelliaCBC_bb_B3_stall_region:thebb_camelliaCBC_B3_stall_region\|camelliaCBC_i_sfc_s_c0_in_keyschedule_ya0000nter233_camelliacbc0:thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0001iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000exit235_camelliacbc0.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490215118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B3_sr_0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3_sr_0:thebb_camelliaCBC_B3_sr_0_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B3_sr_0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B3_sr_0:thebb_camelliaCBC_B3_sr_0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B3_sr_0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490215212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490215290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B2 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2 " "Elaborating entity \"camelliaCBC_bb_B2\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B2" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490215352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B2_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_B2_branch:thecamelliaCBC_B2_branch " "Elaborating entity \"camelliaCBC_B2_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_B2_branch:thecamelliaCBC_B2_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B2.sv" "thecamelliaCBC_B2_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B2.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490215446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B2_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_B2_merge:thecamelliaCBC_B2_merge " "Elaborating entity \"camelliaCBC_B2_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_B2_merge:thecamelliaCBC_B2_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B2.sv" "thecamelliaCBC_B2_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B2.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490215524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B2_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region " "Elaborating entity \"camelliaCBC_bb_B2_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B2.sv" "thebb_camelliaCBC_B2_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B2.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490215618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B2_merge_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_B2_merge_reg:thecamelliaCBC_B2_merge_reg_aunroll_x " "Elaborating entity \"camelliaCBC_B2_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_B2_merge_reg:thecamelliaCBC_B2_merge_reg_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B2_stall_region.sv" "thecamelliaCBC_B2_merge_reg_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B2_stall_region.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490215727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B2_stall_region.sv" "thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B2_stall_region.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490215805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x " "Elaborating entity \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1.sv" "thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490215915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract51_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract51_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc103 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract51_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract51_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc103\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc103" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490216243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i4_cleanups203_push17_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups203_push17_camelliacbc0:thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i4_cleanups203_push17_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_cleanups203_push17_camelliacbc0:thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490216352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc0:thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc2 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc0:thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc2\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc2" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490216509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push10_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push10_camelliacbc0:thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push10_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i3_fpga_ind0000_push10_camelliacbc0:thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490216634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv0000v_pop10_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv0000v_pop10_camelliacbc0:thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc113 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv0000v_pop10_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i3_fpga_indv0000v_pop10_camelliacbc0:thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc113\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc113" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490216805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490216915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117\|acl_push:thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0:thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117\|acl_push:thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0.sv" "thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_notexitcond210_camelliacbc0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490216977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push16_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push16_camelliacbc0:thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push16_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i4_initerat0000_push16_camelliacbc0:thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490217149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i4_initerati00008_pop16_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_initerati00008_pop16_camelliacbc0:thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc7 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i4_initerati00008_pop16_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i4_initerati00008_pop16_camelliacbc0:thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc7\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc7" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490217290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490217430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11\|acl_push:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11\|acl_push:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0.sv" "thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490217508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11\|acl_push:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11\|acl_push:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490217555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490217555 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B2:thebb_camelliaCBC_B2|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11|acl_push:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490217555 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|camelliaCBC_bb_B2:thebb_camelliaCBC_B2|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|camelliaCBC_i_llvm_fpga_push_i1_lastiniteration202_camelliacbc0:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11|acl_push:thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc0:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pipeline_keep_going200_camelliacbc0:thei_llvm_fpga_pipeline_keep_going200_camelliacbc6\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_pipeline_keep_going200_camelliacbc6" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490217633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc0:thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc0:thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490217930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc0:thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc24 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc0:thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc24\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc24" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490218071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract31_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract31_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc21 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract31_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract31_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc21\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc21" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490218196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract30_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract30_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc92 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract30_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract30_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc92\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc92" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490218321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract52_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract52_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc15 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract52_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract52_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc15\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc15" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490218446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0:thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0:thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490218587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0:thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106\|acl_push:thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0:thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106\|acl_push:thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0.sv" "thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490218665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc0:thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc16 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc0:thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc16\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc16" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490218805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract42_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract42_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc18 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract42_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract42_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc18\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc18" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490218962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract41_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract41_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc98 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract41_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract41_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc98\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc98" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490219118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract63_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract63_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc12 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract63_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract63_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc12\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc12" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490219258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract62_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract62_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc107 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract62_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_in0000tract62_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc107\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc107" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490219415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc0:thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc0:thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490219571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc0:thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc13 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc0:thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc13\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc13" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490219774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490220055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1933 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490220071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body0008bc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0008bc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490220071 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 1933 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490220071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_s5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_s5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_s5m1 " "Found entity 1: altera_syncram_s5m1" {  } { { "db/altera_syncram_s5m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_s5m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490220290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490220290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_s5m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_s5m1:auto_generated " "Elaborating entity \"altera_syncram_s5m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_s5m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490220352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q2d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2d4 " "Found entity 1: altsyncram_q2d4" {  } { { "db/altsyncram_q2d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_q2d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490220555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490220555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q2d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_s5m1:auto_generated\|altsyncram_q2d4:altsyncram1 " "Elaborating entity \"altsyncram_q2d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_s5m1:auto_generated\|altsyncram_q2d4:altsyncram1\"" {  } { { "db/altera_syncram_s5m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_s5m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490220633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490221268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2042 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490221284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000abc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000abc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490221284 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2042 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490221284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_57m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_57m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_57m1 " "Found entity 1: altera_syncram_57m1" {  } { { "db/altera_syncram_57m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_57m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490221472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490221472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_57m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_57m1:auto_generated " "Elaborating entity \"altera_syncram_57m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_57m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490221534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34d4 " "Found entity 1: altsyncram_34d4" {  } { { "db/altsyncram_34d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_34d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490221737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490221737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_57m1:auto_generated\|altsyncram_34d4:altsyncram1 " "Elaborating entity \"altsyncram_34d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_57m1:auto_generated\|altsyncram_34d4:altsyncram1\"" {  } { { "db/altera_syncram_57m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_57m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490221831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490222471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490222487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000cbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000cbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490222487 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490222487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_77m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_77m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_77m1 " "Found entity 1: altera_syncram_77m1" {  } { { "db/altera_syncram_77m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_77m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490222690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490222690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_77m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_77m1:auto_generated " "Elaborating entity \"altera_syncram_77m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_77m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490222753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_54d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_54d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_54d4 " "Found entity 1: altsyncram_54d4" {  } { { "db/altsyncram_54d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_54d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490222987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490222987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_54d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_77m1:auto_generated\|altsyncram_54d4:altsyncram1 " "Elaborating entity \"altsyncram_54d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_77m1:auto_generated\|altsyncram_54d4:altsyncram1\"" {  } { { "db/altera_syncram_77m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_77m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490223081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490223721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490223721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000ebc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000ebc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490223721 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490223721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_97m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_97m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_97m1 " "Found entity 1: altera_syncram_97m1" {  } { { "db/altera_syncram_97m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_97m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490223909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490223909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_97m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_97m1:auto_generated " "Elaborating entity \"altera_syncram_97m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_97m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490224003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_74d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_74d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_74d4 " "Found entity 1: altsyncram_74d4" {  } { { "db/altsyncram_74d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_74d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490224221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490224221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_74d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_97m1:auto_generated\|altsyncram_74d4:altsyncram1 " "Elaborating entity \"altsyncram_74d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_97m1:auto_generated\|altsyncram_74d4:altsyncram1\"" {  } { { "db/altera_syncram_97m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_97m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490224299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0:thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0:thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490224862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0:thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102\|acl_push:thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0:thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102\|acl_push:thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0.sv" "thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490224924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0:thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102\|acl_push:thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc0:thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102\|acl_push:thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1\|acl_staging_reg:staging_reg\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "staging_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_push.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490224971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc0:thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc19 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc0:thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc19\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc19" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490225049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490225299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2514 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490225315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000bbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000bbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490225315 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2514 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490225315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_67m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_67m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_67m1 " "Found entity 1: altera_syncram_67m1" {  } { { "db/altera_syncram_67m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_67m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490225518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490225518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_67m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_67m1:auto_generated " "Elaborating entity \"altera_syncram_67m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_67m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490225596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_44d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44d4 " "Found entity 1: altsyncram_44d4" {  } { { "db/altsyncram_44d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_44d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490225784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490225784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_67m1:auto_generated\|altsyncram_44d4:altsyncram1 " "Elaborating entity \"altsyncram_44d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_67m1:auto_generated\|altsyncram_44d4:altsyncram1\"" {  } { { "db/altera_syncram_67m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_67m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490225862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490226502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490226518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000dbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000dbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490226518 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490226518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_87m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_87m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_87m1 " "Found entity 1: altera_syncram_87m1" {  } { { "db/altera_syncram_87m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_87m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490226706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490226706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_87m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_87m1:auto_generated " "Elaborating entity \"altera_syncram_87m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_87m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490226768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64d4 " "Found entity 1: altsyncram_64d4" {  } { { "db/altsyncram_64d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_64d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490226987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490226987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_87m1:auto_generated\|altsyncram_64d4:altsyncram1 " "Elaborating entity \"altsyncram_64d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_87m1:auto_generated\|altsyncram_64d4:altsyncram1\"" {  } { { "db/altera_syncram_87m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_87m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490227065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490227799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2715 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490227815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body000fbc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body000fbc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490227815 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2715 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490227815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_a7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_a7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_a7m1 " "Found entity 1: altera_syncram_a7m1" {  } { { "db/altera_syncram_a7m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_a7m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490227971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490227971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_a7m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_a7m1:auto_generated " "Elaborating entity \"altera_syncram_a7m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_a7m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490228034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_84d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_84d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_84d4 " "Found entity 1: altsyncram_84d4" {  } { { "db/altsyncram_84d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_84d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490228248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490228248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_84d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_a7m1:auto_generated\|altsyncram_84d4:altsyncram1 " "Elaborating entity \"altsyncram_84d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_a7m1:auto_generated\|altsyncram_84d4:altsyncram1\"" {  } { { "db/altera_syncram_a7m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_a7m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490228326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490228928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2801 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490228928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camelliaCBC_i_sfc_logic_s_c0_in_for_body0009bc0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"camelliaCBC_i_sfc_logic_s_c0_in_for_body0009bc0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490228928 ""}  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2801 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490228928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_t5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_t5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_t5m1 " "Found entity 1: altera_syncram_t5m1" {  } { { "db/altera_syncram_t5m1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_t5m1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490229116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490229116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_t5m1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_t5m1:auto_generated " "Elaborating entity \"altera_syncram_t5m1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_t5m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490229178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2d4 " "Found entity 1: altsyncram_r2d4" {  } { { "db/altsyncram_r2d4.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_r2d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490229397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490229397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2d4 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_t5m1:auto_generated\|altsyncram_r2d4:altsyncram1 " "Elaborating entity \"altsyncram_r2d4\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem\|altera_syncram_t5m1:auto_generated\|altsyncram_r2d4:altsyncram1\"" {  } { { "db/altera_syncram_t5m1.tdf" "altsyncram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altera_syncram_t5m1.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490229490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc0:thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc0:thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490230115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc0:thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc22 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc0:thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc22\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc22" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490230287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc22_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc22_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc22_camelliacbc125 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc22_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc22_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc22_camelliacbc125\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc22_camelliacbc125" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490230412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc23_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc23_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc23_camelliacbc126 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc23_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc23_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc23_camelliacbc126\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc23_camelliacbc126" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490230537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc20_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc20_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc20_camelliacbc123 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc20_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc20_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc20_camelliacbc123\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc20_camelliacbc123" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490230631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc21_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc21_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc21_camelliacbc124 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc21_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0:thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000iacbc21_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc21_camelliacbc124\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc21_camelliacbc124" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_logic_s_c0_in_for_body0000_enter1_camelliacbc0.sv" 3047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490230772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490230865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000melliacbc1_data_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000melliacbc1_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000melliacbc1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490230944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000iacbc1_full_detector soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector " "Elaborating entity \"camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000iacbc1_full_detector\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2:thebb_camelliaCBC_B2\|camelliaCBC_bb_B2_stall_region:thebb_camelliaCBC_B2_stall_region\|camelliaCBC_i_sfc_s_c0_in_for_body_i_cam0000_enter1_camelliacbc1:thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x\|camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000iacbc1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_camelliacbc0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490231693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B2_sr_1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2_sr_1:thebb_camelliaCBC_B2_sr_1_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B2_sr_1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B2_sr_1:thebb_camelliaCBC_B2_sr_1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B2_sr_1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490231818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_loop_limiter_0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_0:theloop_limiter_camelliaCBC0 " "Elaborating entity \"camelliaCBC_loop_limiter_0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_loop_limiter_0:theloop_limiter_camelliaCBC0\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "theloop_limiter_camelliaCBC0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490231897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B1_start soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B1_start\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B1_start_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490232006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B1_start_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_B1_start_merge:thecamelliaCBC_B1_start_merge " "Elaborating entity \"camelliaCBC_B1_start_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_B1_start_merge:thecamelliaCBC_B1_start_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start.sv" "thecamelliaCBC_B1_start_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490232131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B1_start_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_B1_start_branch:thecamelliaCBC_B1_start_branch " "Elaborating entity \"camelliaCBC_B1_start_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_B1_start_branch:thecamelliaCBC_B1_start_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start.sv" "thecamelliaCBC_B1_start_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490232193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B1_start_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region " "Elaborating entity \"camelliaCBC_bb_B1_start_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start.sv" "thebb_camelliaCBC_B1_start_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490232259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc9_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc9_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc9_camelliacbc19 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc9_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc9_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc9_camelliacbc19\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc9_camelliacbc19" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490232447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc8_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc8_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc8_camelliacbc18 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc8_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc8_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc8_camelliacbc18\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc8_camelliacbc18" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490232551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc7_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc7_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc7_camelliacbc17 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc7_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc7_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc7_camelliacbc17\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc7_camelliacbc17" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490232672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc6_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc6_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc6_camelliacbc16 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc6_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc6_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc6_camelliacbc16\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc6_camelliacbc16" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490232781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc5_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc5_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc5_camelliacbc15 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc5_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc5_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc5_camelliacbc15\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc5_camelliacbc15" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490232875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc4_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc4_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc4_camelliacbc14 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc4_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc4_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc4_camelliacbc14\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc4_camelliacbc14" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490232969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc3_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc3_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc3_camelliacbc13 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc3_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc3_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc3_camelliacbc13\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc3_camelliacbc13" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0:thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc11_aunroll_x " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0:thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc11_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc11_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0:thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc11_aunroll_x\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0:thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc11_aunroll_x\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0.sv" "thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_ffwd_source_s_st0000liacbc1_camelliacbc0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B1_start_merge_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_B1_start_merge_reg:thecamelliaCBC_B1_start_merge_reg " "Elaborating entity \"camelliaCBC_B1_start_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_B1_start_merge_reg:thecamelliaCBC_B1_start_merge_reg\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thecamelliaCBC_B1_start_merge_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000pop_camelliacbc0_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0\|camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000pop_camelliacbc0_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0_reg " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000pop_camelliacbc0_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0\|camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000pop_camelliacbc0_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0_reg\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_throttle_i1_0000tle_pop_camelliacbc0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0:thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x " "Elaborating entity \"camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0:thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0:thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0:thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x\|hld_iord:theiord\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0.sv" "theiord" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0:thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0:thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0:thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_iord_bl_call_camelliacbc_u0000liacbc0_camelliacbc0:thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "soc_system/synthesis/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc2_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc2_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc2_camelliacbc12 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc2_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start:thebb_camelliaCBC_B1_start_aunroll_x\|camelliaCBC_bb_B1_start_stall_region:thebb_camelliaCBC_B1_start_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_source_i32_0000liacbc2_camelliacbc0:thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc2_camelliacbc12\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc2_camelliacbc12" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B1_start_stall_region.sv" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490233953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B12 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12 " "Elaborating entity \"camelliaCBC_bb_B12\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B12" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B12_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_B12_merge:thecamelliaCBC_B12_merge " "Elaborating entity \"camelliaCBC_B12_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_B12_merge:thecamelliaCBC_B12_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12.sv" "thecamelliaCBC_B12_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B12_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_B12_branch:thecamelliaCBC_B12_branch " "Elaborating entity \"camelliaCBC_B12_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_B12_branch:thecamelliaCBC_B12_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12.sv" "thecamelliaCBC_B12_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B12_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region " "Elaborating entity \"camelliaCBC_bb_B12_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12.sv" "thebb_camelliaCBC_B12_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1\|acl_token_fifo_counter:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_token_i1_th0000ush_camelliacbc9_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9\|camelliaCBC_i_llvm_fpga_push_token_i1_th0000ush_camelliacbc9_reg:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9_reg " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_token_i1_th0000ush_camelliacbc9_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9\|camelliaCBC_i_llvm_fpga_push_token_i1_th0000ush_camelliacbc9_reg:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9_reg\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000lect155_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000lect155_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc0 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000lect155_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000lect155_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc0\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct18156_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct18156_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc4 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct18156_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct18156_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc4\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc4" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct19157_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct19157_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc6 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct19157_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_sp0000ct19157_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc6\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc6" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490234984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_ffwd_dest_i32_un0000iacbc83_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_un0000iacbc83_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc2 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_ffwd_dest_i32_un0000iacbc83_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_ffwd_dest_i32_un0000iacbc83_camelliacbc0:thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc2\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc2" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490235125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0:thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x " "Elaborating entity \"camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0:thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" "thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B12_stall_region.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490235250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0:thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x\|hld_iowr:theiowr_nb " "Elaborating entity \"hld_iowr\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0:thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x\|hld_iowr:theiowr_nb\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0.sv" "theiowr_nb" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490235328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0:thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x\|hld_iowr:theiowr_nb\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_iowr_nb_return_camelliacbc0000iacbc84_camelliacbc0:thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x\|hld_iowr:theiowr_nb\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490235375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B0_runOnce soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce " "Elaborating entity \"camelliaCBC_bb_B0_runOnce\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B0_runOnce" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490235469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B0_runOnce_branch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_B0_runOnce_branch:thecamelliaCBC_B0_runOnce_branch " "Elaborating entity \"camelliaCBC_B0_runOnce_branch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_B0_runOnce_branch:thecamelliaCBC_B0_runOnce_branch\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce.sv" "thecamelliaCBC_B0_runOnce_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490235547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B0_runOnce_stall_region soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region " "Elaborating entity \"camelliaCBC_bb_B0_runOnce_stall_region\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce.sv" "thebb_camelliaCBC_B0_runOnce_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490235641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B0_runOnce_merge_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_B0_runOnce_merge_reg:thecamelliaCBC_B0_runOnce_merge_reg " "Elaborating entity \"camelliaCBC_B0_runOnce_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_B0_runOnce_merge_reg:thecamelliaCBC_B0_runOnce_merge_reg\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce_stall_region.sv" "thecamelliaCBC_B0_runOnce_merge_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490235719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0:thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0:thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490235812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_push_token_i1_wt0000ush_camelliacbc1_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0:thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1\|camelliaCBC_i_llvm_fpga_push_token_i1_wt0000ush_camelliacbc1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1_reg " "Elaborating entity \"camelliaCBC_i_llvm_fpga_push_token_i1_wt0000ush_camelliacbc1_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0:thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1\|camelliaCBC_i_llvm_fpga_push_token_i1_wt0000ush_camelliacbc1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1_reg\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490235984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0:thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0 " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0:thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0:thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0\|camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg " "Elaborating entity \"camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0:thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0\|camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_i_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_B0_runOnce_merge soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_B0_runOnce_merge:thecamelliaCBC_B0_runOnce_merge " "Elaborating entity \"camelliaCBC_B0_runOnce_merge\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_B0_runOnce_merge:thecamelliaCBC_B0_runOnce_merge\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce.sv" "thecamelliaCBC_B0_runOnce_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_bb_B0_runOnce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_bb_B1_start_sr_1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start_sr_1:thebb_camelliaCBC_B1_start_sr_1_aunroll_x " "Elaborating entity \"camelliaCBC_bb_B1_start_sr_1\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B1_start_sr_1:thebb_camelliaCBC_B1_start_sr_1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thebb_camelliaCBC_B1_start_sr_1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B1_start_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thecamelliaCBC_B1_start_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236359 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490236375 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|hld_loop_profiler:thecamelliaCBC_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236406 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490236406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B10_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B10_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thecamelliaCBC_B10_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236437 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490236437 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|hld_loop_profiler:thecamelliaCBC_B10_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B10_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B10_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236469 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490236469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B11_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B11_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thecamelliaCBC_B11_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236516 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490236516 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|hld_loop_profiler:thecamelliaCBC_B11_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B11_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B11_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236547 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490236562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B2_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B2_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thecamelliaCBC_B2_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236578 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490236578 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|hld_loop_profiler:thecamelliaCBC_B2_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B2_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B2_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236609 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490236609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B9_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B9_x\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function.sv" "thecamelliaCBC_B9_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function.sv" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236641 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490236641 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_function_wrapper:camelliaCBC_internal|camelliaCBC_function:thecamelliaCBC_function|hld_loop_profiler:thecamelliaCBC_B9_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B9_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|hld_loop_profiler:thecamelliaCBC_B9_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236672 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490236672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_function_wrapper.sv" "thereset_wire_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_function_wrapper.sv" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_avm_to_ic:local_mem_system_aspace69.local_mem_group\[0\].host\[0\].avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_avm_to_ic:local_mem_system_aspace69.local_mem_group\[0\].host\[0\].avm_to_ic\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "local_mem_system_aspace69.local_mem_group\[0\].host\[0\].avm_to_ic" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490236734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490237062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mem1x.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490237078 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mem1x.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490237078 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mem1x.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490237078 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mem1x.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490237078 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mem1x.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490237078 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mem1x.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490237078 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490238250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490238250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mem1x.v" "acl_reset_handler_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mem1x.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490238562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490238562 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490238594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_ecc soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst " "Elaborating entity \"hld_ram_ecc\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\"" {  } { { "soc_system/synthesis/submodules/hld_ram.sv" "GEN_ECC.hld_ram_ecc_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490239328 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "encoded_a_readdata hld_ram_ecc.sv(124) " "Verilog HDL or VHDL warning at hld_ram_ecc.sv(124): object \"encoded_a_readdata\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hld_ram_ecc.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_ecc.sv" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490239328 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_tall_depth_stitch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst " "Elaborating entity \"hld_ram_tall_depth_stitch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\"" {  } { { "soc_system/synthesis/submodules/hld_ram_ecc.sv" "hld_ram_tall_depth_stitch_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_ecc.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490240359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_generic_three_way_depth_stitch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst " "Elaborating entity \"hld_ram_generic_three_way_depth_stitch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst\"" {  } { { "soc_system/synthesis/submodules/hld_ram_tall_depth_stitch.sv" "hld_ram_generic_three_way_depth_stitch_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_tall_depth_stitch.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490242718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_generic_two_way_depth_stitch soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst\|hld_ram_generic_two_way_depth_stitch:top_inst " "Elaborating entity \"hld_ram_generic_two_way_depth_stitch\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst\|hld_ram_generic_two_way_depth_stitch:top_inst\"" {  } { { "soc_system/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv" "top_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490244842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hld_ram_generic_two_way_depth_stitch.sv(101) " "Verilog HDL assignment warning at hld_ram_generic_two_way_depth_stitch.sv(101): truncated value with size 32 to match size of target (5)" {  } { { "soc_system/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490244858 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst|hld_ram_generic_two_way_depth_stitch:top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hld_ram_generic_two_way_depth_stitch.sv(102) " "Verilog HDL assignment warning at hld_ram_generic_two_way_depth_stitch.sv(102): truncated value with size 32 to match size of target (5)" {  } { { "soc_system/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490244858 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst|hld_ram_generic_two_way_depth_stitch:top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_remaining_width soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst " "Elaborating entity \"hld_ram_remaining_width\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\"" {  } { { "soc_system/synthesis/submodules/hld_ram_tall_depth_stitch.sv" "GEN_BOT.hld_ram_remaining_width_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_tall_depth_stitch.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490245155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_bits_per_enable soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst " "Elaborating entity \"hld_ram_bits_per_enable\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\"" {  } { { "soc_system/synthesis/submodules/hld_ram_remaining_width.sv" "GEN_LEFT.hld_ram_bits_per_enable_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_remaining_width.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490245999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 hld_ram_bits_per_enable.sv(124) " "Verilog HDL assignment warning at hld_ram_bits_per_enable.sv(124): truncated value with size 10 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490246014 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 hld_ram_bits_per_enable.sv(125) " "Verilog HDL assignment warning at hld_ram_bits_per_enable.sv(125): truncated value with size 10 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490246014 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|acl_mem1x:local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490247123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_mlab_simple_dual_port soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst " "Elaborating entity \"hld_ram_lower_mlab_simple_dual_port\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\"" {  } { { "soc_system/synthesis/submodules/hld_ram_lower.sv" "MLAB.hld_ram_lower_mlab_simple_dual_port_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490247733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst\"" {  } { { "soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" "altdpram_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490248217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst\"" {  } { { "soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" 238 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490248264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst " "Instantiated megafunction \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords 32 " "Parameter \"numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2560 " "Parameter \"width\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 256 " "Parameter \"width_byteena\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 10 " "Parameter \"byte_size\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490248264 ""}  } { { "soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" 238 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490248264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_a072.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_a072.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_a072 " "Found entity 1: dpram_a072" {  } { { "db/dpram_a072.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/dpram_a072.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490248936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490248936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_a072 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst\|dpram_a072:auto_generated " "Elaborating entity \"dpram_a072\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_mem1x:local_mem_system_aspace69.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst\|dpram_a072:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 202 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490248983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_local_mem_router soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_ic_local_mem_router:local_mem_system_aspace69.local_mem_group\[0\].router\[0\].router " "Elaborating entity \"acl_ic_local_mem_router\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|acl_ic_local_mem_router:local_mem_system_aspace69.local_mem_group\[0\].router\[0\].router\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "local_mem_system_aspace69.local_mem_group\[0\].router\[0\].router" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490251483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_internal_ic_5193754691247304779 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic " "Elaborating entity \"camelliaCBC_internal_ic_5193754691247304779\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490251764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 camelliaCBC_internal.v(535) " "Verilog HDL assignment warning at camelliaCBC_internal.v(535): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490251826 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[0\].m_intf" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490252795 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[0\].m_intf" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 516 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490252842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[0\].arb_intf" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490252936 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[0\].arb_intf" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 524 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490252967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[0\].wrp_intf" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490253061 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[0\].wrp_intf" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 528 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490253061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[0\].rrp_intf" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490253107 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[0\].rrp_intf" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 533 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490253139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[0\].m_endp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490253217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_host_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_host_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490253232 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490253232 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "s.s_endp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490254388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490254997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_5193754691247304779:local_mem_system_aspace69.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490255169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camelliaCBC_internal_ic_16357350998146880920 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic " "Elaborating entity \"camelliaCBC_internal_ic_16357350998146880920\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490255622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 camelliaCBC_internal.v(730) " "Verilog HDL assignment warning at camelliaCBC_internal.v(730): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490255685 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[0\].m_endp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490257536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490257552 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[1\].m_endp\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "m\[1\].m_endp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490258442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490258458 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|acl_ic_host_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "s.s_endp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490259333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490259942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490260145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_agent_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_ic_agent_rrp.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_rrp.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490260177 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "soc_system/synthesis/submodules/acl_ic_agent_rrp.v" "read_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_rrp.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490260520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_ll_fifo.v" "acl_reset_handler_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ll_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490260552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490260552 "|DE10_Standard_GHRD|soc_system:u0|soc_system_camelliaCBC_0:camelliacbc_0|camelliaCBC_internal:camelliacbc_internal_inst|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_internal_ic_16357350998146880920:local_mem_system_aspace69.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_arb2:a\[0\].a\"" {  } { { "soc_system/synthesis/submodules/camelliaCBC_internal.v" "a\[0\].a" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/camelliaCBC_internal.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490260880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dipsw_pio soc_system:u0\|soc_system_dipsw_pio:dipsw_pio " "Elaborating entity \"soc_system_dipsw_pio\" for hierarchy \"soc_system:u0\|soc_system_dipsw_pio:dipsw_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "dipsw_pio" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490261527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master " "Elaborating entity \"soc_system_f2sdram_only_master\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\"" {  } { { "soc_system/synthesis/soc_system.v" "f2sdram_only_master" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490261620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490261683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490261745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490262058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490262074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490262074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490262074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490262074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490262074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490262074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490262074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490262074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490262074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490262074 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490262074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490262167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490262183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490263511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490264011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490264255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490264537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490264552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490264552 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490264552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490264630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490265115 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490265115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master_timing_adt soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_f2sdram_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "timing_adt" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265724 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_f2sdram_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_f2sdram_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490265724 "|DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "b2p" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "p2b" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "transacto" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490265974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490266037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master_b2p_adapter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_f2sdram_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "b2p_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490266193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_f2sdram_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_f2sdram_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490266193 "|DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_f2sdram_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_f2sdram_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490266193 "|DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master_p2b_adapter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_f2sdram_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "p2b_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490266255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "rst_controller" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490266302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490266333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490266349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490268005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490268099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490268208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490268271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490268349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490268474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490268474 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490268474 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490268552 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490268552 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490268693 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1689490268693 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490268693 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689490268708 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490268708 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490268896 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490268896 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490268896 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490268958 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490268990 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490268990 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490268990 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490268990 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490269083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490270068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490270146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490270224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490270302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490270942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490270958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490270958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490270958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490270958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490270958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490270958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490270958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490270958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490270958 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490270958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490271271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490271271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490271317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490271599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490271661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490271724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490272317 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490272317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490272364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490272411 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490272411 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490272411 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490272411 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490272411 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490272411 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490273052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490273114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490275324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490275396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490276740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490276756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490276756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490276756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490276756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490276756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490276756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490276756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490276756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490276756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490276756 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490276756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490277204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490277204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490277268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490277436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490277436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490277548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490277748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490277748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490277940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490278300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490278300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490278492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490278788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490278788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490278972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490279212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490279212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490279364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490279884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490281553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490281584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490281584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490281584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490281584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490281584 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490281584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490281725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490281865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490282053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490282115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_memory2_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490282225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490283068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490283100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490283100 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490283100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_emn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_emn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_emn1 " "Found entity 1: altsyncram_emn1" {  } { { "db/altsyncram_emn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_emn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490283521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490283521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_emn1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_emn1:auto_generated " "Elaborating entity \"altsyncram_emn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_emn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490283568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490285459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490285896 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490285927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490285943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 150.000000 MHz " "Parameter \"output_clock_frequency0\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 200.000000 MHz " "Parameter \"output_clock_frequency1\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490285943 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490285943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0 soc_system:u0\|soc_system_sgdma_0:sgdma_0 " "Elaborating entity \"soc_system_sgdma_0\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\"" {  } { { "soc_system/synthesis/soc_system.v" "sgdma_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490286037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0_chain soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain " "Elaborating entity \"soc_system_sgdma_0_chain\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_soc_system_sgdma_0_chain" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490286131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_soc_system_sgdma_0 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|control_status_slave_which_resides_within_soc_system_sgdma_0:the_control_status_slave_which_resides_within_soc_system_sgdma_0 " "Elaborating entity \"control_status_slave_which_resides_within_soc_system_sgdma_0\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|control_status_slave_which_resides_within_soc_system_sgdma_0:the_control_status_slave_which_resides_within_soc_system_sgdma_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_control_status_slave_which_resides_within_soc_system_sgdma_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490286209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_soc_system_sgdma_0 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0 " "Elaborating entity \"descriptor_read_which_resides_within_soc_system_sgdma_0\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_descriptor_read_which_resides_within_soc_system_sgdma_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490286318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490286459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490286865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 476 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490286896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490286896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490286896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490286896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490286896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490286896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490286896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490286896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490286896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490286896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490286896 ""}  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 476 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490286896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490287675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490287691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490288285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490288300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490289207 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490289222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vjc " "Found entity 1: mux_vjc" {  } { { "db/mux_vjc.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/mux_vjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490289535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490289535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vjc soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_vjc:auto_generated " "Elaborating entity \"mux_vjc\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_vjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490289644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490290847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490290863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i3f " "Found entity 1: cntr_i3f" {  } { { "db/cntr_i3f.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cntr_i3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490291285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490291285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i3f soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_i3f:auto_generated " "Elaborating entity \"cntr_i3f\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_i3f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490291394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490292159 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490292159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490292753 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490292769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o7g " "Found entity 1: cmpr_o7g" {  } { { "db/cmpr_o7g.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cmpr_o7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490293050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490293050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o7g soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_o7g:auto_generated " "Elaborating entity \"cmpr_o7g\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_o7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490293206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490293551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490293564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_soc_system_sgdma_0 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_write_which_resides_within_soc_system_sgdma_0:the_descriptor_write_which_resides_within_soc_system_sgdma_0 " "Elaborating entity \"descriptor_write_which_resides_within_soc_system_sgdma_0\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_write_which_resides_within_soc_system_sgdma_0:the_descriptor_write_which_resides_within_soc_system_sgdma_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_descriptor_write_which_resides_within_soc_system_sgdma_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490294377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0_command_grabber soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_grabber:the_soc_system_sgdma_0_command_grabber " "Elaborating entity \"soc_system_sgdma_0_command_grabber\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_grabber:the_soc_system_sgdma_0_command_grabber\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_soc_system_sgdma_0_command_grabber" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490294424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0_m_read soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_read:the_soc_system_sgdma_0_m_read " "Elaborating entity \"soc_system_sgdma_0_m_read\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_read:the_soc_system_sgdma_0_m_read\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_soc_system_sgdma_0_m_read" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490294470 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "soc_system_sgdma_0.v(1473) " "Verilog HDL Case Statement information at soc_system_sgdma_0.v(1473): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1473 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689490294486 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_m_read:the_soc_system_sgdma_0_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0_m_readfifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo " "Elaborating entity \"soc_system_sgdma_0_m_readfifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_soc_system_sgdma_0_m_readfifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490294580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0_m_readfifo_m_readfifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo " "Elaborating entity \"soc_system_sgdma_0_m_readfifo_m_readfifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_soc_system_sgdma_0_m_readfifo_m_readfifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490294642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490295049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1607 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490295049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490295049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490295049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490295049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490295049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490295049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490295049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490295049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490295049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490295049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490295049 ""}  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1607 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490295049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fv91 " "Found entity 1: scfifo_fv91" {  } { { "db/scfifo_fv91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_fv91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490295439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490295439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fv91 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated " "Elaborating entity \"scfifo_fv91\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490295486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m5a1 " "Found entity 1: a_dpfifo_m5a1" {  } { { "db/a_dpfifo_m5a1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_m5a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490295627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490295627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m5a1 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo " "Elaborating entity \"a_dpfifo_m5a1\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\"" {  } { { "db/scfifo_fv91.tdf" "dpfifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_fv91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490295705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhn1 " "Found entity 1: altsyncram_fhn1" {  } { { "db/altsyncram_fhn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_fhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490295923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490295923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhn1 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|altsyncram_fhn1:FIFOram " "Elaborating entity \"altsyncram_fhn1\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|altsyncram_fhn1:FIFOram\"" {  } { { "db/a_dpfifo_m5a1.tdf" "FIFOram" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_m5a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490296033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cmpr_5l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490296236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490296236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_m5a1.tdf" "almost_full_comparer" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_m5a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490296345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cmpr_5l8:two_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cmpr_5l8:two_comparison\"" {  } { { "db/a_dpfifo_m5a1.tdf" "two_comparison" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_m5a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490296502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490296705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490296705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cntr_igb:rd_ptr_msb " "Elaborating entity \"cntr_igb\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cntr_igb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_m5a1.tdf" "rd_ptr_msb" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_m5a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490296845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0_m_write soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_write:the_soc_system_sgdma_0_m_write " "Elaborating entity \"soc_system_sgdma_0_m_write\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_write:the_soc_system_sgdma_0_m_write\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_soc_system_sgdma_0_m_write" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490297408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_soc_system_sgdma_0 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_write:the_soc_system_sgdma_0_m_write\|byteenable_gen_which_resides_within_soc_system_sgdma_0:the_byteenable_gen_which_resides_within_soc_system_sgdma_0 " "Elaborating entity \"byteenable_gen_which_resides_within_soc_system_sgdma_0\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_write:the_soc_system_sgdma_0_m_write\|byteenable_gen_which_resides_within_soc_system_sgdma_0:the_byteenable_gen_which_resides_within_soc_system_sgdma_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_byteenable_gen_which_resides_within_soc_system_sgdma_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490297486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_write:the_soc_system_sgdma_0_m_write\|byteenable_gen_which_resides_within_soc_system_sgdma_0:the_byteenable_gen_which_resides_within_soc_system_sgdma_0\|thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_write:the_soc_system_sgdma_0_m_write\|byteenable_gen_which_resides_within_soc_system_sgdma_0:the_byteenable_gen_which_resides_within_soc_system_sgdma_0\|thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0:the_thirty_two_bit_byteenable_FSM\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_thirty_two_bit_byteenable_FSM" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490297548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_write:the_soc_system_sgdma_0_m_write\|byteenable_gen_which_resides_within_soc_system_sgdma_0:the_byteenable_gen_which_resides_within_soc_system_sgdma_0\|thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_write:the_soc_system_sgdma_0_m_write\|byteenable_gen_which_resides_within_soc_system_sgdma_0:the_byteenable_gen_which_resides_within_soc_system_sgdma_0\|thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_soc_system_sgdma_0:lower_sixteen_bit_byteenable_FSM\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "lower_sixteen_bit_byteenable_FSM" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490297626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0_command_fifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo " "Elaborating entity \"soc_system_sgdma_0_command_fifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_soc_system_sgdma_0_command_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490297751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "soc_system_sgdma_0_command_fifo_command_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490298173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490298189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490298189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490298189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490298189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490298189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490298189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490298189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490298189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490298189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490298189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490298189 ""}  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490298189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_mc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_mc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_mc91 " "Found entity 1: scfifo_mc91" {  } { { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490298501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490298501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_mc91 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated " "Elaborating entity \"scfifo_mc91\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490298533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ti91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ti91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ti91 " "Found entity 1: a_dpfifo_ti91" {  } { { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490298689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490298689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ti91 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo " "Elaborating entity \"a_dpfifo_ti91\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\"" {  } { { "db/scfifo_mc91.tdf" "dpfifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490298783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgn1 " "Found entity 1: altsyncram_dgn1" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490299033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490299033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgn1 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram " "Elaborating entity \"altsyncram_dgn1\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\"" {  } { { "db/a_dpfifo_ti91.tdf" "FIFOram" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490299158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0l8 " "Found entity 1: cmpr_0l8" {  } { { "db/cmpr_0l8.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cmpr_0l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490299408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490299408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0l8 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cmpr_0l8:almost_full_comparer " "Elaborating entity \"cmpr_0l8\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cmpr_0l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ti91.tdf" "almost_full_comparer" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490299548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qg7 " "Found entity 1: cntr_qg7" {  } { { "db/cntr_qg7.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cntr_qg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490299751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490299751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qg7 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_qg7:usedw_counter " "Elaborating entity \"cntr_qg7\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_qg7:usedw_counter\"" {  } { { "db/a_dpfifo_ti91.tdf" "usedw_counter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490299861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490300048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490300048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_egb:wr_ptr " "Elaborating entity \"cntr_egb\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_egb:wr_ptr\"" {  } { { "db/a_dpfifo_ti91.tdf" "wr_ptr" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490300158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0_desc_address_fifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo " "Elaborating entity \"soc_system_sgdma_0_desc_address_fifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_soc_system_sgdma_0_desc_address_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490300486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "soc_system_sgdma_0_desc_address_fifo_desc_address_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490300845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2440 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490300876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490300876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490300876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490300876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490300876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490300876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490300876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490300876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490300876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490300876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490300876 ""}  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2440 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490300876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490301158 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2440 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490301174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490301486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2440 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490301502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490301986 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2440 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490302002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490302283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490302283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlc soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_dlc:auto_generated " "Elaborating entity \"mux_dlc\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_desc_address_fifo:the_soc_system_sgdma_0_desc_address_fifo\|scfifo:soc_system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_dlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490302377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0_status_token_fifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo " "Elaborating entity \"soc_system_sgdma_0_status_token_fifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_soc_system_sgdma_0_status_token_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490304517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "soc_system_sgdma_0_status_token_fifo_status_token_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490304892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2503 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490304908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490304908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490304908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490304908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490304908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490304908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490304908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490304908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490304908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490304908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490304908 ""}  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2503 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490304908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7b91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7b91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7b91 " "Found entity 1: scfifo_7b91" {  } { { "db/scfifo_7b91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_7b91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490305267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490305267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7b91 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated " "Elaborating entity \"scfifo_7b91\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490305299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_eh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_eh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_eh91 " "Found entity 1: a_dpfifo_eh91" {  } { { "db/a_dpfifo_eh91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_eh91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490305471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490305471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_eh91 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo " "Elaborating entity \"a_dpfifo_eh91\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo\"" {  } { { "db/scfifo_7b91.tdf" "dpfifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_7b91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490305549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdn1 " "Found entity 1: altsyncram_fdn1" {  } { { "db/altsyncram_fdn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_fdn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490305783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490305783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdn1 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo\|altsyncram_fdn1:FIFOram " "Elaborating entity \"altsyncram_fdn1\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_status_token_fifo:the_soc_system_sgdma_0_status_token_fifo\|scfifo:soc_system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo\|altsyncram_fdn1:FIFOram\"" {  } { { "db/a_dpfifo_eh91.tdf" "FIFOram" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_eh91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490305892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sgdma_0_stream_fifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo " "Elaborating entity \"soc_system_sgdma_0_stream_fifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "the_soc_system_sgdma_0_stream_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490306611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "soc_system_sgdma_0_stream_fifo_stream_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490307017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2566 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490307017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490307017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490307017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490307017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490307017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490307017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490307017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490307017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490307017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490307017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490307017 ""}  } { { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2566 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490307017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_db91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_db91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_db91 " "Found entity 1: scfifo_db91" {  } { { "db/scfifo_db91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_db91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490307345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490307345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_db91 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated " "Elaborating entity \"scfifo_db91\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490307392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kh91 " "Found entity 1: a_dpfifo_kh91" {  } { { "db/a_dpfifo_kh91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_kh91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490307517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490307517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kh91 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo " "Elaborating entity \"a_dpfifo_kh91\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\"" {  } { { "db/scfifo_db91.tdf" "dpfifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_db91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490307595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdn1 " "Found entity 1: altsyncram_rdn1" {  } { { "db/altsyncram_rdn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_rdn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490307799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490307799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdn1 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|altsyncram_rdn1:FIFOram " "Elaborating entity \"altsyncram_rdn1\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|altsyncram_rdn1:FIFOram\"" {  } { { "db/a_dpfifo_kh91.tdf" "FIFOram" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_kh91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490307877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cmpr_1l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490308111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490308111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_kh91.tdf" "almost_full_comparer" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_kh91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490308220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cmpr_1l8:two_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cmpr_1l8:two_comparison\"" {  } { { "db/a_dpfifo_kh91.tdf" "two_comparison" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_kh91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490308408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490308752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490308752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_kh91.tdf" "usedw_counter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_kh91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490308845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490309048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490309048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_kh91.tdf" "wr_ptr" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_kh91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490309158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sha3_256_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0 " "Elaborating entity \"soc_system_sha3_256_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\"" {  } { { "soc_system/synthesis/soc_system.v" "sha3_256_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490309439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_internal soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst " "Elaborating entity \"sha3_256_internal\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_sha3_256_0.v" "sha3_256_internal_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sha3_256_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490309486 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace66_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace66_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490313829 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace66_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace66_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490313829 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace66_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace66_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490313829 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace66_readdata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace66_readdata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490313829 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace66.local_icm_arb_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace66.local_icm_arb_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490313829 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace66.local_icm_arb_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace66.local_icm_arb_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490313829 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace66.local_icm_rrp_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace66.local_icm_rrp_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689490313829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_function_wrapper soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal " "Elaborating entity \"sha3_256_function_wrapper\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\"" {  } { { "soc_system/synthesis/submodules/sha3_256_internal.v" "sha3_256_internal" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_internal.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490314236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_function soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function " "Elaborating entity \"sha3_256_function\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function_wrapper.sv" "thesha3_256_function" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function_wrapper.sv" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490316642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pipeline_keep_going106_1_valid_fifo soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going106_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo " "Elaborating entity \"sha3_256_i_llvm_fpga_pipeline_keep_going106_1_valid_fifo\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going106_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490318501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pipeline_keep_going60_6_valid_fifo soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going60_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo " "Elaborating entity \"sha3_256_i_llvm_fpga_pipeline_keep_going60_6_valid_fifo\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going60_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490318563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pipeline_keep_going_6_valid_fifo soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo " "Elaborating entity \"sha3_256_i_llvm_fpga_pipeline_keep_going_6_valid_fifo\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490318673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B4_sr_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4_sr_0:thebb_sha3_256_B4_sr_0_aunroll_x " "Elaborating entity \"sha3_256_bb_B4_sr_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4_sr_0:thebb_sha3_256_B4_sr_0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thebb_sha3_256_B4_sr_0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490318751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pipeline_keep_going_6_sr soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_sha3_2566_sr " "Elaborating entity \"sha3_256_i_llvm_fpga_pipeline_keep_going_6_sr\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_sha3_2566_sr\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thei_llvm_fpga_pipeline_keep_going_sha3_2566_sr" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490318798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B5 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5 " "Elaborating entity \"sha3_256_bb_B5\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thebb_sha3_256_B5" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490318845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B5_branch soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_B5_branch:thesha3_256_B5_branch " "Elaborating entity \"sha3_256_B5_branch\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_B5_branch:thesha3_256_B5_branch\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B5.sv" "thesha3_256_B5_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B5.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490318985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B5_merge soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_B5_merge:thesha3_256_B5_merge " "Elaborating entity \"sha3_256_B5_merge\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_B5_merge:thesha3_256_B5_merge\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B5.sv" "thesha3_256_B5_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B5.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490319048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B5_stall_region soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region " "Elaborating entity \"sha3_256_bb_B5_stall_region\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B5.sv" "thebb_sha3_256_B5_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B5.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490319095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B5_merge_reg soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_B5_merge_reg:thesha3_256_B5_merge_reg_aunroll_x " "Elaborating entity \"sha3_256_B5_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_B5_merge_reg:thesha3_256_B5_merge_reg_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B5_stall_region.sv" "thesha3_256_B5_merge_reg_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B5_stall_region.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490319235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x " "Elaborating entity \"sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B5_stall_region.sv" "thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B5_stall_region.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490319282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x " "Elaborating entity \"sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561.sv" "thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490319376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12013_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12013_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_25693 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12013_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12013_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_25693\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_25693" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490320360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i4_cleanups_push99_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i4_cleanups_push99_0:thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i4_cleanups_push99_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i4_cleanups_push99_0:thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490320470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i4_cleanups_pop99_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i4_cleanups_pop99_0:thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2562 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i4_cleanups_pop99_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i4_cleanups_pop99_0:thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2562\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2562" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490320673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv5_push46_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv5_push46_0:thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv5_push46_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv5_push46_0:thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490320860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_256563 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_256563\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_256563" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490321076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i1_notexitcond_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_sha3_256567 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_sha3_256567\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i1_notexitcond_sha3_256567" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490321185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i4_initerations_push98_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i4_initerations_push98_0:thei_llvm_fpga_push_i4_initerations_push98_sha3_2569 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i4_initerations_push98_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i4_initerations_push98_0:thei_llvm_fpga_push_i4_initerations_push98_sha3_2569\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i4_initerations_push98_sha3_2569" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490321560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i4_initerations_pop98_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i4_initerations_pop98_0:thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2567 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i4_initerations_pop98_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i4_initerations_pop98_0:thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2567\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2567" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490321732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i1_lastiniteration_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_sha3_25611 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i1_lastiniteration_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_sha3_25611\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i1_lastiniteration_sha3_25611" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490321857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pipeline_keep_going_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_sha3_2566 " "Elaborating entity \"sha3_256_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_sha3_2566\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pipeline_keep_going_sha3_2566" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490322029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select8_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select8_0:thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_256111 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select8_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select8_0:thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_256111\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_256111" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490322372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13023_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13023_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_25663 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13023_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13023_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_25663\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_25663" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490322482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14134_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14134_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_25627 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14134_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14134_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_25627\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_25627" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490322607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13730_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13730_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_25639 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13730_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13730_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_25639\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_25639" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490322716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14639_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14639_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_25612 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14639_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14639_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_25612\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_25612" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490322841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13427_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13427_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_25648 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13427_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13427_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_25648\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_25648" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490322982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select1169_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select1169_0:thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_256105 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select1169_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select1169_0:thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_256105\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_256105" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490323091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14235_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14235_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_25624 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14235_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14235_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_25624\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_25624" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490323216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor220_i124_push48_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor220_i124_push48_0:thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor220_i124_push48_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor220_i124_push48_0:thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490323325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor220_i124_pop48_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor220_i124_pop48_0:thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_256166 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor220_i124_pop48_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor220_i124_pop48_0:thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_256166\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_256166" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490323529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor216_i38119_push53_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor216_i38119_push53_0:thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor216_i38119_push53_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor216_i38119_push53_0:thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490323654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor216_i38119_pop53_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor216_i38119_pop53_0:thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_256160 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor216_i38119_pop53_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor216_i38119_pop53_0:thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_256160\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_256160" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490323841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor234_i3985_push87_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor234_i3985_push87_0:thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor234_i3985_push87_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor234_i3985_push87_0:thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490323982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor234_i3985_pop87_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor234_i3985_pop87_0:thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_256120 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor234_i3985_pop87_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor234_i3985_pop87_0:thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_256120\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_256120" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490324122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13932_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13932_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_25633 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13932_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13932_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_25633\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_25633" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490324232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13326_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13326_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_25651 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13326_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13326_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_25651\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_25651" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490324310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13124_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13124_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_25660 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13124_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13124_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_25660\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_25660" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490324419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i8_round_075_push97_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i8_round_075_push97_0:thei_llvm_fpga_push_i8_round_075_push97_sha3_256562 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i8_round_075_push97_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i8_round_075_push97_0:thei_llvm_fpga_push_i8_round_075_push97_sha3_256562\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i8_round_075_push97_sha3_256562" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490324529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i8_round_075_pop97_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i8_round_075_pop97_0:thei_llvm_fpga_pop_i8_round_075_pop97_sha3_256543 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i8_round_075_pop97_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i8_round_075_pop97_0:thei_llvm_fpga_pop_i8_round_075_pop97_sha3_256543\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i8_round_075_pop97_sha3_256543" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490324653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor_i1781_push91_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor_i1781_push91_0:thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor_i1781_push91_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor_i1781_push91_0:thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490324763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor_i1781_pop91_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor_i1781_pop91_0:thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_25661 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor_i1781_pop91_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor_i1781_pop91_0:thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_25661\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_25661" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490324903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor207_i37109_push63_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor207_i37109_push63_0:thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor207_i37109_push63_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor207_i37109_push63_0:thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490325013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor207_i37109_pop63_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor207_i37109_pop63_0:thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_256146 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor207_i37109_pop63_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor207_i37109_pop63_0:thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_256146\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_256146" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490325138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor44_i111_push61_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor44_i111_push61_0:thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor44_i111_push61_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor44_i111_push61_0:thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490325247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor44_i111_pop61_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor44_i111_pop61_0:thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_25652 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor44_i111_pop61_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor44_i111_pop61_0:thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_25652\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_25652" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490325419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12922_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12922_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_25666 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12922_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12922_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_25666\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_25666" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490325513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor173_i79_push93_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor173_i79_push93_0:thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor173_i79_push93_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor173_i79_push93_0:thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490325622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor173_i79_pop93_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor173_i79_pop93_0:thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_25667 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor173_i79_pop93_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor173_i79_pop93_0:thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_25667\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_25667" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490325763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14538_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14538_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_25615 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14538_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14538_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_25615\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_25615" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490325857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor178_i84_push88_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor178_i84_push88_0:thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor178_i84_push88_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor178_i84_push88_0:thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490325950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor178_i84_pop88_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor178_i84_pop88_0:thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_25616 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor178_i84_pop88_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor178_i84_pop88_0:thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_25616\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_25616" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490326091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor258_i43105_push67_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor258_i43105_push67_0:thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor258_i43105_push67_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor258_i43105_push67_0:thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490326200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor258_i43105_pop67_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor258_i43105_pop67_0:thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_256142 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor258_i43105_pop67_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor258_i43105_pop67_0:thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_256142\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_256142" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490326325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13225_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13225_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_25654 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13225_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13225_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_25654\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_25654" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490326435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor34_i27101_push71_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor34_i27101_push71_0:thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor34_i27101_push71_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor34_i27101_push71_0:thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490326528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor34_i27101_pop71_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor34_i27101_pop71_0:thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_25655 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor34_i27101_pop71_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor34_i27101_pop71_0:thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_25655\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_25655" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490326669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11710_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11710_0:thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_256102 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11710_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11710_0:thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_256102\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_256102" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490326778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor39_i106_push66_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor39_i106_push66_0:thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor39_i106_push66_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor39_i106_push66_0:thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490326903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor39_i106_pop66_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor39_i106_pop66_0:thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_256103 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor39_i106_pop66_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor39_i106_pop66_0:thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_256103\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_256103" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490327044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor108_i122_push50_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor108_i122_push50_0:thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor108_i122_push50_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor108_i122_push50_0:thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490327138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor108_i122_pop50_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor108_i122_pop50_0:thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_25634 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor108_i122_pop50_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor108_i122_pop50_0:thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_25634\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_25634" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490327263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor229_i80_push92_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor229_i80_push92_0:thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor229_i80_push92_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor229_i80_push92_0:thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490327356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor229_i80_pop92_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor229_i80_pop92_0:thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_256115 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor229_i80_pop92_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor229_i80_pop92_0:thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_256115\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_256115" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490327497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12720_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12720_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_25672 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12720_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12720_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_25672\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_25672" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490327606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_41_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_41_sha3_2560:thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_256108 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_41_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_41_sha3_2560:thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_256108\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_256108" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490327716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor16_i86_push86_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor16_i86_push86_0:thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor16_i86_push86_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor16_i86_push86_0:thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490327810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor16_i86_pop86_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor16_i86_pop86_0:thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_256109 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor16_i86_pop86_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor16_i86_pop86_0:thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_256109\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_256109" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490327950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_40_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_40_sha3_2560:thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_25657 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_40_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_unnamed_40_sha3_2560:thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_25657\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_25657" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490328075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor22_i91_push81_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor22_i91_push81_0:thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor22_i91_push81_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor22_i91_push81_0:thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490328185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor22_i91_pop81_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor22_i91_pop81_0:thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_25658 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor22_i91_pop81_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor22_i91_pop81_0:thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_25658\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_25658" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490328356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor151_i108_push64_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor151_i108_push64_0:thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor151_i108_push64_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor151_i108_push64_0:thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490328466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor151_i108_pop64_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor151_i108_pop64_0:thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_25673 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor151_i108_pop64_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor151_i108_pop64_0:thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_25673\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_25673" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490328591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor146_i103_push69_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor146_i103_push69_0:thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor146_i103_push69_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor146_i103_push69_0:thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490328700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor146_i103_pop69_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor146_i103_pop69_0:thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_25625 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor146_i103_pop69_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor146_i103_pop69_0:thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_25625\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_25625" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490328825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12619_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12619_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_25675 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12619_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12619_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_25675\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_25675" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490328934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor140_i98_push74_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor140_i98_push74_0:thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor140_i98_push74_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor140_i98_push74_0:thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490329013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor140_i98_pop74_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor140_i98_pop74_0:thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_25676 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor140_i98_pop74_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor140_i98_pop74_0:thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_25676\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_25676" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490329122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor28_i96_push76_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor28_i96_push76_0:thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor28_i96_push76_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor28_i96_push76_0:thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490329231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor28_i96_pop76_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor28_i96_pop76_0:thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_256106 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor28_i96_pop76_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor28_i96_pop76_0:thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_256106\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_256106" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490329372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12215_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12215_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_25687 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12215_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12215_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_25687\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_25687" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490329481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor252_i42100_push72_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor252_i42100_push72_0:thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor252_i42100_push72_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor252_i42100_push72_0:thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490329575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor252_i42100_pop72_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor252_i42100_pop72_0:thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_256136 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor252_i42100_pop72_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor252_i42100_pop72_0:thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_256136\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_256136" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490329747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor95_i107_push65_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor95_i107_push65_0:thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor95_i107_push65_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor95_i107_push65_0:thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490330075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor95_i107_pop65_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor95_i107_pop65_0:thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_25688 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor95_i107_pop65_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor95_i107_pop65_0:thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_25688\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_25688" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490330231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor276_i44125_push47_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor276_i44125_push47_0:thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor276_i44125_push47_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor276_i44125_push47_0:thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490330341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor276_i44125_pop47_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor276_i44125_pop47_0:thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_256165 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor276_i44125_pop47_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor276_i44125_pop47_0:thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_256165\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_256165" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490330481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor272_i120_push52_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor272_i120_push52_0:thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor272_i120_push52_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor272_i120_push52_0:thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490330575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor272_i120_pop52_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor272_i120_pop52_0:thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_256159 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor272_i120_pop52_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor272_i120_pop52_0:thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_256159\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_256159" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490330716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor52_i121_push51_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor52_i121_push51_0:thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor52_i121_push51_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor52_i121_push51_0:thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490330825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor52_i121_pop51_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor52_i121_pop51_0:thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_25649 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor52_i121_pop51_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor52_i121_pop51_0:thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_25649\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_25649" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490330997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11811_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11811_0:thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_25699 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11811_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11811_0:thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_25699\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_25699" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490331106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor48_i28116_push56_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor48_i28116_push56_0:thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor48_i28116_push56_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor48_i28116_push56_0:thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490331216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor48_i28116_pop56_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor48_i28116_pop56_0:thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_256100 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor48_i28116_pop56_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor48_i28116_pop56_0:thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_256100\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_256100" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490331341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor212_i114_push58_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor212_i114_push58_0:thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor212_i114_push58_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor212_i114_push58_0:thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490331466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor212_i114_pop58_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor212_i114_pop58_0:thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_256152 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor212_i114_pop58_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor212_i114_pop58_0:thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_256152\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_256152" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490331606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14336_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14336_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_25621 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14336_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14336_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_25621\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_25621" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490331716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor156_i113_push59_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor156_i113_push59_0:thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor156_i113_push59_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor156_i113_push59_0:thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 4993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490331809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor156_i113_pop59_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor156_i113_pop59_0:thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_25622 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor156_i113_pop59_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor156_i113_pop59_0:thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_25622\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_25622" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490331965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13831_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13831_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_25636 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13831_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13831_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_25636\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_25636" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490332044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor100_i112_push60_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor100_i112_push60_0:thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor100_i112_push60_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor100_i112_push60_0:thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490332137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor100_i112_pop60_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor100_i112_pop60_0:thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_25637 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor100_i112_pop60_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor100_i112_pop60_0:thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_25637\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_25637" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490332262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor268_i115_push57_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor268_i115_push57_0:thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor268_i115_push57_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor268_i115_push57_0:thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490332372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor268_i115_pop57_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor268_i115_pop57_0:thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_256154 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor268_i115_pop57_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor268_i115_pop57_0:thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_256154\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_256154" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490332497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14437_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14437_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_25618 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14437_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14437_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_25618\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_25618" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490332590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor164_i123_push49_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor164_i123_push49_0:thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor164_i123_push49_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor164_i123_push49_0:thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490332715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor164_i123_pop49_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor164_i123_pop49_0:thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_25619 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor164_i123_pop49_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor164_i123_pop49_0:thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_25619\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_25619" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490332856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12821_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12821_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_25669 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12821_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12821_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_25669\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_25669" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490332965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor160_i118_push54_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor160_i118_push54_0:thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor160_i118_push54_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor160_i118_push54_0:thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490333059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor160_i118_pop54_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor160_i118_pop54_0:thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_25670 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor160_i118_pop54_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor160_i118_pop54_0:thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_25670\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_25670" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490333200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor240_i4090_push82_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor240_i4090_push82_0:thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor240_i4090_push82_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor240_i4090_push82_0:thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490333294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor240_i4090_pop82_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor240_i4090_pop82_0:thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_256125 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor240_i4090_pop82_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor240_i4090_pop82_0:thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_256125\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_256125" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490333450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor246_i4195_push77_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor246_i4195_push77_0:thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor246_i4195_push77_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor246_i4195_push77_0:thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490333559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor246_i4195_pop77_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor246_i4195_pop77_0:thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_256130 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor246_i4195_pop77_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor246_i4195_pop77_0:thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_256130\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_256130" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490333700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor263_i110_push62_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor263_i110_push62_0:thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor263_i110_push62_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor263_i110_push62_0:thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490333809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor263_i110_pop62_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor263_i110_pop62_0:thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_256148 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor263_i110_pop62_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor263_i110_pop62_0:thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_256148\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_256148" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490333950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor196_i99_push73_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor196_i99_push73_0:thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor196_i99_push73_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor196_i99_push73_0:thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490334059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor196_i99_pop73_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor196_i99_pop73_0:thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_256134 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor196_i99_pop73_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor196_i99_pop73_0:thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_256134\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_256134" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490334202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12114_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12114_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_25690 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12114_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12114_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_25690\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_25690" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490334308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12417_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12417_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_25681 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12417_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12417_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_25681\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_25681" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490334417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor117_i78_push94_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor117_i78_push94_0:thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor117_i78_push94_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor117_i78_push94_0:thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490334527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor117_i78_pop94_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor117_i78_pop94_0:thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_25682 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor117_i78_pop94_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor117_i78_pop94_0:thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_25682\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_25682" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490334667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14033_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14033_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_25630 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14033_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select14033_0:thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_25630\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_25630" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490334761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor122_i83_push89_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor122_i83_push89_0:thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor122_i83_push89_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor122_i83_push89_0:thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490334855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor122_i83_pop89_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor122_i83_pop89_0:thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_25631 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor122_i83_pop89_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor122_i83_pop89_0:thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_25631\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_25631" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 5981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490335011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor84_i97_push75_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor84_i97_push75_0:thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor84_i97_push75_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor84_i97_push75_0:thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490335120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor84_i97_pop75_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor84_i97_pop75_0:thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_25691 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor84_i97_pop75_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor84_i97_pop75_0:thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_25691\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_25691" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490335277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor202_i104_push68_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor202_i104_push68_0:thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor202_i104_push68_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor202_i104_push68_0:thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490335355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor202_i104_pop68_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor202_i104_pop68_0:thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_256140 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor202_i104_pop68_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor202_i104_pop68_0:thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_256140\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_256140" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490335480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13528_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13528_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_25645 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13528_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13528_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_25645\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_25645" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490335589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor66_i82_push90_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor66_i82_push90_0:thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor66_i82_push90_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor66_i82_push90_0:thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490335667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor66_i82_pop90_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor66_i82_pop90_0:thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_25646 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor66_i82_pop90_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor66_i82_pop90_0:thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_25646\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_25646" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490335823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor190_i94_push78_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor190_i94_push78_0:thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor190_i94_push78_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor190_i94_push78_0:thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490335933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor190_i94_pop78_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor190_i94_pop78_0:thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_25613 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor190_i94_pop78_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor190_i94_pop78_0:thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_25613\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_25613" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490336073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor90_i32102_push70_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor90_i32102_push70_0:thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor90_i32102_push70_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor90_i32102_push70_0:thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490336183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor90_i32102_pop70_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor90_i32102_pop70_0:thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_25640 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor90_i32102_pop70_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor90_i32102_pop70_0:thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_25640\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_25640" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490336339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor134_i93_push79_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor134_i93_push79_0:thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor134_i93_push79_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor134_i93_push79_0:thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490336464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor134_i93_pop79_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor134_i93_pop79_0:thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_25628 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor134_i93_pop79_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor134_i93_pop79_0:thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_25628\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_25628" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490336620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor184_i89_push83_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor184_i89_push83_0:thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor184_i89_push83_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor184_i89_push83_0:thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490336714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor184_i89_pop83_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor184_i89_pop83_0:thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_25664 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor184_i89_pop83_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor184_i89_pop83_0:thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_25664\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_25664" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490336855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12518_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12518_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_25678 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12518_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12518_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_25678\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_25678" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490336964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor128_i88_push84_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor128_i88_push84_0:thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor128_i88_push84_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor128_i88_push84_0:thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490337073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor128_i88_pop84_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor128_i88_pop84_0:thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_25679 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor128_i88_pop84_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor128_i88_pop84_0:thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_25679\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_25679" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490337198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13629_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13629_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_25642 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13629_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select13629_0:thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_25642\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_25642" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490337292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor78_i92_push80_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor78_i92_push80_0:thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor78_i92_push80_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor78_i92_push80_0:thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490337401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor78_i92_pop80_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor78_i92_pop80_0:thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_25643 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor78_i92_pop80_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor78_i92_pop80_0:thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_25643\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_25643" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490337558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_push96_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_push96_0:thei_llvm_fpga_push_i32_push96_sha3_256553 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_push96_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_push96_0:thei_llvm_fpga_push_i32_push96_sha3_256553\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_push96_sha3_256553" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490337667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_pop96_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_pop96_0:thei_llvm_fpga_pop_i32_pop96_sha3_256112 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_pop96_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_pop96_0:thei_llvm_fpga_pop_i32_pop96_sha3_256112\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_pop96_sha3_256112" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490337823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11912_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11912_0:thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_25696 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11912_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select11912_0:thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_25696\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_25696" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490337917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor61_i77_push95_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor61_i77_push95_0:thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor61_i77_push95_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor61_i77_push95_0:thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490338011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor61_i77_pop95_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor61_i77_pop95_0:thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_25697 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor61_i77_pop95_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor61_i77_pop95_0:thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_25697\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_25697" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490338167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12316_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12316_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_25684 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12316_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_dest_i32_spec_select12316_0:thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_25684\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_25684" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490338261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor104_i33117_push55_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor104_i33117_push55_0:thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor104_i33117_push55_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor104_i33117_push55_0:thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490338354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor104_i33117_pop55_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor104_i33117_pop55_0:thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_25685 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor104_i33117_pop55_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor104_i33117_pop55_0:thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_25685\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_25685" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490338479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_xor72_i87_push85_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor72_i87_push85_0:thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_xor72_i87_push85_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_xor72_i87_push85_0:thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490338589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_xor72_i87_pop85_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor72_i87_pop85_0:thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_25694 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_xor72_i87_pop85_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_xor72_i87_pop85_0:thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_25694\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_25694" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490338729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_45_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_45_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25645_sha3_256574 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_45_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_45_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25645_sha3_256574\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25645_sha3_256574" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490338839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_46_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_46_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25646_sha3_256575 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_46_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_46_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25646_sha3_256575\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25646_sha3_256575" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490338917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_47_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_47_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25647_sha3_256576 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_47_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_47_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25647_sha3_256576\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25647_sha3_256576" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490338995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_48_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_48_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25648_sha3_256577 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_48_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_48_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25648_sha3_256577\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25648_sha3_256577" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490339073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_49_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_49_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25649_sha3_256578 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_49_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_49_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25649_sha3_256578\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25649_sha3_256578" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490339151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_50_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_50_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25650_sha3_256579 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_50_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_50_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25650_sha3_256579\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25650_sha3_256579" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490339245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_51_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_51_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25651_sha3_256580 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_51_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_51_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25651_sha3_256580\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25651_sha3_256580" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490339339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_44_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_44_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25644_sha3_256573 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_44_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_44_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25644_sha3_256573\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25644_sha3_256573" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 7646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490339417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x " "Elaborating entity \"sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490339511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0001_sha3_2561_data_fifo soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0001_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x " "Elaborating entity \"sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0001_sha3_2561_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0001_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490339557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00013_2561_full_detector soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00013_2561_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector " "Elaborating entity \"sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00013_2561_full_detector\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00013_2561_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit118_sha3_2560.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490340276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B5_sr_1 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5_sr_1:thebb_sha3_256_B5_sr_1_aunroll_x " "Elaborating entity \"sha3_256_bb_B5_sr_1\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5_sr_1:thebb_sha3_256_B5_sr_1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thebb_sha3_256_B5_sr_1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490340354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_loop_limiter_1 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_loop_limiter_1:theloop_limiter_sha3_2561 " "Elaborating entity \"sha3_256_loop_limiter_1\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_loop_limiter_1:theloop_limiter_sha3_2561\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "theloop_limiter_sha3_2561" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490340417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B2 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B2:thebb_sha3_256_B2 " "Elaborating entity \"sha3_256_bb_B2\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B2:thebb_sha3_256_B2\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thebb_sha3_256_B2" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490340495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B2_branch soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B2:thebb_sha3_256_B2\|sha3_256_B2_branch:thesha3_256_B2_branch " "Elaborating entity \"sha3_256_B2_branch\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B2:thebb_sha3_256_B2\|sha3_256_B2_branch:thesha3_256_B2_branch\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B2.sv" "thesha3_256_B2_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B2.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490340542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B2_stall_region soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B2:thebb_sha3_256_B2\|sha3_256_bb_B2_stall_region:thebb_sha3_256_B2_stall_region " "Elaborating entity \"sha3_256_bb_B2_stall_region\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B2:thebb_sha3_256_B2\|sha3_256_bb_B2_stall_region:thebb_sha3_256_B2_stall_region\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B2.sv" "thebb_sha3_256_B2_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B2.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490340573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B2_merge soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B2:thebb_sha3_256_B2\|sha3_256_B2_merge:thesha3_256_B2_merge " "Elaborating entity \"sha3_256_B2_merge\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B2:thebb_sha3_256_B2\|sha3_256_B2_merge:thesha3_256_B2_merge\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B2.sv" "thesha3_256_B2_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B2.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490340620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B2_sr_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B2_sr_0:thebb_sha3_256_B2_sr_0_aunroll_x " "Elaborating entity \"sha3_256_bb_B2_sr_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B2_sr_0:thebb_sha3_256_B2_sr_0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thebb_sha3_256_B2_sr_0_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490340667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pipeline_keep_going60_6_sr soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going60_6_sr:thei_llvm_fpga_pipeline_keep_going60_sha3_2566_sr " "Elaborating entity \"sha3_256_i_llvm_fpga_pipeline_keep_going60_6_sr\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going60_6_sr:thei_llvm_fpga_pipeline_keep_going60_sha3_2566_sr\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thei_llvm_fpga_pipeline_keep_going60_sha3_2566_sr" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490340714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B3 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3 " "Elaborating entity \"sha3_256_bb_B3\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thebb_sha3_256_B3" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490340776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B3_branch soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_B3_branch:thesha3_256_B3_branch " "Elaborating entity \"sha3_256_B3_branch\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_B3_branch:thesha3_256_B3_branch\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B3.sv" "thesha3_256_B3_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B3.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490341854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B3_merge soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_B3_merge:thesha3_256_B3_merge " "Elaborating entity \"sha3_256_B3_merge\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_B3_merge:thesha3_256_B3_merge\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B3.sv" "thesha3_256_B3_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B3.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490341916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B3_stall_region soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region " "Elaborating entity \"sha3_256_bb_B3_stall_region\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B3.sv" "thebb_sha3_256_B3_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B3.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490341963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B3_merge_reg soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_B3_merge_reg:thesha3_256_B3_merge_reg_aunroll_x " "Elaborating entity \"sha3_256_B3_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_B3_merge_reg:thesha3_256_B3_merge_reg_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B3_stall_region.sv" "thesha3_256_B3_merge_reg_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B3_stall_region.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490343041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x " "Elaborating entity \"sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B3_stall_region.sv" "thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B3_stall_region.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490343088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x " "Elaborating entity \"sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561.sv" "thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490344338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv_push8_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv_push8_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i6_fpga_indvars_iv_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490345666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_256190 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_256190\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_256190" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490345775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i1_notexitcond70_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_notexitcond70_0:thei_llvm_fpga_push_i1_notexitcond70_sha3_256194 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i1_notexitcond70_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_notexitcond70_0:thei_llvm_fpga_push_i1_notexitcond70_sha3_256194\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i1_notexitcond70_sha3_256194" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490345885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_notexitcond70_0:thei_llvm_fpga_push_i1_notexitcond70_sha3_256194\|acl_push:thei_llvm_fpga_push_i1_notexitcond70_sha3_2561 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_notexitcond70_0:thei_llvm_fpga_push_i1_notexitcond70_sha3_256194\|acl_push:thei_llvm_fpga_push_i1_notexitcond70_sha3_2561\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond70_0.sv" "thei_llvm_fpga_push_i1_notexitcond70_sha3_2561" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond70_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490345916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i4_initerations58_push44_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i4_initerations58_push44_0:thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i4_initerations58_push44_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i4_initerations58_push44_0:thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490346072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i4_initerations58_pop44_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i4_initerations58_pop44_0:thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2567 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i4_initerations58_pop44_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i4_initerations58_pop44_0:thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2567\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2567" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490346197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i1_lastiniteration62_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_lastiniteration62_0:thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i1_lastiniteration62_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_lastiniteration62_0:thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490346291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pipeline_keep_going60_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pipeline_keep_going60_0:thei_llvm_fpga_pipeline_keep_going60_sha3_2566 " "Elaborating entity \"sha3_256_i_llvm_fpga_pipeline_keep_going60_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pipeline_keep_going60_0:thei_llvm_fpga_pipeline_keep_going60_sha3_2566\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pipeline_keep_going60_sha3_2566" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490346400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i4_cleanups63_push45_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i4_cleanups63_push45_0:thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i4_cleanups63_push45_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i4_cleanups63_push45_0:thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490346681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i4_cleanups63_pop45_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i4_cleanups63_pop45_0:thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2562 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i4_cleanups63_pop45_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i4_cleanups63_pop45_0:thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2562\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2562" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490346775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i8_j_076_push43_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i8_j_076_push43_0:thei_llvm_fpga_push_i8_j_076_push43_sha3_256189 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i8_j_076_push43_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i8_j_076_push43_0:thei_llvm_fpga_push_i8_j_076_push43_sha3_256189\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i8_j_076_push43_sha3_256189" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490346853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i8_j_076_pop43_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i8_j_076_pop43_0:thei_llvm_fpga_pop_i8_j_076_pop43_sha3_25612 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i8_j_076_pop43_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i8_j_076_pop43_0:thei_llvm_fpga_pop_i8_j_076_pop43_sha3_25612\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i8_j_076_pop43_sha3_25612" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490346978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560:thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x " "Elaborating entity \"sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560:thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490347088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560:thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561 " "Elaborating entity \"lsu_top\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560:thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560.sv" "thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490347603 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490347697 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|sha3_256_bb_B3:thebb_sha3_256_B3|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560:thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490347697 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|sha3_256_bb_B3:thebb_sha3_256_B3|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|sha3_256_i_llvm_fpga_mem_memcoalesce_loa0000aunique_73_sha3_2560:thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_43_0_push22_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_43_0_push22_0:thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_43_0_push22_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_43_0_push22_0:thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490348275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_43_0_pop22_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_43_0_pop22_0:thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_25684 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_43_0_pop22_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_43_0_pop22_0:thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_25684\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_25684" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490348369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_14_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_14_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25614_sha3_256210 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_14_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_14_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25614_sha3_256210\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25614_sha3_256210" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490348494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_47_0_push20_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_47_0_push20_0:thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_47_0_push20_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_47_0_push20_0:thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490348572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_47_0_pop20_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_47_0_pop20_0:thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_25687 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_47_0_pop20_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_47_0_pop20_0:thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_25687\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_25687" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490348697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_15_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_15_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25615_sha3_256211 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_15_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_15_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25615_sha3_256211\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25615_sha3_256211" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490348806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_51_0_push18_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_51_0_push18_0:thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_51_0_push18_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_51_0_push18_0:thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490348900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_51_0_pop18_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_51_0_pop18_0:thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_25690 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_51_0_pop18_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_51_0_pop18_0:thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_25690\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_25690" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490349025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_16_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_16_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25616_sha3_256212 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_16_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_16_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25616_sha3_256212\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25616_sha3_256212" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490349134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_55_0_push16_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_55_0_push16_0:thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_55_0_push16_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_55_0_push16_0:thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490349212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_55_0_pop16_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_55_0_pop16_0:thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_25693 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_55_0_pop16_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_55_0_pop16_0:thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_25693\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_25693" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490349337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_17_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_17_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25617_sha3_256213 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_17_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_17_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25617_sha3_256213\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25617_sha3_256213" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490349447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_59_0_push14_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_59_0_push14_0:thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_59_0_push14_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_59_0_push14_0:thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490349541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_59_0_pop14_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_59_0_pop14_0:thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_25696 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_59_0_pop14_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_59_0_pop14_0:thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_25696\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_25696" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490349665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_18_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_18_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25618_sha3_256214 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_18_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_18_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25618_sha3_256214\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25618_sha3_256214" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490349775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_63_0_push12_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_63_0_push12_0:thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_63_0_push12_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_63_0_push12_0:thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490349853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_63_0_pop12_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_63_0_pop12_0:thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_25699 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_63_0_pop12_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_63_0_pop12_0:thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_25699\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_25699" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490349994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_19_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_19_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25619_sha3_256215 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_19_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_19_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25619_sha3_256215\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25619_sha3_256215" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490350103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_67_0_push10_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_67_0_push10_0:thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_67_0_push10_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_67_0_push10_0:thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490350181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_67_0_pop10_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_67_0_pop10_0:thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_256102 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_67_0_pop10_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_67_0_pop10_0:thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_256102\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_256102" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490350337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_20_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_20_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25620_sha3_256216 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_20_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_20_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25620_sha3_256216\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25620_sha3_256216" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490350447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_5_0_push41_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_5_0_push41_0:thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_5_0_push41_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_5_0_push41_0:thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490350525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_5_0_pop41_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_5_0_pop41_0:thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_256137 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_5_0_pop41_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_5_0_pop41_0:thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_256137\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_256137" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490350681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_21_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_21_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25621_sha3_256217 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_21_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_21_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25621_sha3_256217\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25621_sha3_256217" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490350806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_9_0_push39_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_9_0_push39_0:thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_9_0_push39_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_9_0_push39_0:thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490350884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_9_0_pop39_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_9_0_pop39_0:thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_256140 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_9_0_pop39_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_9_0_pop39_0:thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_256140\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_256140" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490351009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_22_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_22_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25622_sha3_256218 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_22_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_22_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25622_sha3_256218\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25622_sha3_256218" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490351119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_13_0_push37_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_13_0_push37_0:thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_13_0_push37_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_13_0_push37_0:thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490351197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_13_0_pop37_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_13_0_pop37_0:thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_256143 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_13_0_pop37_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_13_0_pop37_0:thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_256143\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_256143" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490351337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_23_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_23_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25623_sha3_256219 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_23_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_23_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25623_sha3_256219\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25623_sha3_256219" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490351431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_7_0_push40_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_7_0_push40_0:thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_7_0_push40_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_7_0_push40_0:thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490351509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_7_0_pop40_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_7_0_pop40_0:thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_25657 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_7_0_pop40_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_7_0_pop40_0:thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_25657\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_25657" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490351650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_5_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_5_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2565_sha3_256201 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_5_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_5_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2565_sha3_256201\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2565_sha3_256201" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490351759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_17_0_push35_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_17_0_push35_0:thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_17_0_push35_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_17_0_push35_0:thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490351822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_17_0_pop35_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_17_0_pop35_0:thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_256146 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_17_0_pop35_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_17_0_pop35_0:thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_256146\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_256146" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490351978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_24_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_24_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25624_sha3_256220 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_24_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_24_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25624_sha3_256220\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25624_sha3_256220" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490352087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_21_0_push33_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_21_0_push33_0:thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_21_0_push33_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_21_0_push33_0:thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490352165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_21_0_pop33_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_21_0_pop33_0:thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_256149 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_21_0_pop33_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_21_0_pop33_0:thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_256149\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_256149" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490352306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_25_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_25_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25625_sha3_256221 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_25_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_25_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25625_sha3_256221\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25625_sha3_256221" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490352415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_25_0_push31_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_25_0_push31_0:thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_25_0_push31_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_25_0_push31_0:thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490352478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_25_0_pop31_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_25_0_pop31_0:thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_256152 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_25_0_pop31_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_25_0_pop31_0:thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_256152\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_256152" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490352587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_26_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_26_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25626_sha3_256222 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_26_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_26_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25626_sha3_256222\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25626_sha3_256222" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490352697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_29_0_push29_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_29_0_push29_0:thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_29_0_push29_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_29_0_push29_0:thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490352759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_29_0_pop29_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_29_0_pop29_0:thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_256155 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_29_0_pop29_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_29_0_pop29_0:thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_256155\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_256155" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490352900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_27_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_27_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25627_sha3_256223 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_27_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_27_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25627_sha3_256223\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25627_sha3_256223" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490352993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_33_0_push27_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_33_0_push27_0:thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_33_0_push27_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_33_0_push27_0:thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490353056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_33_0_pop27_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_33_0_pop27_0:thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_256158 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_33_0_pop27_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_33_0_pop27_0:thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_256158\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_256158" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490353165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_28_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_28_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25628_sha3_256224 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_28_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_28_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25628_sha3_256224\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25628_sha3_256224" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490353259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_37_0_push25_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_37_0_push25_0:thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_37_0_push25_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_37_0_push25_0:thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490353321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_37_0_pop25_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_37_0_pop25_0:thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_256161 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_37_0_pop25_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_37_0_pop25_0:thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_256161\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_256161" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490353462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_29_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_29_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25629_sha3_256225 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_29_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_29_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25629_sha3_256225\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25629_sha3_256225" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490353556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_41_0_push23_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_41_0_push23_0:thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_41_0_push23_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_41_0_push23_0:thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490353634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_41_0_pop23_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_41_0_pop23_0:thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_256164 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_41_0_pop23_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_41_0_pop23_0:thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_256164\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_256164" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490353759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_30_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_30_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25630_sha3_256226 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_30_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_30_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25630_sha3_256226\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25630_sha3_256226" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490353868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_45_0_push21_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_45_0_push21_0:thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_45_0_push21_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_45_0_push21_0:thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490353962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_45_0_pop21_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_45_0_pop21_0:thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_256167 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_45_0_pop21_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_45_0_pop21_0:thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_256167\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_256167" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490354103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_31_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_31_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25631_sha3_256227 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_31_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_31_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25631_sha3_256227\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25631_sha3_256227" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490354212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_49_0_push19_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_49_0_push19_0:thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_49_0_push19_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_49_0_push19_0:thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490354282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_49_0_pop19_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_49_0_pop19_0:thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_256170 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_49_0_pop19_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_49_0_pop19_0:thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_256170\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_256170" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490354407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_32_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_32_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25632_sha3_256228 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_32_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_32_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25632_sha3_256228\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25632_sha3_256228" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490354510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_53_0_push17_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_53_0_push17_0:thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_53_0_push17_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_53_0_push17_0:thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490354580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_53_0_pop17_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_53_0_pop17_0:thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_256173 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_53_0_pop17_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_53_0_pop17_0:thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_256173\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_256173" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490354720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_33_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_33_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25633_sha3_256229 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_33_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_33_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25633_sha3_256229\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25633_sha3_256229" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490354830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_11_0_push38_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_11_0_push38_0:thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_11_0_push38_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_11_0_push38_0:thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490354892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_11_0_pop38_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_11_0_pop38_0:thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_25660 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_11_0_pop38_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_11_0_pop38_0:thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_25660\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_25660" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490355017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_6_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_6_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2566_sha3_256202 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_6_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_6_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2566_sha3_256202\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2566_sha3_256202" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490355126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_57_0_push15_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_57_0_push15_0:thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_57_0_push15_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_57_0_push15_0:thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490355361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_57_0_pop15_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_57_0_pop15_0:thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_256176 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_57_0_pop15_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_57_0_pop15_0:thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_256176\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_256176" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490355486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_34_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_34_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25634_sha3_256230 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_34_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_34_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25634_sha3_256230\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25634_sha3_256230" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 3941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490355611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_61_0_push13_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_61_0_push13_0:thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_61_0_push13_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_61_0_push13_0:thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490355673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_61_0_pop13_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_61_0_pop13_0:thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_256179 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_61_0_pop13_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_61_0_pop13_0:thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_256179\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_256179" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490355814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_35_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_35_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25635_sha3_256231 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_35_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_35_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25635_sha3_256231\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25635_sha3_256231" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490355908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_65_0_push11_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_65_0_push11_0:thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_65_0_push11_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_65_0_push11_0:thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490355986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_65_0_pop11_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_65_0_pop11_0:thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_256182 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_65_0_pop11_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_65_0_pop11_0:thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_256182\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_256182" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490356111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_36_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_36_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25636_sha3_256232 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_36_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_36_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25636_sha3_256232\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25636_sha3_256232" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490356220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_69_0_push9_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_69_0_push9_0:thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_69_0_push9_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_69_0_push9_0:thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490356283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_69_0_pop9_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_69_0_pop9_0:thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_256185 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_69_0_pop9_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_69_0_pop9_0:thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_256185\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_256185" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490356392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_37_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_37_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25637_sha3_256233 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_37_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_37_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25637_sha3_256233\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25637_sha3_256233" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490356517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_15_0_push36_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_15_0_push36_0:thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_15_0_push36_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_15_0_push36_0:thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490356595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_15_0_pop36_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_15_0_pop36_0:thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_25663 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_15_0_pop36_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_15_0_pop36_0:thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_25663\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_25663" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490356736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_7_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_7_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2567_sha3_256203 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_7_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_7_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2567_sha3_256203\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2567_sha3_256203" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490356861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_19_0_push34_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_19_0_push34_0:thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_19_0_push34_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_19_0_push34_0:thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490356939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_19_0_pop34_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_19_0_pop34_0:thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_25666 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_19_0_pop34_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_19_0_pop34_0:thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_25666\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_25666" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490357064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_8_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_8_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2568_sha3_256204 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_8_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_8_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2568_sha3_256204\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2568_sha3_256204" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490357158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_23_0_push32_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_23_0_push32_0:thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_23_0_push32_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_23_0_push32_0:thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490357236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_23_0_pop32_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_23_0_pop32_0:thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_25669 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_23_0_pop32_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_23_0_pop32_0:thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_25669\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_25669" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490357376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_9_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_9_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2569_sha3_256205 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_9_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_9_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2569_sha3_256205\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2569_sha3_256205" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490357486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_27_0_push30_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_27_0_push30_0:thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_27_0_push30_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_27_0_push30_0:thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490357564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_27_0_pop30_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_27_0_pop30_0:thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_25672 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_27_0_pop30_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_27_0_pop30_0:thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_25672\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_25672" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490357704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_10_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_10_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25610_sha3_256206 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_10_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_10_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25610_sha3_256206\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25610_sha3_256206" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490357814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_31_0_push28_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_31_0_push28_0:thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_31_0_push28_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_31_0_push28_0:thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490357892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_31_0_pop28_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_31_0_pop28_0:thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_25675 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_31_0_pop28_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_31_0_pop28_0:thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_25675\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_25675" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490358017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_11_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_11_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25611_sha3_256207 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_11_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_11_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25611_sha3_256207\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25611_sha3_256207" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490358126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_35_0_push26_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_35_0_push26_0:thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_35_0_push26_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_35_0_push26_0:thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490358189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_35_0_pop26_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_35_0_pop26_0:thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_25678 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_35_0_pop26_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_35_0_pop26_0:thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_25678\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_25678" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490358329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_12_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_12_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25612_sha3_256208 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_12_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_12_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25612_sha3_256208\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25612_sha3_256208" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490358454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_39_0_push24_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_39_0_push24_0:thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_39_0_push24_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_39_0_push24_0:thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 4991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490358517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_39_0_pop24_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_39_0_pop24_0:thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_25681 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_39_0_pop24_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_39_0_pop24_0:thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_25681\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_25681" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 5009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490358657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_13_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_13_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25613_sha3_256209 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_13_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_13_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25613_sha3_256209\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25613_sha3_256209" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 5039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490358767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i32_a_sroa_0_0_push42_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_0_0_push42_0:thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i32_a_sroa_0_0_push42_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i32_a_sroa_0_0_push42_0:thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 5148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490358845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_i32_a_sroa_0_0_pop42_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_0_0_pop42_0:thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_25654 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_i32_a_sroa_0_0_pop42_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pop_i32_a_sroa_0_0_pop42_0:thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_25654\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_25654" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 5166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490358986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_4_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_4_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2564_sha3_256200 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_4_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560:thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_ffwd_source_i32_unnamed_4_sha3_2560:thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2564_sha3_256200\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2564_sha3_256200" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body_s_c0_enter1092_sha3_2560.sv" 5191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490359064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x " "Elaborating entity \"sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490359142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000_sha3_2561_data_fifo soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x " "Elaborating entity \"sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000_sha3_2561_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490359189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00003_2561_full_detector soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00003_2561_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector " "Elaborating entity \"sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00003_2561_full_detector\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3:thebb_sha3_256_B3\|sha3_256_bb_B3_stall_region:thebb_sha3_256_B3_stall_region\|sha3_256_i_sfc_s_c0_in_for_body_s_c0_enter1092_sha3_2561:thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f00003_2561_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_f0000c0_exit111_sha3_2560.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490359939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B3_sr_1 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3_sr_1:thebb_sha3_256_B3_sr_1_aunroll_x " "Elaborating entity \"sha3_256_bb_B3_sr_1\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B3_sr_1:thebb_sha3_256_B3_sr_1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thebb_sha3_256_B3_sr_1_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_loop_limiter_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_loop_limiter_0:theloop_limiter_sha3_2560 " "Elaborating entity \"sha3_256_loop_limiter_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_loop_limiter_0:theloop_limiter_sha3_2560\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "theloop_limiter_sha3_2560" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pipeline_keep_going106_1_sr soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going106_1_sr:thei_llvm_fpga_pipeline_keep_going106_sha3_2561_sr " "Elaborating entity \"sha3_256_i_llvm_fpga_pipeline_keep_going106_1_sr\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_i_llvm_fpga_pipeline_keep_going106_1_sr:thei_llvm_fpga_pipeline_keep_going106_sha3_2561_sr\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thei_llvm_fpga_pipeline_keep_going106_sha3_2561_sr" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B4 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4 " "Elaborating entity \"sha3_256_bb_B4\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thebb_sha3_256_B4" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B4_merge soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_B4_merge:thesha3_256_B4_merge " "Elaborating entity \"sha3_256_B4_merge\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_B4_merge:thesha3_256_B4_merge\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4.sv" "thesha3_256_B4_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B4_branch soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_B4_branch:thesha3_256_B4_branch " "Elaborating entity \"sha3_256_B4_branch\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_B4_branch:thesha3_256_B4_branch\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4.sv" "thesha3_256_B4_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B4_stall_region soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region " "Elaborating entity \"sha3_256_bb_B4_stall_region\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4.sv" "thebb_sha3_256_B4_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_token_i1_throttle_push_17_reg soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617\|sha3_256_i_llvm_fpga_push_token_i1_throttle_push_17_reg:thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617_reg " "Elaborating entity \"sha3_256_i_llvm_fpga_push_token_i1_throttle_push_17_reg\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617\|sha3_256_i_llvm_fpga_push_token_i1_throttle_push_17_reg:thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617_reg\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560:thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x " "Elaborating entity \"sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560:thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560:thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x\|hld_iowr:theiowr_nb " "Elaborating entity \"hld_iowr\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560:thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x\|hld_iowr:theiowr_nb\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560.sv" "theiowr_nb" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560:thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x\|hld_iowr:theiowr_nb\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_iowr_nb_return_unnamed_sha3_25639_sha3_2560:thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x\|hld_iowr:theiowr_nb\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4146_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4146_sha3_2560:thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2560 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4146_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4146_sha3_2560:thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2560\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2560" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490360923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4347_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4347_sha3_2560:thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2562 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4347_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_reduction_4347_sha3_2560:thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2562\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2562" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490361010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_xor16_i40_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor16_i40_0:thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2564 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_xor16_i40_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor16_i40_0:thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2564\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2564" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490361119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_xor22_i41_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor22_i41_0:thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2566 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_xor22_i41_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor22_i41_0:thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2566\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2566" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490361213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_xor28_i42_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor28_i42_0:thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2568 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_xor28_i42_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor28_i42_0:thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2568\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2568" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490361307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_xor34_i2743_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor34_i2743_0:thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_25610 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_xor34_i2743_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor34_i2743_0:thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_25610\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_25610" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490361400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_xor39_i44_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor39_i44_0:thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_25612 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_xor39_i44_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor39_i44_0:thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_25612\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_25612" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490361494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_ffwd_dest_i32_xor44_i45_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor44_i45_0:thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_25614 " "Elaborating entity \"sha3_256_i_llvm_fpga_ffwd_dest_i32_xor44_i45_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_ffwd_dest_i32_xor44_i45_0:thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_25614\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_25614" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B4_stall_region.sv" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490361603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B1_start soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start " "Elaborating entity \"sha3_256_bb_B1_start\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thebb_sha3_256_B1_start" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490361697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B1_start_merge soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_B1_start_merge:thesha3_256_B1_start_merge " "Elaborating entity \"sha3_256_B1_start_merge\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_B1_start_merge:thesha3_256_B1_start_merge\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B1_start.sv" "thesha3_256_B1_start_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B1_start.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490362478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B1_start_branch soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_B1_start_branch:thesha3_256_B1_start_branch " "Elaborating entity \"sha3_256_B1_start_branch\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_B1_start_branch:thesha3_256_B1_start_branch\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B1_start.sv" "thesha3_256_B1_start_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B1_start.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490362510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B1_start_stall_region soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region " "Elaborating entity \"sha3_256_bb_B1_start_stall_region\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B1_start.sv" "thebb_sha3_256_B1_start_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B1_start.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490362541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B1_start_merge_reg soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_B1_start_merge_reg:thesha3_256_B1_start_merge_reg " "Elaborating entity \"sha3_256_B1_start_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_B1_start_merge_reg:thesha3_256_B1_start_merge_reg\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" "thesha3_256_B1_start_merge_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x " "Elaborating entity \"sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x " "Elaborating entity \"sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" "thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pipeline_keep_going106_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pipeline_keep_going106_0:thei_llvm_fpga_pipeline_keep_going106_sha3_2561 " "Elaborating entity \"sha3_256_i_llvm_fpga_pipeline_keep_going106_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pipeline_keep_going106_0:thei_llvm_fpga_pipeline_keep_going106_sha3_2561\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" "thei_llvm_fpga_pipeline_keep_going106_sha3_2561" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pipeline_keep_going106_0:thei_llvm_fpga_pipeline_keep_going106_sha3_2561\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going106_sha3_2561 " "Elaborating entity \"acl_pipeline\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pipeline_keep_going106_0:thei_llvm_fpga_pipeline_keep_going106_sha3_2561\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going106_sha3_2561\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_0.sv" "thei_llvm_fpga_pipeline_keep_going106_sha3_2561" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pipeline_keep_going106_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363588 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "soc_system/synthesis/submodules/acl_pipeline.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490363588 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|sha3_256_bb_B1_start:thebb_sha3_256_B1_start|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|sha3_256_i_llvm_fpga_pipeline_keep_going106_0:thei_llvm_fpga_pipeline_keep_going106_sha3_2561|acl_pipeline:thei_llvm_fpga_pipeline_keep_going106_sha3_2561"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "soc_system/synthesis/submodules/acl_pipeline.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490363588 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|sha3_256_bb_B1_start:thebb_sha3_256_B1_start|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|sha3_256_i_llvm_fpga_pipeline_keep_going106_0:thei_llvm_fpga_pipeline_keep_going106_sha3_2561|acl_pipeline:thei_llvm_fpga_pipeline_keep_going106_sha3_2561"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pipeline_keep_going106_0:thei_llvm_fpga_pipeline_keep_going106_sha3_2561\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going106_sha3_2561\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_pipeline_keep_going106_0:thei_llvm_fpga_pipeline_keep_going106_sha3_2561\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going106_sha3_2561\|acl_staging_reg:asr\"" {  } { { "soc_system/synthesis/submodules/acl_pipeline.v" "asr" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_i1_notexitcond107_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_notexitcond107_0:thei_llvm_fpga_push_i1_notexitcond107_sha3_2562 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_i1_notexitcond107_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_notexitcond107_0:thei_llvm_fpga_push_i1_notexitcond107_sha3_2562\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" "thei_llvm_fpga_push_i1_notexitcond107_sha3_2562" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_notexitcond107_0:thei_llvm_fpga_push_i1_notexitcond107_sha3_2562\|acl_push:thei_llvm_fpga_push_i1_notexitcond107_sha3_2561 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_push_i1_notexitcond107_0:thei_llvm_fpga_push_i1_notexitcond107_sha3_2562\|acl_push:thei_llvm_fpga_push_i1_notexitcond107_sha3_2561\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond107_0.sv" "thei_llvm_fpga_push_i1_notexitcond107_sha3_2561" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_i1_notexitcond107_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x " "Elaborating entity \"sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490363853 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|sha3_256_bb_B1_start:thebb_sha3_256_B1_start|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490363853 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|sha3_256_bb_B1_start:thebb_sha3_256_B1_start|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region|sha3_256_i_sfc_s_c0_in_wt_entry_s_c0_enter1_sha3_2560:thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|sha3_256_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490363931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561\|sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561_reg " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561\|sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561_reg\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490364025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x " "Elaborating entity \"sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" "thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490364072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560:thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x " "Elaborating entity \"sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560:thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564.sv" "thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490364884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_mem_memdep_2_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560:thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_mem_memdep_2_0:thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x " "Elaborating entity \"sha3_256_i_llvm_fpga_mem_memdep_2_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560:thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_mem_memdep_2_0:thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560.sv" "thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560.sv" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490365650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560:thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_mem_memdep_2_0:thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memdep_2_sha3_2561 " "Elaborating entity \"lsu_top\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560:thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x\|sha3_256_i_llvm_fpga_mem_memdep_2_0:thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memdep_2_sha3_2561\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memdep_2_0.sv" "thei_llvm_fpga_mem_memdep_2_sha3_2561" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_mem_memdep_2_0.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490366650 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490366759 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|sha3_256_bb_B1_start:thebb_sha3_256_B1_start|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560:thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|sha3_256_i_llvm_fpga_mem_memdep_2_0:thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|lsu_top:thei_llvm_fpga_mem_memdep_2_sha3_2561"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "soc_system/synthesis/submodules/lsu_top.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490366759 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|sha3_256_bb_B1_start:thebb_sha3_256_B1_start|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|sha3_256_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_sha3_2560:thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|sha3_256_i_llvm_fpga_mem_memdep_2_0:thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|lsu_top:thei_llvm_fpga_mem_memdep_2_sha3_2561"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x " "Elaborating entity \"sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490367337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x " "Elaborating entity \"sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490367369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560 " "Elaborating entity \"hld_fifo\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490367400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490367400 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|sha3_256_bb_B1_start:thebb_sha3_256_B1_start|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490367431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490367431 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|sha3_256_bb_B1_start:thebb_sha3_256_B1_start|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490367650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490367665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490367665 ""}  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490367665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_1q32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_1q32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1q32 " "Found entity 1: dpram_1q32" {  } { { "db/dpram_1q32.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/dpram_1q32.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490368165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490368165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_1q32 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_1q32:auto_generated " "Elaborating entity \"dpram_1q32\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_sha3_2561_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_1q32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 202 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490368181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w00003_2561_full_detector soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w00003_2561_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector " "Elaborating entity \"sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w00003_2561_full_detector\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_sfc_s_c1_in_wt_entry_s_c1_enter_sha3_2564:thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x\|sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w00003_2561_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_sfc_exit_s_c1_out_w0000_s_c1_exit_sha3_2560.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490368665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560:thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x " "Elaborating entity \"sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560:thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" "thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B1_start_stall_region.sv" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490368775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560:thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560:thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x\|hld_iord:theiord\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560.sv" "theiord" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560:thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B1_start:thebb_sha3_256_B1_start\|sha3_256_bb_B1_start_stall_region:thebb_sha3_256_B1_start_stall_region\|sha3_256_i_iord_bl_call_unnamed_sha3_2562_sha3_2560:thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B0_runOnce soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce " "Elaborating entity \"sha3_256_bb_B0_runOnce\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thebb_sha3_256_B0_runOnce" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B0_runOnce_branch soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_B0_runOnce_branch:thesha3_256_B0_runOnce_branch " "Elaborating entity \"sha3_256_B0_runOnce_branch\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_B0_runOnce_branch:thesha3_256_B0_runOnce_branch\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce.sv" "thesha3_256_B0_runOnce_branch" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_bb_B0_runOnce_stall_region soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region " "Elaborating entity \"sha3_256_bb_B0_runOnce_stall_region\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce.sv" "thebb_sha3_256_B0_runOnce_stall_region" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B0_runOnce_merge_reg soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\|sha3_256_B0_runOnce_merge_reg:thesha3_256_B0_runOnce_merge_reg " "Elaborating entity \"sha3_256_B0_runOnce_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\|sha3_256_B0_runOnce_merge_reg:thesha3_256_B0_runOnce_merge_reg\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce_stall_region.sv" "thesha3_256_B0_runOnce_merge_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\|sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561 " "Elaborating entity \"sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\|sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_1_reg soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\|sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561\|sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561_reg " "Elaborating entity \"sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\|sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561\|sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561_reg\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\|sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560 " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\|sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\|sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560\|sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560_reg " "Elaborating entity \"sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_bb_B0_runOnce_stall_region:thebb_sha3_256_B0_runOnce_stall_region\|sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560\|sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560_reg\"" {  } { { "soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560_reg" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_B0_runOnce_merge soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_B0_runOnce_merge:thesha3_256_B0_runOnce_merge " "Elaborating entity \"sha3_256_B0_runOnce_merge\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B0_runOnce:thebb_sha3_256_B0_runOnce\|sha3_256_B0_runOnce_merge:thesha3_256_B0_runOnce_merge\"" {  } { { "soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce.sv" "thesha3_256_B0_runOnce_merge" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_bb_B0_runOnce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B1_start_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thesha3_256_B1_start_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369853 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490369853 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|hld_loop_profiler:thesha3_256_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369900 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490369900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B3_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B3_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thesha3_256_B3_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369931 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490369931 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|hld_loop_profiler:thesha3_256_B3_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B3_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B3_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369962 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490369962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B5_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B5_x\"" {  } { { "soc_system/synthesis/submodules/sha3_256_function.sv" "thesha3_256_B5_x" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_function.sv" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490369993 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689490369993 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_function_wrapper:sha3_256_internal|sha3_256_function:thesha3_256_function|hld_loop_profiler:thesha3_256_B5_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B5_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|hld_loop_profiler:thesha3_256_B5_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490370025 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689490370040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_internal_ic_5193754691247304779 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_internal_ic_5193754691247304779:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic " "Elaborating entity \"sha3_256_internal_ic_5193754691247304779\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_internal_ic_5193754691247304779:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\"" {  } { { "soc_system/synthesis/submodules/sha3_256_internal.v" "local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_internal.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490371634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sha3_256_internal.v(511) " "Verilog HDL assignment warning at sha3_256_internal.v(511): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/sha3_256_internal.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_internal.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490371681 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_internal_ic_5193754691247304779:local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_256_internal_ic_17058509225979073321 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic " "Elaborating entity \"sha3_256_internal_ic_17058509225979073321\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\"" {  } { { "soc_system/synthesis/submodules/sha3_256_internal.v" "local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_internal.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490373306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sha3_256_internal.v(706) " "Verilog HDL assignment warning at sha3_256_internal.v(706): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/sha3_256_internal.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_internal.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490373353 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "soc_system/synthesis/submodules/sha3_256_internal.v" "m\[0\].m_endp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_internal.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490374399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_host_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_host_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490374415 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689490374415 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sha3_256_0:sha3_256_0|sha3_256_internal:sha3_256_internal_inst|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "soc_system/synthesis/submodules/sha3_256_internal.v" "s.s_endp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_internal.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490375290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_internal_ic_17058509225979073321:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490375962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490376352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490376384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_read_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sgdma_0_descriptor_read_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490376665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_write_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sgdma_0_descriptor_write_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490376696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hps_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hps_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_only_master_master_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490376743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_read_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sgdma_0_descriptor_read_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490376790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_write_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sgdma_0_descriptor_write_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490376821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_m_read_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sgdma_0_m_read_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490376868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_only_master_master_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490376899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490376946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377446 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490377493 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sgdma_0_descriptor_read_limiter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490377977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378462 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490378493 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490378493 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490378493 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378649 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689490378680 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689490378680 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490378946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_burst_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490379993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490380055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "arb" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490380087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490380133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490380165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490380212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490380227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490380258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ilc_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ilc_avalon_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "ilc_avalon_slave_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:camelliacbc_0_avs_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:camelliacbc_0_avs_cra_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "camelliacbc_0_avs_cra_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sha3_256_0_avs_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sha3_256_0_avs_cra_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sha3_256_0_avs_cra_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sysid_qsys_control_slave_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sgdma_0_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sgdma_0_csr_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:button_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:button_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "button_pio_s1_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "onchip_memory2_0_s1_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "fpga_only_master_master_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_0_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_0_m_write_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sgdma_0_m_write_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:camelliacbc_0_avs_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:camelliacbc_0_avs_cra_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "camelliacbc_0_avs_cra_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:camelliacbc_0_avs_cra_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:camelliacbc_0_avs_cra_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:camelliacbc_0_avs_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:camelliacbc_0_avs_cra_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "camelliacbc_0_avs_cra_agent_rsp_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490381984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:camelliacbc_0_avs_cra_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:camelliacbc_0_avs_cra_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "camelliacbc_0_avs_cra_agent_rdata_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_2_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_002" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\|soc_system_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\|soc_system_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_003 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_2_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_003" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_003:router_003\|soc_system_mm_interconnect_2_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_003:router_003\|soc_system_mm_interconnect_2_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_005 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_2_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_005" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_005:router_005\|soc_system_mm_interconnect_2_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_005:router_005\|soc_system_mm_interconnect_2_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_008 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_008:router_008 " "Elaborating entity \"soc_system_mm_interconnect_2_router_008\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_008:router_008\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_008" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490382984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_008_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_008:router_008\|soc_system_mm_interconnect_2_router_008_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_008_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_008:router_008\|soc_system_mm_interconnect_2_router_008_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_012 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_012:router_012 " "Elaborating entity \"soc_system_mm_interconnect_2_router_012\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_012:router_012\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_012" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_012_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_012:router_012\|soc_system_mm_interconnect_2_router_012_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_012_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_012:router_012\|soc_system_mm_interconnect_2_router_012_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_limiter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "fpga_only_master_master_limiter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux_001:cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux_001" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux_002" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux_005 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux_005:cmd_mux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux_005" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 3939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 4054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux_002" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux_005 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_005:rsp_demux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux_005" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 4163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490383906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 4326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "arb" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_001:rsp_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux_001" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 4373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_001.sv" "arb" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux_002" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 4402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_002.sv" "arb" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:camelliacbc_0_avs_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:camelliacbc_0_avs_cra_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "camelliacbc_0_avs_cra_cmd_width_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 4468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490384484 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:camelliacbc_0_avs_cra_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:camelliacbc_0_avs_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:camelliacbc_0_avs_cra_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "camelliacbc_0_avs_cra_rsp_width_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 4600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "crosser" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 4700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490384843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_avalon_st_adapter_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"soc_system_mm_interconnect_2_avalon_st_adapter_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "avalon_st_adapter_002" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 5025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490385265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_avalon_st_adapter_002_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_002:avalon_st_adapter_002\|soc_system_mm_interconnect_2_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_2_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_002:avalon_st_adapter_002\|soc_system_mm_interconnect_2_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_002.v" "error_adapter_0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490385296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"soc_system_mm_interconnect_3\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_3" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490385484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_translator" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490385687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:f2sdram_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:f2sdram_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "f2sdram_only_master_master_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490385734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_agent" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490385781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490385843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490385906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router " "Elaborating entity \"soc_system_mm_interconnect_3_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_3_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_001" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "the_default_decode" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_demux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_mux" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_cmd_width_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689490386578 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_rsp_width_adapter" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_002 soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"soc_system_irq_mapper_002\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_002" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_synchronizer" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490386843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490387124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490387140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490387140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490387140 ""}  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490387140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490387218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490387249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490387546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "de10_standard_ghrd.v" "debounce_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490387640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "de10_standard_ghrd.v" "hps_reset_inst" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490387687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490387999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490388015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490388015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490388015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490388015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490388015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490388015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490388015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490388015 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490388015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490388124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490388265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490388593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490388749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490389212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "de10_standard_ghrd.v" "pulse_cold_reset" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490389462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "de10_standard_ghrd.v" "pulse_warm_reset" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490389477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "de10_standard_ghrd.v" "pulse_debug_reset" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490389477 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1689490440829 "|DE10_Standard_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1689490454650 "|DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1689490455306 "|DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1689490487500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.07.16.13:54:55 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl " "2023.07.16.13:54:55 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490495525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490499524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490499884 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490503654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490503811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490503982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490504185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490504201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490504201 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1689490505045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7f67b63/alt_sld_fab.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/ip/slda7f67b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490505857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490505857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490506154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490506154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490506263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490506263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490506482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490506482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490506717 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490506717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490506717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490506951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490506951 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|altsyncram_rdn1:FIFOram\|q_b\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo\|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|altsyncram_rdn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_rdn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_rdn1.tdf" 1159 2 0 } } { "db/a_dpfifo_kh91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_kh91.tdf" 45 2 0 } } { "db/scfifo_db91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_db91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2566 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2946 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_stream_fifo:the_soc_system_sgdma_0_stream_fifo|scfifo:soc_system_sgdma_0_stream_fifo_stream_fifo|scfifo_db91:auto_generated|a_dpfifo_kh91:dpfifo|altsyncram_rdn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 39 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 71 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1063 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1095 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[80\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2599 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[81\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2631 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[82\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2663 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[83\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2695 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[84\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2727 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[85\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2759 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[86\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2791 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[87\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2823 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[88\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2855 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[89\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2887 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[90\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2919 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[91\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2951 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[92\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2983 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[93\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 3015 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[94\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 3047 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[95\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 3079 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[96\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 3111 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[99\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 3207 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[100\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 3239 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[101\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 3271 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[102\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 3303 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[103\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 3335 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|altsyncram_fhn1:FIFOram\|q_b\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo\|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|altsyncram_fhn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_fhn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_fhn1.tdf" 1159 2 0 } } { "db/a_dpfifo_m5a1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_m5a1.tdf" 46 2 0 } } { "db/scfifo_fv91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_fv91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1607 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 1707 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2857 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490519669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_m_readfifo:the_soc_system_sgdma_0_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo:the_soc_system_sgdma_0_m_readfifo_m_readfifo|scfifo:soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_fv91:auto_generated|a_dpfifo_m5a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1689490519669 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1689490519669 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490541579 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|Ram0 " "RAM logic \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "Ram0" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 2747 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1689490541798 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|Ram1 " "RAM logic \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B5:thebb_sha3_256_B5\|sha3_256_bb_B5_stall_region:thebb_sha3_256_B5_stall_region\|sha3_256_i_sfc_s_c0_in_for_body20_s_c0_enter1143_sha3_2561:thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x\|sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560:thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" "Ram1" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/sha3_256_i_sfc_logic_s_c0_in_for_body20_s_c0_enter1143_sha3_2560.sv" 6923 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1689490541798 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1689490541798 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_f2sdram_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_f2sdram_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689490571013 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490571013 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689490571013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490571185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490571185 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490571185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490571622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490571622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490572403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_chain:the_soc_system_sgdma_0_chain\|descriptor_read_which_resides_within_soc_system_sgdma_0:the_descriptor_read_which_resides_within_soc_system_sgdma_0\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490572403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490572403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_usv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_usv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_usv " "Found entity 1: shift_taps_usv" {  } { { "db/shift_taps_usv.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/shift_taps_usv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490572716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490572716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcc1 " "Found entity 1: altsyncram_lcc1" {  } { { "db/altsyncram_lcc1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_lcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490572966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490572966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490573278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490573278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/cntr_d1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490573559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490573559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490573778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490573778 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689490573778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_00n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689490574200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490574200 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "252 " "252 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689490579278 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1689490609236 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1689490609236 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[63\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2055 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[62\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 2023 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[61\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1991 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[60\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1959 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[59\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1927 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[58\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1895 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[57\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1863 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[56\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1831 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[55\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1799 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[54\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1767 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[53\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1735 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[52\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1703 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[51\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1671 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[50\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1639 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[49\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1607 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[48\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1575 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[47\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1543 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[46\] " "Synthesized away node \"soc_system:u0\|soc_system_sgdma_0:sgdma_0\|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo\|scfifo:soc_system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/altsyncram_dgn1.tdf" 1511 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_sgdma_0.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sgdma_0.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 742 0 0 } } { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 "|DE10_Standard_GHRD|soc_system:u0|soc_system_sgdma_0:sgdma_0|soc_system_sgdma_0_command_fifo:the_soc_system_sgdma_0_command_fifo|scfifo:soc_system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a46"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1689490611986 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1689490611986 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 161 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 163 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 172 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 173 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 174 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 177 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_BK~synth " "Node \"HPS_LCM_BK~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 179 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_D_C~synth " "Node \"HPS_LCM_D_C~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 180 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_RST_N~synth " "Node \"HPS_LCM_RST_N~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 186 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 187 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 189 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490611986 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689490611986 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689490612001 "|DE10_Standard_GHRD|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689490612001 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0:thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B0_runOnce:thebb_camelliaCBC_B0_runOnce\|camelliaCBC_bb_B0_runOnce_stall_region:thebb_camelliaCBC_B0_runOnce_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_wt_limpush_camelliacbc0:thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "soc_system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490631172 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "5 soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 5 logic cells for Maximum Fan-Out assignment on \"soc_system:u0\|soc_system_camelliaCBC_0:camelliacbc_0\|camelliaCBC_internal:camelliacbc_internal_inst\|camelliaCBC_function_wrapper:camelliaCBC_internal\|camelliaCBC_function:thecamelliaCBC_function\|camelliaCBC_bb_B12:thebb_camelliaCBC_B12\|camelliaCBC_bb_B12_stall_region:thebb_camelliaCBC_B12_stall_region\|camelliaCBC_i_llvm_fpga_push_token_i1_throttle_push_camelliacbc0:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "soc_system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490631172 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_sha3_2561\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"soc_system:u0\|soc_system_sha3_256_0:sha3_256_0\|sha3_256_internal:sha3_256_internal_inst\|sha3_256_function_wrapper:sha3_256_internal\|sha3_256_function:thesha3_256_function\|sha3_256_bb_B4:thebb_sha3_256_B4\|sha3_256_bb_B4_stall_region:thebb_sha3_256_B4_stall_region\|sha3_256_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_sha3_2561\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "soc_system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1689490631172 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1689490631172 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "818 " "818 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689490632078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490634797 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490636016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg " "Generated suppressed messages file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490654335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "43 0 2 0 0 " "Adding 43 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689490961596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689490961596 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1689490965890 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1689490965890 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1689490965922 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1689490965922 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1689490965922 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1689490965922 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de10_standard_ghrd.v" "" { Text "D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/de10_standard_ghrd.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689490970234 "|DE10_Standard_GHRD|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689490970234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42903 " "Implemented 42903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689490970406 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689490970406 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "133 " "Implemented 133 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1689490970406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37344 " "Implemented 37344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689490970406 ""} { "Info" "ICUT_CUT_TM_RAMS" "4561 " "Implemented 4561 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1689490970406 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1689490970406 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1689490970406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689490970406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 469 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 469 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8172 " "Peak virtual memory: 8172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689490972202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 16 14:02:52 2023 " "Processing ended: Sun Jul 16 14:02:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689490972202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:32 " "Elapsed time: 00:16:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689490972202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:17:44 " "Total CPU time (on all processors): 00:17:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689490972202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689490972202 ""}
