/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [13:0] _03_;
  wire [6:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [13:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [12:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_67z;
  wire celloutsig_0_72z;
  wire [22:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_3z[2];
  assign celloutsig_0_38z = ~(celloutsig_0_22z & celloutsig_0_36z);
  assign celloutsig_0_42z = ~(celloutsig_0_19z[0] & celloutsig_0_24z[0]);
  assign celloutsig_0_40z = ~celloutsig_0_10z;
  assign celloutsig_0_67z = ~((celloutsig_0_0z[0] | celloutsig_0_4z) & (celloutsig_0_33z | celloutsig_0_19z[3]));
  assign celloutsig_1_19z = ~((celloutsig_1_4z[3] | celloutsig_1_11z) & (in_data[101] | in_data[120]));
  assign celloutsig_0_9z = ~((celloutsig_0_5z[1] | celloutsig_0_7z) & (celloutsig_0_7z | celloutsig_0_1z[0]));
  assign celloutsig_0_16z = ~((celloutsig_0_12z | celloutsig_0_5z[0]) & (celloutsig_0_12z | celloutsig_0_14z));
  assign celloutsig_0_32z = celloutsig_0_5z[2] | ~(celloutsig_0_21z);
  assign celloutsig_0_29z = celloutsig_0_2z | ~(celloutsig_0_23z);
  assign celloutsig_0_47z = celloutsig_0_42z | celloutsig_0_25z;
  assign celloutsig_0_54z = celloutsig_0_18z | celloutsig_0_50z[9];
  assign celloutsig_1_0z = in_data[171] | in_data[145];
  assign celloutsig_0_2z = in_data[21] | celloutsig_0_0z[0];
  assign celloutsig_0_26z = celloutsig_0_25z | celloutsig_0_16z;
  assign celloutsig_0_44z = ~(_01_ ^ celloutsig_0_4z);
  assign celloutsig_0_58z = ~(celloutsig_0_42z ^ celloutsig_0_21z);
  assign celloutsig_0_11z = ~(celloutsig_0_1z[1] ^ celloutsig_0_3z[2]);
  assign celloutsig_0_12z = ~(celloutsig_0_9z ^ celloutsig_0_5z[0]);
  assign celloutsig_0_14z = ~(celloutsig_0_10z ^ celloutsig_0_8z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_10z ^ celloutsig_0_14z);
  assign celloutsig_0_23z = ~(celloutsig_0_1z[1] ^ celloutsig_0_5z[0]);
  assign celloutsig_0_25z = ~(celloutsig_0_2z ^ celloutsig_0_8z[1]);
  assign celloutsig_0_0z = in_data[67:63] + in_data[19:15];
  assign celloutsig_0_8z = { celloutsig_0_5z[3:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z } + { _02_[5:4], celloutsig_0_1z, celloutsig_0_2z };
  reg [13:0] _30_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _30_ <= 14'h0000;
    else _30_ <= { celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _01_, _03_[12:4], _02_[5:4], _03_[1:0] } = _30_;
  reg [6:0] _31_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _31_ <= 7'h00;
    else _31_ <= { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_7z };
  assign { _04_[6:3], _00_, _04_[1:0] } = _31_;
  assign celloutsig_0_45z = { celloutsig_0_8z[5:1], celloutsig_0_43z, celloutsig_0_13z, celloutsig_0_1z } & { in_data[86:76], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_50z = { _03_[8:4], _02_[5:4], celloutsig_0_47z, celloutsig_0_42z, celloutsig_0_17z, celloutsig_0_39z, celloutsig_0_40z, celloutsig_0_11z, celloutsig_0_43z, celloutsig_0_16z } & { celloutsig_0_45z[6:0], celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_39z };
  assign celloutsig_1_3z = { in_data[120:117], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, in_data[144:139] };
  assign celloutsig_1_9z = celloutsig_1_1z[6:2] / { 1'h1, celloutsig_1_3z[5:2] };
  assign celloutsig_0_27z = celloutsig_0_8z / { 1'h1, celloutsig_0_8z[4], celloutsig_0_26z, celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_24z } == in_data[80:71];
  assign celloutsig_0_57z = { in_data[6:4], celloutsig_0_42z, celloutsig_0_38z, celloutsig_0_44z, celloutsig_0_55z } == { celloutsig_0_30z[2:0], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_35z };
  assign celloutsig_0_4z = in_data[31:28] >= { celloutsig_0_1z[1], celloutsig_0_3z };
  assign celloutsig_0_48z = { celloutsig_0_37z[2:1], celloutsig_0_41z, celloutsig_0_24z, celloutsig_0_11z } >= { celloutsig_0_0z[4:1], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_29z };
  assign celloutsig_0_13z = { celloutsig_0_1z[0], celloutsig_0_3z, celloutsig_0_2z } >= celloutsig_0_8z[4:0];
  assign celloutsig_0_17z = { _03_[9:6], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_12z } >= { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_15z, _01_, _03_[12:4], _02_[5:4], _03_[1:0], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_8z[3:1], celloutsig_0_3z, celloutsig_0_1z } >= { _03_[9:4], _02_[5], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_3z[1:0], celloutsig_0_3z, celloutsig_0_7z } >= _03_[11:6];
  assign celloutsig_0_49z = ! { celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_40z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_48z, celloutsig_0_44z, celloutsig_0_15z };
  assign celloutsig_0_35z = { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_24z } || { in_data[19:14], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_1z = in_data[47:45] % { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_43z = celloutsig_0_7z ? { celloutsig_0_1z, celloutsig_0_12z } : _03_[11:8];
  assign celloutsig_0_7z = { in_data[42:41], celloutsig_0_4z } != celloutsig_0_1z;
  assign celloutsig_0_73z = ~ { celloutsig_0_34z[9:5], celloutsig_0_57z, celloutsig_0_2z, celloutsig_0_45z, celloutsig_0_24z };
  assign celloutsig_0_37z = { celloutsig_0_34z[11:8], celloutsig_0_2z } | { celloutsig_0_8z[1], celloutsig_0_36z, celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_22z };
  assign celloutsig_1_4z = { in_data[123:120], celloutsig_1_2z, celloutsig_1_0z } | celloutsig_1_1z[8:3];
  assign celloutsig_0_41z = & { celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_24z[0], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_55z = & { celloutsig_0_54z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_7z };
  assign celloutsig_0_10z = & { celloutsig_0_7z, in_data[52:45] };
  assign celloutsig_0_31z = | { celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_8z[2], celloutsig_0_4z };
  assign celloutsig_0_39z = | { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_64z = | celloutsig_0_45z[5:2];
  assign celloutsig_0_36z = ~^ { celloutsig_0_34z[6:0], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_3z };
  assign celloutsig_0_72z = ^ { celloutsig_0_44z, celloutsig_0_53z, celloutsig_0_37z, celloutsig_0_29z, celloutsig_0_40z, celloutsig_0_67z, celloutsig_0_64z, celloutsig_0_58z, celloutsig_0_49z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_35z, celloutsig_0_31z };
  assign celloutsig_1_5z = ^ { celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_30z = { celloutsig_0_8z[2:0], celloutsig_0_7z, celloutsig_0_29z } >> { _04_[5:3], _00_, celloutsig_0_26z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z } >> { celloutsig_0_3z[2:1], celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_19z[4:3], celloutsig_0_18z } >> celloutsig_0_8z[5:3];
  assign celloutsig_0_19z = { _01_, _03_[12:10], celloutsig_0_4z } << { in_data[72:70], celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_3z = { celloutsig_0_0z[2:1], celloutsig_0_2z } - { celloutsig_0_0z[4:3], celloutsig_0_2z };
  assign celloutsig_0_34z = { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_0z } - { _04_[4:3], _00_, _04_[1], celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_53z = ~((celloutsig_0_10z & celloutsig_0_32z) | celloutsig_0_3z[0]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | 1'h1);
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_3z[1]) | celloutsig_1_5z);
  assign celloutsig_1_11z = ~((in_data[184] & celloutsig_1_7z) | celloutsig_1_7z);
  assign celloutsig_1_18z = ~((celloutsig_1_9z[4] & celloutsig_1_2z) | celloutsig_1_16z);
  assign celloutsig_0_21z = ~((celloutsig_0_9z & in_data[56]) | celloutsig_0_11z);
  assign celloutsig_1_1z[10:1] = in_data[183:174] ~^ { in_data[178:170], celloutsig_1_0z };
  assign _02_[3:0] = { celloutsig_0_1z, celloutsig_0_2z };
  assign { _03_[13], _03_[3:2] } = { _01_, _02_[5:4] };
  assign _04_[2] = _00_;
  assign celloutsig_1_1z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
