;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 30, 100
	MOV 1, <-520
	CMP @127, 106
	DAT <270, #0
	JMP @72, #220
	DAT #-127, #-106
	JMP @72, #220
	DJN 0, <123
	DJN 0, <123
	JMN <-30, 9
	SUB -907, <-322
	MOV -907, <-322
	SUB 20, @12
	JMP 20, <12
	SPL 0, <802
	CMP @127, 106
	JMP @72, #220
	ADD @-127, -106
	SLT @-127, -106
	SUB @0, @2
	JMP <12, <10
	CMP @127, 106
	MOV -907, <-322
	SUB 20, @12
	SUB -907, <-322
	CMP 20, @12
	SPL <12, <10
	JMP <12, <10
	MOV -907, <-322
	CMP -207, <-126
	JMP -207, @-126
	JMP @72, #220
	CMP 20, @12
	CMP -207, <-126
	DAT <270, #1
	ADD 210, 30
	JMZ 1, 1
	JMP @72, #220
	JMP @72, #220
	SLT -721, -202
	SUB #72, @220
	DJN <-30, 9
	JMP @72, #220
	SPL 0, <802
	SLT 30, 100
	DJN -1, @-20
	CMP -207, <-126
