$comment
	File created using the following command:
		vcd file Aula5_2.msim.vcd -direction
$end
$date
	Fri Sep 16 14:44:41 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_2_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & OUT_REGA [7] $end
$var wire 1 ' OUT_REGA [6] $end
$var wire 1 ( OUT_REGA [5] $end
$var wire 1 ) OUT_REGA [4] $end
$var wire 1 * OUT_REGA [3] $end
$var wire 1 + OUT_REGA [2] $end
$var wire 1 , OUT_REGA [1] $end
$var wire 1 - OUT_REGA [0] $end
$var wire 1 . PALAVRA_CONTROLE [11] $end
$var wire 1 / PALAVRA_CONTROLE [10] $end
$var wire 1 0 PALAVRA_CONTROLE [9] $end
$var wire 1 1 PALAVRA_CONTROLE [8] $end
$var wire 1 2 PALAVRA_CONTROLE [7] $end
$var wire 1 3 PALAVRA_CONTROLE [6] $end
$var wire 1 4 PALAVRA_CONTROLE [5] $end
$var wire 1 5 PALAVRA_CONTROLE [4] $end
$var wire 1 6 PALAVRA_CONTROLE [3] $end
$var wire 1 7 PALAVRA_CONTROLE [2] $end
$var wire 1 8 PALAVRA_CONTROLE [1] $end
$var wire 1 9 PALAVRA_CONTROLE [0] $end
$var wire 1 : PC_OUT [8] $end
$var wire 1 ; PC_OUT [7] $end
$var wire 1 < PC_OUT [6] $end
$var wire 1 = PC_OUT [5] $end
$var wire 1 > PC_OUT [4] $end
$var wire 1 ? PC_OUT [3] $end
$var wire 1 @ PC_OUT [2] $end
$var wire 1 A PC_OUT [1] $end
$var wire 1 B PC_OUT [0] $end

$scope module i1 $end
$var wire 1 C gnd $end
$var wire 1 D vcc $end
$var wire 1 E unknown $end
$var wire 1 F devoe $end
$var wire 1 G devclrn $end
$var wire 1 H devpor $end
$var wire 1 I ww_devoe $end
$var wire 1 J ww_devclrn $end
$var wire 1 K ww_devpor $end
$var wire 1 L ww_CLOCK_50 $end
$var wire 1 M ww_KEY [3] $end
$var wire 1 N ww_KEY [2] $end
$var wire 1 O ww_KEY [1] $end
$var wire 1 P ww_KEY [0] $end
$var wire 1 Q ww_PC_OUT [8] $end
$var wire 1 R ww_PC_OUT [7] $end
$var wire 1 S ww_PC_OUT [6] $end
$var wire 1 T ww_PC_OUT [5] $end
$var wire 1 U ww_PC_OUT [4] $end
$var wire 1 V ww_PC_OUT [3] $end
$var wire 1 W ww_PC_OUT [2] $end
$var wire 1 X ww_PC_OUT [1] $end
$var wire 1 Y ww_PC_OUT [0] $end
$var wire 1 Z ww_PALAVRA_CONTROLE [11] $end
$var wire 1 [ ww_PALAVRA_CONTROLE [10] $end
$var wire 1 \ ww_PALAVRA_CONTROLE [9] $end
$var wire 1 ] ww_PALAVRA_CONTROLE [8] $end
$var wire 1 ^ ww_PALAVRA_CONTROLE [7] $end
$var wire 1 _ ww_PALAVRA_CONTROLE [6] $end
$var wire 1 ` ww_PALAVRA_CONTROLE [5] $end
$var wire 1 a ww_PALAVRA_CONTROLE [4] $end
$var wire 1 b ww_PALAVRA_CONTROLE [3] $end
$var wire 1 c ww_PALAVRA_CONTROLE [2] $end
$var wire 1 d ww_PALAVRA_CONTROLE [1] $end
$var wire 1 e ww_PALAVRA_CONTROLE [0] $end
$var wire 1 f ww_OUT_REGA [7] $end
$var wire 1 g ww_OUT_REGA [6] $end
$var wire 1 h ww_OUT_REGA [5] $end
$var wire 1 i ww_OUT_REGA [4] $end
$var wire 1 j ww_OUT_REGA [3] $end
$var wire 1 k ww_OUT_REGA [2] $end
$var wire 1 l ww_OUT_REGA [1] $end
$var wire 1 m ww_OUT_REGA [0] $end
$var wire 1 n \CLOCK_50~input_o\ $end
$var wire 1 o \KEY[1]~input_o\ $end
$var wire 1 p \KEY[2]~input_o\ $end
$var wire 1 q \KEY[3]~input_o\ $end
$var wire 1 r \PC_OUT[0]~output_o\ $end
$var wire 1 s \PC_OUT[1]~output_o\ $end
$var wire 1 t \PC_OUT[2]~output_o\ $end
$var wire 1 u \PC_OUT[3]~output_o\ $end
$var wire 1 v \PC_OUT[4]~output_o\ $end
$var wire 1 w \PC_OUT[5]~output_o\ $end
$var wire 1 x \PC_OUT[6]~output_o\ $end
$var wire 1 y \PC_OUT[7]~output_o\ $end
$var wire 1 z \PC_OUT[8]~output_o\ $end
$var wire 1 { \PALAVRA_CONTROLE[0]~output_o\ $end
$var wire 1 | \PALAVRA_CONTROLE[1]~output_o\ $end
$var wire 1 } \PALAVRA_CONTROLE[2]~output_o\ $end
$var wire 1 ~ \PALAVRA_CONTROLE[3]~output_o\ $end
$var wire 1 !! \PALAVRA_CONTROLE[4]~output_o\ $end
$var wire 1 "! \PALAVRA_CONTROLE[5]~output_o\ $end
$var wire 1 #! \PALAVRA_CONTROLE[6]~output_o\ $end
$var wire 1 $! \PALAVRA_CONTROLE[7]~output_o\ $end
$var wire 1 %! \PALAVRA_CONTROLE[8]~output_o\ $end
$var wire 1 &! \PALAVRA_CONTROLE[9]~output_o\ $end
$var wire 1 '! \PALAVRA_CONTROLE[10]~output_o\ $end
$var wire 1 (! \PALAVRA_CONTROLE[11]~output_o\ $end
$var wire 1 )! \OUT_REGA[0]~output_o\ $end
$var wire 1 *! \OUT_REGA[1]~output_o\ $end
$var wire 1 +! \OUT_REGA[2]~output_o\ $end
$var wire 1 ,! \OUT_REGA[3]~output_o\ $end
$var wire 1 -! \OUT_REGA[4]~output_o\ $end
$var wire 1 .! \OUT_REGA[5]~output_o\ $end
$var wire 1 /! \OUT_REGA[6]~output_o\ $end
$var wire 1 0! \OUT_REGA[7]~output_o\ $end
$var wire 1 1! \KEY[0]~input_o\ $end
$var wire 1 2! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 3! \incrementaPC|Add0~2\ $end
$var wire 1 4! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 5! \incrementaPC|Add0~6\ $end
$var wire 1 6! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 7! \incrementaPC|Add0~10\ $end
$var wire 1 8! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 9! \ROM1|memROM~11_combout\ $end
$var wire 1 :! \ROM1|memROM~12_combout\ $end
$var wire 1 ;! \MUX2|saida_MUX[3]~4_combout\ $end
$var wire 1 <! \ROM1|memROM~9_combout\ $end
$var wire 1 =! \ROM1|memROM~10_combout\ $end
$var wire 1 >! \MUX2|saida_MUX[2]~3_combout\ $end
$var wire 1 ?! \ROM1|memROM~2_combout\ $end
$var wire 1 @! \ROM1|memROM~3_combout\ $end
$var wire 1 A! \ROM1|memROM~4_combout\ $end
$var wire 1 B! \DECODER|saida~7_combout\ $end
$var wire 1 C! \incrementaPC|Add0~14\ $end
$var wire 1 D! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 E! \MUX2|saida_MUX[4]~5_combout\ $end
$var wire 1 F! \incrementaPC|Add0~18\ $end
$var wire 1 G! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 H! \MUX2|saida_MUX[5]~6_combout\ $end
$var wire 1 I! \incrementaPC|Add0~22\ $end
$var wire 1 J! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 K! \MUX2|saida_MUX[6]~7_combout\ $end
$var wire 1 L! \incrementaPC|Add0~26\ $end
$var wire 1 M! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 N! \MUX2|saida_MUX[7]~8_combout\ $end
$var wire 1 O! \ROM1|memROM~1_combout\ $end
$var wire 1 P! \ROM1|memROM~7_combout\ $end
$var wire 1 Q! \ROM1|memROM~8_combout\ $end
$var wire 1 R! \MUX2|saida_MUX[1]~2_combout\ $end
$var wire 1 S! \ROM1|memROM~0_combout\ $end
$var wire 1 T! \DECODER|saida~6_combout\ $end
$var wire 1 U! \DECODER|Equal4~0_combout\ $end
$var wire 1 V! \DECODER|Equal5~1_combout\ $end
$var wire 1 W! \ROM1|memROM~16_combout\ $end
$var wire 1 X! \DECODER|saida[6]~4_combout\ $end
$var wire 1 Y! \DECODER|saida[4]~2_combout\ $end
$var wire 1 Z! \ULA1|saida[4]~4_combout\ $end
$var wire 1 [! \DECODER|saida[5]~3_combout\ $end
$var wire 1 \! \DECODER|Equal5~0_combout\ $end
$var wire 1 ]! \ROM1|memROM~5_combout\ $end
$var wire 1 ^! \ROM1|memROM~6_combout\ $end
$var wire 1 _! \RAM1|process_0~0_combout\ $end
$var wire 1 `! \RAM1|ram~161_combout\ $end
$var wire 1 a! \RAM1|ram~21_q\ $end
$var wire 1 b! \RAM1|ram~153_combout\ $end
$var wire 1 c! \RAM1|ram~154_combout\ $end
$var wire 1 d! \ROM1|memROM~15_combout\ $end
$var wire 1 e! \ROM1|memROM~14_combout\ $end
$var wire 1 f! \ROM1|memROM~13_combout\ $end
$var wire 1 g! \ULA1|Add1~34_cout\ $end
$var wire 1 h! \ULA1|Add1~1_sumout\ $end
$var wire 1 i! \ULA1|saida[0]~0_combout\ $end
$var wire 1 j! \RAM1|ram~17_q\ $end
$var wire 1 k! \RAM1|ram~145_combout\ $end
$var wire 1 l! \RAM1|ram~146_combout\ $end
$var wire 1 m! \ULA1|Add1~2\ $end
$var wire 1 n! \ULA1|Add1~5_sumout\ $end
$var wire 1 o! \ULA1|saida[1]~1_combout\ $end
$var wire 1 p! \RAM1|ram~18_q\ $end
$var wire 1 q! \RAM1|ram~147_combout\ $end
$var wire 1 r! \RAM1|ram~148_combout\ $end
$var wire 1 s! \ULA1|Add1~6\ $end
$var wire 1 t! \ULA1|Add1~9_sumout\ $end
$var wire 1 u! \ULA1|saida[2]~2_combout\ $end
$var wire 1 v! \RAM1|ram~19_q\ $end
$var wire 1 w! \RAM1|ram~149_combout\ $end
$var wire 1 x! \RAM1|ram~150_combout\ $end
$var wire 1 y! \ULA1|Add1~10\ $end
$var wire 1 z! \ULA1|Add1~13_sumout\ $end
$var wire 1 {! \ULA1|saida[3]~3_combout\ $end
$var wire 1 |! \RAM1|ram~20_q\ $end
$var wire 1 }! \RAM1|ram~151_combout\ $end
$var wire 1 ~! \RAM1|ram~152_combout\ $end
$var wire 1 !" \ULA1|Add1~14\ $end
$var wire 1 "" \ULA1|Add1~17_sumout\ $end
$var wire 1 #" \ULA1|saida[5]~5_combout\ $end
$var wire 1 $" \RAM1|ram~22_q\ $end
$var wire 1 %" \RAM1|ram~155_combout\ $end
$var wire 1 &" \RAM1|ram~156_combout\ $end
$var wire 1 '" \ROM1|memROM~17_combout\ $end
$var wire 1 (" \ULA1|Add1~18\ $end
$var wire 1 )" \ULA1|Add1~21_sumout\ $end
$var wire 1 *" \ULA1|saida[6]~6_combout\ $end
$var wire 1 +" \RAM1|ram~23_q\ $end
$var wire 1 ," \RAM1|ram~157_combout\ $end
$var wire 1 -" \RAM1|ram~158_combout\ $end
$var wire 1 ." \ULA1|Add1~22\ $end
$var wire 1 /" \ULA1|Add1~25_sumout\ $end
$var wire 1 0" \ULA1|saida[7]~7_combout\ $end
$var wire 1 1" \RAM1|ram~24_q\ $end
$var wire 1 2" \RAM1|ram~159_combout\ $end
$var wire 1 3" \RAM1|ram~160_combout\ $end
$var wire 1 4" \ULA1|Add1~26\ $end
$var wire 1 5" \ULA1|Add1~29_sumout\ $end
$var wire 1 6" \DECODER|saida~1_combout\ $end
$var wire 1 7" \FLAG|DOUT~1_combout\ $end
$var wire 1 8" \FLAG|DOUT~0_combout\ $end
$var wire 1 9" \FLAG|DOUT~q\ $end
$var wire 1 :" \MUX2|Equal1~0_combout\ $end
$var wire 1 ;" \incrementaPC|Add0~30\ $end
$var wire 1 <" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 =" \MUX2|saida_MUX[8]~9_combout\ $end
$var wire 1 >" \DECODER|saida~5_combout\ $end
$var wire 1 ?" \MUX2|saida_MUX[7]~0_combout\ $end
$var wire 1 @" \MUX2|saida_MUX[0]~1_combout\ $end
$var wire 1 A" \DECODER|saida[1]~0_combout\ $end
$var wire 1 B" \REGA|DOUT\ [7] $end
$var wire 1 C" \REGA|DOUT\ [6] $end
$var wire 1 D" \REGA|DOUT\ [5] $end
$var wire 1 E" \REGA|DOUT\ [4] $end
$var wire 1 F" \REGA|DOUT\ [3] $end
$var wire 1 G" \REGA|DOUT\ [2] $end
$var wire 1 H" \REGA|DOUT\ [1] $end
$var wire 1 I" \REGA|DOUT\ [0] $end
$var wire 1 J" \PC|DOUT\ [8] $end
$var wire 1 K" \PC|DOUT\ [7] $end
$var wire 1 L" \PC|DOUT\ [6] $end
$var wire 1 M" \PC|DOUT\ [5] $end
$var wire 1 N" \PC|DOUT\ [4] $end
$var wire 1 O" \PC|DOUT\ [3] $end
$var wire 1 P" \PC|DOUT\ [2] $end
$var wire 1 Q" \PC|DOUT\ [1] $end
$var wire 1 R" \PC|DOUT\ [0] $end
$var wire 1 S" \ENDRET|DOUT\ [8] $end
$var wire 1 T" \ENDRET|DOUT\ [7] $end
$var wire 1 U" \ENDRET|DOUT\ [6] $end
$var wire 1 V" \ENDRET|DOUT\ [5] $end
$var wire 1 W" \ENDRET|DOUT\ [4] $end
$var wire 1 X" \ENDRET|DOUT\ [3] $end
$var wire 1 Y" \ENDRET|DOUT\ [2] $end
$var wire 1 Z" \ENDRET|DOUT\ [1] $end
$var wire 1 [" \ENDRET|DOUT\ [0] $end
$var wire 1 \" \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ]" \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ^" \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 _" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 `" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 a" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 b" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 c" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 d" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 e" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 f" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 g" \FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 h" \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 i" \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 j" \DECODER|ALT_INV_Equal5~1_combout\ $end
$var wire 1 k" \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 l" \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 m" \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 (# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 )# \ENDRET|ALT_INV_DOUT\ [8] $end
$var wire 1 *# \ENDRET|ALT_INV_DOUT\ [7] $end
$var wire 1 +# \ENDRET|ALT_INV_DOUT\ [6] $end
$var wire 1 ,# \ENDRET|ALT_INV_DOUT\ [5] $end
$var wire 1 -# \ENDRET|ALT_INV_DOUT\ [4] $end
$var wire 1 .# \ENDRET|ALT_INV_DOUT\ [3] $end
$var wire 1 /# \ENDRET|ALT_INV_DOUT\ [2] $end
$var wire 1 0# \ENDRET|ALT_INV_DOUT\ [1] $end
$var wire 1 1# \ENDRET|ALT_INV_DOUT\ [0] $end
$var wire 1 2# \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 3# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 4# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 5# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 6# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 7# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 8# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 :# \MUX2|ALT_INV_Equal1~0_combout\ $end
$var wire 1 ;# \MUX2|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 <# \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 =# \DECODER|ALT_INV_Equal4~0_combout\ $end
$var wire 1 ># \DECODER|ALT_INV_saida~7_combout\ $end
$var wire 1 ?# \DECODER|ALT_INV_saida~6_combout\ $end
$var wire 1 @# \DECODER|ALT_INV_saida~5_combout\ $end
$var wire 1 A# \DECODER|ALT_INV_saida[6]~4_combout\ $end
$var wire 1 B# \DECODER|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 C# \DECODER|ALT_INV_saida~1_combout\ $end
$var wire 1 D# \DECODER|ALT_INV_Equal5~0_combout\ $end
$var wire 1 E# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 F# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 G# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 H# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 I# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 J# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 K# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 L# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 M# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 N# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 O# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 P# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 Q# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 R# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 S# \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 T# \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 U# \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 V# \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 W# \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 X# \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 Y# \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 Z# \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 [# \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 \# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ]# \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ^# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 _# \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 `# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0C
1D
xE
1F
1G
1H
1I
1J
1K
xL
xn
xo
xp
xq
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
1%!
0&!
0'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
11!
12!
03!
04!
05!
06!
07!
08!
19!
0:!
1;!
1<!
1=!
1>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
1P!
1Q!
1R!
1S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
14"
05"
16"
07"
08"
09"
1:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
1\"
1]"
0^"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
12#
03#
04#
05#
06#
07#
18#
19#
0:#
1;#
1<#
1=#
1>#
0?#
1@#
1A#
1B#
0C#
1D#
1E#
0F#
1G#
0H#
0I#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
x"
x#
x$
1%
xM
xN
xO
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
1]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
0&
0'
0(
0)
0*
0+
0,
0-
1.
0/
00
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
$end
#10000
0%
0P
01!
#20000
1%
1P
11!
1O"
1P"
1Q"
1["
01#
0Q#
0P#
0O#
18!
16!
14!
09!
0<!
0@!
0P!
0S!
1I#
17#
1F#
15#
13#
0]"
0\"
0`#
1s
1t
1u
1:!
0=!
1d!
0Q!
1e!
0T!
1W!
1'"
1X
1W
1V
0h"
0i"
1?#
0l"
16#
0k"
14#
02#
1A
1@
1?
0;!
0>!
0R!
0:"
1?"
0;#
1:#
0%!
0(!
1;!
1>!
1R!
1@"
0]
0Z
01
0.
#30000
0%
0P
01!
#40000
1%
1P
11!
1R"
0R#
02!
13!
1?!
1@!
0F#
0G#
1^"
1r
04!
15!
0@"
1B!
1]"
1Y
06!
17!
0>#
1B
0R!
1\"
0?"
08!
1C!
0>!
1`#
1;#
1&!
1D!
1@"
0;!
0_#
1\
10
#50000
0%
0P
01!
#60000
1%
1P
11!
0O"
0P"
0Q"
1Q#
1P#
1O#
18!
0C!
16!
07!
14!
05!
1<!
0@!
1A!
1]!
09#
0E#
1F#
05#
0]"
0\"
0`#
0s
0t
0u
06!
08!
0D!
1=!
0d!
0B!
1U!
1^!
1f!
1_#
1`#
1\"
0X
0W
0V
0m"
08#
0=#
1>#
1k"
04#
0A
0@
0?
1:"
0:#
1'!
0&!
1>!
1[
0\
00
1/
#70000
0%
0P
01!
#80000
1%
1P
11!
1P"
0P#
16!
0?!
1G#
0\"
1t
0U!
1V!
1X!
1Y!
1[!
1W
0B#
0A#
0j"
1=#
1@
0:"
1?"
1h!
0m!
1t!
0y!
1i!
1u!
0X#
0Z#
0;#
1:#
1"!
1!!
1#!
0'!
1z!
0!"
1n!
0s!
1R!
0@"
0Y#
0W#
1`
1a
1_
0[
0t!
1""
0("
15
14
13
0/
0V#
1X#
1)"
0."
0U#
1/"
04"
0T#
15"
0S#
#90000
0%
0P
01!
#100000
1%
1P
11!
1Q"
1I"
1G"
0R"
1R#
0d"
0f"
0Q#
04!
15!
0h!
1m!
1t!
12!
03!
0<!
1S!
0]!
1_!
0(#
19#
0I#
15#
0^"
0X#
1Z#
1]"
0r
1+!
1)!
1s
14!
05!
0n!
1s!
06!
17!
0R!
1@"
0=!
1d!
0W!
0X!
0Y!
0[!
1\!
0'"
0^!
0f!
1\"
1Y#
0]"
0Y
1k
1m
1X
18!
0t!
1y!
16!
07!
1m"
18#
1h"
0D#
1B#
1A#
1i"
0k"
14#
0B
1A
1-
1+
1R!
0>!
0\"
1X#
0`#
1t!
1Z!
1{!
1#"
1*"
10"
1`!
0i!
1h!
08!
0z!
1!"
1;!
0u!
1>!
1W#
1`#
0Z#
0X#
1{
0"!
0!!
0#!
0""
1("
1u!
1i!
0;!
0{!
1V#
1e
0`
0a
0_
0)"
1."
19
05
04
03
0Z!
1U#
0/"
14"
0#"
1T#
05"
0*"
1S#
00"
#110000
0%
0P
01!
#120000
1%
1P
11!
1j!
1v!
1R"
0R#
0!#
0'#
1k!
1w!
02!
13!
1@!
0A!
0S!
1I#
1E#
0F#
1^"
0~"
0&#
1r
04!
15!
1l!
1x!
0@"
0V!
1W!
0\!
1'"
06"
1A"
1]"
1Y
06!
17!
1C#
0h"
1D#
0i"
1j"
0}"
0%#
1B
0R!
1\"
0h!
0t!
0`!
18!
0>!
0`#
1X#
1Z#
1|
0{
1}
0i!
0u!
17"
1;!
1d
0e
0g"
1c
09
18
17
18"
#130000
0%
0P
01!
#140000
1%
1P
11!
1O"
0P"
0Q"
19"
0R"
1R#
0<#
1Q#
1P#
0O#
08!
1C!
16!
07!
14!
05!
12!
03!
1?!
0@!
1A!
1P!
0_!
1(#
07#
0E#
1F#
0G#
0^"
0]"
0\"
1`#
0r
0s
0t
1u
04!
06!
18!
0C!
1D!
0;!
1>!
1R!
1@"
1U!
16"
0A"
1Q!
0e!
0_#
0`#
1\"
1]"
0Y
0X
0W
1V
0D!
1l"
06#
0C#
0=#
0B
0A
0@
1?
0R!
0>!
1;!
1E!
1_#
1:"
0?"
0l!
0x!
0E!
1}"
1%#
1;#
0:#
0|
1'!
0}
0;!
1R!
0@"
1h!
1t!
0d
1[
0X#
0Z#
0c
08
1/
07
1i!
1u!
#150000
0%
0P
01!
#160000
1%
1P
11!
0O"
1Q"
0Q#
1O#
08!
14!
19!
0P!
1S!
1]!
09#
0I#
17#
03#
0]"
1`#
1s
0u
0:!
0Q!
1e!
0U!
0W!
0'"
1>"
1^!
1f!
1X
0V
0m"
08#
0@#
1h"
1i"
1=#
0l"
16#
12#
1A
0?
1;!
0k!
0w!
0R!
1@"
1~"
1&#
1$!
0'!
1^
0[
12
0/
#170000
0%
0P
01!
#180000
1%
1P
11!
1O"
0Q"
1R"
0R#
1Q#
0O#
18!
04!
02!
13!
09!
0?!
0A!
0S!
0]!
19#
1I#
1E#
1G#
13#
1^"
1]"
0`#
1r
0s
1u
14!
1:!
1W!
1'"
0>"
0^!
0f!
0]"
1Y
0X
1V
1m"
18#
1@#
0h"
0i"
02#
1B
0A
1?
0;!
1k!
1w!
0:"
1?"
0@"
0;#
1:#
0~"
0&#
0$!
1l!
1x!
1;!
1R!
0^
0}"
0%#
02
0h!
0t!
1X#
1Z#
0i!
0u!
#190000
0%
0P
01!
#200000
1%
1P
11!
1Q"
0R"
1R#
0Q#
04!
15!
12!
03!
1<!
1A!
0E#
05#
0^"
1]"
0r
1s
14!
05!
16!
0R!
1@"
1=!
0d!
1V!
1X!
1Y!
1[!
0\"
0]"
0Y
1X
06!
0B#
0A#
0j"
1k"
04#
0B
1A
1R!
1>!
1\"
0k!
0w!
1h!
1u!
0>!
0Z#
1~"
1&#
1"!
1!!
1#!
0l!
0x!
1`
1a
1_
1}"
1%#
15
14
13
#210000
0%
0P
01!
#220000
1%
1P
11!
0I"
1R"
0R#
1f"
0h!
02!
13!
0<!
1@!
0A!
1_!
0(#
1E#
0F#
15#
1^"
1Z#
1r
0)!
04!
15!
0@"
0=!
1d!
0V!
0X!
0Y!
0[!
06"
1A"
1]"
1Y
0m
16!
1C#
1B#
1A#
1j"
0k"
14#
1B
0-
0R!
0\"
1k!
1w!
1t!
0u!
1>!
0X#
0~"
0&#
1|
0"!
0!!
0#!
1}
1l!
1x!
1u!
07"
1d
0`
0a
0_
1g"
0}"
0%#
1c
18
05
04
03
17
1h!
0m!
0t!
08"
1X#
0Z#
1n!
0s!
1i!
0u!
0Y#
1t!
0y!
1o!
0X#
1z!
0!"
1u!
0W#
1""
0("
1{!
0V#
1)"
0."
1Z!
0U#
1/"
04"
1#"
0T#
15"
1*"
0S#
10"
#230000
0%
0P
01!
#240000
1%
1P
11!
1P"
0Q"
09"
0R"
1R#
1<#
1Q#
0P#
06!
17!
14!
05!
12!
03!
1?!
0@!
1A!
1P!
1S!
1]!
0_!
1(#
09#
0I#
07#
0E#
1F#
0G#
0^"
0]"
1\"
0r
0s
1t
04!
16!
07!
08!
1C!
0>!
1R!
1@"
1Q!
0e!
0W!
0'"
16"
1>"
0A"
1^!
1f!
1`#
0\"
1]"
0Y
0X
1W
1D!
18!
0C!
0m"
08#
0@#
0C#
1h"
1i"
1l"
06#
0B
0A
1@
0R!
1>!
0;!
0`#
0_#
0l!
0x!
0D!
1E!
1;!
1_#
1}"
1%#
0|
1$!
0}
0h!
1m!
0t!
1y!
0E!
0d
1^
1X#
1Z#
0c
08
12
0z!
1!"
0n!
1s!
07
0i!
0u!
1Y#
1W#
1t!
0""
1("
0{!
0o!
1V#
0X#
0)"
1."
1u!
0Z!
1U#
0/"
14"
0#"
1T#
05"
0*"
1S#
00"
#250000
0%
0P
01!
#260000
1%
1P
11!
1R"
0R#
02!
13!
19!
1<!
0P!
0S!
1I#
17#
05#
03#
1^"
1r
14!
0@"
0:!
1=!
0d!
0Q!
1e!
1U!
1W!
1'"
0>"
0]"
1Y
1@#
0h"
0i"
0=#
0l"
16#
1k"
04#
12#
1B
1R!
0k!
0w!
1:"
0?"
1;#
0:#
1~"
1&#
0$!
1'!
0R!
1@"
0^
1[
02
1/
#270000
0%
0P
01!
#280000
1%
1P
11!
#290000
0%
0P
01!
#300000
1%
1P
11!
#310000
0%
0P
01!
#320000
1%
1P
11!
#330000
0%
0P
01!
#340000
1%
1P
11!
#350000
0%
0P
01!
#360000
1%
1P
11!
#370000
0%
0P
01!
#380000
1%
1P
11!
#390000
0%
0P
01!
#400000
1%
1P
11!
#410000
0%
0P
01!
#420000
1%
1P
11!
#430000
0%
0P
01!
#440000
1%
1P
11!
#450000
0%
0P
01!
#460000
1%
1P
11!
#470000
0%
0P
01!
#480000
1%
1P
11!
#490000
0%
0P
01!
#500000
1%
1P
11!
#510000
0%
0P
01!
#520000
1%
1P
11!
#530000
0%
0P
01!
#540000
1%
1P
11!
#550000
0%
0P
01!
#560000
1%
1P
11!
#570000
0%
0P
01!
#580000
1%
1P
11!
#590000
0%
0P
01!
#600000
1%
1P
11!
#610000
0%
0P
01!
#620000
1%
1P
11!
#630000
0%
0P
01!
#640000
1%
1P
11!
#650000
0%
0P
01!
#660000
1%
1P
11!
#670000
0%
0P
01!
#680000
1%
1P
11!
#690000
0%
0P
01!
#700000
1%
1P
11!
#710000
0%
0P
01!
#720000
1%
1P
11!
#730000
0%
0P
01!
#740000
1%
1P
11!
#750000
0%
0P
01!
#760000
1%
1P
11!
#770000
0%
0P
01!
#780000
1%
1P
11!
#790000
0%
0P
01!
#800000
1%
1P
11!
#810000
0%
0P
01!
#820000
1%
1P
11!
#830000
0%
0P
01!
#840000
1%
1P
11!
#850000
0%
0P
01!
#860000
1%
1P
11!
#870000
0%
0P
01!
#880000
1%
1P
11!
#890000
0%
0P
01!
#900000
1%
1P
11!
#910000
0%
0P
01!
#920000
1%
1P
11!
#930000
0%
0P
01!
#940000
1%
1P
11!
#950000
0%
0P
01!
#960000
1%
1P
11!
#970000
0%
0P
01!
#980000
1%
1P
11!
#990000
0%
0P
01!
#1000000
