# Reading D:/eda/model/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/eda/model/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {top.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:32 on Apr 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." top.vo 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:10:32 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/quartus/class5 {D:/quartus/class5/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:32 on Apr 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/class5" D:/quartus/class5/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 17:10:32 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" top_tb 
# Start time: 17:10:32 on Apr 12,2023
# Loading work.top_tb
# Loading work.top
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/quartus/class5/top_tb.v(20)
#    Time: 10 us  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/quartus/class5/top_tb.v line 20
add wave -position insertpoint sim:/top_tb/top_inst/*
restart
# Closing VCD file "mydump.vcd"
run -all
# ** Note: $stop    : D:/quartus/class5/top_tb.v(20)
#    Time: 10 us  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/quartus/class5/top_tb.v line 20
add wave -position insertpoint {sim:/top_tb/top_inst/\clk~input /*}
# End time: 17:14:03 on Apr 12,2023, Elapsed time: 0:03:31
# Errors: 0, Warnings: 0
