
STM32G0_LORA_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000cac  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08000d68  08000d68  00010d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000dbc  08000dbc  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08000dbc  08000dbc  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000dbc  08000dbc  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000dbc  08000dbc  00010dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000dc0  08000dc0  00010dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08000dc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000018  08000ddc  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000009c  08000ddc  0002009c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001c91  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000a71  00000000  00000000  00021cd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001b8  00000000  00000000  00022748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000130  00000000  00000000  00022900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f569  00000000  00000000  00022a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003313  00000000  00000000  00031f99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00054193  00000000  00000000  000352ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008943f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000370  00000000  00000000  00089490  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000018 	.word	0x20000018
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08000d50 	.word	0x08000d50

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000001c 	.word	0x2000001c
 8000100:	08000d50 	.word	0x08000d50

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <CLOCK_MANAGER_Initialize>:
******************************************/

#include <stm32g071xx.h>
#include "clock_config.h"

void CLOCK_MANAGER_Initialize(void){
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0

RCC->IOPENR |= RCC_IOPENR_GPIOAEN; 		//Open clock for GPIOA
 80003f4:	4b0d      	ldr	r3, [pc, #52]	; (800042c <CLOCK_MANAGER_Initialize+0x3c>)
 80003f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003f8:	4b0c      	ldr	r3, [pc, #48]	; (800042c <CLOCK_MANAGER_Initialize+0x3c>)
 80003fa:	2101      	movs	r1, #1
 80003fc:	430a      	orrs	r2, r1
 80003fe:	635a      	str	r2, [r3, #52]	; 0x34
RCC->IOPENR |= RCC_IOPENR_GPIOBEN; 		//Open clock for GPIOB
 8000400:	4b0a      	ldr	r3, [pc, #40]	; (800042c <CLOCK_MANAGER_Initialize+0x3c>)
 8000402:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000404:	4b09      	ldr	r3, [pc, #36]	; (800042c <CLOCK_MANAGER_Initialize+0x3c>)
 8000406:	2102      	movs	r1, #2
 8000408:	430a      	orrs	r2, r1
 800040a:	635a      	str	r2, [r3, #52]	; 0x34
RCC->IOPENR |= RCC_IOPENR_GPIOCEN; 		//Open clock for GPIOC
 800040c:	4b07      	ldr	r3, [pc, #28]	; (800042c <CLOCK_MANAGER_Initialize+0x3c>)
 800040e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000410:	4b06      	ldr	r3, [pc, #24]	; (800042c <CLOCK_MANAGER_Initialize+0x3c>)
 8000412:	2104      	movs	r1, #4
 8000414:	430a      	orrs	r2, r1
 8000416:	635a      	str	r2, [r3, #52]	; 0x34
RCC->APBENR2 |= RCC_APBENR2_USART1EN; 	//Open clock for UART1
 8000418:	4b04      	ldr	r3, [pc, #16]	; (800042c <CLOCK_MANAGER_Initialize+0x3c>)
 800041a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800041c:	4b03      	ldr	r3, [pc, #12]	; (800042c <CLOCK_MANAGER_Initialize+0x3c>)
 800041e:	2180      	movs	r1, #128	; 0x80
 8000420:	01c9      	lsls	r1, r1, #7
 8000422:	430a      	orrs	r2, r1
 8000424:	641a      	str	r2, [r3, #64]	; 0x40

}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}
 800042c:	40021000 	.word	0x40021000

08000430 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	0002      	movs	r2, r0
 8000438:	1dfb      	adds	r3, r7, #7
 800043a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800043c:	1dfb      	adds	r3, r7, #7
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	2b7f      	cmp	r3, #127	; 0x7f
 8000442:	d809      	bhi.n	8000458 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000444:	1dfb      	adds	r3, r7, #7
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	001a      	movs	r2, r3
 800044a:	231f      	movs	r3, #31
 800044c:	401a      	ands	r2, r3
 800044e:	4b04      	ldr	r3, [pc, #16]	; (8000460 <__NVIC_EnableIRQ+0x30>)
 8000450:	2101      	movs	r1, #1
 8000452:	4091      	lsls	r1, r2
 8000454:	000a      	movs	r2, r1
 8000456:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000458:	46c0      	nop			; (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	b002      	add	sp, #8
 800045e:	bd80      	pop	{r7, pc}
 8000460:	e000e100 	.word	0xe000e100

08000464 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000464:	b590      	push	{r4, r7, lr}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
 800046a:	0002      	movs	r2, r0
 800046c:	6039      	str	r1, [r7, #0]
 800046e:	1dfb      	adds	r3, r7, #7
 8000470:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000472:	1dfb      	adds	r3, r7, #7
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	2b7f      	cmp	r3, #127	; 0x7f
 8000478:	d828      	bhi.n	80004cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800047a:	4a2f      	ldr	r2, [pc, #188]	; (8000538 <__NVIC_SetPriority+0xd4>)
 800047c:	1dfb      	adds	r3, r7, #7
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	b25b      	sxtb	r3, r3
 8000482:	089b      	lsrs	r3, r3, #2
 8000484:	33c0      	adds	r3, #192	; 0xc0
 8000486:	009b      	lsls	r3, r3, #2
 8000488:	589b      	ldr	r3, [r3, r2]
 800048a:	1dfa      	adds	r2, r7, #7
 800048c:	7812      	ldrb	r2, [r2, #0]
 800048e:	0011      	movs	r1, r2
 8000490:	2203      	movs	r2, #3
 8000492:	400a      	ands	r2, r1
 8000494:	00d2      	lsls	r2, r2, #3
 8000496:	21ff      	movs	r1, #255	; 0xff
 8000498:	4091      	lsls	r1, r2
 800049a:	000a      	movs	r2, r1
 800049c:	43d2      	mvns	r2, r2
 800049e:	401a      	ands	r2, r3
 80004a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004a2:	683b      	ldr	r3, [r7, #0]
 80004a4:	019b      	lsls	r3, r3, #6
 80004a6:	22ff      	movs	r2, #255	; 0xff
 80004a8:	401a      	ands	r2, r3
 80004aa:	1dfb      	adds	r3, r7, #7
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	0018      	movs	r0, r3
 80004b0:	2303      	movs	r3, #3
 80004b2:	4003      	ands	r3, r0
 80004b4:	00db      	lsls	r3, r3, #3
 80004b6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004b8:	481f      	ldr	r0, [pc, #124]	; (8000538 <__NVIC_SetPriority+0xd4>)
 80004ba:	1dfb      	adds	r3, r7, #7
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	b25b      	sxtb	r3, r3
 80004c0:	089b      	lsrs	r3, r3, #2
 80004c2:	430a      	orrs	r2, r1
 80004c4:	33c0      	adds	r3, #192	; 0xc0
 80004c6:	009b      	lsls	r3, r3, #2
 80004c8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80004ca:	e031      	b.n	8000530 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004cc:	4a1b      	ldr	r2, [pc, #108]	; (800053c <__NVIC_SetPriority+0xd8>)
 80004ce:	1dfb      	adds	r3, r7, #7
 80004d0:	781b      	ldrb	r3, [r3, #0]
 80004d2:	0019      	movs	r1, r3
 80004d4:	230f      	movs	r3, #15
 80004d6:	400b      	ands	r3, r1
 80004d8:	3b08      	subs	r3, #8
 80004da:	089b      	lsrs	r3, r3, #2
 80004dc:	3306      	adds	r3, #6
 80004de:	009b      	lsls	r3, r3, #2
 80004e0:	18d3      	adds	r3, r2, r3
 80004e2:	3304      	adds	r3, #4
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	1dfa      	adds	r2, r7, #7
 80004e8:	7812      	ldrb	r2, [r2, #0]
 80004ea:	0011      	movs	r1, r2
 80004ec:	2203      	movs	r2, #3
 80004ee:	400a      	ands	r2, r1
 80004f0:	00d2      	lsls	r2, r2, #3
 80004f2:	21ff      	movs	r1, #255	; 0xff
 80004f4:	4091      	lsls	r1, r2
 80004f6:	000a      	movs	r2, r1
 80004f8:	43d2      	mvns	r2, r2
 80004fa:	401a      	ands	r2, r3
 80004fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	019b      	lsls	r3, r3, #6
 8000502:	22ff      	movs	r2, #255	; 0xff
 8000504:	401a      	ands	r2, r3
 8000506:	1dfb      	adds	r3, r7, #7
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	0018      	movs	r0, r3
 800050c:	2303      	movs	r3, #3
 800050e:	4003      	ands	r3, r0
 8000510:	00db      	lsls	r3, r3, #3
 8000512:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000514:	4809      	ldr	r0, [pc, #36]	; (800053c <__NVIC_SetPriority+0xd8>)
 8000516:	1dfb      	adds	r3, r7, #7
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	001c      	movs	r4, r3
 800051c:	230f      	movs	r3, #15
 800051e:	4023      	ands	r3, r4
 8000520:	3b08      	subs	r3, #8
 8000522:	089b      	lsrs	r3, r3, #2
 8000524:	430a      	orrs	r2, r1
 8000526:	3306      	adds	r3, #6
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	18c3      	adds	r3, r0, r3
 800052c:	3304      	adds	r3, #4
 800052e:	601a      	str	r2, [r3, #0]
}
 8000530:	46c0      	nop			; (mov r8, r8)
 8000532:	46bd      	mov	sp, r7
 8000534:	b003      	add	sp, #12
 8000536:	bd90      	pop	{r4, r7, pc}
 8000538:	e000e100 	.word	0xe000e100
 800053c:	e000ed00 	.word	0xe000ed00

08000540 <INTERRUPT_MANAGER_Initialize>:
******************************************/

#include <stm32g071xx.h>
#include "interrupt_config.h"

void INTERRUPT_MANAGER_Initialize(void){
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0
/* UART1 interrupt init*/
 NVIC_SetPriority(USART1_IRQn, 2);
 8000544:	2102      	movs	r1, #2
 8000546:	201b      	movs	r0, #27
 8000548:	f7ff ff8c 	bl	8000464 <__NVIC_SetPriority>
 NVIC_EnableIRQ(USART1_IRQn);
 800054c:	201b      	movs	r0, #27
 800054e:	f7ff ff6f 	bl	8000430 <__NVIC_EnableIRQ>
 
}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}

08000558 <PIN_MANAGER_Initialize>:
******************************************/

#include <stm32g071xx.h>
#include "pin_config.h"

void PIN_MANAGER_Initialize(void){
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
/*** set OUT fuction mode (0b01)***/
/*  PA2 set Out for LED2 LORA module*/
GPIOA->MODER &= ~GPIO_MODER_MODE2_1;
 800055c:	23a0      	movs	r3, #160	; 0xa0
 800055e:	05db      	lsls	r3, r3, #23
 8000560:	681a      	ldr	r2, [r3, #0]
 8000562:	23a0      	movs	r3, #160	; 0xa0
 8000564:	05db      	lsls	r3, r3, #23
 8000566:	2120      	movs	r1, #32
 8000568:	438a      	bics	r2, r1
 800056a:	601a      	str	r2, [r3, #0]
/* PA6 set Out for LED1 LORA module */
GPIOA->MODER &= ~GPIO_MODER_MODE6_1;
 800056c:	23a0      	movs	r3, #160	; 0xa0
 800056e:	05db      	lsls	r3, r3, #23
 8000570:	681a      	ldr	r2, [r3, #0]
 8000572:	23a0      	movs	r3, #160	; 0xa0
 8000574:	05db      	lsls	r3, r3, #23
 8000576:	493b      	ldr	r1, [pc, #236]	; (8000664 <PIN_MANAGER_Initialize+0x10c>)
 8000578:	400a      	ands	r2, r1
 800057a:	601a      	str	r2, [r3, #0]
/* PA9 set Out for M0 LORA module */
GPIOA->MODER &= ~GPIO_MODER_MODE9_1;
 800057c:	23a0      	movs	r3, #160	; 0xa0
 800057e:	05db      	lsls	r3, r3, #23
 8000580:	681a      	ldr	r2, [r3, #0]
 8000582:	23a0      	movs	r3, #160	; 0xa0
 8000584:	05db      	lsls	r3, r3, #23
 8000586:	4938      	ldr	r1, [pc, #224]	; (8000668 <PIN_MANAGER_Initialize+0x110>)
 8000588:	400a      	ands	r2, r1
 800058a:	601a      	str	r2, [r3, #0]
/* PB9 set Out for M1 LORA module */
GPIOB->MODER &= ~GPIO_MODER_MODE9_1;
 800058c:	4b37      	ldr	r3, [pc, #220]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 800058e:	681a      	ldr	r2, [r3, #0]
 8000590:	4b36      	ldr	r3, [pc, #216]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 8000592:	4935      	ldr	r1, [pc, #212]	; (8000668 <PIN_MANAGER_Initialize+0x110>)
 8000594:	400a      	ands	r2, r1
 8000596:	601a      	str	r2, [r3, #0]
/* PA8 set Out for LED MCU Board */
GPIOA->MODER &= ~GPIO_MODER_MODE8_1;
 8000598:	23a0      	movs	r3, #160	; 0xa0
 800059a:	05db      	lsls	r3, r3, #23
 800059c:	681a      	ldr	r2, [r3, #0]
 800059e:	23a0      	movs	r3, #160	; 0xa0
 80005a0:	05db      	lsls	r3, r3, #23
 80005a2:	4933      	ldr	r1, [pc, #204]	; (8000670 <PIN_MANAGER_Initialize+0x118>)
 80005a4:	400a      	ands	r2, r1
 80005a6:	601a      	str	r2, [r3, #0]
/* set M0 - PA9 and M1 - PB9 to HIGH - for MODE 3 LORA*/
GPIOA->BSRR |= GPIO_BSRR_BS9 ;
 80005a8:	23a0      	movs	r3, #160	; 0xa0
 80005aa:	05db      	lsls	r3, r3, #23
 80005ac:	699a      	ldr	r2, [r3, #24]
 80005ae:	23a0      	movs	r3, #160	; 0xa0
 80005b0:	05db      	lsls	r3, r3, #23
 80005b2:	2180      	movs	r1, #128	; 0x80
 80005b4:	0089      	lsls	r1, r1, #2
 80005b6:	430a      	orrs	r2, r1
 80005b8:	619a      	str	r2, [r3, #24]
GPIOB->BSRR |= GPIO_BSRR_BS9 ;
 80005ba:	4b2c      	ldr	r3, [pc, #176]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005bc:	699a      	ldr	r2, [r3, #24]
 80005be:	4b2b      	ldr	r3, [pc, #172]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005c0:	2180      	movs	r1, #128	; 0x80
 80005c2:	0089      	lsls	r1, r1, #2
 80005c4:	430a      	orrs	r2, r1
 80005c6:	619a      	str	r2, [r3, #24]
/*** set INPUT fuction mode (0b00)***/
/* PB8 set INPUT for AUX LORA module */
GPIOB->MODER &= ~(GPIO_MODER_MODE8_0 | GPIO_MODER_MODE8_1);
 80005c8:	4b28      	ldr	r3, [pc, #160]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005ca:	681a      	ldr	r2, [r3, #0]
 80005cc:	4b27      	ldr	r3, [pc, #156]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005ce:	4929      	ldr	r1, [pc, #164]	; (8000674 <PIN_MANAGER_Initialize+0x11c>)
 80005d0:	400a      	ands	r2, r1
 80005d2:	601a      	str	r2, [r3, #0]
/* set Pull-Up for PB8 (0b01) */
GPIOB->PUPDR |= GPIO_PUPDR_PUPD8_0 ;
 80005d4:	4b25      	ldr	r3, [pc, #148]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005d6:	68da      	ldr	r2, [r3, #12]
 80005d8:	4b24      	ldr	r3, [pc, #144]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005da:	2180      	movs	r1, #128	; 0x80
 80005dc:	0249      	lsls	r1, r1, #9
 80005de:	430a      	orrs	r2, r1
 80005e0:	60da      	str	r2, [r3, #12]
GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD8_1;
 80005e2:	4b22      	ldr	r3, [pc, #136]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005e4:	68da      	ldr	r2, [r3, #12]
 80005e6:	4b21      	ldr	r3, [pc, #132]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005e8:	4921      	ldr	r1, [pc, #132]	; (8000670 <PIN_MANAGER_Initialize+0x118>)
 80005ea:	400a      	ands	r2, r1
 80005ec:	60da      	str	r2, [r3, #12]

/*** set Alternate fuction mode (0b10) ***/
/* PB6 for TX UART1*/
GPIOB->MODER |= GPIO_MODER_MODE6_1 ;
 80005ee:	4b1f      	ldr	r3, [pc, #124]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005f0:	681a      	ldr	r2, [r3, #0]
 80005f2:	4b1e      	ldr	r3, [pc, #120]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005f4:	2180      	movs	r1, #128	; 0x80
 80005f6:	0189      	lsls	r1, r1, #6
 80005f8:	430a      	orrs	r2, r1
 80005fa:	601a      	str	r2, [r3, #0]
GPIOB->MODER &= ~(GPIO_MODER_MODE6_0);
 80005fc:	4b1b      	ldr	r3, [pc, #108]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	4b1a      	ldr	r3, [pc, #104]	; (800066c <PIN_MANAGER_Initialize+0x114>)
 8000602:	491d      	ldr	r1, [pc, #116]	; (8000678 <PIN_MANAGER_Initialize+0x120>)
 8000604:	400a      	ands	r2, r1
 8000606:	601a      	str	r2, [r3, #0]
/*PA10 for RX UART1*/
GPIOA->MODER |= GPIO_MODER_MODE10_1 ;
 8000608:	23a0      	movs	r3, #160	; 0xa0
 800060a:	05db      	lsls	r3, r3, #23
 800060c:	681a      	ldr	r2, [r3, #0]
 800060e:	23a0      	movs	r3, #160	; 0xa0
 8000610:	05db      	lsls	r3, r3, #23
 8000612:	2180      	movs	r1, #128	; 0x80
 8000614:	0389      	lsls	r1, r1, #14
 8000616:	430a      	orrs	r2, r1
 8000618:	601a      	str	r2, [r3, #0]
GPIOA->MODER &= ~(GPIO_MODER_MODE10_0);
 800061a:	23a0      	movs	r3, #160	; 0xa0
 800061c:	05db      	lsls	r3, r3, #23
 800061e:	681a      	ldr	r2, [r3, #0]
 8000620:	23a0      	movs	r3, #160	; 0xa0
 8000622:	05db      	lsls	r3, r3, #23
 8000624:	4915      	ldr	r1, [pc, #84]	; (800067c <PIN_MANAGER_Initialize+0x124>)
 8000626:	400a      	ands	r2, r1
 8000628:	601a      	str	r2, [r3, #0]

/*** set for UART1 ***/
/* for PB6 (0b0000) */
GPIOA->AFR[0] &= ~(GPIO_AFRL_AFSEL6) ; // clear
 800062a:	23a0      	movs	r3, #160	; 0xa0
 800062c:	05db      	lsls	r3, r3, #23
 800062e:	6a1a      	ldr	r2, [r3, #32]
 8000630:	23a0      	movs	r3, #160	; 0xa0
 8000632:	05db      	lsls	r3, r3, #23
 8000634:	4912      	ldr	r1, [pc, #72]	; (8000680 <PIN_MANAGER_Initialize+0x128>)
 8000636:	400a      	ands	r2, r1
 8000638:	621a      	str	r2, [r3, #32]
/* for PA10  (0b0001) */
GPIOA->AFR[1] &= ~(GPIO_AFRH_AFSEL10) ; // clear
 800063a:	23a0      	movs	r3, #160	; 0xa0
 800063c:	05db      	lsls	r3, r3, #23
 800063e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000640:	23a0      	movs	r3, #160	; 0xa0
 8000642:	05db      	lsls	r3, r3, #23
 8000644:	490f      	ldr	r1, [pc, #60]	; (8000684 <PIN_MANAGER_Initialize+0x12c>)
 8000646:	400a      	ands	r2, r1
 8000648:	625a      	str	r2, [r3, #36]	; 0x24
GPIOA->AFR[1] |= GPIO_AFRH_AFSEL10_0 ; //set
 800064a:	23a0      	movs	r3, #160	; 0xa0
 800064c:	05db      	lsls	r3, r3, #23
 800064e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000650:	23a0      	movs	r3, #160	; 0xa0
 8000652:	05db      	lsls	r3, r3, #23
 8000654:	2180      	movs	r1, #128	; 0x80
 8000656:	0049      	lsls	r1, r1, #1
 8000658:	430a      	orrs	r2, r1
 800065a:	625a      	str	r2, [r3, #36]	; 0x24

}
 800065c:	46c0      	nop			; (mov r8, r8)
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	46c0      	nop			; (mov r8, r8)
 8000664:	ffffdfff 	.word	0xffffdfff
 8000668:	fff7ffff 	.word	0xfff7ffff
 800066c:	50000400 	.word	0x50000400
 8000670:	fffdffff 	.word	0xfffdffff
 8000674:	fffcffff 	.word	0xfffcffff
 8000678:	ffffefff 	.word	0xffffefff
 800067c:	ffefffff 	.word	0xffefffff
 8000680:	f0ffffff 	.word	0xf0ffffff
 8000684:	fffff0ff 	.word	0xfffff0ff

08000688 <SYSTEM_MANAGER_Initialize>:
#include "system_config.h"
#include "interrupt_config.h"
#include "uart_config.h"


void SYSTEM_MANAGER_Initialize(void){
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0

CLOCK_MANAGER_Initialize();
 800068c:	f7ff feb0 	bl	80003f0 <CLOCK_MANAGER_Initialize>
PIN_MANAGER_Initialize();
 8000690:	f7ff ff62 	bl	8000558 <PIN_MANAGER_Initialize>
UART1_MANAGER_Initialize();
 8000694:	f000 f806 	bl	80006a4 <UART1_MANAGER_Initialize>
INTERRUPT_MANAGER_Initialize();
 8000698:	f7ff ff52 	bl	8000540 <INTERRUPT_MANAGER_Initialize>

}
 800069c:	46c0      	nop			; (mov r8, r8)
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
	...

080006a4 <UART1_MANAGER_Initialize>:

#include <stm32g071xx.h>
#include "uart_config.h"


void UART1_MANAGER_Initialize(void){
 80006a4:	b5b0      	push	{r4, r5, r7, lr}
 80006a6:	af00      	add	r7, sp, #0

	USART1->CR1 &= ~USART_CR1_UE ; // Disable UART1
 80006a8:	4b13      	ldr	r3, [pc, #76]	; (80006f8 <UART1_MANAGER_Initialize+0x54>)
 80006aa:	681a      	ldr	r2, [r3, #0]
 80006ac:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <UART1_MANAGER_Initialize+0x54>)
 80006ae:	2101      	movs	r1, #1
 80006b0:	438a      	bics	r2, r1
 80006b2:	601a      	str	r2, [r3, #0]

	asm("nop");
 80006b4:	46c0      	nop			; (mov r8, r8)
	asm("nop");
 80006b6:	46c0      	nop			; (mov r8, r8)
	asm("nop");
 80006b8:	46c0      	nop			; (mov r8, r8)

	USART1->BRR = SystemCoreClock / UART_SPEED; // set baud rate - 16MHz / 9600
 80006ba:	4b10      	ldr	r3, [pc, #64]	; (80006fc <UART1_MANAGER_Initialize+0x58>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4c0e      	ldr	r4, [pc, #56]	; (80006f8 <UART1_MANAGER_Initialize+0x54>)
 80006c0:	2296      	movs	r2, #150	; 0x96
 80006c2:	0191      	lsls	r1, r2, #6
 80006c4:	0018      	movs	r0, r3
 80006c6:	f7ff fd1d 	bl	8000104 <__udivsi3>
 80006ca:	0003      	movs	r3, r0
 80006cc:	60e3      	str	r3, [r4, #12]
	USART1->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_FIFOEN | USART_CR1_RXNEIE_RXFNEIE; // Enable TX / RX  / FIFO / Interrupt RX
 80006ce:	4b0a      	ldr	r3, [pc, #40]	; (80006f8 <UART1_MANAGER_Initialize+0x54>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	4b09      	ldr	r3, [pc, #36]	; (80006f8 <UART1_MANAGER_Initialize+0x54>)
 80006d4:	490a      	ldr	r1, [pc, #40]	; (8000700 <UART1_MANAGER_Initialize+0x5c>)
 80006d6:	430a      	orrs	r2, r1
 80006d8:	601a      	str	r2, [r3, #0]

	asm("nop");
 80006da:	46c0      	nop			; (mov r8, r8)
	asm("nop");
 80006dc:	46c0      	nop			; (mov r8, r8)
	asm("nop");
 80006de:	46c0      	nop			; (mov r8, r8)

	USART1->CR1 |= USART_CR1_UE ; // Enable UART1
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <UART1_MANAGER_Initialize+0x54>)
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <UART1_MANAGER_Initialize+0x54>)
 80006e6:	2101      	movs	r1, #1
 80006e8:	430a      	orrs	r2, r1
 80006ea:	601a      	str	r2, [r3, #0]

	asm("nop");
 80006ec:	46c0      	nop			; (mov r8, r8)
	asm("nop");
 80006ee:	46c0      	nop			; (mov r8, r8)
	asm("nop");
 80006f0:	46c0      	nop			; (mov r8, r8)
}
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bdb0      	pop	{r4, r5, r7, pc}
 80006f8:	40013800 	.word	0x40013800
 80006fc:	2000000c 	.word	0x2000000c
 8000700:	2000002c 	.word	0x2000002c

08000704 <delay_ms>:
#include "delay.h"

volatile uint16_t ms_counter = 0;

void delay_ms(uint16_t ms)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	0002      	movs	r2, r0
 800070c:	1dbb      	adds	r3, r7, #6
 800070e:	801a      	strh	r2, [r3, #0]
        ms_counter = ms;
 8000710:	4b07      	ldr	r3, [pc, #28]	; (8000730 <delay_ms+0x2c>)
 8000712:	1dba      	adds	r2, r7, #6
 8000714:	8812      	ldrh	r2, [r2, #0]
 8000716:	801a      	strh	r2, [r3, #0]
        while (ms_counter != 0) ;
 8000718:	46c0      	nop			; (mov r8, r8)
 800071a:	4b05      	ldr	r3, [pc, #20]	; (8000730 <delay_ms+0x2c>)
 800071c:	881b      	ldrh	r3, [r3, #0]
 800071e:	b29b      	uxth	r3, r3
 8000720:	2b00      	cmp	r3, #0
 8000722:	d1fa      	bne.n	800071a <delay_ms+0x16>

}
 8000724:	46c0      	nop			; (mov r8, r8)
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b002      	add	sp, #8
 800072c:	bd80      	pop	{r7, pc}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	20000034 	.word	0x20000034

08000734 <SetMode>:
	.CRYPT_L = 0x00 ,
};



void SetMode(uint8_t mode){
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	0002      	movs	r2, r0
 800073c:	1dfb      	adds	r3, r7, #7
 800073e:	701a      	strb	r2, [r3, #0]
	while(AUX_Test() == 0);
 8000740:	46c0      	nop			; (mov r8, r8)
 8000742:	4b34      	ldr	r3, [pc, #208]	; (8000814 <SetMode+0xe0>)
 8000744:	691a      	ldr	r2, [r3, #16]
 8000746:	2380      	movs	r3, #128	; 0x80
 8000748:	005b      	lsls	r3, r3, #1
 800074a:	4013      	ands	r3, r2
 800074c:	d0f9      	beq.n	8000742 <SetMode+0xe>
	delay_ms(2);
 800074e:	2002      	movs	r0, #2
 8000750:	f7ff ffd8 	bl	8000704 <delay_ms>
	switch(mode)
 8000754:	1dfb      	adds	r3, r7, #7
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b03      	cmp	r3, #3
 800075a:	d03b      	beq.n	80007d4 <SetMode+0xa0>
 800075c:	dc4b      	bgt.n	80007f6 <SetMode+0xc2>
 800075e:	2b02      	cmp	r3, #2
 8000760:	d027      	beq.n	80007b2 <SetMode+0x7e>
 8000762:	dc48      	bgt.n	80007f6 <SetMode+0xc2>
 8000764:	2b00      	cmp	r3, #0
 8000766:	d002      	beq.n	800076e <SetMode+0x3a>
 8000768:	2b01      	cmp	r3, #1
 800076a:	d011      	beq.n	8000790 <SetMode+0x5c>
 800076c:	e043      	b.n	80007f6 <SetMode+0xc2>
	{
					case MODE_0_NORMAL:
						M0_SetLow();
 800076e:	23a0      	movs	r3, #160	; 0xa0
 8000770:	05db      	lsls	r3, r3, #23
 8000772:	699a      	ldr	r2, [r3, #24]
 8000774:	23a0      	movs	r3, #160	; 0xa0
 8000776:	05db      	lsls	r3, r3, #23
 8000778:	2180      	movs	r1, #128	; 0x80
 800077a:	0489      	lsls	r1, r1, #18
 800077c:	430a      	orrs	r2, r1
 800077e:	619a      	str	r2, [r3, #24]
						M1_SetLow();
 8000780:	4b24      	ldr	r3, [pc, #144]	; (8000814 <SetMode+0xe0>)
 8000782:	699a      	ldr	r2, [r3, #24]
 8000784:	4b23      	ldr	r3, [pc, #140]	; (8000814 <SetMode+0xe0>)
 8000786:	2180      	movs	r1, #128	; 0x80
 8000788:	0489      	lsls	r1, r1, #18
 800078a:	430a      	orrs	r2, r1
 800078c:	619a      	str	r2, [r3, #24]
						break;
 800078e:	e032      	b.n	80007f6 <SetMode+0xc2>
					case MODE_1_WOR_Transmiter:
						M0_SetHigh();
 8000790:	23a0      	movs	r3, #160	; 0xa0
 8000792:	05db      	lsls	r3, r3, #23
 8000794:	699a      	ldr	r2, [r3, #24]
 8000796:	23a0      	movs	r3, #160	; 0xa0
 8000798:	05db      	lsls	r3, r3, #23
 800079a:	2180      	movs	r1, #128	; 0x80
 800079c:	0089      	lsls	r1, r1, #2
 800079e:	430a      	orrs	r2, r1
 80007a0:	619a      	str	r2, [r3, #24]
						M1_SetLow();
 80007a2:	4b1c      	ldr	r3, [pc, #112]	; (8000814 <SetMode+0xe0>)
 80007a4:	699a      	ldr	r2, [r3, #24]
 80007a6:	4b1b      	ldr	r3, [pc, #108]	; (8000814 <SetMode+0xe0>)
 80007a8:	2180      	movs	r1, #128	; 0x80
 80007aa:	0489      	lsls	r1, r1, #18
 80007ac:	430a      	orrs	r2, r1
 80007ae:	619a      	str	r2, [r3, #24]
						break;
 80007b0:	e021      	b.n	80007f6 <SetMode+0xc2>
					case MODE_2_WOR_Receiver:
						M0_SetLow();
 80007b2:	23a0      	movs	r3, #160	; 0xa0
 80007b4:	05db      	lsls	r3, r3, #23
 80007b6:	699a      	ldr	r2, [r3, #24]
 80007b8:	23a0      	movs	r3, #160	; 0xa0
 80007ba:	05db      	lsls	r3, r3, #23
 80007bc:	2180      	movs	r1, #128	; 0x80
 80007be:	0489      	lsls	r1, r1, #18
 80007c0:	430a      	orrs	r2, r1
 80007c2:	619a      	str	r2, [r3, #24]
						M1_SetHigh();
 80007c4:	4b13      	ldr	r3, [pc, #76]	; (8000814 <SetMode+0xe0>)
 80007c6:	699a      	ldr	r2, [r3, #24]
 80007c8:	4b12      	ldr	r3, [pc, #72]	; (8000814 <SetMode+0xe0>)
 80007ca:	2180      	movs	r1, #128	; 0x80
 80007cc:	0089      	lsls	r1, r1, #2
 80007ce:	430a      	orrs	r2, r1
 80007d0:	619a      	str	r2, [r3, #24]
						break;
 80007d2:	e010      	b.n	80007f6 <SetMode+0xc2>
					case MODE_3_SLEEP_CONFIG:
						M0_SetHigh();
 80007d4:	23a0      	movs	r3, #160	; 0xa0
 80007d6:	05db      	lsls	r3, r3, #23
 80007d8:	699a      	ldr	r2, [r3, #24]
 80007da:	23a0      	movs	r3, #160	; 0xa0
 80007dc:	05db      	lsls	r3, r3, #23
 80007de:	2180      	movs	r1, #128	; 0x80
 80007e0:	0089      	lsls	r1, r1, #2
 80007e2:	430a      	orrs	r2, r1
 80007e4:	619a      	str	r2, [r3, #24]
						M1_SetHigh();
 80007e6:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <SetMode+0xe0>)
 80007e8:	699a      	ldr	r2, [r3, #24]
 80007ea:	4b0a      	ldr	r3, [pc, #40]	; (8000814 <SetMode+0xe0>)
 80007ec:	2180      	movs	r1, #128	; 0x80
 80007ee:	0089      	lsls	r1, r1, #2
 80007f0:	430a      	orrs	r2, r1
 80007f2:	619a      	str	r2, [r3, #24]
						break;
 80007f4:	46c0      	nop			; (mov r8, r8)
	}
	delay_ms(1);
 80007f6:	2001      	movs	r0, #1
 80007f8:	f7ff ff84 	bl	8000704 <delay_ms>
	while(AUX_Test() == 0);
 80007fc:	46c0      	nop			; (mov r8, r8)
 80007fe:	4b05      	ldr	r3, [pc, #20]	; (8000814 <SetMode+0xe0>)
 8000800:	691a      	ldr	r2, [r3, #16]
 8000802:	2380      	movs	r3, #128	; 0x80
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	4013      	ands	r3, r2
 8000808:	d0f9      	beq.n	80007fe <SetMode+0xca>
}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	46c0      	nop			; (mov r8, r8)
 800080e:	46bd      	mov	sp, r7
 8000810:	b002      	add	sp, #8
 8000812:	bd80      	pop	{r7, pc}
 8000814:	50000400 	.word	0x50000400

08000818 <LoraModuleInit>:


void LoraModuleInit(void) {
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0

//	SetMode(MODE_3_SLEEP_CONFIG);
	/*** Send frame to module Lora register ***/
	usart1_sendByte(Write_Register);
 800081c:	20c0      	movs	r0, #192	; 0xc0
 800081e:	f000 fa03 	bl	8000c28 <usart1_sendByte>
	usart1_sendByte(REG_ADDRESS_ADDH); //start register adress
 8000822:	2000      	movs	r0, #0
 8000824:	f000 fa00 	bl	8000c28 <usart1_sendByte>
	usart1_sendByte(sizeof(configurationLoraRegister));
 8000828:	2008      	movs	r0, #8
 800082a:	f000 f9fd 	bl	8000c28 <usart1_sendByte>
	usart1_sendStructure(&configurationLoraRegister, sizeof(configurationLoraRegister));
 800082e:	4b04      	ldr	r3, [pc, #16]	; (8000840 <LoraModuleInit+0x28>)
 8000830:	2108      	movs	r1, #8
 8000832:	0018      	movs	r0, r3
 8000834:	f000 fa23 	bl	8000c7e <usart1_sendStructure>

}
 8000838:	46c0      	nop			; (mov r8, r8)
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	20000000 	.word	0x20000000

08000844 <__NVIC_SetPriority>:
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	0002      	movs	r2, r0
 800084c:	6039      	str	r1, [r7, #0]
 800084e:	1dfb      	adds	r3, r7, #7
 8000850:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000852:	1dfb      	adds	r3, r7, #7
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	2b7f      	cmp	r3, #127	; 0x7f
 8000858:	d828      	bhi.n	80008ac <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800085a:	4a2f      	ldr	r2, [pc, #188]	; (8000918 <__NVIC_SetPriority+0xd4>)
 800085c:	1dfb      	adds	r3, r7, #7
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	b25b      	sxtb	r3, r3
 8000862:	089b      	lsrs	r3, r3, #2
 8000864:	33c0      	adds	r3, #192	; 0xc0
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	589b      	ldr	r3, [r3, r2]
 800086a:	1dfa      	adds	r2, r7, #7
 800086c:	7812      	ldrb	r2, [r2, #0]
 800086e:	0011      	movs	r1, r2
 8000870:	2203      	movs	r2, #3
 8000872:	400a      	ands	r2, r1
 8000874:	00d2      	lsls	r2, r2, #3
 8000876:	21ff      	movs	r1, #255	; 0xff
 8000878:	4091      	lsls	r1, r2
 800087a:	000a      	movs	r2, r1
 800087c:	43d2      	mvns	r2, r2
 800087e:	401a      	ands	r2, r3
 8000880:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	019b      	lsls	r3, r3, #6
 8000886:	22ff      	movs	r2, #255	; 0xff
 8000888:	401a      	ands	r2, r3
 800088a:	1dfb      	adds	r3, r7, #7
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	0018      	movs	r0, r3
 8000890:	2303      	movs	r3, #3
 8000892:	4003      	ands	r3, r0
 8000894:	00db      	lsls	r3, r3, #3
 8000896:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000898:	481f      	ldr	r0, [pc, #124]	; (8000918 <__NVIC_SetPriority+0xd4>)
 800089a:	1dfb      	adds	r3, r7, #7
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	b25b      	sxtb	r3, r3
 80008a0:	089b      	lsrs	r3, r3, #2
 80008a2:	430a      	orrs	r2, r1
 80008a4:	33c0      	adds	r3, #192	; 0xc0
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	501a      	str	r2, [r3, r0]
}
 80008aa:	e031      	b.n	8000910 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008ac:	4a1b      	ldr	r2, [pc, #108]	; (800091c <__NVIC_SetPriority+0xd8>)
 80008ae:	1dfb      	adds	r3, r7, #7
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	0019      	movs	r1, r3
 80008b4:	230f      	movs	r3, #15
 80008b6:	400b      	ands	r3, r1
 80008b8:	3b08      	subs	r3, #8
 80008ba:	089b      	lsrs	r3, r3, #2
 80008bc:	3306      	adds	r3, #6
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	18d3      	adds	r3, r2, r3
 80008c2:	3304      	adds	r3, #4
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	1dfa      	adds	r2, r7, #7
 80008c8:	7812      	ldrb	r2, [r2, #0]
 80008ca:	0011      	movs	r1, r2
 80008cc:	2203      	movs	r2, #3
 80008ce:	400a      	ands	r2, r1
 80008d0:	00d2      	lsls	r2, r2, #3
 80008d2:	21ff      	movs	r1, #255	; 0xff
 80008d4:	4091      	lsls	r1, r2
 80008d6:	000a      	movs	r2, r1
 80008d8:	43d2      	mvns	r2, r2
 80008da:	401a      	ands	r2, r3
 80008dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	019b      	lsls	r3, r3, #6
 80008e2:	22ff      	movs	r2, #255	; 0xff
 80008e4:	401a      	ands	r2, r3
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	0018      	movs	r0, r3
 80008ec:	2303      	movs	r3, #3
 80008ee:	4003      	ands	r3, r0
 80008f0:	00db      	lsls	r3, r3, #3
 80008f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008f4:	4809      	ldr	r0, [pc, #36]	; (800091c <__NVIC_SetPriority+0xd8>)
 80008f6:	1dfb      	adds	r3, r7, #7
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	001c      	movs	r4, r3
 80008fc:	230f      	movs	r3, #15
 80008fe:	4023      	ands	r3, r4
 8000900:	3b08      	subs	r3, #8
 8000902:	089b      	lsrs	r3, r3, #2
 8000904:	430a      	orrs	r2, r1
 8000906:	3306      	adds	r3, #6
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	18c3      	adds	r3, r0, r3
 800090c:	3304      	adds	r3, #4
 800090e:	601a      	str	r2, [r3, #0]
}
 8000910:	46c0      	nop			; (mov r8, r8)
 8000912:	46bd      	mov	sp, r7
 8000914:	b003      	add	sp, #12
 8000916:	bd90      	pop	{r4, r7, pc}
 8000918:	e000e100 	.word	0xe000e100
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	1e5a      	subs	r2, r3, #1
 800092c:	2380      	movs	r3, #128	; 0x80
 800092e:	045b      	lsls	r3, r3, #17
 8000930:	429a      	cmp	r2, r3
 8000932:	d301      	bcc.n	8000938 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000934:	2301      	movs	r3, #1
 8000936:	e010      	b.n	800095a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000938:	4b0a      	ldr	r3, [pc, #40]	; (8000964 <SysTick_Config+0x44>)
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	3a01      	subs	r2, #1
 800093e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000940:	2301      	movs	r3, #1
 8000942:	425b      	negs	r3, r3
 8000944:	2103      	movs	r1, #3
 8000946:	0018      	movs	r0, r3
 8000948:	f7ff ff7c 	bl	8000844 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800094c:	4b05      	ldr	r3, [pc, #20]	; (8000964 <SysTick_Config+0x44>)
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000952:	4b04      	ldr	r3, [pc, #16]	; (8000964 <SysTick_Config+0x44>)
 8000954:	2207      	movs	r2, #7
 8000956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000958:	2300      	movs	r3, #0
}
 800095a:	0018      	movs	r0, r3
 800095c:	46bd      	mov	sp, r7
 800095e:	b002      	add	sp, #8
 8000960:	bd80      	pop	{r7, pc}
 8000962:	46c0      	nop			; (mov r8, r8)
 8000964:	e000e010 	.word	0xe000e010

08000968 <main>:
#include "delay.h"
#include "lora.h"

volatile uint16_t ms_timer1 = 100 ;

int main (void){
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
	SystemInit();
 800096c:	f000 f8d2 	bl	8000b14 <SystemInit>
	SystemCoreClockUpdate();
 8000970:	f000 f8d6 	bl	8000b20 <SystemCoreClockUpdate>
	SYSTEM_MANAGER_Initialize(); // my hardware initialization
 8000974:	f7ff fe88 	bl	8000688 <SYSTEM_MANAGER_Initialize>
	SysTick_Config((SystemCoreClock/1000)-1); // Systick 1 ms
 8000978:	4b23      	ldr	r3, [pc, #140]	; (8000a08 <main+0xa0>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	22fa      	movs	r2, #250	; 0xfa
 800097e:	0091      	lsls	r1, r2, #2
 8000980:	0018      	movs	r0, r3
 8000982:	f7ff fbbf 	bl	8000104 <__udivsi3>
 8000986:	0003      	movs	r3, r0
 8000988:	3b01      	subs	r3, #1
 800098a:	0018      	movs	r0, r3
 800098c:	f7ff ffc8 	bl	8000920 <SysTick_Config>

	delay_ms(40); // must be a delay for first init LORA
 8000990:	2028      	movs	r0, #40	; 0x28
 8000992:	f7ff feb7 	bl	8000704 <delay_ms>
	LoraModuleInit();
 8000996:	f7ff ff3f 	bl	8000818 <LoraModuleInit>
	SetMode(MODE_0_NORMAL);
 800099a:	2000      	movs	r0, #0
 800099c:	f7ff feca 	bl	8000734 <SetMode>

	while(1){

			if(!ms_timer1){
 80009a0:	4b1a      	ldr	r3, [pc, #104]	; (8000a0c <main+0xa4>)
 80009a2:	881b      	ldrh	r3, [r3, #0]
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1fa      	bne.n	80009a0 <main+0x38>
				if(AUX_Test() != 0){
 80009aa:	4b19      	ldr	r3, [pc, #100]	; (8000a10 <main+0xa8>)
 80009ac:	691a      	ldr	r2, [r3, #16]
 80009ae:	2380      	movs	r3, #128	; 0x80
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	4013      	ands	r3, r2
 80009b4:	d00c      	beq.n	80009d0 <main+0x68>
					usart1_sendByte(0xFF); // target adress High Byte
 80009b6:	20ff      	movs	r0, #255	; 0xff
 80009b8:	f000 f936 	bl	8000c28 <usart1_sendByte>
					usart1_sendByte(0xFF); // target adress LOW Byte
 80009bc:	20ff      	movs	r0, #255	; 0xff
 80009be:	f000 f933 	bl	8000c28 <usart1_sendByte>
					usart1_sendByte(0x00); // target channel number
 80009c2:	2000      	movs	r0, #0
 80009c4:	f000 f930 	bl	8000c28 <usart1_sendByte>
					usart1_sendString("messageToSendLora");// send message to other module Lora
 80009c8:	4b12      	ldr	r3, [pc, #72]	; (8000a14 <main+0xac>)
 80009ca:	0018      	movs	r0, r3
 80009cc:	f000 f942 	bl	8000c54 <usart1_sendString>
				};

				LED2_Toggle()  ;
 80009d0:	23a0      	movs	r3, #160	; 0xa0
 80009d2:	05db      	lsls	r3, r3, #23
 80009d4:	695b      	ldr	r3, [r3, #20]
 80009d6:	2204      	movs	r2, #4
 80009d8:	4013      	ands	r3, r2
 80009da:	d009      	beq.n	80009f0 <main+0x88>
 80009dc:	23a0      	movs	r3, #160	; 0xa0
 80009de:	05db      	lsls	r3, r3, #23
 80009e0:	699a      	ldr	r2, [r3, #24]
 80009e2:	23a0      	movs	r3, #160	; 0xa0
 80009e4:	05db      	lsls	r3, r3, #23
 80009e6:	2180      	movs	r1, #128	; 0x80
 80009e8:	02c9      	lsls	r1, r1, #11
 80009ea:	430a      	orrs	r2, r1
 80009ec:	619a      	str	r2, [r3, #24]
 80009ee:	e007      	b.n	8000a00 <main+0x98>
 80009f0:	23a0      	movs	r3, #160	; 0xa0
 80009f2:	05db      	lsls	r3, r3, #23
 80009f4:	699a      	ldr	r2, [r3, #24]
 80009f6:	23a0      	movs	r3, #160	; 0xa0
 80009f8:	05db      	lsls	r3, r3, #23
 80009fa:	2104      	movs	r1, #4
 80009fc:	430a      	orrs	r2, r1
 80009fe:	619a      	str	r2, [r3, #24]
			//	LED1_Toggle()  ;
				ms_timer1 = 200; //for 200 ms
 8000a00:	4b02      	ldr	r3, [pc, #8]	; (8000a0c <main+0xa4>)
 8000a02:	22c8      	movs	r2, #200	; 0xc8
 8000a04:	801a      	strh	r2, [r3, #0]
			if(!ms_timer1){
 8000a06:	e7cb      	b.n	80009a0 <main+0x38>
 8000a08:	2000000c 	.word	0x2000000c
 8000a0c:	20000008 	.word	0x20000008
 8000a10:	50000400 	.word	0x50000400
 8000a14:	08000d68 	.word	0x08000d68

08000a18 <SysTick_Handler>:

		}
	}


void SysTick_Handler(void){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
	uint16_t n;

	/*** milisecond Counter ***/
	 n = ms_counter ;
 8000a1e:	1dbb      	adds	r3, r7, #6
 8000a20:	4a12      	ldr	r2, [pc, #72]	; (8000a6c <SysTick_Handler+0x54>)
 8000a22:	8812      	ldrh	r2, [r2, #0]
 8000a24:	801a      	strh	r2, [r3, #0]
	 if(n) ms_counter = --n;
 8000a26:	1dbb      	adds	r3, r7, #6
 8000a28:	881b      	ldrh	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d008      	beq.n	8000a40 <SysTick_Handler+0x28>
 8000a2e:	1dbb      	adds	r3, r7, #6
 8000a30:	1dba      	adds	r2, r7, #6
 8000a32:	8812      	ldrh	r2, [r2, #0]
 8000a34:	3a01      	subs	r2, #1
 8000a36:	801a      	strh	r2, [r3, #0]
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <SysTick_Handler+0x54>)
 8000a3a:	1dba      	adds	r2, r7, #6
 8000a3c:	8812      	ldrh	r2, [r2, #0]
 8000a3e:	801a      	strh	r2, [r3, #0]
	/*** milisecond Timer1 ***/
	 n = ms_timer1;
 8000a40:	1dbb      	adds	r3, r7, #6
 8000a42:	4a0b      	ldr	r2, [pc, #44]	; (8000a70 <SysTick_Handler+0x58>)
 8000a44:	8812      	ldrh	r2, [r2, #0]
 8000a46:	801a      	strh	r2, [r3, #0]
	 if (n) ms_timer1 = --n;
 8000a48:	1dbb      	adds	r3, r7, #6
 8000a4a:	881b      	ldrh	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d008      	beq.n	8000a62 <SysTick_Handler+0x4a>
 8000a50:	1dbb      	adds	r3, r7, #6
 8000a52:	1dba      	adds	r2, r7, #6
 8000a54:	8812      	ldrh	r2, [r2, #0]
 8000a56:	3a01      	subs	r2, #1
 8000a58:	801a      	strh	r2, [r3, #0]
 8000a5a:	4b05      	ldr	r3, [pc, #20]	; (8000a70 <SysTick_Handler+0x58>)
 8000a5c:	1dba      	adds	r2, r7, #6
 8000a5e:	8812      	ldrh	r2, [r2, #0]
 8000a60:	801a      	strh	r2, [r3, #0]

	 }
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	b002      	add	sp, #8
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	20000034 	.word	0x20000034
 8000a70:	20000008 	.word	0x20000008

08000a74 <USART1_IRQHandler>:



void USART1_IRQHandler(void){
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0


	/*** Odbir danych **/
	if (USART1->ISR & USART_ISR_RXNE_RXFNE){// RX register not empty ?
 8000a7a:	4b23      	ldr	r3, [pc, #140]	; (8000b08 <USART1_IRQHandler+0x94>)
 8000a7c:	69db      	ldr	r3, [r3, #28]
 8000a7e:	2220      	movs	r2, #32
 8000a80:	4013      	ands	r3, r2
 8000a82:	d03a      	beq.n	8000afa <USART1_IRQHandler+0x86>

		char dataRx = (uint8_t)(USART1->RDR);// odczyt rejestru RDR kasuje flag RXFNE;
 8000a84:	4b20      	ldr	r3, [pc, #128]	; (8000b08 <USART1_IRQHandler+0x94>)
 8000a86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000a88:	1dfb      	adds	r3, r7, #7
 8000a8a:	701a      	strb	r2, [r3, #0]
		uint8_t head_temp = (uart_rx_circBuff.head + 1) % UART_RX_BUF_SIZE;
 8000a8c:	4b1f      	ldr	r3, [pc, #124]	; (8000b0c <USART1_IRQHandler+0x98>)
 8000a8e:	791b      	ldrb	r3, [r3, #4]
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	3301      	adds	r3, #1
 8000a94:	2160      	movs	r1, #96	; 0x60
 8000a96:	0018      	movs	r0, r3
 8000a98:	f7ff fca4 	bl	80003e4 <__aeabi_idivmod>
 8000a9c:	000b      	movs	r3, r1
 8000a9e:	001a      	movs	r2, r3
 8000aa0:	1dbb      	adds	r3, r7, #6
 8000aa2:	701a      	strb	r2, [r3, #0]

						// Sprawdzamy czy jest miejsce w buforze
		if ( head_temp == uart_rx_circBuff.tail ) {
 8000aa4:	4b19      	ldr	r3, [pc, #100]	; (8000b0c <USART1_IRQHandler+0x98>)
 8000aa6:	795b      	ldrb	r3, [r3, #5]
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	1dba      	adds	r2, r7, #6
 8000aac:	7812      	ldrb	r2, [r2, #0]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d105      	bne.n	8000abe <USART1_IRQHandler+0x4a>
				/* Jeli bufor jest peny to moemy tu jako na to zareagowa
				 W procedurze obsugi przerwania nie mona czeka na zwolnienie miejsca! */
				uart_rx_circBuff.head = uart_rx_circBuff.tail ;
 8000ab2:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <USART1_IRQHandler+0x98>)
 8000ab4:	795b      	ldrb	r3, [r3, #5]
 8000ab6:	b2da      	uxtb	r2, r3
 8000ab8:	4b14      	ldr	r3, [pc, #80]	; (8000b0c <USART1_IRQHandler+0x98>)
 8000aba:	711a      	strb	r2, [r3, #4]

				}

			}

		}
 8000abc:	e020      	b.n	8000b00 <USART1_IRQHandler+0x8c>
					switch (dataRx) {
 8000abe:	1dfb      	adds	r3, r7, #7
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	2b0d      	cmp	r3, #13
 8000ac4:	d005      	beq.n	8000ad2 <USART1_IRQHandler+0x5e>
 8000ac6:	dc0b      	bgt.n	8000ae0 <USART1_IRQHandler+0x6c>
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d018      	beq.n	8000afe <USART1_IRQHandler+0x8a>
 8000acc:	2b0a      	cmp	r3, #10
 8000ace:	d107      	bne.n	8000ae0 <USART1_IRQHandler+0x6c>
						case 10: break ; //ignorujemy znak LF
 8000ad0:	e015      	b.n	8000afe <USART1_IRQHandler+0x8a>
						case 13: asciiLine++ ; // sygnalizujemy obecno znaku enter czyli kolejnej linii w buforze
 8000ad2:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <USART1_IRQHandler+0x9c>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	3301      	adds	r3, #1
 8000ada:	b2da      	uxtb	r2, r3
 8000adc:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <USART1_IRQHandler+0x9c>)
 8000ade:	701a      	strb	r2, [r3, #0]
						default : uart_rx_circBuff.buffer[head_temp] = dataRx ;
 8000ae0:	4b0a      	ldr	r3, [pc, #40]	; (8000b0c <USART1_IRQHandler+0x98>)
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	1dbb      	adds	r3, r7, #6
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	18d3      	adds	r3, r2, r3
 8000aea:	1dfa      	adds	r2, r7, #7
 8000aec:	7812      	ldrb	r2, [r2, #0]
 8000aee:	701a      	strb	r2, [r3, #0]
						          uart_rx_circBuff.head = head_temp;
 8000af0:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <USART1_IRQHandler+0x98>)
 8000af2:	1dba      	adds	r2, r7, #6
 8000af4:	7812      	ldrb	r2, [r2, #0]
 8000af6:	711a      	strb	r2, [r3, #4]
		}
 8000af8:	e002      	b.n	8000b00 <USART1_IRQHandler+0x8c>
				}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	e000      	b.n	8000b00 <USART1_IRQHandler+0x8c>
						case 10: break ; //ignorujemy znak LF
 8000afe:	46c0      	nop			; (mov r8, r8)
		}
 8000b00:	46c0      	nop			; (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	b002      	add	sp, #8
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40013800 	.word	0x40013800
 8000b0c:	20000010 	.word	0x20000010
 8000b10:	20000098 	.word	0x20000098

08000b14 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b18:	46c0      	nop			; (mov r8, r8)
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
	...

08000b20 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b086      	sub	sp, #24
 8000b24:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t pllm;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b26:	4b3b      	ldr	r3, [pc, #236]	; (8000c14 <SystemCoreClockUpdate+0xf4>)
 8000b28:	689b      	ldr	r3, [r3, #8]
 8000b2a:	2238      	movs	r2, #56	; 0x38
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	2b20      	cmp	r3, #32
 8000b30:	d011      	beq.n	8000b56 <SystemCoreClockUpdate+0x36>
 8000b32:	d849      	bhi.n	8000bc8 <SystemCoreClockUpdate+0xa8>
 8000b34:	2b18      	cmp	r3, #24
 8000b36:	d009      	beq.n	8000b4c <SystemCoreClockUpdate+0x2c>
 8000b38:	d846      	bhi.n	8000bc8 <SystemCoreClockUpdate+0xa8>
 8000b3a:	2b08      	cmp	r3, #8
 8000b3c:	d002      	beq.n	8000b44 <SystemCoreClockUpdate+0x24>
 8000b3e:	2b10      	cmp	r3, #16
 8000b40:	d00e      	beq.n	8000b60 <SystemCoreClockUpdate+0x40>
 8000b42:	e041      	b.n	8000bc8 <SystemCoreClockUpdate+0xa8>
  {
    case RCC_CFGR_SWS_0:                /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000b44:	4b34      	ldr	r3, [pc, #208]	; (8000c18 <SystemCoreClockUpdate+0xf8>)
 8000b46:	4a35      	ldr	r2, [pc, #212]	; (8000c1c <SystemCoreClockUpdate+0xfc>)
 8000b48:	601a      	str	r2, [r3, #0]
      break;
 8000b4a:	e04f      	b.n	8000bec <SystemCoreClockUpdate+0xcc>

    case (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0):  /* LSI used as system clock */
      SystemCoreClock = LSI_VALUE;
 8000b4c:	4b32      	ldr	r3, [pc, #200]	; (8000c18 <SystemCoreClockUpdate+0xf8>)
 8000b4e:	22fa      	movs	r2, #250	; 0xfa
 8000b50:	01d2      	lsls	r2, r2, #7
 8000b52:	601a      	str	r2, [r3, #0]
      break;
 8000b54:	e04a      	b.n	8000bec <SystemCoreClockUpdate+0xcc>

    case RCC_CFGR_SWS_2:                /* LSE used as system clock */
      SystemCoreClock = LSE_VALUE;
 8000b56:	4b30      	ldr	r3, [pc, #192]	; (8000c18 <SystemCoreClockUpdate+0xf8>)
 8000b58:	2280      	movs	r2, #128	; 0x80
 8000b5a:	0212      	lsls	r2, r2, #8
 8000b5c:	601a      	str	r2, [r3, #0]
      break;
 8000b5e:	e045      	b.n	8000bec <SystemCoreClockUpdate+0xcc>

    case RCC_CFGR_SWS_1:  /* PLL used as system clock */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000b60:	4b2c      	ldr	r3, [pc, #176]	; (8000c14 <SystemCoreClockUpdate+0xf4>)
 8000b62:	68db      	ldr	r3, [r3, #12]
 8000b64:	2203      	movs	r2, #3
 8000b66:	4013      	ands	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL;
 8000b6a:	4b2a      	ldr	r3, [pc, #168]	; (8000c14 <SystemCoreClockUpdate+0xf4>)
 8000b6c:	68db      	ldr	r3, [r3, #12]
 8000b6e:	091b      	lsrs	r3, r3, #4
 8000b70:	2207      	movs	r2, #7
 8000b72:	4013      	ands	r3, r2
 8000b74:	3301      	adds	r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]

      if(pllsource == 0x03UL)           /* HSE used as PLL clock source */
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	2b03      	cmp	r3, #3
 8000b7c:	d106      	bne.n	8000b8c <SystemCoreClockUpdate+0x6c>
      {
        pllvco = (HSE_VALUE / pllm);
 8000b7e:	68f9      	ldr	r1, [r7, #12]
 8000b80:	4826      	ldr	r0, [pc, #152]	; (8000c1c <SystemCoreClockUpdate+0xfc>)
 8000b82:	f7ff fabf 	bl	8000104 <__udivsi3>
 8000b86:	0003      	movs	r3, r0
 8000b88:	617b      	str	r3, [r7, #20]
 8000b8a:	e005      	b.n	8000b98 <SystemCoreClockUpdate+0x78>
      }
      else                              /* HSI used as PLL clock source */
      {
          pllvco = (HSI_VALUE / pllm);
 8000b8c:	68f9      	ldr	r1, [r7, #12]
 8000b8e:	4824      	ldr	r0, [pc, #144]	; (8000c20 <SystemCoreClockUpdate+0x100>)
 8000b90:	f7ff fab8 	bl	8000104 <__udivsi3>
 8000b94:	0003      	movs	r3, r0
 8000b96:	617b      	str	r3, [r7, #20]
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000b98:	4b1e      	ldr	r3, [pc, #120]	; (8000c14 <SystemCoreClockUpdate+0xf4>)
 8000b9a:	68db      	ldr	r3, [r3, #12]
 8000b9c:	0a1b      	lsrs	r3, r3, #8
 8000b9e:	227f      	movs	r2, #127	; 0x7f
 8000ba0:	401a      	ands	r2, r3
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	4353      	muls	r3, r2
 8000ba6:	617b      	str	r3, [r7, #20]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 8000ba8:	4b1a      	ldr	r3, [pc, #104]	; (8000c14 <SystemCoreClockUpdate+0xf4>)
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	0f5b      	lsrs	r3, r3, #29
 8000bae:	2207      	movs	r2, #7
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	60bb      	str	r3, [r7, #8]

      SystemCoreClock = pllvco/pllr;
 8000bb6:	68b9      	ldr	r1, [r7, #8]
 8000bb8:	6978      	ldr	r0, [r7, #20]
 8000bba:	f7ff faa3 	bl	8000104 <__udivsi3>
 8000bbe:	0003      	movs	r3, r0
 8000bc0:	001a      	movs	r2, r3
 8000bc2:	4b15      	ldr	r3, [pc, #84]	; (8000c18 <SystemCoreClockUpdate+0xf8>)
 8000bc4:	601a      	str	r2, [r3, #0]
      break;
 8000bc6:	e011      	b.n	8000bec <SystemCoreClockUpdate+0xcc>
      
    case 0x00000000U:                   /* HSI used as system clock */
    default:                            /* HSI used as system clock */
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV))>> RCC_CR_HSIDIV_Pos));
 8000bc8:	4b12      	ldr	r3, [pc, #72]	; (8000c14 <SystemCoreClockUpdate+0xf4>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	0adb      	lsrs	r3, r3, #11
 8000bce:	2207      	movs	r2, #7
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	409a      	lsls	r2, r3
 8000bd6:	0013      	movs	r3, r2
 8000bd8:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (HSI_VALUE/hsidiv);
 8000bda:	6879      	ldr	r1, [r7, #4]
 8000bdc:	4810      	ldr	r0, [pc, #64]	; (8000c20 <SystemCoreClockUpdate+0x100>)
 8000bde:	f7ff fa91 	bl	8000104 <__udivsi3>
 8000be2:	0003      	movs	r3, r0
 8000be4:	001a      	movs	r2, r3
 8000be6:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <SystemCoreClockUpdate+0xf8>)
 8000be8:	601a      	str	r2, [r3, #0]
      break;
 8000bea:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000bec:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <SystemCoreClockUpdate+0xf4>)
 8000bee:	689b      	ldr	r3, [r3, #8]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	220f      	movs	r2, #15
 8000bf4:	401a      	ands	r2, r3
 8000bf6:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <SystemCoreClockUpdate+0x104>)
 8000bf8:	0092      	lsls	r2, r2, #2
 8000bfa:	58d3      	ldr	r3, [r2, r3]
 8000bfc:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000bfe:	4b06      	ldr	r3, [pc, #24]	; (8000c18 <SystemCoreClockUpdate+0xf8>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	40da      	lsrs	r2, r3
 8000c06:	4b04      	ldr	r3, [pc, #16]	; (8000c18 <SystemCoreClockUpdate+0xf8>)
 8000c08:	601a      	str	r2, [r3, #0]
}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b006      	add	sp, #24
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	40021000 	.word	0x40021000
 8000c18:	2000000c 	.word	0x2000000c
 8000c1c:	007a1200 	.word	0x007a1200
 8000c20:	00f42400 	.word	0x00f42400
 8000c24:	08000d7c 	.word	0x08000d7c

08000c28 <usart1_sendByte>:
volatile uint8_t asciiLine = 0 ;
volatile circ_buffer_t uart_rx_circBuff = { uart_rxBuff, 0, 0 };


void usart1_sendByte(uint8_t byte)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	0002      	movs	r2, r0
 8000c30:	1dfb      	adds	r3, r7, #7
 8000c32:	701a      	strb	r2, [r3, #0]
	while ((USART1->ISR & USART_ISR_TXE_TXFNF) == 0); // TXFIFO not full
 8000c34:	46c0      	nop			; (mov r8, r8)
 8000c36:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <usart1_sendByte+0x28>)
 8000c38:	69db      	ldr	r3, [r3, #28]
 8000c3a:	2280      	movs	r2, #128	; 0x80
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	d0fa      	beq.n	8000c36 <usart1_sendByte+0xe>
	                USART1->TDR = byte;
 8000c40:	4b03      	ldr	r3, [pc, #12]	; (8000c50 <usart1_sendByte+0x28>)
 8000c42:	1dfa      	adds	r2, r7, #7
 8000c44:	7812      	ldrb	r2, [r2, #0]
 8000c46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c48:	46c0      	nop			; (mov r8, r8)
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	b002      	add	sp, #8
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	40013800 	.word	0x40013800

08000c54 <usart1_sendString>:

void usart1_sendString(const char *string)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
        while (*string) {
 8000c5c:	e006      	b.n	8000c6c <usart1_sendString+0x18>
                usart1_sendByte(*string++);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	1c5a      	adds	r2, r3, #1
 8000c62:	607a      	str	r2, [r7, #4]
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	0018      	movs	r0, r3
 8000c68:	f7ff ffde 	bl	8000c28 <usart1_sendByte>
        while (*string) {
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d1f4      	bne.n	8000c5e <usart1_sendString+0xa>
        }
}
 8000c74:	46c0      	nop			; (mov r8, r8)
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b002      	add	sp, #8
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <usart1_sendStructure>:
/*** For send configuration structure ***/
void usart1_sendStructure(const void *structure, uint8_t lengthStructure)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b082      	sub	sp, #8
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	6078      	str	r0, [r7, #4]
 8000c86:	000a      	movs	r2, r1
 8000c88:	1cfb      	adds	r3, r7, #3
 8000c8a:	701a      	strb	r2, [r3, #0]
        while (lengthStructure--) {
 8000c8c:	e006      	b.n	8000c9c <usart1_sendStructure+0x1e>

        	usart1_sendByte(*(uint8_t*)structure++);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	1c5a      	adds	r2, r3, #1
 8000c92:	607a      	str	r2, [r7, #4]
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	0018      	movs	r0, r3
 8000c98:	f7ff ffc6 	bl	8000c28 <usart1_sendByte>
        while (lengthStructure--) {
 8000c9c:	1cfb      	adds	r3, r7, #3
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	1cfa      	adds	r2, r7, #3
 8000ca2:	1e59      	subs	r1, r3, #1
 8000ca4:	7011      	strb	r1, [r2, #0]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d1f1      	bne.n	8000c8e <usart1_sendStructure+0x10>

        }
}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	46c0      	nop			; (mov r8, r8)
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	b002      	add	sp, #8
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cb4:	480d      	ldr	r0, [pc, #52]	; (8000cec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cb6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cb8:	f7ff ff2c 	bl	8000b14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cbc:	480c      	ldr	r0, [pc, #48]	; (8000cf0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cbe:	490d      	ldr	r1, [pc, #52]	; (8000cf4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cc0:	4a0d      	ldr	r2, [pc, #52]	; (8000cf8 <LoopForever+0xe>)
  movs r3, #0
 8000cc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cc4:	e002      	b.n	8000ccc <LoopCopyDataInit>

08000cc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cca:	3304      	adds	r3, #4

08000ccc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ccc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cd0:	d3f9      	bcc.n	8000cc6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cd2:	4a0a      	ldr	r2, [pc, #40]	; (8000cfc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cd4:	4c0a      	ldr	r4, [pc, #40]	; (8000d00 <LoopForever+0x16>)
  movs r3, #0
 8000cd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cd8:	e001      	b.n	8000cde <LoopFillZerobss>

08000cda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cdc:	3204      	adds	r2, #4

08000cde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ce0:	d3fb      	bcc.n	8000cda <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ce2:	f000 f811 	bl	8000d08 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000ce6:	f7ff fe3f 	bl	8000968 <main>

08000cea <LoopForever>:

LoopForever:
  b LoopForever
 8000cea:	e7fe      	b.n	8000cea <LoopForever>
  ldr   r0, =_estack
 8000cec:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000cf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cf4:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000cf8:	08000dc4 	.word	0x08000dc4
  ldr r2, =_sbss
 8000cfc:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000d00:	2000009c 	.word	0x2000009c

08000d04 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d04:	e7fe      	b.n	8000d04 <ADC1_COMP_IRQHandler>
	...

08000d08 <__libc_init_array>:
 8000d08:	b570      	push	{r4, r5, r6, lr}
 8000d0a:	2600      	movs	r6, #0
 8000d0c:	4d0c      	ldr	r5, [pc, #48]	; (8000d40 <__libc_init_array+0x38>)
 8000d0e:	4c0d      	ldr	r4, [pc, #52]	; (8000d44 <__libc_init_array+0x3c>)
 8000d10:	1b64      	subs	r4, r4, r5
 8000d12:	10a4      	asrs	r4, r4, #2
 8000d14:	42a6      	cmp	r6, r4
 8000d16:	d109      	bne.n	8000d2c <__libc_init_array+0x24>
 8000d18:	2600      	movs	r6, #0
 8000d1a:	f000 f819 	bl	8000d50 <_init>
 8000d1e:	4d0a      	ldr	r5, [pc, #40]	; (8000d48 <__libc_init_array+0x40>)
 8000d20:	4c0a      	ldr	r4, [pc, #40]	; (8000d4c <__libc_init_array+0x44>)
 8000d22:	1b64      	subs	r4, r4, r5
 8000d24:	10a4      	asrs	r4, r4, #2
 8000d26:	42a6      	cmp	r6, r4
 8000d28:	d105      	bne.n	8000d36 <__libc_init_array+0x2e>
 8000d2a:	bd70      	pop	{r4, r5, r6, pc}
 8000d2c:	00b3      	lsls	r3, r6, #2
 8000d2e:	58eb      	ldr	r3, [r5, r3]
 8000d30:	4798      	blx	r3
 8000d32:	3601      	adds	r6, #1
 8000d34:	e7ee      	b.n	8000d14 <__libc_init_array+0xc>
 8000d36:	00b3      	lsls	r3, r6, #2
 8000d38:	58eb      	ldr	r3, [r5, r3]
 8000d3a:	4798      	blx	r3
 8000d3c:	3601      	adds	r6, #1
 8000d3e:	e7f2      	b.n	8000d26 <__libc_init_array+0x1e>
 8000d40:	08000dbc 	.word	0x08000dbc
 8000d44:	08000dbc 	.word	0x08000dbc
 8000d48:	08000dbc 	.word	0x08000dbc
 8000d4c:	08000dc0 	.word	0x08000dc0

08000d50 <_init>:
 8000d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d52:	46c0      	nop			; (mov r8, r8)
 8000d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d56:	bc08      	pop	{r3}
 8000d58:	469e      	mov	lr, r3
 8000d5a:	4770      	bx	lr

08000d5c <_fini>:
 8000d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d62:	bc08      	pop	{r3}
 8000d64:	469e      	mov	lr, r3
 8000d66:	4770      	bx	lr
