INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'fpga_clk_pll' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'fpga_clk_pll'...
WARNING:sim - A core named 'fpga_clk_pll' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fpga_clk_pll'...
Delivering associated files for 'fpga_clk_pll'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'fpga_clk_pll'...
Delivered 3 files into directory
C:/Users/Administrator/Documents/firmware/OptoHybridv15/prj/ipcore_dir/tmp/_cg/f
pga_clk_pll
Delivered 1 file into directory
C:/Users/Administrator/Documents/firmware/OptoHybridv15/prj/ipcore_dir/tmp/_cg/f
pga_clk_pll
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6vlx130t.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fpga_clk_pll'...
Generating ISE project...
XCO file found: fpga_clk_pll.xco
XMDF file found: fpga_clk_pll_xmdf.tcl
Adding
C:/Users/Administrator/Documents/firmware/OptoHybridv15/prj/ipcore_dir/tmp/_cg/f
pga_clk_pll.asy -view all -origin_type imported
Adding
C:/Users/Administrator/Documents/firmware/OptoHybridv15/prj/ipcore_dir/tmp/_cg/f
pga_clk_pll.ucf -view all -origin_type created
Adding
C:/Users/Administrator/Documents/firmware/OptoHybridv15/prj/ipcore_dir/tmp/_cg/f
pga_clk_pll.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/Administrator/Documents/firmware/OptoHybridv15/prj/ipcore_dir/tmp/_
   cg/fpga_clk_pll.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Administrator/Documents/firmware/OptoHybridv15/prj/ipcore_dir/tmp/_cg/f
pga_clk_pll.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fpga_clk_pll"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fpga_clk_pll'.
