 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DT
Version: T-2022.03
Date   : Wed Jan  4 10:48:29 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: val4_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_do[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DT                 tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  val4_reg[1]/CK (DFFRX1)                  0.00       0.50 r
  val4_reg[1]/Q (DFFRX1)                   0.56       1.06 f
  U430/Y (AOI2BB1X1)                       0.32       1.39 f
  U1063/Y (AOI2BB2X1)                      0.28       1.67 r
  U489/Y (OAI22X1)                         0.23       1.90 f
  U535/Y (OAI221X1)                        0.38       2.28 r
  U499/Y (AO22X4)                          0.27       2.55 r
  U436/Y (OAI21X2)                         0.12       2.67 f
  U511/Y (CLKBUFX3)                        0.37       3.04 f
  U440/Y (INVX3)                           0.34       3.38 r
  U520/Y (OR2XL)                           0.37       3.75 r
  U445/Y (NAND2X2)                         0.24       3.99 f
  U433/Y (NOR2BX2)                         0.23       4.22 r
  U1066/Y (OA22X1)                         0.32       4.54 r
  U418/Y (OAI22X1)                         0.17       4.71 f
  U1068/Y (OAI221XL)                       0.50       5.21 r
  U1069/Y (AO22X1)                         0.41       5.62 r
  U525/Y (OAI21X4)                         0.14       5.76 f
  U559/Y (CLKBUFX3)                        0.42       6.18 f
  U522/Y (INVX12)                          0.17       6.35 r
  U486/Y (AOI22X1)                         0.26       6.61 f
  U428/Y (INVX3)                           0.17       6.78 r
  U1072/Y (NOR2BX1)                        0.40       7.18 r
  U1073/Y (OA22X1)                         0.42       7.59 r
  U473/Y (OAI22X4)                         0.14       7.73 f
  U441/Y (OAI221X1)                        0.37       8.10 r
  U480/Y (AO22X4)                          0.27       8.37 r
  U479/Y (OAI2BB1X4)                       0.11       8.48 f
  U488/Y (OR3X2)                           0.55       9.03 f
  U518/Y (OR2X1)                           0.40       9.43 f
  U443/Y (NAND2X2)                         0.45       9.88 r
  res_do[3] (out)                          0.00       9.88 r
  data arrival time                                   9.88

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -0.50       9.90
  data required time                                  9.90
  -----------------------------------------------------------
  data required time                                  9.90
  data arrival time                                  -9.88
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
