

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1'
================================================================
* Date:           Mon Jul 14 02:16:34 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.754 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    14108|    14108|  0.141 ms|  0.141 ms|  14091|  14091|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_loop_for_ap_1  |    14106|    14106|        38|         11|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    25|       -|       -|    -|
|Expression       |        -|     -|       0|     674|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|     235|     370|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     663|    -|
|Register         |        -|     -|    1971|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    33|    2206|    1771|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_10ns_12ns_21_1_1_U35  |mul_10ns_12ns_21_1_1  |        0|   1|    0|    5|    0|
    |mul_10ns_12ns_21_1_1_U36  |mul_10ns_12ns_21_1_1  |        0|   1|    0|    5|    0|
    |mul_10ns_12ns_21_1_1_U37  |mul_10ns_12ns_21_1_1  |        0|   1|    0|    5|    0|
    |mul_16s_16s_24_1_1_U58    |mul_16s_16s_24_1_1    |        0|   1|    0|    5|    0|
    |mul_9ns_11ns_19_1_1_U31   |mul_9ns_11ns_19_1_1   |        0|   1|    0|    5|    0|
    |mul_9ns_11ns_19_1_1_U32   |mul_9ns_11ns_19_1_1   |        0|   1|    0|    5|    0|
    |mul_9ns_11ns_19_1_1_U33   |mul_9ns_11ns_19_1_1   |        0|   1|    0|    5|    0|
    |mul_9ns_11ns_19_1_1_U34   |mul_9ns_11ns_19_1_1   |        0|   1|    0|    5|    0|
    |sparsemux_7_2_16_1_1_U38  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U39  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U40  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U41  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U42  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U43  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U44  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U45  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U46  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U47  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U48  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U49  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U50  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U51  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U52  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U53  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U54  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U55  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U56  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U57  |sparsemux_7_2_16_1_1  |        0|   0|    0|    9|    0|
    |urem_9ns_3ns_2_13_1_U30   |urem_9ns_3ns_2_13_1   |        0|   0|  235|  150|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|   8|  235|  370|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+----------------+
    |              Instance              |             Module             |   Expression   |
    +------------------------------------+--------------------------------+----------------+
    |am_addmul_9ns_10ns_12ns_23_4_1_U62  |am_addmul_9ns_10ns_12ns_23_4_1  |  (i0 + i1) * i2|
    |am_addmul_9ns_10ns_12ns_23_4_1_U63  |am_addmul_9ns_10ns_12ns_23_4_1  |  (i0 + i1) * i2|
    |am_addmul_9ns_10ns_12ns_23_4_1_U64  |am_addmul_9ns_10ns_12ns_23_4_1  |  (i0 + i1) * i2|
    |am_addmul_9ns_9ns_11ns_21_4_1_U59   |am_addmul_9ns_9ns_11ns_21_4_1   |  (i0 + i1) * i2|
    |am_addmul_9ns_9ns_11ns_21_4_1_U60   |am_addmul_9ns_9ns_11ns_21_4_1   |  (i0 + i1) * i2|
    |am_addmul_9ns_9ns_11ns_21_4_1_U61   |am_addmul_9ns_9ns_11ns_21_4_1   |  (i0 + i1) * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U65  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U66  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U67  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U68  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U69  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U70  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U71  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U72  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U73  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U74  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U75  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U76  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U77  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U78  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U79  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U80  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U81  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U82  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U83  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    +------------------------------------+--------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_1407_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln41_fu_953_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln49_14_fu_1214_p2          |         +|   0|  0|  15|           8|           7|
    |add_ln49_18_fu_1269_p2          |         +|   0|  0|  16|           9|           8|
    |add_ln49_20_fu_1232_p2          |         +|   0|  0|  17|          10|          10|
    |add_ln49_22_fu_1288_p2          |         +|   0|  0|  17|          10|          10|
    |add_ln49_24_fu_1319_p2          |         +|   0|  0|  16|           9|           8|
    |add_ln49_26_fu_1331_p2          |         +|   0|  0|  17|          10|          10|
    |add_ln49_28_fu_1362_p2          |         +|   0|  0|  16|           9|           9|
    |add_ln49_2_fu_1032_p2           |         +|   0|  0|  16|           9|           2|
    |add_ln49_34_fu_1386_p2          |         +|   0|  0|  16|           9|           9|
    |add_ln49_4_fu_1100_p2           |         +|   0|  0|  14|           7|           1|
    |add_ln49_6_fu_1113_p2           |         +|   0|  0|  16|           9|           3|
    |add_ln49_8_fu_1145_p2           |         +|   0|  0|  15|           8|           7|
    |add_ln49_fu_986_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln51_1_fu_1506_p2           |         +|   0|  0|  18|          11|          11|
    |add_ln51_2_fu_2552_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln51_fu_2534_p2             |         +|   0|  0|  24|          17|          17|
    |arrayidx10_sum_1158_fu_1484_p2  |         +|   0|  0|  14|           7|           5|
    |arrayidx10_sum_1_1_fu_1911_p2   |         +|   0|  0|  14|           7|           5|
    |arrayidx10_sum_1_2_fu_1921_p2   |         +|   0|  0|  14|           7|           5|
    |arrayidx10_sum_1_3_fu_1942_p2   |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_1_4_fu_1952_p2   |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_1_fu_1894_p2     |         +|   0|  0|  14|           7|           5|
    |arrayidx10_sum_2170_fu_1495_p2  |         +|   0|  0|  14|           7|           5|
    |arrayidx10_sum_2_1_fu_2006_p2   |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_2_2_fu_2040_p2   |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_2_3_fu_2050_p2   |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_2_4_fu_2084_p2   |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_2_fu_1996_p2     |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_3182_fu_1526_p2  |         +|   0|  0|  14|           7|           5|
    |arrayidx10_sum_3_1_fu_2128_p2   |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_3_2_fu_2138_p2   |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_3_3_fu_2400_p2   |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_3_4_fu_2410_p2   |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_3_fu_2094_p2     |         +|   0|  0|  14|           7|           6|
    |arrayidx10_sum_4_fu_1884_p2     |         +|   0|  0|  14|           7|           5|
    |arrayidx10_sum_fu_1516_p2       |         +|   0|  0|  14|           7|           5|
    |empty_211_fu_1444_p2            |         +|   0|  0|  13|           6|           6|
    |empty_212_fu_1474_p2            |         +|   0|  0|  17|          10|          10|
    |icmp_ln41_fu_947_p2             |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln43_fu_962_p2             |      icmp|   0|  0|  16|           9|           9|
    |select_ln41_1_fu_1413_p3        |    select|   0|  0|   3|           1|           3|
    |select_ln41_fu_968_p3           |    select|   0|  0|   9|           1|           1|
    |select_ln51_fu_2558_p3          |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 674|         354|         286|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |OutPadConv1_1_address0_local           |  65|         12|    9|        108|
    |OutPadConv1_1_address1_local           |  54|         10|    9|         90|
    |OutPadConv1_2_address0_local           |  65|         12|    9|        108|
    |OutPadConv1_2_address1_local           |  54|         10|    9|         90|
    |OutPadConv1_address0_local             |  65|         12|    9|        108|
    |OutPadConv1_address1_local             |  54|         10|    9|         90|
    |Weights_address0_local                 |  65|         12|   14|        168|
    |Weights_address1_local                 |  59|         11|   14|        154|
    |ap_NS_fsm                              |  65|         12|    1|         12|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_y_1_load              |   9|          2|    9|         18|
    |indvar_flatten9_fu_206                 |   9|          2|   11|         22|
    |n_fu_202                               |   9|          2|    3|          6|
    |reg_911                                |   9|          2|   16|         32|
    |reg_920                                |   9|          2|   16|         32|
    |y_1_fu_198                             |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 663|        127|  164|       1090|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |OutPadConv1_1_load_10_reg_3232        |  16|   0|   16|          0|
    |OutPadConv1_1_load_11_reg_3247        |  16|   0|   16|          0|
    |OutPadConv1_1_load_12_reg_3297        |  16|   0|   16|          0|
    |OutPadConv1_1_load_13_reg_3312        |  16|   0|   16|          0|
    |OutPadConv1_1_load_14_reg_3357        |  16|   0|   16|          0|
    |OutPadConv1_1_load_15_reg_3372        |  16|   0|   16|          0|
    |OutPadConv1_1_load_16_reg_3417        |  16|   0|   16|          0|
    |OutPadConv1_1_load_17_reg_3432        |  16|   0|   16|          0|
    |OutPadConv1_1_load_18_reg_3514        |  16|   0|   16|          0|
    |OutPadConv1_1_load_19_reg_3529        |  16|   0|   16|          0|
    |OutPadConv1_1_load_1_reg_2863         |  16|   0|   16|          0|
    |OutPadConv1_1_load_2_reg_2915         |  16|   0|   16|          0|
    |OutPadConv1_1_load_3_reg_2960         |  16|   0|   16|          0|
    |OutPadConv1_1_load_4_reg_3020         |  16|   0|   16|          0|
    |OutPadConv1_1_load_5_reg_3035         |  16|   0|   16|          0|
    |OutPadConv1_1_load_6_reg_3090         |  16|   0|   16|          0|
    |OutPadConv1_1_load_7_reg_3105         |  16|   0|   16|          0|
    |OutPadConv1_1_load_8_reg_3167         |  16|   0|   16|          0|
    |OutPadConv1_1_load_9_reg_3182         |  16|   0|   16|          0|
    |OutPadConv1_1_load_reg_2945           |  16|   0|   16|          0|
    |OutPadConv1_2_load_10_reg_3237        |  16|   0|   16|          0|
    |OutPadConv1_2_load_11_reg_3252        |  16|   0|   16|          0|
    |OutPadConv1_2_load_12_reg_3302        |  16|   0|   16|          0|
    |OutPadConv1_2_load_13_reg_3317        |  16|   0|   16|          0|
    |OutPadConv1_2_load_14_reg_3362        |  16|   0|   16|          0|
    |OutPadConv1_2_load_15_reg_3377        |  16|   0|   16|          0|
    |OutPadConv1_2_load_16_reg_3422        |  16|   0|   16|          0|
    |OutPadConv1_2_load_17_reg_3437        |  16|   0|   16|          0|
    |OutPadConv1_2_load_18_reg_3519        |  16|   0|   16|          0|
    |OutPadConv1_2_load_19_reg_3534        |  16|   0|   16|          0|
    |OutPadConv1_2_load_1_reg_2868         |  16|   0|   16|          0|
    |OutPadConv1_2_load_2_reg_2920         |  16|   0|   16|          0|
    |OutPadConv1_2_load_3_reg_2965         |  16|   0|   16|          0|
    |OutPadConv1_2_load_4_reg_3025         |  16|   0|   16|          0|
    |OutPadConv1_2_load_5_reg_3040         |  16|   0|   16|          0|
    |OutPadConv1_2_load_6_reg_3095         |  16|   0|   16|          0|
    |OutPadConv1_2_load_7_reg_3110         |  16|   0|   16|          0|
    |OutPadConv1_2_load_8_reg_3172         |  16|   0|   16|          0|
    |OutPadConv1_2_load_9_reg_3187         |  16|   0|   16|          0|
    |OutPadConv1_2_load_reg_2950           |  16|   0|   16|          0|
    |OutPadConv1_load_10_reg_3227          |  16|   0|   16|          0|
    |OutPadConv1_load_11_reg_3242          |  16|   0|   16|          0|
    |OutPadConv1_load_12_reg_3292          |  16|   0|   16|          0|
    |OutPadConv1_load_13_reg_3307          |  16|   0|   16|          0|
    |OutPadConv1_load_14_reg_3352          |  16|   0|   16|          0|
    |OutPadConv1_load_15_reg_3367          |  16|   0|   16|          0|
    |OutPadConv1_load_16_reg_3412          |  16|   0|   16|          0|
    |OutPadConv1_load_17_reg_3427          |  16|   0|   16|          0|
    |OutPadConv1_load_18_reg_3509          |  16|   0|   16|          0|
    |OutPadConv1_load_19_reg_3524          |  16|   0|   16|          0|
    |OutPadConv1_load_1_reg_2858           |  16|   0|   16|          0|
    |OutPadConv1_load_2_reg_2910           |  16|   0|   16|          0|
    |OutPadConv1_load_3_reg_2955           |  16|   0|   16|          0|
    |OutPadConv1_load_4_reg_3015           |  16|   0|   16|          0|
    |OutPadConv1_load_5_reg_3030           |  16|   0|   16|          0|
    |OutPadConv1_load_6_reg_3085           |  16|   0|   16|          0|
    |OutPadConv1_load_7_reg_3100           |  16|   0|   16|          0|
    |OutPadConv1_load_8_reg_3162           |  16|   0|   16|          0|
    |OutPadConv1_load_9_reg_3177           |  16|   0|   16|          0|
    |OutPadConv1_load_reg_2940             |  16|   0|   16|          0|
    |Weights_load_18_reg_3749              |  16|   0|   16|          0|
    |Weights_load_19_reg_3779              |  16|   0|   16|          0|
    |Weights_load_20_reg_3784              |  16|   0|   16|          0|
    |Weights_load_21_reg_3814              |  16|   0|   16|          0|
    |Weights_load_22_reg_3819              |  16|   0|   16|          0|
    |Weights_load_23_reg_3844              |  16|   0|   16|          0|
    |Weights_load_24_reg_3849              |  16|   0|   16|          0|
    |add_ln51_1_reg_3539                   |  11|   0|   11|          0|
    |ap_CS_fsm                             |  11|   0|   11|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |icmp_ln41_reg_2812                    |   1|   0|    1|          0|
    |icmp_ln43_reg_2816                    |   1|   0|    1|          0|
    |indvar_flatten9_fu_206                |  11|   0|   11|          0|
    |n_fu_202                              |   3|   0|    3|          0|
    |p_cast40_cast_reg_3477                |   4|   0|    7|          3|
    |p_cast40_cast_reg_3477_pp0_iter2_reg  |   4|   0|    7|          3|
    |reg_907                               |  16|   0|   16|          0|
    |reg_911                               |  16|   0|   16|          0|
    |reg_916                               |  16|   0|   16|          0|
    |reg_920                               |  16|   0|   16|          0|
    |reg_925                               |  16|   0|   16|          0|
    |select_ln41_1_reg_3472                |   3|   0|    3|          0|
    |select_ln41_1_reg_3472_pp0_iter2_reg  |   3|   0|    3|          0|
    |select_ln41_reg_2821                  |   9|   0|    9|          0|
    |tmp_10_reg_3609                       |  16|   0|   16|          0|
    |tmp_10_reg_3609_pp0_iter2_reg         |  16|   0|   16|          0|
    |tmp_110_reg_3879                      |  16|   0|   16|          0|
    |tmp_11_reg_3614                       |  16|   0|   16|          0|
    |tmp_11_reg_3614_pp0_iter2_reg         |  16|   0|   16|          0|
    |tmp_120_reg_4044                      |  16|   0|   16|          0|
    |tmp_12_reg_3619                       |  16|   0|   16|          0|
    |tmp_12_reg_3619_pp0_iter2_reg         |  16|   0|   16|          0|
    |tmp_13_reg_3624                       |  16|   0|   16|          0|
    |tmp_13_reg_3624_pp0_iter2_reg         |  16|   0|   16|          0|
    |tmp_149_reg_2888                      |   8|   0|    8|          0|
    |tmp_14_reg_3629                       |  16|   0|   16|          0|
    |tmp_14_reg_3629_pp0_iter2_reg         |  16|   0|   16|          0|
    |tmp_153_reg_3000                      |   9|   0|    9|          0|
    |tmp_154_reg_3005                      |   9|   0|    9|          0|
    |tmp_155_reg_3010                      |   9|   0|    9|          0|
    |tmp_156_reg_3145                      |   9|   0|    9|          0|
    |tmp_157_reg_3222                      |   9|   0|    9|          0|
    |tmp_158_reg_3287                      |   9|   0|    9|          0|
    |tmp_159_reg_3075                      |  10|   0|   10|          0|
    |tmp_15_reg_3634                       |  16|   0|   16|          0|
    |tmp_15_reg_3634_pp0_iter2_reg         |  16|   0|   16|          0|
    |tmp_160_reg_3080                      |  10|   0|   10|          0|
    |tmp_161_reg_3150                      |  10|   0|   10|          0|
    |tmp_16_reg_3639                       |  16|   0|   16|          0|
    |tmp_16_reg_3639_pp0_iter2_reg         |  16|   0|   16|          0|
    |tmp_17_reg_3644                       |  16|   0|   16|          0|
    |tmp_17_reg_3644_pp0_iter2_reg         |  16|   0|   16|          0|
    |tmp_18_reg_3649                       |  16|   0|   16|          0|
    |tmp_18_reg_3649_pp0_iter2_reg         |  16|   0|   16|          0|
    |tmp_1_reg_3559                        |  16|   0|   16|          0|
    |tmp_2_reg_3564                        |  16|   0|   16|          0|
    |tmp_3_reg_3569                        |  16|   0|   16|          0|
    |tmp_4_reg_3574                        |  16|   0|   16|          0|
    |tmp_5_reg_3579                        |  16|   0|   16|          0|
    |tmp_6_reg_3584                        |  16|   0|   16|          0|
    |tmp_7_reg_3589                        |  16|   0|   16|          0|
    |tmp_8_reg_3594                        |  16|   0|   16|          0|
    |tmp_9_reg_3599                        |  16|   0|   16|          0|
    |tmp_reg_3554                          |  16|   0|   16|          0|
    |tmp_s_reg_3604                        |  16|   0|   16|          0|
    |y_1_fu_198                            |   9|   0|    9|          0|
    |zext_ln43_1_reg_2830                  |   9|   0|   10|          1|
    |zext_ln43_4_reg_3155                  |   8|   0|    9|          1|
    |zext_ln43_reg_2852                    |   9|   0|   11|          2|
    |add_ln51_1_reg_3539                   |  64|  32|   11|          0|
    |icmp_ln41_reg_2812                    |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1971|  64| 1865|         10|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|Weights_address0        |  out|   14|   ap_memory|                                     Weights|         array|
|Weights_ce0             |  out|    1|   ap_memory|                                     Weights|         array|
|Weights_q0              |   in|   16|   ap_memory|                                     Weights|         array|
|Weights_address1        |  out|   14|   ap_memory|                                     Weights|         array|
|Weights_ce1             |  out|    1|   ap_memory|                                     Weights|         array|
|Weights_q1              |   in|   16|   ap_memory|                                     Weights|         array|
|OutPadConv1_address0    |  out|    9|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_ce0         |  out|    1|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_q0          |   in|   16|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_address1    |  out|    9|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_ce1         |  out|    1|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_q1          |   in|   16|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_1_address0  |  out|    9|   ap_memory|                               OutPadConv1_1|         array|
|OutPadConv1_1_ce0       |  out|    1|   ap_memory|                               OutPadConv1_1|         array|
|OutPadConv1_1_q0        |   in|   16|   ap_memory|                               OutPadConv1_1|         array|
|OutPadConv1_1_address1  |  out|    9|   ap_memory|                               OutPadConv1_1|         array|
|OutPadConv1_1_ce1       |  out|    1|   ap_memory|                               OutPadConv1_1|         array|
|OutPadConv1_1_q1        |   in|   16|   ap_memory|                               OutPadConv1_1|         array|
|OutPadConv1_2_address0  |  out|    9|   ap_memory|                               OutPadConv1_2|         array|
|OutPadConv1_2_ce0       |  out|    1|   ap_memory|                               OutPadConv1_2|         array|
|OutPadConv1_2_q0        |   in|   16|   ap_memory|                               OutPadConv1_2|         array|
|OutPadConv1_2_address1  |  out|    9|   ap_memory|                               OutPadConv1_2|         array|
|OutPadConv1_2_ce1       |  out|    1|   ap_memory|                               OutPadConv1_2|         array|
|OutPadConv1_2_q1        |   in|   16|   ap_memory|                               OutPadConv1_2|         array|
|OutConv1_address0       |  out|   11|   ap_memory|                                    OutConv1|         array|
|OutConv1_ce0            |  out|    1|   ap_memory|                                    OutConv1|         array|
|OutConv1_we0            |  out|    1|   ap_memory|                                    OutConv1|         array|
|OutConv1_d0             |  out|   16|   ap_memory|                                    OutConv1|         array|
+------------------------+-----+-----+------------+--------------------------------------------+--------------+

