Global frequency set at 1000000000000 ticks per second
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 10:28:10
gem5 executing on 2e10b002758d, pid 54
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 64 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=64,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/basicProblemExplore/build/SetOperation -o 'file SetOperation/10000_o_5000.bin scalar 0 simd 5'

Reset SpSpLatency!
{'v': 64, 'v2': 128, 'logV': 6, 'logV2': 7, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
Load a: 10000
Load b: 9998
Result match
Result match
Result match
Result match
[   Union Scalar]	mean =        nan(ns)	sd =       -nan(ns)	nsample =     0
[     Union SIMD]	mean =   4.88e+03(ns)	sd =   8.45e+01(ns)	nsample =     5
[Intersect Scalar]	mean =        nan(ns)	sd =       -nan(ns)	nsample =     0
[ Intersect SIMD]	mean =   4.23e+03(ns)	sd =   5.84e+01(ns)	nsample =     5
[     XOR Scalar]	mean =        nan(ns)	sd =       -nan(ns)	nsample =     0
[       XOR SIMD]	mean =   4.99e+03(ns)	sd =   2.76e+02(ns)	nsample =     5
[    Diff Scalar]	mean =        nan(ns)	sd =       -nan(ns)	nsample =     0
[      Diff SIMD]	mean =   4.28e+03(ns)	sd =   3.51e+01(ns)	nsample =     5
Exiting @ tick 803848000 because exiting with last active thread context
