{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1489871158971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1489871158973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 23:05:58 2017 " "Processing started: Sat Mar 18 23:05:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1489871158973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1489871158973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_reg -c shift_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off shift_reg -c shift_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1489871158973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1489871159900 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "D_FF shift_reg.v(8) " "Verilog Module Declaration warning at shift_reg.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"D_FF\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1489871160115 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" shift_reg.v(40) " "Verilog HDL syntax error at shift_reg.v(40) near text \"if\";  expecting \"endmodule\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1489871160115 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" shift_reg.v(42) " "Verilog HDL syntax error at shift_reg.v(42) near text \")\";  expecting \";\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1489871160115 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" shift_reg.v(46) " "Verilog HDL syntax error at shift_reg.v(46) near text \"end\";  expecting \"endmodule\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1489871160116 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "shift_reg shift_reg.v(34) " "Verilog Module Declaration warning at shift_reg.v(34): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"shift_reg\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 34 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1489871160116 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift_reg shift_reg.v(26) " "Ignored design unit \"shift_reg\" at shift_reg.v(26) due to previous errors" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 26 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1489871160116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 0 0 " "Found 0 design units, including 0 entities, in source file shift_reg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1489871160117 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1489871160307 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 18 23:06:00 2017 " "Processing ended: Sat Mar 18 23:06:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1489871160307 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1489871160307 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1489871160307 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1489871160307 ""}
