# Component constraints for D:\School\SPU\Spring 2018\Micro Controllers\HW\0\GLCD_Test1.cydsn\TopDesign\TopDesign.cysch
# Project: D:\School\SPU\Spring 2018\Micro Controllers\HW\0\GLCD_Test1.cydsn\GLCD_Test1.cyprj
# Date: Mon, 25 Mar 2019 21:00:44 GMT
