<pre>name: implicit_port
description: implicit port signal tests
should_fail: 0
tags: 6.10
files: <a href="../../../tests/chapter-6/6.10--implicit_port.sv" target="file-frame">tests/chapter-6/6.10--implicit_port.sv</a>
incdirs: 
top_module: 
rc: 0

module top (
	a,
	b
);
	input [3:0] a;
	input [3:0] b;
	wire [3:0] c;
	assign c = (a | b);
endmodule
</pre>