Code cleanup of the final Verilog code from Episode 1A.
Goal is to simplify and modularize everything.
