Analysis & Synthesis report for PLL_Platform_Desginer
Wed Nov 20 12:50:54 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for PLL_complete_altpll_0:altpll_0
 17. Source assignments for PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_stdsync_sv6:stdsync2|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3
 18. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 23. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 24. Source assignments for altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Source assignments for sld_signaltap:auto_signaltap_0
 27. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 28. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 30. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
 31. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
 34. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003
 37. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 40. Port Connectivity Checks: "altera_reset_controller:rst_controller_003"
 41. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
 42. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
 43. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 44. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 45. Port Connectivity Checks: "PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_neh2:sd1"
 46. Port Connectivity Checks: "PLL_complete_altpll_0:altpll_0"
 47. Signal Tap Logic Analyzer Settings
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 50. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 51. Elapsed Time Per Partition
 52. Connections to In-System Debugging Instance "auto_signaltap_0"
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 20 12:50:54 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; PLL_Platform_Desginer                       ;
; Top-level Entity Name              ; PLL_complete                                ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 738                                         ;
;     Total combinational functions  ; 537                                         ;
;     Dedicated logic registers      ; 536                                         ;
; Total registers                    ; 536                                         ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                           ; Setting            ; Default Value         ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                           ; 10CL025YU256I7G    ;                       ;
; Top-level entity name                                            ; PLL_complete       ; PLL_Platform_Desginer ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V             ;
; Use smart compilation                                            ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                      ; Off                ; Off                   ;
; Restructure Multiplexers                                         ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                   ;
; Preserve fewer node names                                        ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                         ; Auto               ; Auto                  ;
; Safe State Machine                                               ; Off                ; Off                   ;
; Extract Verilog State Machines                                   ; On                 ; On                    ;
; Extract VHDL State Machines                                      ; On                 ; On                    ;
; Ignore Verilog initial constructs                                ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                    ;
; Parallel Synthesis                                               ; On                 ; On                    ;
; DSP Block Balancing                                              ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                               ; On                 ; On                    ;
; Power-Up Don't Care                                              ; On                 ; On                    ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                   ;
; Remove Duplicate Registers                                       ; On                 ; On                    ;
; Ignore CARRY Buffers                                             ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                   ;
; Ignore LCELL Buffers                                             ; Off                ; Off                   ;
; Ignore SOFT Buffers                                              ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                   ;
; Optimization Technique                                           ; Balanced           ; Balanced              ;
; Carry Chain Length                                               ; 70                 ; 70                    ;
; Auto Carry Chains                                                ; On                 ; On                    ;
; Auto Open-Drain Pins                                             ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                   ;
; Auto ROM Replacement                                             ; On                 ; On                    ;
; Auto RAM Replacement                                             ; On                 ; On                    ;
; Auto DSP Block Replacement                                       ; On                 ; On                    ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                    ; On                 ; On                    ;
; Strict RAM Replacement                                           ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                   ;
; Auto RAM Block Balancing                                         ; On                 ; On                    ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                   ;
; Auto Resource Sharing                                            ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                   ;
; Timing-Driven Synthesis                                          ; On                 ; On                    ;
; Report Parameter Settings                                        ; On                 ; On                    ;
; Report Source Assignments                                        ; On                 ; On                    ;
; Report Connectivity Checks                                       ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                   ;
; Synchronization Register Chain Length                            ; 2                  ; 2                     ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation    ;
; HDL message level                                                ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                   ;
; Clock MUX Protection                                             ; On                 ; On                    ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                   ;
; Block Design Naming                                              ; Auto               ; Auto                  ;
; SDC constraint protection                                        ; Off                ; Off                   ;
; Synthesis Effort                                                 ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                    ;
+------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                       ; Library      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; PLL_complete/synthesis/PLL_complete.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v                              ; PLL_complete ;
; PLL_complete/synthesis/submodules/altera_reset_controller.v        ; yes             ; User Verilog HDL File                        ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_controller.v        ; PLL_complete ;
; PLL_complete/synthesis/submodules/altera_reset_synchronizer.v      ; yes             ; User Verilog HDL File                        ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v      ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v          ; yes             ; User Verilog HDL File                        ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v          ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v          ; yes             ; User Verilog HDL File                        ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v          ; PLL_complete ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                           ;              ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                      ;              ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                         ;              ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                            ;              ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                            ;              ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                  ;              ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                              ;              ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                               ;              ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                ;              ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                      ;              ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                              ;              ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                       ;              ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                 ;              ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                              ;              ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                               ;              ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                  ;              ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                  ;              ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                ;              ;
; db/altsyncram_j724.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/altsyncram_j724.tdf                                             ;              ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                ;              ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                              ;              ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                 ;              ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                         ;              ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                              ;              ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                 ;              ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                  ;              ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                ;              ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                ;              ;
; db/mux_ksc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/mux_ksc.tdf                                                     ;              ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                              ;              ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                                                  ;              ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                             ;              ;
; db/decode_6vf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/decode_6vf.tdf                                                  ;              ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                             ;              ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                             ;              ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                ;              ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                             ;              ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                     ;              ;
; db/cntr_jei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cntr_jei.tdf                                                    ;              ;
; db/cntr_99j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cntr_99j.tdf                                                    ;              ;
; db/cntr_8gi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cntr_8gi.tdf                                                    ;              ;
; db/cmpr_kgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cmpr_kgc.tdf                                                    ;              ;
; db/cntr_r2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cntr_r2j.tdf                                                    ;              ;
; db/cmpr_ggc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cmpr_ggc.tdf                                                    ;              ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                              ;              ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                               ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                           ;              ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                 ; altera_sld   ;
; db/ip/sld52846dd0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/alt_sld_fab.v                                    ; alt_sld_fab  ;
; db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab  ;
; db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab  ;
; db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab  ;
; db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab  ;
; db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                            ;              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 738                      ;
;                                             ;                          ;
; Total combinational functions               ; 537                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 187                      ;
;     -- 3 input functions                    ; 149                      ;
;     -- <=2 input functions                  ; 201                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 414                      ;
;     -- arithmetic mode                      ; 123                      ;
;                                             ;                          ;
; Total registers                             ; 536                      ;
;     -- Dedicated logic registers            ; 536                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 6                        ;
; Total memory bits                           ; 8192                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 337                      ;
; Total fan-out                               ; 3475                     ;
; Average fan-out                             ; 3.16                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PLL_complete                                                                                                                           ; 537 (0)             ; 536 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 6    ; 0            ; |PLL_complete                                                                                                                                                                                                                                                                                                                                            ; PLL_complete                      ; PLL_complete ;
;    |PLL_Platform_Desginer:blink_0|                                                                                                      ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_Platform_Desginer:blink_0                                                                                                                                                                                                                                                                                                              ; PLL_Platform_Desginer             ; PLL_complete ;
;    |PLL_Platform_Desginer:blink_1|                                                                                                      ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_Platform_Desginer:blink_1                                                                                                                                                                                                                                                                                                              ; PLL_Platform_Desginer             ; PLL_complete ;
;    |PLL_Platform_Desginer:blink_2|                                                                                                      ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_Platform_Desginer:blink_2                                                                                                                                                                                                                                                                                                              ; PLL_Platform_Desginer             ; PLL_complete ;
;    |PLL_complete_altpll_0:altpll_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                             ; PLL_complete_altpll_0             ; PLL_complete ;
;       |PLL_complete_altpll_0_altpll_neh2:sd1|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_neh2:sd1                                                                                                                                                                                                                                                                       ; PLL_complete_altpll_0_altpll_neh2 ; PLL_complete ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller           ; PLL_complete ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer         ; PLL_complete ;
;    |altera_reset_controller:rst_controller_002|                                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                 ; altera_reset_controller           ; PLL_complete ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer         ; PLL_complete ;
;    |altera_reset_controller:rst_controller_003|                                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                 ; altera_reset_controller           ; PLL_complete ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer         ; PLL_complete ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 354 (2)             ; 394 (8)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 352 (0)             ; 386 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 352 (88)            ; 386 (98)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_6vf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                                   ; decode_6vf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ksc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ksc:auto_generated                                                                                                                              ; mux_ksc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_j724:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_j724:auto_generated                                                                                                                                                 ; altsyncram_j724                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 11 (1)              ; 36 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 8 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 2 (2)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 82 (9)              ; 69 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jei:auto_generated|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jei:auto_generated                                                             ; cntr_jei                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_99j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_99j:auto_generated                                                                                      ; cntr_99j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_8gi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8gi:auto_generated                                                                            ; cntr_8gi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_r2j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                               ; cntr_r2j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_j724:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 4            ; 2048         ; 4            ; 8192 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File   ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; N/A    ; Qsys                    ; 18.1    ; N/A          ; N/A          ; |PLL_complete                                                                                                                                                                                                                                                                     ; PLL_complete.qsys ;
; Altera ; altpll                  ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_altpll_0:altpll_0                                                                                                                                                                                                                                      ; PLL_complete.qsys ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |PLL_complete|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; PLL_complete.qsys ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |PLL_complete|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; PLL_complete.qsys ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |PLL_complete|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                          ; PLL_complete.qsys ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |PLL_complete|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                          ; PLL_complete.qsys ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                     ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL_complete_altpll_0:altpll_0|prev_reset                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                               ; Lost fanout                                                                                                                                                                                         ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                              ; Lost fanout                                                                                                                                                                                         ;
; PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_neh2:sd1|pll_lock_sync                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 5                                                                                                                                                   ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL_complete_altpll_0:altpll_0|prev_reset                                                                                                                    ; Stuck at GND              ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                    ;
;                                                                                                                                                              ; due to stuck port data_in ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                     ;
;                                                                                                                                                              ;                           ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                     ;
;                                                                                                                                                              ;                           ; PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_neh2:sd1|pll_lock_sync                                                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 536   ;
; Number of registers using Synchronous Clear  ; 87    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 190   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 332   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 2       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 2       ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |PLL_complete|PLL_Platform_Desginer:blink_0|count[0]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |PLL_complete|PLL_Platform_Desginer:blink_1|count[0]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |PLL_complete|PLL_Platform_Desginer:blink_2|count[0]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |PLL_complete|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for PLL_complete_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------+
; Assignment     ; Value ; From ; To                    ;
+----------------+-------+------+-----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg            ;
+----------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_stdsync_sv6:stdsync2|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                          ;
+-------------------------------------------------+---------------------------------------+----------------+
; Parameter Name                                  ; Value                                 ; Type           ;
+-------------------------------------------------+---------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                         ; String         ;
; sld_node_info                                   ; 805334528                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                     ; Signed Integer ;
; sld_data_bits                                   ; 4                                     ; Untyped        ;
; sld_trigger_bits                                ; 4                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                     ; Untyped        ;
; sld_sample_depth                                ; 2048                                  ; Untyped        ;
; sld_segment_size                                ; 2048                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                  ; String         ;
; sld_inversion_mask_length                       ; 37                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd             ; String         ;
; sld_state_flow_use_generated                    ; 0                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 4                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                     ; Signed Integer ;
+-------------------------------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_neh2:sd1"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_altpll_0:altpll_0"      ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected ;
; write              ; Input  ; Info     ; Explicitly unconnected ;
; address            ; Input  ; Info     ; Explicitly unconnected ;
; readdata           ; Output ; Info     ; Explicitly unconnected ;
; writedata          ; Input  ; Info     ; Explicitly unconnected ;
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 4                   ; 4                ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_ff         ; 51                          ;
;     CLR               ; 9                           ;
;     SCLR              ; 39                          ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 57                          ;
;     arith             ; 36                          ;
;         2 data inputs ; 36                          ;
;     normal            ; 21                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 12                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.09                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 104                                                    ;
; cycloneiii_ff         ; 394                                                    ;
;     CLR               ; 54                                                     ;
;     ENA               ; 131                                                    ;
;     ENA CLR           ; 89                                                     ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 12                                                     ;
;     SLD               ; 7                                                      ;
;     plain             ; 65                                                     ;
; cycloneiii_lcell_comb ; 354                                                    ;
;     arith             ; 79                                                     ;
;         2 data inputs ; 78                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 275                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 6                                                      ;
;         2 data inputs ; 33                                                     ;
;         3 data inputs ; 110                                                    ;
;         4 data inputs ; 121                                                    ;
; cycloneiii_ram_block  ; 4                                                      ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.30                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 126                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 118                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 54                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.80                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                    ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+---------+
; Name                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                     ; Details ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+---------+
; altpll_0_locked_conduit_export ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_neh2:sd1|wire_pll7_locked ; N/A     ;
; altpll_0_locked_conduit_export ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_neh2:sd1|wire_pll7_locked ; N/A     ;
; clk_clk                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_clk                                                                               ; N/A     ;
; to_outside_1_led               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_Platform_Desginer:blink_1|led_output                                              ; N/A     ;
; to_outside_1_led               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_Platform_Desginer:blink_1|led_output                                              ; N/A     ;
; to_outside_2_led               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_Platform_Desginer:blink_2|led_output                                              ; N/A     ;
; to_outside_2_led               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_Platform_Desginer:blink_2|led_output                                              ; N/A     ;
; to_outside_led                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_Platform_Desginer:blink_0|led_output                                              ; N/A     ;
; to_outside_led                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_Platform_Desginer:blink_0|led_output                                              ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 20 12:50:21 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLL_Platform_Desginer -c PLL_Platform_Desginer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/pll_complete.v
    Info (12023): Found entity 1: PLL_complete File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_platform_desginer.v
    Info (12023): Found entity 1: PLL_Platform_Desginer File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v Line: 3
Info (12021): Found 4 design units, including 4 entities, in source file pll_complete/synthesis/submodules/pll_complete_altpll_0.v
    Info (12023): Found entity 1: PLL_complete_altpll_0_dffpipe_l2c File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 37
    Info (12023): Found entity 2: PLL_complete_altpll_0_stdsync_sv6 File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 98
    Info (12023): Found entity 3: PLL_complete_altpll_0_altpll_neh2 File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 130
    Info (12023): Found entity 4: PLL_complete_altpll_0 File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 221
Info (12127): Elaborating entity "PLL_complete" for the top level hierarchy
Info (12128): Elaborating entity "PLL_complete_altpll_0" for hierarchy "PLL_complete_altpll_0:altpll_0" File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v Line: 46
Info (12128): Elaborating entity "PLL_complete_altpll_0_stdsync_sv6" for hierarchy "PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 288
Info (12128): Elaborating entity "PLL_complete_altpll_0_dffpipe_l2c" for hierarchy "PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_stdsync_sv6:stdsync2|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 116
Info (12128): Elaborating entity "PLL_complete_altpll_0_altpll_neh2" for hierarchy "PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_neh2:sd1" File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 294
Info (12128): Elaborating entity "PLL_Platform_Desginer" for hierarchy "PLL_Platform_Desginer:blink_0" File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v Line: 52
Warning (10230): Verilog HDL assignment warning at PLL_Platform_Desginer.v(16): truncated value with size 32 to match size of target (13) File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v Line: 16
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v Line: 127
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j724.tdf
    Info (12023): Found entity 1: altsyncram_j724 File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/altsyncram_j724.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ksc.tdf
    Info (12023): Found entity 1: mux_ksc File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/mux_ksc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf
    Info (12023): Found entity 1: decode_6vf File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/decode_6vf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jei.tdf
    Info (12023): Found entity 1: cntr_jei File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cntr_jei.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_99j.tdf
    Info (12023): Found entity 1: cntr_99j File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cntr_99j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8gi.tdf
    Info (12023): Found entity 1: cntr_8gi File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cntr_8gi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf
    Info (12023): Found entity 1: cmpr_kgc File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cmpr_kgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf
    Info (12023): Found entity 1: cntr_r2j File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cntr_r2j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf
    Info (12023): Found entity 1: cmpr_ggc File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/cmpr_ggc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.20.12:50:40 Progress: Loading sld52846dd0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 771 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 755 logic cells
    Info (21064): Implemented 4 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Wed Nov 20 12:50:54 2024
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:50


