`timescale 1ns / 1ps // timescale for specifying the simulation time and time resolution

module my_module (
    input logic clk, // input clock signal
    input logic [7:0] data_in, // 8-bit input data
    output logic [7:0] data_out // 8-bit output data
);

logic [7:0] buffer_1; // 8-bit buffer for storing data
logic [7:0] buffer_2; // 8-bit buffer for storing data

always_ff @(posedge clk) begin // always block triggered by positive edge of clock signal
    buffer_1 <= data_in; // assign input data to buffer_1
    buffer_2 <= buffer_1; // assign data from buffer_1 to buffer_2
end

assign data_out = buffer_2; // assign output data from buffer_2

endmodule