#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("A_int_address0", 14, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("A_int_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("A_int_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("A_int_d0", 32, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("A_int_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("C4_int_address0", 10, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("C4_int_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("C4_int_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("sum_int_address0", 5, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("sum_int_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("sum_int_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("sum_int_d0", 32, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("sum_int_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("s_axi_control_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_AWADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_ARADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "kernel";
