#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 22 14:09:51 2018
# Process ID: 7896
# Current directory: C:/Users/Auora/Documents/tonedeaf
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent616 C:\Users\Auora\Documents\tonedeaf\audio_effects.xpr
# Log file: C:/Users/Auora/Documents/tonedeaf/vivado.log
# Journal file: C:/Users/Auora/Documents/tonedeaf\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Auora/Documents/tonedeaf/audio_effects.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/elechuad/Desktop/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 767.219 ; gain = 135.516
update_compile_order -fileset sources_1
close [ open C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v w ]
add_files C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:58 ; elapsed = 00:24:53 . Memory (MB): peak = 797.199 ; gain = 590.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (1#1) [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (2#1) [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
WARNING: [Synth 8-3848] Net clk_20k in module/entity AUDIO_FX_TOP does not have driver. [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:30]
WARNING: [Synth 8-3848] Net clk_50M in module/entity AUDIO_FX_TOP does not have driver. [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:31]
WARNING: [Synth 8-3848] Net speaker_out in module/entity AUDIO_FX_TOP does not have driver. [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:44]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (3#1) [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:59 ; elapsed = 00:24:54 . Memory (MB): peak = 833.652 ; gain = 627.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u1:cs to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:39]
WARNING: [Synth 8-3295] tying undriven pin u2:CLK to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:START to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[11] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[10] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[9] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[8] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[7] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[6] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[5] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[4] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[3] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[2] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[1] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[0] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:59 ; elapsed = 00:24:55 . Memory (MB): peak = 833.652 ; gain = 627.059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:14 ; elapsed = 00:25:10 . Memory (MB): peak = 1115.160 ; gain = 908.566
11 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1115.160 ; gain = 334.488
set_property top clk_gen [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:26 ; elapsed = 00:25:30 . Memory (MB): peak = 1115.160 ; gain = 908.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v:23]
	Parameter clk_speed bound to: 2500 - type: integer 
WARNING: [Synth 8-3848] Net O_50MHz in module/entity clk_gen does not have driver. [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v:27]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (1#1) [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v:23]
WARNING: [Synth 8-3331] design clk_gen has unconnected port O_50MHz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:27 ; elapsed = 00:25:31 . Memory (MB): peak = 1126.680 ; gain = 920.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:27 ; elapsed = 00:25:31 . Memory (MB): peak = 1126.680 ; gain = 920.086
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.594 ; gain = 43.434
file mkdir C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v w ]
add_files -fileset sim_1 C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v
update_compile_order -fileset sim_1
set_property top clk_gen_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1158.594 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1158.594 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_design
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 14:41:07 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 14:42:08 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 14:43:08 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 14:44:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
add_wave {{/clk_gen_sim/test/cnt}} 
save_wave_config {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
set_property xsim.view C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 14:45:53 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 14:49:03 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 14:49:46 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 14:51:00 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2458] undeclared symbol O_50MHZ, assumed default net type wire [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 14:56:39 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2458] undeclared symbol O_50MHZ, assumed default net type wire [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 14:58:31 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 15:01:01 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_gen_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj clk_gen_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/clk_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_gen_sim_behav xil_defaultlib.clk_gen_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.clk_gen_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_gen_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/clk_gen_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 15:01:54 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_gen_sim_behav -key {Behavioral:sim_1:Functional:clk_gen_sim} -tclbatch {clk_gen_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
source clk_gen_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_gen_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_module.v w ]
add_files C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_module.v
update_compile_order -fileset sources_1
remove_files C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_module.v
add_files -norecurse C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/buffer.v
update_compile_order -fileset sources_1
set_property top buffer [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: buffer
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:14 ; elapsed = 01:26:43 . Memory (MB): peak = 1158.594 ; gain = 952.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'buffer' [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/buffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'buffer' (1#1) [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/buffer.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:14 ; elapsed = 01:26:44 . Memory (MB): peak = 1158.594 ; gain = 952.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:15 ; elapsed = 01:26:44 . Memory (MB): peak = 1158.594 ; gain = 952.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:07:20 ; elapsed = 01:26:47 . Memory (MB): peak = 1214.805 ; gain = 1008.211
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.805 ; gain = 56.211
close_design
close [ open C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_buffer.v w ]
add_files C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_buffer.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/delay_sim.v w ]
add_files -fileset sim_1 C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/delay_sim.v
update_compile_order -fileset sim_1
set_property top delay_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'delay_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj delay_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/delay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_sim_behav xil_defaultlib.delay_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 13 for port O_data [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/delay_sim.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_buffer
Compiling module xil_defaultlib.delay_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot delay_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/delay_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 16:29:10 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "delay_sim_behav -key {Behavioral:sim_1:Functional:delay_sim} -tclbatch {delay_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
WARNING: Simulation object /clk_gen_sim/I_clk was not found in the design.
WARNING: Simulation object /clk_gen_sim/I_rst was not found in the design.
WARNING: Simulation object /clk_gen_sim/clk_20k was not found in the design.
WARNING: Simulation object /clk_gen_sim/clk_50M was not found in the design.
WARNING: Simulation object /clk_gen_sim/test/cnt was not found in the design.
source delay_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'delay_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'delay_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj delay_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/delay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_sim_behav xil_defaultlib.delay_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_buffer
Compiling module xil_defaultlib.delay_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot delay_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/delay_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 16:30:11 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "delay_sim_behav -key {Behavioral:sim_1:Functional:delay_sim} -tclbatch {delay_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
WARNING: Simulation object /clk_gen_sim/I_clk was not found in the design.
WARNING: Simulation object /clk_gen_sim/I_rst was not found in the design.
WARNING: Simulation object /clk_gen_sim/clk_20k was not found in the design.
WARNING: Simulation object /clk_gen_sim/clk_50M was not found in the design.
WARNING: Simulation object /clk_gen_sim/test/cnt was not found in the design.
source delay_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'delay_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/delay_sim/O_data}} 
add_wave {{/delay_sim/I_data}} 
add_wave {{/delay_sim/clk}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'delay_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj delay_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/delay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_sim_behav xil_defaultlib.delay_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_buffer
Compiling module xil_defaultlib.delay_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot delay_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/delay_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 16:30:43 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "delay_sim_behav -key {Behavioral:sim_1:Functional:delay_sim} -tclbatch {delay_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
WARNING: Simulation object /clk_gen_sim/I_clk was not found in the design.
WARNING: Simulation object /clk_gen_sim/I_rst was not found in the design.
WARNING: Simulation object /clk_gen_sim/clk_20k was not found in the design.
WARNING: Simulation object /clk_gen_sim/clk_50M was not found in the design.
WARNING: Simulation object /clk_gen_sim/test/cnt was not found in the design.
source delay_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'delay_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.805 ; gain = 0.000
remove_files -fileset sim_1 C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'delay_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj delay_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/delay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_sim_behav xil_defaultlib.delay_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_buffer
Compiling module xil_defaultlib.delay_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot delay_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/delay_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 16:31:10 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "delay_sim_behav -key {Behavioral:sim_1:Functional:delay_sim} -tclbatch {delay_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source delay_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'delay_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.805 ; gain = 0.000
add_wave {{/delay_sim/buff/addr_ptr[2]}} 
save_wave_config {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg
set_property xsim.view {C:/Users/Auora/Documents/tonedeaf/clk_gen_sim_behav.wcfg C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'delay_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj delay_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/delay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_sim_behav xil_defaultlib.delay_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_buffer
Compiling module xil_defaultlib.delay_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot delay_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/delay_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 16:33:32 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "delay_sim_behav -key {Behavioral:sim_1:Functional:delay_sim} -tclbatch {delay_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg
source delay_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'delay_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.805 ; gain = 0.000
add_wave {{/delay_sim/buff/addr_ptr}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'delay_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj delay_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/delay_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/delay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_sim_behav xil_defaultlib.delay_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_buffer
Compiling module xil_defaultlib.delay_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot delay_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/delay_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 16:37:04 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "delay_sim_behav -key {Behavioral:sim_1:Functional:delay_sim} -tclbatch {delay_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg
WARNING: Simulation object /delay_sim/buff/addr_ptr[2] was not found in the design.
source delay_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'delay_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1214.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
set_property top pitch_buffer [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Thu Mar 22 18:39:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/Auora/Documents/tonedeaf/audio_effects.runs/synth_1/runme.log
close [ open C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v w ]
add_files C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v" into library work [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v:1]
[Thu Mar 22 18:43:19 2018] Launched synth_1...
Run output will be captured here: C:/Users/Auora/Documents/tonedeaf/audio_effects.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_bd_design "design_1"
Wrote  : <C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
update_compile_order -fileset sources_1
set_property top buffer [current_fileset]
update_compile_order -fileset sources_1
remove_files C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/bd/design_1/design_1.bd
file delete -force C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/bd/design_1
set_property top pitch_shift [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v" into library work [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v:1]
INFO: [filemgmt 20-737] The module currently selected as top, "buffer", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Thu Mar 22 19:04:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/Auora/Documents/tonedeaf/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v" into library work [C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v:1]
[Thu Mar 22 19:07:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/Auora/Documents/tonedeaf/audio_effects.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/pitchshift_sim.v w ]
add_files -fileset sim_1 C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/pitchshift_sim.v
update_compile_order -fileset sim_1
set_property top pitchshift_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pitchshift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj pitchshift_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitch_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/pitchshift_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitchshift_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pitchshift_sim_behav xil_defaultlib.pitchshift_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.buffer(wr_offset=512)
Compiling module xil_defaultlib.pitch_shift
Compiling module xil_defaultlib.pitchshift_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pitchshift_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/pitchshift_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 19:15:25 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pitchshift_sim_behav -key {Behavioral:sim_1:Functional:pitchshift_sim} -tclbatch {pitchshift_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg
WARNING: Simulation object /delay_sim/clk was not found in the design.
WARNING: Simulation object /delay_sim/I_data was not found in the design.
WARNING: Simulation object /delay_sim/O_data was not found in the design.
WARNING: Simulation object /delay_sim/buff/addr_ptr[2] was not found in the design.
source pitchshift_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pitchshift_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/pitchshift_sim/I_clk}} 
add_wave {{/pitchshift_sim/I_delta}} 
add_wave {{/pitchshift_sim/I_input}} 
add_wave {{/pitchshift_sim/O_output}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pitchshift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj pitchshift_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitch_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/pitchshift_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitchshift_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pitchshift_sim_behav xil_defaultlib.pitchshift_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.buffer(wr_offset=512)
Compiling module xil_defaultlib.pitch_shift
Compiling module xil_defaultlib.pitchshift_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pitchshift_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/pitchshift_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 19:16:24 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pitchshift_sim_behav -key {Behavioral:sim_1:Functional:pitchshift_sim} -tclbatch {pitchshift_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg
WARNING: Simulation object /delay_sim/clk was not found in the design.
WARNING: Simulation object /delay_sim/I_data was not found in the design.
WARNING: Simulation object /delay_sim/O_data was not found in the design.
WARNING: Simulation object /delay_sim/buff/addr_ptr[2] was not found in the design.
source pitchshift_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pitchshift_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.164 ; gain = 0.000
add_wave {{/pitchshift_sim/I_clk}} 
add_wave {{/pitchshift_sim/I_delta}} 
add_wave {{/pitchshift_sim/I_input}} 
add_wave {{/pitchshift_sim/O_output}} 
save_wave_config {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pitchshift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj pitchshift_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitch_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/pitchshift_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitchshift_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pitchshift_sim_behav xil_defaultlib.pitchshift_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.buffer(wr_offset=512)
Compiling module xil_defaultlib.pitch_shift
Compiling module xil_defaultlib.pitchshift_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pitchshift_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/pitchshift_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 19:17:13 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pitchshift_sim_behav -key {Behavioral:sim_1:Functional:pitchshift_sim} -tclbatch {pitchshift_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg
source pitchshift_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pitchshift_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.164 ; gain = 0.000
add_wave {{/pitchshift_sim/pit1/buf1/rd_ptr}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pitchshift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj pitchshift_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitch_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/pitchshift_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitchshift_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pitchshift_sim_behav xil_defaultlib.pitchshift_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.buffer(wr_offset=512)
Compiling module xil_defaultlib.pitch_shift
Compiling module xil_defaultlib.pitchshift_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pitchshift_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/pitchshift_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 19:19:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pitchshift_sim_behav -key {Behavioral:sim_1:Functional:pitchshift_sim} -tclbatch {pitchshift_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg
source pitchshift_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pitchshift_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1674.164 ; gain = 0.000
add_wave {{/pitchshift_sim/pit1/buf1/rd_ptr}} 
save_wave_config {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pitchshift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj pitchshift_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitch_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/pitchshift_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitchshift_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pitchshift_sim_behav xil_defaultlib.pitchshift_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.buffer(wr_offset=512)
Compiling module xil_defaultlib.pitch_shift
Compiling module xil_defaultlib.pitchshift_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pitchshift_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/pitchshift_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 19:20:01 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pitchshift_sim_behav -key {Behavioral:sim_1:Functional:pitchshift_sim} -tclbatch {pitchshift_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg
source pitchshift_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pitchshift_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pitchshift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj pitchshift_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitch_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/pitchshift_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitchshift_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pitchshift_sim_behav xil_defaultlib.pitchshift_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.buffer(wr_offset=512)
Compiling module xil_defaultlib.pitch_shift
Compiling module xil_defaultlib.pitchshift_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pitchshift_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/pitchshift_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 19:20:47 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pitchshift_sim_behav -key {Behavioral:sim_1:Functional:pitchshift_sim} -tclbatch {pitchshift_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg
source pitchshift_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pitchshift_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.164 ; gain = 0.000
add_wave {{/pitchshift_sim/pit1/buf1/O_buffer}} 
save_wave_config {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pitchshift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
"xvlog -m64 --relax -prj pitchshift_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/pitch_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitch_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/pitchshift_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pitchshift_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pitchshift_sim_behav xil_defaultlib.pitchshift_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.buffer(wr_offset=512)
Compiling module xil_defaultlib.pitch_shift
Compiling module xil_defaultlib.pitchshift_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pitchshift_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/xsim.dir/pitchshift_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 19:23:38 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pitchshift_sim_behav -key {Behavioral:sim_1:Functional:pitchshift_sim} -tclbatch {pitchshift_sim.tcl} -view {C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Auora/Documents/tonedeaf/delay_sim_behav.wcfg
source pitchshift_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pitchshift_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
