// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "SCIG.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic SCIG::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic SCIG::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<16> SCIG::ap_ST_fsm_state1 = "1";
const sc_lv<16> SCIG::ap_ST_fsm_state2 = "10";
const sc_lv<16> SCIG::ap_ST_fsm_state3 = "100";
const sc_lv<16> SCIG::ap_ST_fsm_state4 = "1000";
const sc_lv<16> SCIG::ap_ST_fsm_state5 = "10000";
const sc_lv<16> SCIG::ap_ST_fsm_state6 = "100000";
const sc_lv<16> SCIG::ap_ST_fsm_state7 = "1000000";
const sc_lv<16> SCIG::ap_ST_fsm_state8 = "10000000";
const sc_lv<16> SCIG::ap_ST_fsm_state9 = "100000000";
const sc_lv<16> SCIG::ap_ST_fsm_state10 = "1000000000";
const sc_lv<16> SCIG::ap_ST_fsm_pp0_stage0 = "10000000000";
const sc_lv<16> SCIG::ap_ST_fsm_state13 = "100000000000";
const sc_lv<16> SCIG::ap_ST_fsm_pp1_stage0 = "1000000000000";
const sc_lv<16> SCIG::ap_ST_fsm_pp1_stage1 = "10000000000000";
const sc_lv<16> SCIG::ap_ST_fsm_pp1_stage2 = "100000000000000";
const sc_lv<16> SCIG::ap_ST_fsm_state23 = "1000000000000000";
const bool SCIG::ap_const_boolean_1 = true;
const sc_lv<32> SCIG::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> SCIG::ap_const_lv32_1 = "1";
const sc_lv<32> SCIG::ap_const_lv32_2 = "10";
const sc_lv<32> SCIG::ap_const_lv32_3 = "11";
const sc_lv<32> SCIG::ap_const_lv32_4 = "100";
const sc_lv<32> SCIG::ap_const_lv32_5 = "101";
const sc_lv<32> SCIG::ap_const_lv32_6 = "110";
const sc_lv<32> SCIG::ap_const_lv32_7 = "111";
const sc_lv<32> SCIG::ap_const_lv32_D = "1101";
const bool SCIG::ap_const_boolean_0 = false;
const sc_lv<1> SCIG::ap_const_lv1_0 = "0";
const sc_lv<1> SCIG::ap_const_lv1_1 = "1";
const sc_lv<32> SCIG::ap_const_lv32_E = "1110";
const sc_lv<32> SCIG::ap_const_lv32_C = "1100";
const sc_lv<32> SCIG::ap_const_lv32_A = "1010";
const sc_lv<32> SCIG::ap_const_lv32_8 = "1000";
const sc_lv<32> SCIG::ap_const_lv32_9 = "1001";
const sc_lv<16> SCIG::ap_const_lv16_2 = "10";
const sc_lv<64> SCIG::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<64> SCIG::ap_const_lv64_1 = "1";
const sc_lv<64> SCIG::ap_const_lv64_2 = "10";
const sc_lv<12> SCIG::ap_const_lv12_510 = "10100010000";
const sc_lv<32> SCIG::ap_const_lv32_FFFFFFFE = "11111111111111111111111111111110";
const sc_lv<32> SCIG::ap_const_lv32_64D8 = "110010011011000";
const sc_lv<32> SCIG::ap_const_lv32_1F = "11111";
const sc_lv<27> SCIG::ap_const_lv27_0 = "000000000000000000000000000";
const sc_lv<32> SCIG::ap_const_lv32_D8 = "11011000";
const sc_lv<32> SCIG::ap_const_lv32_20 = "100000";
const sc_lv<32> SCIG::ap_const_lv32_22 = "100010";
const sc_lv<32> SCIG::ap_const_lv32_B = "1011";

SCIG::SCIG(sc_module_name name) : sc_module(name), mVcdFile(0) {
    inputBuf_V_U = new SCIG_inputBuf_V("inputBuf_V_U");
    inputBuf_V_U->clk(ap_clk);
    inputBuf_V_U->reset(ap_rst);
    inputBuf_V_U->address0(inputBuf_V_address0);
    inputBuf_V_U->ce0(inputBuf_V_ce0);
    inputBuf_V_U->we0(inputBuf_V_we0);
    inputBuf_V_U->d0(inElem_V_q0);
    inputBuf_V_U->q0(inputBuf_V_q0);
    inputBuf_V_U->address1(inputBuf_V_address1);
    inputBuf_V_U->ce1(inputBuf_V_ce1);
    inputBuf_V_U->we1(inputBuf_V_we1);
    inputBuf_V_U->d1(ap_phi_mux_storemerge_phi_fu_305_p4);
    inputBuf_V_U->q1(inputBuf_V_q1);
    inElem_V_U = new SCIG_inElem_V("inElem_V_U");
    inElem_V_U->clk(ap_clk);
    inElem_V_U->reset(ap_rst);
    inElem_V_U->address0(inElem_V_address0);
    inElem_V_U->ce0(inElem_V_ce0);
    inElem_V_U->q0(inElem_V_q0);
    inElem_V_U->address1(inElem_V_address1);
    inElem_V_U->ce1(inElem_V_ce1);
    inElem_V_U->we1(inElem_V_we1);
    inElem_V_U->d1(inElem_V_d1);
    cifar_10_mul_32s_bkb_U11 = new cifar_10_mul_32s_bkb<1,1,32,32,32>("cifar_10_mul_32s_bkb_U11");
    cifar_10_mul_32s_bkb_U11->din0(tmp_V_291_reg_800);
    cifar_10_mul_32s_bkb_U11->din1(tmp_V_285_reg_789);
    cifar_10_mul_32s_bkb_U11->dout(KER_size_0_fu_341_p2);
    cifar_10_mul_32s_cud_U12 = new cifar_10_mul_32s_cud<1,1,32,16,32>("cifar_10_mul_32s_cud_U12");
    cifar_10_mul_32s_cud_U12->din0(tmp_V_283_reg_784);
    cifar_10_mul_32s_cud_U12->din1(baseIterBound_fu_350_p1);
    cifar_10_mul_32s_cud_U12->dout(baseIterBound_fu_350_p2);
    cifar_10_mul_32s_bkb_U13 = new cifar_10_mul_32s_bkb<1,1,32,32,32>("cifar_10_mul_32s_bkb_U13");
    cifar_10_mul_32s_bkb_U13->din0(tmp_V_285_reg_789);
    cifar_10_mul_32s_bkb_U13->din1(KER_size_0_reg_805);
    cifar_10_mul_32s_bkb_U13->dout(KER_size_1_fu_370_p2);
    cifar_10_mul_32s_bkb_U14 = new cifar_10_mul_32s_bkb<1,1,32,32,32>("cifar_10_mul_32s_bkb_U14");
    cifar_10_mul_32s_bkb_U14->din0(tmp_V_287_reg_795);
    cifar_10_mul_32s_bkb_U14->din1(KER_size_1_reg_876);
    cifar_10_mul_32s_bkb_U14->dout(KER_bound_fu_374_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_IFMPadDimSqrt_fu_102);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( tmp_s_reg_780 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0);
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_block_pp0_stage0_subdone );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond2_reg_886 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond2_reg_886 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond2_reg_886 );

    SC_METHOD(thread_ap_block_pp1);
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_block_pp1_stage2_subdone );
    sensitive << ( ap_block_pp1_stage1_subdone );

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );
    sensitive << ( ap_predicate_op181_read_state17 );

    SC_METHOD(thread_ap_block_pp1_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );
    sensitive << ( ap_predicate_op181_read_state17 );

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );
    sensitive << ( ap_predicate_op181_read_state17 );

    SC_METHOD(thread_ap_block_pp1_stage1);

    SC_METHOD(thread_ap_block_pp1_stage1_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );
    sensitive << ( ap_predicate_op114_read_state15 );

    SC_METHOD(thread_ap_block_pp1_stage1_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );
    sensitive << ( ap_predicate_op114_read_state15 );

    SC_METHOD(thread_ap_block_pp1_stage1_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );
    sensitive << ( ap_predicate_op114_read_state15 );

    SC_METHOD(thread_ap_block_pp1_stage2);

    SC_METHOD(thread_ap_block_pp1_stage2_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter2_reg );
    sensitive << ( ap_predicate_op161_read_state16 );

    SC_METHOD(thread_ap_block_pp1_stage2_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter2_reg );
    sensitive << ( ap_predicate_op161_read_state16 );

    SC_METHOD(thread_ap_block_pp1_stage2_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter2_reg );
    sensitive << ( ap_predicate_op161_read_state16 );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter1);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( exitcond2_reg_886 );

    SC_METHOD(thread_ap_block_state14_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state15_pp1_stage1_iter0);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_predicate_op114_read_state15 );

    SC_METHOD(thread_ap_block_state16_pp1_stage2_iter0);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_predicate_op161_read_state16 );

    SC_METHOD(thread_ap_block_state17_pp1_stage0_iter1);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_predicate_op181_read_state17 );

    SC_METHOD(thread_ap_block_state18_pp1_stage1_iter1);

    SC_METHOD(thread_ap_block_state19_pp1_stage2_iter1);

    SC_METHOD(thread_ap_block_state2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );

    SC_METHOD(thread_ap_block_state20_pp1_stage0_iter2);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );

    SC_METHOD(thread_ap_block_state21_pp1_stage1_iter2);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );

    SC_METHOD(thread_ap_block_state22_pp1_stage2_iter2);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_93_reg_924_pp1_iter2_reg );

    SC_METHOD(thread_ap_block_state3);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );

    SC_METHOD(thread_ap_block_state4);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );

    SC_METHOD(thread_ap_block_state5);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );

    SC_METHOD(thread_ap_block_state6);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );

    SC_METHOD(thread_ap_block_state7);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );

    SC_METHOD(thread_ap_block_state8);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );

    SC_METHOD(thread_ap_condition_460);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_block_pp1_stage2_11001 );

    SC_METHOD(thread_ap_condition_483);
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( or_cond1_reg_908 );

    SC_METHOD(thread_ap_condition_807);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( exitcond_fu_389_p2 );
    sensitive << ( ap_block_pp1_stage0_11001 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state11);
    sensitive << ( exitcond2_fu_378_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state14);
    sensitive << ( exitcond_fu_389_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_ap_enable_operation_189);
    sensitive << ( ap_predicate_op189_store_state17 );

    SC_METHOD(thread_ap_enable_operation_194);
    sensitive << ( ap_predicate_op194_store_state17 );

    SC_METHOD(thread_ap_enable_operation_199);
    sensitive << ( ap_predicate_op199_store_state18 );

    SC_METHOD(thread_ap_enable_operation_205);
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );

    SC_METHOD(thread_ap_enable_operation_209);
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );

    SC_METHOD(thread_ap_enable_operation_210);
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );

    SC_METHOD(thread_ap_enable_operation_213);
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );

    SC_METHOD(thread_ap_enable_operation_219);
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );

    SC_METHOD(thread_ap_enable_operation_220);
    sensitive << ( tmp_93_reg_924_pp1_iter2_reg );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_state17_pp1_iter1_stage0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_enable_state18_pp1_iter1_stage1);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_enable_state19_pp1_iter1_stage2);
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_enable_state20_pp1_iter2_stage0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_ap_enable_state21_pp1_iter2_stage1);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_ap_enable_state22_pp1_iter2_stage2);
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_ap_phi_mux_i_phi_fu_262_p4);
    sensitive << ( exitcond_reg_895 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( i_reg_258 );
    sensitive << ( i_8_reg_899 );

    SC_METHOD(thread_ap_phi_mux_inp_phi_fu_250_p4);
    sensitive << ( exitcond_reg_895 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( inp_reg_246 );
    sensitive << ( inp_6_reg_280 );

    SC_METHOD(thread_ap_phi_mux_storemerge_phi_fu_305_p4);
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( or_cond1_reg_908 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( tmp_241_fu_695_p1 );
    sensitive << ( ap_phi_reg_pp1_iter1_storemerge_reg_301 );

    SC_METHOD(thread_ap_phi_reg_pp1_iter0_storemerge_reg_301);

    SC_METHOD(thread_ap_predicate_op114_read_state15);
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( or_cond1_reg_908 );

    SC_METHOD(thread_ap_predicate_op161_read_state16);
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( or_cond1_reg_908 );

    SC_METHOD(thread_ap_predicate_op181_read_state17);
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( or_cond1_reg_908 );

    SC_METHOD(thread_ap_predicate_op189_store_state17);
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );

    SC_METHOD(thread_ap_predicate_op194_store_state17);
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );

    SC_METHOD(thread_ap_predicate_op199_store_state18);
    sensitive << ( exitcond_reg_895_pp1_iter1_reg );
    sensitive << ( tmp_84_reg_904_pp1_iter1_reg );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_baseIterBound_fu_350_p1);
    sensitive << ( ap_CS_fsm_state8 );

    SC_METHOD(thread_exitcond2_fu_378_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( i6_reg_235 );
    sensitive << ( KER_bound_reg_881 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_fu_389_p2);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( baseIterBound_reg_854 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_phi_mux_i_phi_fu_262_p4 );

    SC_METHOD(thread_extLd_fu_403_p1);
    sensitive << ( IFMPadDimSqrt_fu_102 );

    SC_METHOD(thread_i_7_fu_383_p2);
    sensitive << ( i6_reg_235 );

    SC_METHOD(thread_i_8_fu_394_p2);
    sensitive << ( ap_phi_mux_i_phi_fu_262_p4 );

    SC_METHOD(thread_inElem_V_address0);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_block_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_inElem_V_address1);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( or_cond1_reg_908 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_block_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_inElem_V_ce0);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp1_stage2_11001 );

    SC_METHOD(thread_inElem_V_ce1);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( or_cond1_reg_908 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_block_pp1_stage2_11001 );

    SC_METHOD(thread_inElem_V_d1);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( or_cond1_reg_908 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_block_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_phi_mux_storemerge_phi_fu_305_p4 );
    sensitive << ( tmp_239_fu_471_p1 );
    sensitive << ( tmp_240_fu_632_p1 );

    SC_METHOD(thread_inElem_V_we1);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( or_cond1_reg_908 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_block_pp1_stage2_11001 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( or_cond1_reg_908 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_block_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond2_reg_886 );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond2_reg_886 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_predicate_op181_read_state17 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_predicate_op114_read_state15 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_predicate_op161_read_state16 );
    sensitive << ( ap_block_pp1_stage2_11001 );

    SC_METHOD(thread_inp_2_fu_465_p2);
    sensitive << ( ap_phi_mux_inp_phi_fu_250_p4 );

    SC_METHOD(thread_inp_i_1_fu_649_p2);
    sensitive << ( inp_i_fu_130 );

    SC_METHOD(thread_inp_i_2_fu_669_p3);
    sensitive << ( inp_i_fu_130 );
    sensitive << ( tmp_91_fu_643_p2 );
    sensitive << ( p_s_fu_661_p3 );

    SC_METHOD(thread_inp_j_1_fu_677_p3);
    sensitive << ( inp_j_3_fu_637_p2 );
    sensitive << ( tmp_91_fu_643_p2 );

    SC_METHOD(thread_inp_j_3_fu_637_p2);
    sensitive << ( inp_j_fu_126 );

    SC_METHOD(thread_inputBuf_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_block_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( tmp_90_fu_700_p1 );
    sensitive << ( tmp_165_1_fu_719_p1 );
    sensitive << ( tmp_95_fu_734_p1 );

    SC_METHOD(thread_inputBuf_V_address1);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_block_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_165_2_fu_709_p1 );
    sensitive << ( tmp_174_1_fu_745_p1 );
    sensitive << ( tmp_174_2_fu_764_p1 );

    SC_METHOD(thread_inputBuf_V_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_block_pp1_stage2_11001 );

    SC_METHOD(thread_inputBuf_V_ce1);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_block_pp1_stage2_11001 );

    SC_METHOD(thread_inputBuf_V_we0);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( exitcond_reg_895_pp1_iter1_reg );
    sensitive << ( tmp_84_reg_904_pp1_iter1_reg );
    sensitive << ( ap_block_pp1_stage1_11001 );

    SC_METHOD(thread_inputBuf_V_we1);
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );

    SC_METHOD(thread_input_ind_fu_536_p2);
    sensitive << ( tmp4_fu_530_p2 );
    sensitive << ( tmp3_fu_524_p2 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_kx_3_fu_542_p2);
    sensitive << ( kx_fu_134 );

    SC_METHOD(thread_ky_3_fu_559_p2);
    sensitive << ( ky_fu_122 );

    SC_METHOD(thread_or_cond1_fu_459_p2);
    sensitive << ( tmp_238_fu_453_p2 );
    sensitive << ( tmp_234_fu_419_p3 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_block_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond2_reg_886 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );
    sensitive << ( tmp_93_reg_924_pp1_iter2_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( in_V_V_dout );
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond2_reg_886 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );
    sensitive << ( tmp_93_reg_924_pp1_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( tmp_V_301_fu_750_p1 );
    sensitive << ( ap_block_pp1_stage0_01001 );
    sensitive << ( tmp_V_302_fu_755_p1 );
    sensitive << ( ap_block_pp1_stage1_01001 );
    sensitive << ( tmp_V_303_fu_769_p1 );
    sensitive << ( ap_block_pp1_stage2_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond2_reg_886 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_93_reg_924_pp1_iter1_reg );
    sensitive << ( tmp_93_reg_924_pp1_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_block_pp1_stage2_11001 );

    SC_METHOD(thread_ox_1_fu_579_p2);
    sensitive << ( ox_fu_118 );

    SC_METHOD(thread_oy_1_fu_599_p2);
    sensitive << ( oy_fu_114 );

    SC_METHOD(thread_p_1_fu_619_p3);
    sensitive << ( oy_1_fu_599_p2 );
    sensitive << ( tmp_99_fu_605_p2 );

    SC_METHOD(thread_p_inp_1_fu_611_p3);
    sensitive << ( ap_phi_reg_pp1_iter0_inp_1_reg_269 );
    sensitive << ( tmp_99_fu_605_p2 );

    SC_METHOD(thread_p_s_fu_661_p3);
    sensitive << ( inp_i_1_fu_649_p2 );
    sensitive << ( tmp_92_fu_655_p2 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp3_fu_524_p2);
    sensitive << ( tmp_243_fu_512_p2 );
    sensitive << ( tmp_244_fu_518_p2 );

    SC_METHOD(thread_tmp4_fu_530_p2);
    sensitive << ( ox_fu_118 );
    sensitive << ( kx_fu_134 );

    SC_METHOD(thread_tmp_164_1_fu_714_p2);
    sensitive << ( tmp_89_reg_917 );

    SC_METHOD(thread_tmp_164_2_fu_704_p2);
    sensitive << ( tmp_89_reg_917 );

    SC_METHOD(thread_tmp_165_1_fu_719_p1);
    sensitive << ( tmp_164_1_fu_714_p2 );

    SC_METHOD(thread_tmp_165_2_fu_709_p1);
    sensitive << ( tmp_164_2_fu_704_p2 );

    SC_METHOD(thread_tmp_173_1_fu_739_p2);
    sensitive << ( tmp_94_fu_729_p2 );

    SC_METHOD(thread_tmp_173_2_fu_759_p2);
    sensitive << ( tmp_94_reg_951 );

    SC_METHOD(thread_tmp_174_1_fu_745_p1);
    sensitive << ( tmp_173_1_fu_739_p2 );

    SC_METHOD(thread_tmp_174_2_fu_764_p1);
    sensitive << ( tmp_173_2_fu_759_p2 );

    SC_METHOD(thread_tmp_234_fu_419_p3);
    sensitive << ( tmp_85_fu_413_p2 );

    SC_METHOD(thread_tmp_235_fu_427_p4);
    sensitive << ( inp_i_fu_130 );

    SC_METHOD(thread_tmp_236_fu_437_p4);
    sensitive << ( inp_j_fu_126 );

    SC_METHOD(thread_tmp_237_fu_447_p2);
    sensitive << ( tmp_235_fu_427_p4 );
    sensitive << ( tmp_236_fu_437_p4 );

    SC_METHOD(thread_tmp_238_fu_453_p2);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( exitcond_fu_389_p2 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( tmp_84_fu_407_p2 );
    sensitive << ( tmp_237_fu_447_p2 );

    SC_METHOD(thread_tmp_239_fu_471_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_tmp_240_fu_632_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_tmp_241_fu_695_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_tmp_242_fu_476_p2);
    sensitive << ( inp_reg_246 );

    SC_METHOD(thread_tmp_243_fu_512_p2);
    sensitive << ( tmp_fu_506_p2 );

    SC_METHOD(thread_tmp_244_fu_518_p2);
    sensitive << ( tmp_fu_506_p2 );

    SC_METHOD(thread_tmp_245_fu_724_p2);
    sensitive << ( input_ind_reg_928_pp1_iter1_reg );

    SC_METHOD(thread_tmp_84_fu_407_p2);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( exitcond_fu_389_p2 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_phi_mux_inp_phi_fu_250_p4 );
    sensitive << ( extLd_fu_403_p1 );

    SC_METHOD(thread_tmp_85_fu_413_p2);
    sensitive << ( inp_j_fu_126 );
    sensitive << ( inp_i_fu_130 );

    SC_METHOD(thread_tmp_89_fu_482_p2);
    sensitive << ( inp_reg_246 );
    sensitive << ( tmp_242_fu_476_p2 );

    SC_METHOD(thread_tmp_90_fu_700_p1);
    sensitive << ( tmp_89_reg_917 );

    SC_METHOD(thread_tmp_91_fu_643_p2);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_block_pp1_stage2_11001 );
    sensitive << ( inp_j_3_fu_637_p2 );

    SC_METHOD(thread_tmp_92_fu_655_p2);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( tmp_84_reg_904 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_block_pp1_stage2_11001 );
    sensitive << ( inp_i_1_fu_649_p2 );

    SC_METHOD(thread_tmp_93_fu_488_p2);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_phi_reg_pp1_iter0_inp_1_reg_269 );

    SC_METHOD(thread_tmp_94_fu_729_p2);
    sensitive << ( input_ind_reg_928_pp1_iter1_reg );
    sensitive << ( tmp_245_fu_724_p2 );

    SC_METHOD(thread_tmp_95_fu_734_p1);
    sensitive << ( tmp_94_fu_729_p2 );

    SC_METHOD(thread_tmp_96_fu_548_p2);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( tmp_93_fu_488_p2 );
    sensitive << ( kx_3_fu_542_p2 );

    SC_METHOD(thread_tmp_97_fu_565_p2);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( tmp_93_fu_488_p2 );
    sensitive << ( tmp_96_fu_548_p2 );
    sensitive << ( ky_3_fu_559_p2 );

    SC_METHOD(thread_tmp_98_fu_585_p2);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( tmp_93_fu_488_p2 );
    sensitive << ( tmp_96_fu_548_p2 );
    sensitive << ( tmp_97_fu_565_p2 );
    sensitive << ( ox_1_fu_579_p2 );

    SC_METHOD(thread_tmp_99_fu_605_p2);
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( exitcond_reg_895 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( tmp_93_fu_488_p2 );
    sensitive << ( tmp_96_fu_548_p2 );
    sensitive << ( tmp_97_fu_565_p2 );
    sensitive << ( tmp_98_fu_585_p2 );
    sensitive << ( oy_1_fu_599_p2 );

    SC_METHOD(thread_tmp_V_301_fu_750_p1);
    sensitive << ( inputBuf_V_q0 );

    SC_METHOD(thread_tmp_V_302_fu_755_p1);
    sensitive << ( inputBuf_V_load_1_reg_966 );

    SC_METHOD(thread_tmp_V_303_fu_769_p1);
    sensitive << ( inputBuf_V_q1 );

    SC_METHOD(thread_tmp_fu_506_p2);
    sensitive << ( oy_fu_114 );
    sensitive << ( ky_fu_122 );

    SC_METHOD(thread_tmp_s_fu_335_p2);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( in_V_V_dout );
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage2 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( tmp_s_reg_780 );
    sensitive << ( exitcond2_fu_378_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( exitcond_fu_389_p2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_block_pp1_stage2_subdone );
    sensitive << ( ap_block_pp1_stage1_subdone );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "0000000000000001";
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "SCIG_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage1, "ap_CS_fsm_pp1_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, ap_block_pp1_stage1, "ap_block_pp1_stage1");
    sc_trace(mVcdFile, exitcond_reg_895, "exitcond_reg_895");
    sc_trace(mVcdFile, tmp_84_reg_904, "tmp_84_reg_904");
    sc_trace(mVcdFile, or_cond1_reg_908, "or_cond1_reg_908");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage2, "ap_CS_fsm_pp1_stage2");
    sc_trace(mVcdFile, ap_block_pp1_stage2, "ap_block_pp1_stage2");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond2_reg_886, "exitcond2_reg_886");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, tmp_93_reg_924, "tmp_93_reg_924");
    sc_trace(mVcdFile, tmp_93_reg_924_pp1_iter1_reg, "tmp_93_reg_924_pp1_iter1_reg");
    sc_trace(mVcdFile, tmp_93_reg_924_pp1_iter2_reg, "tmp_93_reg_924_pp1_iter2_reg");
    sc_trace(mVcdFile, i6_reg_235, "i6_reg_235");
    sc_trace(mVcdFile, inp_reg_246, "inp_reg_246");
    sc_trace(mVcdFile, i_reg_258, "i_reg_258");
    sc_trace(mVcdFile, inp_6_reg_280, "inp_6_reg_280");
    sc_trace(mVcdFile, tmp_s_fu_335_p2, "tmp_s_fu_335_p2");
    sc_trace(mVcdFile, tmp_s_reg_780, "tmp_s_reg_780");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, tmp_V_283_reg_784, "tmp_V_283_reg_784");
    sc_trace(mVcdFile, ap_block_state2, "ap_block_state2");
    sc_trace(mVcdFile, tmp_V_285_reg_789, "tmp_V_285_reg_789");
    sc_trace(mVcdFile, ap_block_state3, "ap_block_state3");
    sc_trace(mVcdFile, tmp_V_287_reg_795, "tmp_V_287_reg_795");
    sc_trace(mVcdFile, ap_block_state4, "ap_block_state4");
    sc_trace(mVcdFile, tmp_V_291_reg_800, "tmp_V_291_reg_800");
    sc_trace(mVcdFile, ap_block_state6, "ap_block_state6");
    sc_trace(mVcdFile, KER_size_0_fu_341_p2, "KER_size_0_fu_341_p2");
    sc_trace(mVcdFile, KER_size_0_reg_805, "KER_size_0_reg_805");
    sc_trace(mVcdFile, ap_block_state8, "ap_block_state8");
    sc_trace(mVcdFile, baseIterBound_fu_350_p2, "baseIterBound_fu_350_p2");
    sc_trace(mVcdFile, baseIterBound_reg_854, "baseIterBound_reg_854");
    sc_trace(mVcdFile, KER_size_1_fu_370_p2, "KER_size_1_fu_370_p2");
    sc_trace(mVcdFile, KER_size_1_reg_876, "KER_size_1_reg_876");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, KER_bound_fu_374_p2, "KER_bound_fu_374_p2");
    sc_trace(mVcdFile, KER_bound_reg_881, "KER_bound_reg_881");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, exitcond2_fu_378_p2, "exitcond2_fu_378_p2");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter0, "ap_block_state11_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter1, "ap_block_state12_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, i_7_fu_383_p2, "i_7_fu_383_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, exitcond_fu_389_p2, "exitcond_fu_389_p2");
    sc_trace(mVcdFile, ap_block_state14_pp1_stage0_iter0, "ap_block_state14_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_predicate_op181_read_state17, "ap_predicate_op181_read_state17");
    sc_trace(mVcdFile, ap_block_state17_pp1_stage0_iter1, "ap_block_state17_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state20_pp1_stage0_iter2, "ap_block_state20_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, exitcond_reg_895_pp1_iter1_reg, "exitcond_reg_895_pp1_iter1_reg");
    sc_trace(mVcdFile, i_8_fu_394_p2, "i_8_fu_394_p2");
    sc_trace(mVcdFile, i_8_reg_899, "i_8_reg_899");
    sc_trace(mVcdFile, tmp_84_fu_407_p2, "tmp_84_fu_407_p2");
    sc_trace(mVcdFile, tmp_84_reg_904_pp1_iter1_reg, "tmp_84_reg_904_pp1_iter1_reg");
    sc_trace(mVcdFile, or_cond1_fu_459_p2, "or_cond1_fu_459_p2");
    sc_trace(mVcdFile, inp_2_fu_465_p2, "inp_2_fu_465_p2");
    sc_trace(mVcdFile, tmp_89_fu_482_p2, "tmp_89_fu_482_p2");
    sc_trace(mVcdFile, tmp_89_reg_917, "tmp_89_reg_917");
    sc_trace(mVcdFile, ap_predicate_op114_read_state15, "ap_predicate_op114_read_state15");
    sc_trace(mVcdFile, ap_block_state15_pp1_stage1_iter0, "ap_block_state15_pp1_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state18_pp1_stage1_iter1, "ap_block_state18_pp1_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state21_pp1_stage1_iter2, "ap_block_state21_pp1_stage1_iter2");
    sc_trace(mVcdFile, ap_block_pp1_stage1_11001, "ap_block_pp1_stage1_11001");
    sc_trace(mVcdFile, tmp_93_fu_488_p2, "tmp_93_fu_488_p2");
    sc_trace(mVcdFile, input_ind_fu_536_p2, "input_ind_fu_536_p2");
    sc_trace(mVcdFile, input_ind_reg_928, "input_ind_reg_928");
    sc_trace(mVcdFile, input_ind_reg_928_pp1_iter1_reg, "input_ind_reg_928_pp1_iter1_reg");
    sc_trace(mVcdFile, tmp_96_fu_548_p2, "tmp_96_fu_548_p2");
    sc_trace(mVcdFile, tmp_97_fu_565_p2, "tmp_97_fu_565_p2");
    sc_trace(mVcdFile, tmp_98_fu_585_p2, "tmp_98_fu_585_p2");
    sc_trace(mVcdFile, p_inp_1_fu_611_p3, "p_inp_1_fu_611_p3");
    sc_trace(mVcdFile, tmp_94_fu_729_p2, "tmp_94_fu_729_p2");
    sc_trace(mVcdFile, tmp_94_reg_951, "tmp_94_reg_951");
    sc_trace(mVcdFile, ap_predicate_op161_read_state16, "ap_predicate_op161_read_state16");
    sc_trace(mVcdFile, ap_block_state16_pp1_stage2_iter0, "ap_block_state16_pp1_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state19_pp1_stage2_iter1, "ap_block_state19_pp1_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state22_pp1_stage2_iter2, "ap_block_state22_pp1_stage2_iter2");
    sc_trace(mVcdFile, ap_block_pp1_stage2_11001, "ap_block_pp1_stage2_11001");
    sc_trace(mVcdFile, inputBuf_V_q1, "inputBuf_V_q1");
    sc_trace(mVcdFile, inputBuf_V_load_1_reg_966, "inputBuf_V_load_1_reg_966");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state11, "ap_condition_pp0_exit_iter0_state11");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state14, "ap_condition_pp1_exit_iter0_state14");
    sc_trace(mVcdFile, ap_block_pp1_stage2_subdone, "ap_block_pp1_stage2_subdone");
    sc_trace(mVcdFile, inputBuf_V_address0, "inputBuf_V_address0");
    sc_trace(mVcdFile, inputBuf_V_ce0, "inputBuf_V_ce0");
    sc_trace(mVcdFile, inputBuf_V_we0, "inputBuf_V_we0");
    sc_trace(mVcdFile, inputBuf_V_q0, "inputBuf_V_q0");
    sc_trace(mVcdFile, inputBuf_V_address1, "inputBuf_V_address1");
    sc_trace(mVcdFile, inputBuf_V_ce1, "inputBuf_V_ce1");
    sc_trace(mVcdFile, inputBuf_V_we1, "inputBuf_V_we1");
    sc_trace(mVcdFile, inElem_V_address0, "inElem_V_address0");
    sc_trace(mVcdFile, inElem_V_ce0, "inElem_V_ce0");
    sc_trace(mVcdFile, inElem_V_q0, "inElem_V_q0");
    sc_trace(mVcdFile, inElem_V_address1, "inElem_V_address1");
    sc_trace(mVcdFile, inElem_V_ce1, "inElem_V_ce1");
    sc_trace(mVcdFile, inElem_V_we1, "inElem_V_we1");
    sc_trace(mVcdFile, inElem_V_d1, "inElem_V_d1");
    sc_trace(mVcdFile, ap_phi_mux_inp_phi_fu_250_p4, "ap_phi_mux_inp_phi_fu_250_p4");
    sc_trace(mVcdFile, ap_phi_mux_i_phi_fu_262_p4, "ap_phi_mux_i_phi_fu_262_p4");
    sc_trace(mVcdFile, ap_phi_reg_pp1_iter0_inp_1_reg_269, "ap_phi_reg_pp1_iter0_inp_1_reg_269");
    sc_trace(mVcdFile, ap_phi_reg_pp1_iter0_inp_6_reg_280, "ap_phi_reg_pp1_iter0_inp_6_reg_280");
    sc_trace(mVcdFile, ap_phi_mux_storemerge_phi_fu_305_p4, "ap_phi_mux_storemerge_phi_fu_305_p4");
    sc_trace(mVcdFile, tmp_241_fu_695_p1, "tmp_241_fu_695_p1");
    sc_trace(mVcdFile, ap_phi_reg_pp1_iter1_storemerge_reg_301, "ap_phi_reg_pp1_iter1_storemerge_reg_301");
    sc_trace(mVcdFile, ap_phi_reg_pp1_iter0_storemerge_reg_301, "ap_phi_reg_pp1_iter0_storemerge_reg_301");
    sc_trace(mVcdFile, tmp_90_fu_700_p1, "tmp_90_fu_700_p1");
    sc_trace(mVcdFile, tmp_165_2_fu_709_p1, "tmp_165_2_fu_709_p1");
    sc_trace(mVcdFile, tmp_165_1_fu_719_p1, "tmp_165_1_fu_719_p1");
    sc_trace(mVcdFile, tmp_95_fu_734_p1, "tmp_95_fu_734_p1");
    sc_trace(mVcdFile, tmp_174_1_fu_745_p1, "tmp_174_1_fu_745_p1");
    sc_trace(mVcdFile, tmp_174_2_fu_764_p1, "tmp_174_2_fu_764_p1");
    sc_trace(mVcdFile, ap_block_state5, "ap_block_state5");
    sc_trace(mVcdFile, ap_block_state7, "ap_block_state7");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, tmp_V_301_fu_750_p1, "tmp_V_301_fu_750_p1");
    sc_trace(mVcdFile, ap_block_pp1_stage0_01001, "ap_block_pp1_stage0_01001");
    sc_trace(mVcdFile, tmp_V_302_fu_755_p1, "tmp_V_302_fu_755_p1");
    sc_trace(mVcdFile, ap_block_pp1_stage1_01001, "ap_block_pp1_stage1_01001");
    sc_trace(mVcdFile, tmp_V_303_fu_769_p1, "tmp_V_303_fu_769_p1");
    sc_trace(mVcdFile, ap_block_pp1_stage2_01001, "ap_block_pp1_stage2_01001");
    sc_trace(mVcdFile, IFMPadDimSqrt_fu_102, "IFMPadDimSqrt_fu_102");
    sc_trace(mVcdFile, oy_fu_114, "oy_fu_114");
    sc_trace(mVcdFile, p_1_fu_619_p3, "p_1_fu_619_p3");
    sc_trace(mVcdFile, ox_fu_118, "ox_fu_118");
    sc_trace(mVcdFile, ox_1_fu_579_p2, "ox_1_fu_579_p2");
    sc_trace(mVcdFile, ky_fu_122, "ky_fu_122");
    sc_trace(mVcdFile, ky_3_fu_559_p2, "ky_3_fu_559_p2");
    sc_trace(mVcdFile, inp_j_fu_126, "inp_j_fu_126");
    sc_trace(mVcdFile, inp_j_1_fu_677_p3, "inp_j_1_fu_677_p3");
    sc_trace(mVcdFile, inp_i_fu_130, "inp_i_fu_130");
    sc_trace(mVcdFile, inp_i_2_fu_669_p3, "inp_i_2_fu_669_p3");
    sc_trace(mVcdFile, kx_fu_134, "kx_fu_134");
    sc_trace(mVcdFile, kx_3_fu_542_p2, "kx_3_fu_542_p2");
    sc_trace(mVcdFile, tmp_239_fu_471_p1, "tmp_239_fu_471_p1");
    sc_trace(mVcdFile, tmp_240_fu_632_p1, "tmp_240_fu_632_p1");
    sc_trace(mVcdFile, baseIterBound_fu_350_p1, "baseIterBound_fu_350_p1");
    sc_trace(mVcdFile, extLd_fu_403_p1, "extLd_fu_403_p1");
    sc_trace(mVcdFile, tmp_85_fu_413_p2, "tmp_85_fu_413_p2");
    sc_trace(mVcdFile, tmp_235_fu_427_p4, "tmp_235_fu_427_p4");
    sc_trace(mVcdFile, tmp_236_fu_437_p4, "tmp_236_fu_437_p4");
    sc_trace(mVcdFile, tmp_237_fu_447_p2, "tmp_237_fu_447_p2");
    sc_trace(mVcdFile, tmp_238_fu_453_p2, "tmp_238_fu_453_p2");
    sc_trace(mVcdFile, tmp_234_fu_419_p3, "tmp_234_fu_419_p3");
    sc_trace(mVcdFile, tmp_242_fu_476_p2, "tmp_242_fu_476_p2");
    sc_trace(mVcdFile, tmp_fu_506_p2, "tmp_fu_506_p2");
    sc_trace(mVcdFile, tmp_243_fu_512_p2, "tmp_243_fu_512_p2");
    sc_trace(mVcdFile, tmp_244_fu_518_p2, "tmp_244_fu_518_p2");
    sc_trace(mVcdFile, tmp4_fu_530_p2, "tmp4_fu_530_p2");
    sc_trace(mVcdFile, tmp3_fu_524_p2, "tmp3_fu_524_p2");
    sc_trace(mVcdFile, oy_1_fu_599_p2, "oy_1_fu_599_p2");
    sc_trace(mVcdFile, tmp_99_fu_605_p2, "tmp_99_fu_605_p2");
    sc_trace(mVcdFile, inp_j_3_fu_637_p2, "inp_j_3_fu_637_p2");
    sc_trace(mVcdFile, inp_i_1_fu_649_p2, "inp_i_1_fu_649_p2");
    sc_trace(mVcdFile, tmp_92_fu_655_p2, "tmp_92_fu_655_p2");
    sc_trace(mVcdFile, tmp_91_fu_643_p2, "tmp_91_fu_643_p2");
    sc_trace(mVcdFile, p_s_fu_661_p3, "p_s_fu_661_p3");
    sc_trace(mVcdFile, tmp_164_2_fu_704_p2, "tmp_164_2_fu_704_p2");
    sc_trace(mVcdFile, tmp_164_1_fu_714_p2, "tmp_164_1_fu_714_p2");
    sc_trace(mVcdFile, tmp_245_fu_724_p2, "tmp_245_fu_724_p2");
    sc_trace(mVcdFile, tmp_173_1_fu_739_p2, "tmp_173_1_fu_739_p2");
    sc_trace(mVcdFile, tmp_173_2_fu_759_p2, "tmp_173_2_fu_759_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp1_stage1_subdone, "ap_block_pp1_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0, "ap_block_pp0");
    sc_trace(mVcdFile, ap_block_pp1, "ap_block_pp1");
    sc_trace(mVcdFile, ap_predicate_op189_store_state17, "ap_predicate_op189_store_state17");
    sc_trace(mVcdFile, ap_enable_operation_189, "ap_enable_operation_189");
    sc_trace(mVcdFile, ap_enable_state17_pp1_iter1_stage0, "ap_enable_state17_pp1_iter1_stage0");
    sc_trace(mVcdFile, ap_predicate_op194_store_state17, "ap_predicate_op194_store_state17");
    sc_trace(mVcdFile, ap_enable_operation_194, "ap_enable_operation_194");
    sc_trace(mVcdFile, ap_predicate_op199_store_state18, "ap_predicate_op199_store_state18");
    sc_trace(mVcdFile, ap_enable_operation_199, "ap_enable_operation_199");
    sc_trace(mVcdFile, ap_enable_state18_pp1_iter1_stage1, "ap_enable_state18_pp1_iter1_stage1");
    sc_trace(mVcdFile, ap_enable_operation_205, "ap_enable_operation_205");
    sc_trace(mVcdFile, ap_enable_state19_pp1_iter1_stage2, "ap_enable_state19_pp1_iter1_stage2");
    sc_trace(mVcdFile, ap_enable_operation_210, "ap_enable_operation_210");
    sc_trace(mVcdFile, ap_enable_state20_pp1_iter2_stage0, "ap_enable_state20_pp1_iter2_stage0");
    sc_trace(mVcdFile, ap_enable_operation_209, "ap_enable_operation_209");
    sc_trace(mVcdFile, ap_enable_operation_213, "ap_enable_operation_213");
    sc_trace(mVcdFile, ap_enable_operation_219, "ap_enable_operation_219");
    sc_trace(mVcdFile, ap_enable_state21_pp1_iter2_stage1, "ap_enable_state21_pp1_iter2_stage1");
    sc_trace(mVcdFile, ap_enable_operation_220, "ap_enable_operation_220");
    sc_trace(mVcdFile, ap_enable_state22_pp1_iter2_stage2, "ap_enable_state22_pp1_iter2_stage2");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_condition_807, "ap_condition_807");
    sc_trace(mVcdFile, ap_condition_483, "ap_condition_483");
    sc_trace(mVcdFile, ap_condition_460, "ap_condition_460");
#endif

    }
}

SCIG::~SCIG() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete inputBuf_V_U;
    delete inElem_V_U;
    delete cifar_10_mul_32s_bkb_U11;
    delete cifar_10_mul_32s_cud_U12;
    delete cifar_10_mul_32s_bkb_U13;
    delete cifar_10_mul_32s_bkb_U14;
}

void SCIG::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state11.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state11.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state11.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state14.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read()))) {
            ap_enable_reg_pp1_iter2 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_807.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_84_fu_407_p2.read())) {
            ap_phi_reg_pp1_iter0_inp_1_reg_269 = ap_phi_mux_inp_phi_fu_250_p4.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_84_fu_407_p2.read())) {
            ap_phi_reg_pp1_iter0_inp_1_reg_269 = inp_2_fu_465_p2.read();
        }
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_93_fu_488_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_96_fu_548_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_97_fu_565_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_97_fu_565_p2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_98_fu_585_p2.read())))) {
        ap_phi_reg_pp1_iter0_inp_6_reg_280 = ap_phi_reg_pp1_iter0_inp_1_reg_269.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_97_fu_565_p2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_98_fu_585_p2.read()))) {
        ap_phi_reg_pp1_iter0_inp_6_reg_280 = p_inp_1_fu_611_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_condition_460.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_483.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp1_iter1_storemerge_reg_301 = ap_const_lv16_2;
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp1_iter1_storemerge_reg_301 = ap_phi_reg_pp1_iter0_storemerge_reg_301.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_fu_378_p2.read()))) {
        i6_reg_235 = i_7_fu_383_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        i6_reg_235 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        i_reg_258 = i_8_reg_899.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read()))) {
        i_reg_258 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0))) {
        inp_i_fu_130 = inp_i_2_fu_669_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read()))) {
        inp_i_fu_130 = ap_const_lv32_FFFFFFFE;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0))) {
        inp_j_fu_126 = inp_j_1_fu_677_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read()))) {
        inp_j_fu_126 = ap_const_lv32_FFFFFFFE;
    }
    if ((esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        inp_reg_246 = inp_6_reg_280.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read()))) {
        inp_reg_246 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_96_fu_548_p2.read()))) {
        kx_fu_134 = kx_3_fu_542_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_97_fu_565_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_98_fu_585_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, tmp_97_fu_565_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_97_fu_565_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, tmp_98_fu_585_p2.read())))) {
        kx_fu_134 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_97_fu_565_p2.read()))) {
        ky_fu_122 = ky_3_fu_559_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_97_fu_565_p2.read())))) {
        ky_fu_122 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_97_fu_565_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_98_fu_585_p2.read()))) {
        ox_fu_118 = ox_1_fu_579_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_97_fu_565_p2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_98_fu_585_p2.read())))) {
        ox_fu_118 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_96_fu_548_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_97_fu_565_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_98_fu_585_p2.read()))) {
        oy_fu_114 = p_1_fu_619_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read()))) {
        oy_fu_114 = ap_const_lv32_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        KER_bound_reg_881 = KER_bound_fu_374_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && esl_seteq<1,1,1>(ap_const_lv1_0, tmp_s_reg_780.read()))) {
        KER_size_0_reg_805 = KER_size_0_fu_341_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        KER_size_1_reg_876 = KER_size_1_fu_370_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read()))) {
        baseIterBound_reg_854 = baseIterBound_fu_350_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond2_reg_886 = exitcond2_fu_378_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_reg_895 = exitcond_fu_389_p2.read();
        exitcond_reg_895_pp1_iter1_reg = exitcond_reg_895.read();
        tmp_84_reg_904_pp1_iter1_reg = tmp_84_reg_904.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        i_8_reg_899 = i_8_fu_394_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0))) {
        inp_6_reg_280 = ap_phi_reg_pp1_iter0_inp_6_reg_280.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        inputBuf_V_load_1_reg_966 = inputBuf_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_fu_488_p2.read()))) {
        input_ind_reg_928 = input_ind_fu_536_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0))) {
        input_ind_reg_928_pp1_iter1_reg = input_ind_reg_928.read();
        tmp_93_reg_924_pp1_iter1_reg = tmp_93_reg_924.read();
        tmp_93_reg_924_pp1_iter2_reg = tmp_93_reg_924_pp1_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_fu_389_p2.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_84_fu_407_p2.read()))) {
        or_cond1_reg_908 = or_cond1_fu_459_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_fu_389_p2.read()))) {
        tmp_84_reg_904 = tmp_84_fu_407_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0))) {
        tmp_89_reg_917 = tmp_89_fu_482_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0))) {
        tmp_93_reg_924 = tmp_93_fu_488_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0))) {
        tmp_94_reg_951 = tmp_94_fu_729_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
        tmp_V_283_reg_784 = in_V_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
        tmp_V_285_reg_789 = in_V_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
        tmp_V_287_reg_795 = in_V_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
        tmp_V_291_reg_800 = in_V_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
        tmp_s_reg_780 = tmp_s_fu_335_p2.read();
    }
}

void SCIG::thread_IFMPadDimSqrt_fu_102() {
    IFMPadDimSqrt_fu_102 = ap_const_lv12_510;
}

void SCIG::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[10];
}

void SCIG::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[12];
}

void SCIG::thread_ap_CS_fsm_pp1_stage1() {
    ap_CS_fsm_pp1_stage1 = ap_CS_fsm.read()[13];
}

void SCIG::thread_ap_CS_fsm_pp1_stage2() {
    ap_CS_fsm_pp1_stage2 = ap_CS_fsm.read()[14];
}

void SCIG::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void SCIG::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[9];
}

void SCIG::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[11];
}

void SCIG::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void SCIG::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void SCIG::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void SCIG::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void SCIG::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void SCIG::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void SCIG::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[7];
}

void SCIG::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[8];
}

void SCIG::thread_ap_block_pp0() {
    ap_block_pp0 = (esl_seteq<1,16,16>(ap_ST_fsm_pp0_stage0, ap_CS_fsm.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_pp0_stage0_subdone.read()));
}

void SCIG::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SCIG::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))));
}

void SCIG::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))));
}

void SCIG::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))));
}

void SCIG::thread_ap_block_pp1() {
    ap_block_pp1 = ((esl_seteq<1,16,16>(ap_ST_fsm_pp1_stage0, ap_CS_fsm.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_pp1_stage0_subdone.read())) || (esl_seteq<1,16,16>(ap_ST_fsm_pp1_stage1, ap_CS_fsm.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_pp1_stage1_subdone.read())) || (esl_seteq<1,16,16>(ap_ST_fsm_pp1_stage2, ap_CS_fsm.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_pp1_stage2_subdone.read())));
}

void SCIG::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SCIG::thread_ap_block_pp1_stage0_01001() {
    ap_block_pp1_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op181_read_state17.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void SCIG::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op181_read_state17.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void SCIG::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op181_read_state17.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void SCIG::thread_ap_block_pp1_stage1() {
    ap_block_pp1_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SCIG::thread_ap_block_pp1_stage1_01001() {
    ap_block_pp1_stage1_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op114_read_state15.read())));
}

void SCIG::thread_ap_block_pp1_stage1_11001() {
    ap_block_pp1_stage1_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op114_read_state15.read())));
}

void SCIG::thread_ap_block_pp1_stage1_subdone() {
    ap_block_pp1_stage1_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op114_read_state15.read())));
}

void SCIG::thread_ap_block_pp1_stage2() {
    ap_block_pp1_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SCIG::thread_ap_block_pp1_stage2_01001() {
    ap_block_pp1_stage2_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op161_read_state16.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void SCIG::thread_ap_block_pp1_stage2_11001() {
    ap_block_pp1_stage2_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op161_read_state16.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void SCIG::thread_ap_block_pp1_stage2_subdone() {
    ap_block_pp1_stage2_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op161_read_state16.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void SCIG::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_block_state11_pp0_stage0_iter0() {
    ap_block_state11_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SCIG::thread_ap_block_state12_pp0_stage0_iter1() {
    ap_block_state12_pp0_stage0_iter1 = ((esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void SCIG::thread_ap_block_state14_pp1_stage0_iter0() {
    ap_block_state14_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SCIG::thread_ap_block_state15_pp1_stage1_iter0() {
    ap_block_state15_pp1_stage1_iter0 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op114_read_state15.read()));
}

void SCIG::thread_ap_block_state16_pp1_stage2_iter0() {
    ap_block_state16_pp1_stage2_iter0 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op161_read_state16.read()));
}

void SCIG::thread_ap_block_state17_pp1_stage0_iter1() {
    ap_block_state17_pp1_stage0_iter1 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op181_read_state17.read()));
}

void SCIG::thread_ap_block_state18_pp1_stage1_iter1() {
    ap_block_state18_pp1_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SCIG::thread_ap_block_state19_pp1_stage2_iter1() {
    ap_block_state19_pp1_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SCIG::thread_ap_block_state2() {
    ap_block_state2 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_block_state20_pp1_stage0_iter2() {
    ap_block_state20_pp1_stage0_iter2 = (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_block_state21_pp1_stage1_iter2() {
    ap_block_state21_pp1_stage1_iter2 = (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_block_state22_pp1_stage2_iter2() {
    ap_block_state22_pp1_stage2_iter2 = (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_block_state3() {
    ap_block_state3 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_block_state4() {
    ap_block_state4 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_block_state5() {
    ap_block_state5 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_block_state6() {
    ap_block_state6 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_block_state7() {
    ap_block_state7 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_block_state8() {
    ap_block_state8 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void SCIG::thread_ap_condition_460() {
    ap_condition_460 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0));
}

void SCIG::thread_ap_condition_483() {
    ap_condition_483 = (esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_lv1_1, or_cond1_reg_908.read()));
}

void SCIG::thread_ap_condition_807() {
    ap_condition_807 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_fu_389_p2.read()));
}

void SCIG::thread_ap_condition_pp0_exit_iter0_state11() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, exitcond2_fu_378_p2.read())) {
        ap_condition_pp0_exit_iter0_state11 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state11 = ap_const_logic_0;
    }
}

void SCIG::thread_ap_condition_pp1_exit_iter0_state14() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_fu_389_p2.read())) {
        ap_condition_pp1_exit_iter0_state14 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state14 = ap_const_logic_0;
    }
}

void SCIG::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void SCIG::thread_ap_enable_operation_189() {
    ap_enable_operation_189 = esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op189_store_state17.read());
}

void SCIG::thread_ap_enable_operation_194() {
    ap_enable_operation_194 = esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op194_store_state17.read());
}

void SCIG::thread_ap_enable_operation_199() {
    ap_enable_operation_199 = esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op199_store_state18.read());
}

void SCIG::thread_ap_enable_operation_205() {
    ap_enable_operation_205 = esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read());
}

void SCIG::thread_ap_enable_operation_209() {
    ap_enable_operation_209 = esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read());
}

void SCIG::thread_ap_enable_operation_210() {
    ap_enable_operation_210 = esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read());
}

void SCIG::thread_ap_enable_operation_213() {
    ap_enable_operation_213 = esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read());
}

void SCIG::thread_ap_enable_operation_219() {
    ap_enable_operation_219 = esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read());
}

void SCIG::thread_ap_enable_operation_220() {
    ap_enable_operation_220 = esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter2_reg.read());
}

void SCIG::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void SCIG::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void SCIG::thread_ap_enable_state17_pp1_iter1_stage0() {
    ap_enable_state17_pp1_iter1_stage0 = (esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_CS_fsm_pp1_stage0.read(), ap_const_logic_1));
}

void SCIG::thread_ap_enable_state18_pp1_iter1_stage1() {
    ap_enable_state18_pp1_iter1_stage1 = (esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_CS_fsm_pp1_stage1.read(), ap_const_logic_1));
}

void SCIG::thread_ap_enable_state19_pp1_iter1_stage2() {
    ap_enable_state19_pp1_iter1_stage2 = (esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_CS_fsm_pp1_stage2.read(), ap_const_logic_1));
}

void SCIG::thread_ap_enable_state20_pp1_iter2_stage0() {
    ap_enable_state20_pp1_iter2_stage0 = (esl_seteq<1,1,1>(ap_CS_fsm_pp1_stage0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter2.read(), ap_const_logic_1));
}

void SCIG::thread_ap_enable_state21_pp1_iter2_stage1() {
    ap_enable_state21_pp1_iter2_stage1 = (esl_seteq<1,1,1>(ap_CS_fsm_pp1_stage1.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter2.read(), ap_const_logic_1));
}

void SCIG::thread_ap_enable_state22_pp1_iter2_stage2() {
    ap_enable_state22_pp1_iter2_stage2 = (esl_seteq<1,1,1>(ap_CS_fsm_pp1_stage2.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter2.read(), ap_const_logic_1));
}

void SCIG::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void SCIG::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void SCIG::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void SCIG::thread_ap_phi_mux_i_phi_fu_262_p4() {
    if ((esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_phi_fu_262_p4 = i_8_reg_899.read();
    } else {
        ap_phi_mux_i_phi_fu_262_p4 = i_reg_258.read();
    }
}

void SCIG::thread_ap_phi_mux_inp_phi_fu_250_p4() {
    if ((esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_inp_phi_fu_250_p4 = inp_6_reg_280.read();
    } else {
        ap_phi_mux_inp_phi_fu_250_p4 = inp_reg_246.read();
    }
}

void SCIG::thread_ap_phi_mux_storemerge_phi_fu_305_p4() {
    if ((esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_storemerge_phi_fu_305_p4 = tmp_241_fu_695_p1.read();
    } else {
        ap_phi_mux_storemerge_phi_fu_305_p4 = ap_phi_reg_pp1_iter1_storemerge_reg_301.read();
    }
}

void SCIG::thread_ap_phi_reg_pp1_iter0_storemerge_reg_301() {
    ap_phi_reg_pp1_iter0_storemerge_reg_301 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void SCIG::thread_ap_predicate_op114_read_state15() {
    ap_predicate_op114_read_state15 = (esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()));
}

void SCIG::thread_ap_predicate_op161_read_state16() {
    ap_predicate_op161_read_state16 = (esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()));
}

void SCIG::thread_ap_predicate_op181_read_state17() {
    ap_predicate_op181_read_state17 = (esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()));
}

void SCIG::thread_ap_predicate_op189_store_state17() {
    ap_predicate_op189_store_state17 = (esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1));
}

void SCIG::thread_ap_predicate_op194_store_state17() {
    ap_predicate_op194_store_state17 = (esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1));
}

void SCIG::thread_ap_predicate_op199_store_state18() {
    ap_predicate_op199_store_state18 = (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_895_pp1_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_84_reg_904_pp1_iter1_reg.read()));
}

void SCIG::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void SCIG::thread_baseIterBound_fu_350_p1() {
    baseIterBound_fu_350_p1 =  (sc_lv<16>) (ap_const_lv32_64D8);
}

void SCIG::thread_exitcond2_fu_378_p2() {
    exitcond2_fu_378_p2 = (!i6_reg_235.read().is_01() || !KER_bound_reg_881.read().is_01())? sc_lv<1>(): sc_lv<1>(i6_reg_235.read() == KER_bound_reg_881.read());
}

void SCIG::thread_exitcond_fu_389_p2() {
    exitcond_fu_389_p2 = (!ap_phi_mux_i_phi_fu_262_p4.read().is_01() || !baseIterBound_reg_854.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_phi_fu_262_p4.read() == baseIterBound_reg_854.read());
}

void SCIG::thread_extLd_fu_403_p1() {
    extLd_fu_403_p1 = esl_sext<32,12>(IFMPadDimSqrt_fu_102.read());
}

void SCIG::thread_i_7_fu_383_p2() {
    i_7_fu_383_p2 = (!i6_reg_235.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(i6_reg_235.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void SCIG::thread_i_8_fu_394_p2() {
    i_8_fu_394_p2 = (!ap_phi_mux_i_phi_fu_262_p4.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(ap_phi_mux_i_phi_fu_262_p4.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void SCIG::thread_inElem_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        inElem_V_address0 =  (sc_lv<8>) (ap_const_lv64_1);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage2.read(), ap_const_boolean_0))) {
        inElem_V_address0 =  (sc_lv<8>) (ap_const_lv64_0);
    } else {
        inElem_V_address0 = "XXXXXXXX";
    }
}

void SCIG::thread_inElem_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        inElem_V_address1 =  (sc_lv<8>) (ap_const_lv64_2);
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage2.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, or_cond1_reg_908.read())))) {
        inElem_V_address1 =  (sc_lv<8>) (ap_const_lv64_1);
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, or_cond1_reg_908.read())))) {
        inElem_V_address1 =  (sc_lv<8>) (ap_const_lv64_0);
    } else {
        inElem_V_address1 = "XXXXXXXX";
    }
}

void SCIG::thread_inElem_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0)))) {
        inElem_V_ce0 = ap_const_logic_1;
    } else {
        inElem_V_ce0 = ap_const_logic_0;
    }
}

void SCIG::thread_inElem_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, or_cond1_reg_908.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, or_cond1_reg_908.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0)))) {
        inElem_V_ce1 = ap_const_logic_1;
    } else {
        inElem_V_ce1 = ap_const_logic_0;
    }
}

void SCIG::thread_inElem_V_d1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        inElem_V_d1 = ap_phi_mux_storemerge_phi_fu_305_p4.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage2.read(), ap_const_boolean_0))) {
        inElem_V_d1 = tmp_240_fu_632_p1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, or_cond1_reg_908.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                 esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, or_cond1_reg_908.read())))) {
        inElem_V_d1 = ap_const_lv16_2;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()))) {
        inElem_V_d1 = tmp_239_fu_471_p1.read();
    } else {
        inElem_V_d1 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
    }
}

void SCIG::thread_inElem_V_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, or_cond1_reg_908.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, or_cond1_reg_908.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)))) {
        inElem_V_we1 = ap_const_logic_1;
    } else {
        inElem_V_we1 = ap_const_logic_0;
    }
}

void SCIG::thread_in_V_V_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, or_cond1_reg_908.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read())))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void SCIG::thread_in_V_V_read() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op114_read_state15.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op161_read_state16.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op181_read_state17.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void SCIG::thread_inp_2_fu_465_p2() {
    inp_2_fu_465_p2 = (!ap_const_lv32_1.is_01() || !ap_phi_mux_inp_phi_fu_250_p4.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_1) + sc_biguint<32>(ap_phi_mux_inp_phi_fu_250_p4.read()));
}

void SCIG::thread_inp_i_1_fu_649_p2() {
    inp_i_1_fu_649_p2 = (!ap_const_lv32_1.is_01() || !inp_i_fu_130.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_1) + sc_biguint<32>(inp_i_fu_130.read()));
}

void SCIG::thread_inp_i_2_fu_669_p3() {
    inp_i_2_fu_669_p3 = (!tmp_91_fu_643_p2.read()[0].is_01())? sc_lv<32>(): ((tmp_91_fu_643_p2.read()[0].to_bool())? p_s_fu_661_p3.read(): inp_i_fu_130.read());
}

void SCIG::thread_inp_j_1_fu_677_p3() {
    inp_j_1_fu_677_p3 = (!tmp_91_fu_643_p2.read()[0].is_01())? sc_lv<32>(): ((tmp_91_fu_643_p2.read()[0].to_bool())? ap_const_lv32_FFFFFFFE: inp_j_3_fu_637_p2.read());
}

void SCIG::thread_inp_j_3_fu_637_p2() {
    inp_j_3_fu_637_p2 = (!ap_const_lv32_1.is_01() || !inp_j_fu_126.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_1) + sc_biguint<32>(inp_j_fu_126.read()));
}

void SCIG::thread_inputBuf_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage2.read(), ap_const_boolean_0))) {
            inputBuf_V_address0 =  (sc_lv<14>) (tmp_95_fu_734_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
            inputBuf_V_address0 =  (sc_lv<14>) (tmp_165_1_fu_719_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
            inputBuf_V_address0 =  (sc_lv<14>) (tmp_90_fu_700_p1.read());
        } else {
            inputBuf_V_address0 =  (sc_lv<14>) ("XXXXXXXXXXXXXX");
        }
    } else {
        inputBuf_V_address0 =  (sc_lv<14>) ("XXXXXXXXXXXXXX");
    }
}

void SCIG::thread_inputBuf_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()))) {
        inputBuf_V_address1 =  (sc_lv<14>) (tmp_174_2_fu_764_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage2.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        inputBuf_V_address1 =  (sc_lv<14>) (tmp_174_1_fu_745_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        inputBuf_V_address1 =  (sc_lv<14>) (tmp_165_2_fu_709_p1.read());
    } else {
        inputBuf_V_address1 =  (sc_lv<14>) ("XXXXXXXXXXXXXX");
    }
}

void SCIG::thread_inputBuf_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0)))) {
        inputBuf_V_ce0 = ap_const_logic_1;
    } else {
        inputBuf_V_ce0 = ap_const_logic_0;
    }
}

void SCIG::thread_inputBuf_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0)))) {
        inputBuf_V_ce1 = ap_const_logic_1;
    } else {
        inputBuf_V_ce1 = ap_const_logic_0;
    }
}

void SCIG::thread_inputBuf_V_we0() {
    if (((esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_895_pp1_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_84_reg_904_pp1_iter1_reg.read())))) {
        inputBuf_V_we0 = ap_const_logic_1;
    } else {
        inputBuf_V_we0 = ap_const_logic_0;
    }
}

void SCIG::thread_inputBuf_V_we1() {
    if ((esl_seteq<1,1,1>(exitcond_reg_895.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(tmp_84_reg_904.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        inputBuf_V_we1 = ap_const_logic_1;
    } else {
        inputBuf_V_we1 = ap_const_logic_0;
    }
}

void SCIG::thread_input_ind_fu_536_p2() {
    input_ind_fu_536_p2 = (!tmp4_fu_530_p2.read().is_01() || !tmp3_fu_524_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(tmp4_fu_530_p2.read()) + sc_biguint<32>(tmp3_fu_524_p2.read()));
}

void SCIG::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void SCIG::thread_kx_3_fu_542_p2() {
    kx_3_fu_542_p2 = (!ap_const_lv32_1.is_01() || !kx_fu_134.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_1) + sc_biguint<32>(kx_fu_134.read()));
}

void SCIG::thread_ky_3_fu_559_p2() {
    ky_3_fu_559_p2 = (!ky_fu_122.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(ky_fu_122.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void SCIG::thread_or_cond1_fu_459_p2() {
    or_cond1_fu_459_p2 = (tmp_238_fu_453_p2.read() | tmp_234_fu_419_p3.read());
}

void SCIG::thread_out_V_V_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter2_reg.read())))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void SCIG::thread_out_V_V_din() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage2_01001.read(), ap_const_boolean_0))) {
        out_V_V_din = tmp_V_303_fu_769_p1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1_01001.read(), ap_const_boolean_0))) {
        out_V_V_din = tmp_V_302_fu_755_p1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_01001.read(), ap_const_boolean_0))) {
        out_V_V_din = tmp_V_301_fu_750_p1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_01001.read(), ap_const_boolean_0)))) {
        out_V_V_din = in_V_V_dout.read();
    } else {
        out_V_V_din =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void SCIG::thread_out_V_V_write() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_reg_886.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_93_reg_924_pp1_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage2_11001.read(), ap_const_boolean_0)))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void SCIG::thread_ox_1_fu_579_p2() {
    ox_1_fu_579_p2 = (!ox_fu_118.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(ox_fu_118.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void SCIG::thread_oy_1_fu_599_p2() {
    oy_1_fu_599_p2 = (!oy_fu_114.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(oy_fu_114.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void SCIG::thread_p_1_fu_619_p3() {
    p_1_fu_619_p3 = (!tmp_99_fu_605_p2.read()[0].is_01())? sc_lv<32>(): ((tmp_99_fu_605_p2.read()[0].to_bool())? ap_const_lv32_0: oy_1_fu_599_p2.read());
}

void SCIG::thread_p_inp_1_fu_611_p3() {
    p_inp_1_fu_611_p3 = (!tmp_99_fu_605_p2.read()[0].is_01())? sc_lv<32>(): ((tmp_99_fu_605_p2.read()[0].to_bool())? ap_const_lv32_0: ap_phi_reg_pp1_iter0_inp_1_reg_269.read());
}

void SCIG::thread_p_s_fu_661_p3() {
    p_s_fu_661_p3 = (!tmp_92_fu_655_p2.read()[0].is_01())? sc_lv<32>(): ((tmp_92_fu_655_p2.read()[0].to_bool())? ap_const_lv32_FFFFFFFE: inp_i_1_fu_649_p2.read());
}

void SCIG::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void SCIG::thread_start_out() {
    start_out = real_start.read();
}

void SCIG::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void SCIG::thread_tmp3_fu_524_p2() {
    tmp3_fu_524_p2 = (!tmp_243_fu_512_p2.read().is_01() || !tmp_244_fu_518_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(tmp_243_fu_512_p2.read()) + sc_biguint<32>(tmp_244_fu_518_p2.read()));
}

void SCIG::thread_tmp4_fu_530_p2() {
    tmp4_fu_530_p2 = (!kx_fu_134.read().is_01() || !ox_fu_118.read().is_01())? sc_lv<32>(): (sc_biguint<32>(kx_fu_134.read()) + sc_biguint<32>(ox_fu_118.read()));
}

void SCIG::thread_tmp_164_1_fu_714_p2() {
    tmp_164_1_fu_714_p2 = (!ap_const_lv32_1.is_01() || !tmp_89_reg_917.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_1) + sc_biguint<32>(tmp_89_reg_917.read()));
}

void SCIG::thread_tmp_164_2_fu_704_p2() {
    tmp_164_2_fu_704_p2 = (!ap_const_lv32_2.is_01() || !tmp_89_reg_917.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_2) + sc_biguint<32>(tmp_89_reg_917.read()));
}

void SCIG::thread_tmp_165_1_fu_719_p1() {
    tmp_165_1_fu_719_p1 = esl_zext<64,32>(tmp_164_1_fu_714_p2.read());
}

void SCIG::thread_tmp_165_2_fu_709_p1() {
    tmp_165_2_fu_709_p1 = esl_zext<64,32>(tmp_164_2_fu_704_p2.read());
}

void SCIG::thread_tmp_173_1_fu_739_p2() {
    tmp_173_1_fu_739_p2 = (!ap_const_lv32_1.is_01() || !tmp_94_fu_729_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_1) + sc_biguint<32>(tmp_94_fu_729_p2.read()));
}

void SCIG::thread_tmp_173_2_fu_759_p2() {
    tmp_173_2_fu_759_p2 = (!ap_const_lv32_2.is_01() || !tmp_94_reg_951.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_2) + sc_biguint<32>(tmp_94_reg_951.read()));
}

void SCIG::thread_tmp_174_1_fu_745_p1() {
    tmp_174_1_fu_745_p1 = esl_zext<64,32>(tmp_173_1_fu_739_p2.read());
}

void SCIG::thread_tmp_174_2_fu_764_p1() {
    tmp_174_2_fu_764_p1 = esl_zext<64,32>(tmp_173_2_fu_759_p2.read());
}

void SCIG::thread_tmp_234_fu_419_p3() {
    tmp_234_fu_419_p3 = tmp_85_fu_413_p2.read().range(31, 31);
}

void SCIG::thread_tmp_235_fu_427_p4() {
    tmp_235_fu_427_p4 = inp_i_fu_130.read().range(31, 5);
}

void SCIG::thread_tmp_236_fu_437_p4() {
    tmp_236_fu_437_p4 = inp_j_fu_126.read().range(31, 5);
}

void SCIG::thread_tmp_237_fu_447_p2() {
    tmp_237_fu_447_p2 = (tmp_235_fu_427_p4.read() | tmp_236_fu_437_p4.read());
}

void SCIG::thread_tmp_238_fu_453_p2() {
    tmp_238_fu_453_p2 = (!tmp_237_fu_447_p2.read().is_01() || !ap_const_lv27_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_237_fu_447_p2.read() != ap_const_lv27_0);
}

void SCIG::thread_tmp_239_fu_471_p1() {
    tmp_239_fu_471_p1 = in_V_V_dout.read().range(16-1, 0);
}

void SCIG::thread_tmp_240_fu_632_p1() {
    tmp_240_fu_632_p1 = in_V_V_dout.read().range(16-1, 0);
}

void SCIG::thread_tmp_241_fu_695_p1() {
    tmp_241_fu_695_p1 = in_V_V_dout.read().range(16-1, 0);
}

void SCIG::thread_tmp_242_fu_476_p2() {
    tmp_242_fu_476_p2 = (!ap_const_lv32_2.is_01())? sc_lv<32>(): inp_reg_246.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void SCIG::thread_tmp_243_fu_512_p2() {
    tmp_243_fu_512_p2 = (!ap_const_lv32_5.is_01())? sc_lv<32>(): tmp_fu_506_p2.read() << (unsigned short)ap_const_lv32_5.to_uint();
}

void SCIG::thread_tmp_244_fu_518_p2() {
    tmp_244_fu_518_p2 = (!ap_const_lv32_2.is_01())? sc_lv<32>(): tmp_fu_506_p2.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void SCIG::thread_tmp_245_fu_724_p2() {
    tmp_245_fu_724_p2 = (!ap_const_lv32_2.is_01())? sc_lv<32>(): input_ind_reg_928_pp1_iter1_reg.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void SCIG::thread_tmp_84_fu_407_p2() {
    tmp_84_fu_407_p2 = (!ap_phi_mux_inp_phi_fu_250_p4.read().is_01() || !extLd_fu_403_p1.read().is_01())? sc_lv<1>(): (sc_biguint<32>(ap_phi_mux_inp_phi_fu_250_p4.read()) < sc_biguint<32>(extLd_fu_403_p1.read()));
}

void SCIG::thread_tmp_85_fu_413_p2() {
    tmp_85_fu_413_p2 = (inp_j_fu_126.read() | inp_i_fu_130.read());
}

void SCIG::thread_tmp_89_fu_482_p2() {
    tmp_89_fu_482_p2 = (!tmp_242_fu_476_p2.read().is_01() || !inp_reg_246.read().is_01())? sc_lv<32>(): (sc_biguint<32>(tmp_242_fu_476_p2.read()) - sc_biguint<32>(inp_reg_246.read()));
}

void SCIG::thread_tmp_90_fu_700_p1() {
    tmp_90_fu_700_p1 = esl_zext<64,32>(tmp_89_reg_917.read());
}

void SCIG::thread_tmp_91_fu_643_p2() {
    tmp_91_fu_643_p2 = (!inp_j_3_fu_637_p2.read().is_01() || !ap_const_lv32_22.is_01())? sc_lv<1>(): sc_lv<1>(inp_j_3_fu_637_p2.read() == ap_const_lv32_22);
}

void SCIG::thread_tmp_92_fu_655_p2() {
    tmp_92_fu_655_p2 = (!inp_i_1_fu_649_p2.read().is_01() || !ap_const_lv32_22.is_01())? sc_lv<1>(): sc_lv<1>(inp_i_1_fu_649_p2.read() == ap_const_lv32_22);
}

void SCIG::thread_tmp_93_fu_488_p2() {
    tmp_93_fu_488_p2 = (!ap_phi_reg_pp1_iter0_inp_1_reg_269.read().is_01() || !ap_const_lv32_D8.is_01())? sc_lv<1>(): (sc_biguint<32>(ap_phi_reg_pp1_iter0_inp_1_reg_269.read()) > sc_biguint<32>(ap_const_lv32_D8));
}

void SCIG::thread_tmp_94_fu_729_p2() {
    tmp_94_fu_729_p2 = (!tmp_245_fu_724_p2.read().is_01() || !input_ind_reg_928_pp1_iter1_reg.read().is_01())? sc_lv<32>(): (sc_biguint<32>(tmp_245_fu_724_p2.read()) - sc_biguint<32>(input_ind_reg_928_pp1_iter1_reg.read()));
}

void SCIG::thread_tmp_95_fu_734_p1() {
    tmp_95_fu_734_p1 = esl_zext<64,32>(tmp_94_fu_729_p2.read());
}

void SCIG::thread_tmp_96_fu_548_p2() {
    tmp_96_fu_548_p2 = (!kx_3_fu_542_p2.read().is_01() || !ap_const_lv32_5.is_01())? sc_lv<1>(): sc_lv<1>(kx_3_fu_542_p2.read() == ap_const_lv32_5);
}

void SCIG::thread_tmp_97_fu_565_p2() {
    tmp_97_fu_565_p2 = (!ky_3_fu_559_p2.read().is_01() || !ap_const_lv32_5.is_01())? sc_lv<1>(): sc_lv<1>(ky_3_fu_559_p2.read() == ap_const_lv32_5);
}

void SCIG::thread_tmp_98_fu_585_p2() {
    tmp_98_fu_585_p2 = (!ox_1_fu_579_p2.read().is_01() || !ap_const_lv32_20.is_01())? sc_lv<1>(): sc_lv<1>(ox_1_fu_579_p2.read() == ap_const_lv32_20);
}

void SCIG::thread_tmp_99_fu_605_p2() {
    tmp_99_fu_605_p2 = (!oy_1_fu_599_p2.read().is_01() || !ap_const_lv32_20.is_01())? sc_lv<1>(): sc_lv<1>(oy_1_fu_599_p2.read() == ap_const_lv32_20);
}

void SCIG::thread_tmp_V_301_fu_750_p1() {
    tmp_V_301_fu_750_p1 = esl_sext<32,16>(inputBuf_V_q0.read());
}

void SCIG::thread_tmp_V_302_fu_755_p1() {
    tmp_V_302_fu_755_p1 = esl_sext<32,16>(inputBuf_V_load_1_reg_966.read());
}

void SCIG::thread_tmp_V_303_fu_769_p1() {
    tmp_V_303_fu_769_p1 = esl_sext<32,16>(inputBuf_V_q1.read());
}

void SCIG::thread_tmp_fu_506_p2() {
    tmp_fu_506_p2 = (!oy_fu_114.read().is_01() || !ky_fu_122.read().is_01())? sc_lv<32>(): (sc_biguint<32>(oy_fu_114.read()) + sc_biguint<32>(ky_fu_122.read()));
}

void SCIG::thread_tmp_s_fu_335_p2() {
    tmp_s_fu_335_p2 = (!in_V_V_dout.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): sc_lv<1>(in_V_V_dout.read() == ap_const_lv32_0);
}

void SCIG::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_state6;
            }
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_state7;
            }
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_s_reg_780.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())) && esl_seteq<1,1,1>(ap_const_lv1_0, tmp_s_reg_780.read()))) {
                ap_NS_fsm = ap_ST_fsm_state9;
            } else {
                ap_NS_fsm = ap_ST_fsm_state8;
            }
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state10;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            break;
        case 1024 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond2_fu_378_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond2_fu_378_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 2048 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        case 4096 : 
            if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_fu_389_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_fu_389_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state23;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 8192 : 
            if (esl_seteq<1,1,1>(ap_block_pp1_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            }
            break;
        case 16384 : 
            if ((esl_seteq<1,1,1>(ap_block_pp1_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state23;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            }
            break;
        case 32768 : 
            ap_NS_fsm = ap_ST_fsm_state13;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
            break;
    }
}

}

