circuit RiscV :
  module LongCounter :
    input clock : Clock
    input reset : Reset
    output io : { value : UInt<64>}

    reg counter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[Core.scala 27:24]
    node _counter_T = add(counter, UInt<1>("h1")) @[Core.scala 28:22]
    node _counter_T_1 = tail(_counter_T, 1) @[Core.scala 28:22]
    counter <= _counter_T_1 @[Core.scala 28:11]
    io.value <= counter @[Core.scala 29:12]

  module MachineTimer :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, intr : UInt<1>, mtime : UInt<64>, mtimecmp : UInt<64>}

    reg mtime : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[MachineTimer.scala 15:22]
    reg mtimecmp : UInt<64>, clock with :
      reset => (reset, UInt<64>("hffffffff")) @[MachineTimer.scala 16:25]
    reg intr : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[MachineTimer.scala 17:21]
    node _mtime_T = add(mtime, UInt<1>("h1")) @[MachineTimer.scala 19:18]
    node _mtime_T_1 = tail(_mtime_T, 1) @[MachineTimer.scala 19:18]
    mtime <= _mtime_T_1 @[MachineTimer.scala 19:9]
    node _intr_T = geq(mtime, mtimecmp) @[MachineTimer.scala 20:17]
    intr <= _intr_T @[MachineTimer.scala 20:8]
    io.intr <= intr @[MachineTimer.scala 21:11]
    io.mtime <= mtime @[MachineTimer.scala 22:12]
    io.mtimecmp <= mtimecmp @[MachineTimer.scala 23:15]
    io.mem.rdata <= UInt<32>("hdeadbeef") @[MachineTimer.scala 25:16]
    io.mem.rvalid <= UInt<1>("h1") @[MachineTimer.scala 26:17]
    io.mem.wready <= UInt<1>("h1") @[MachineTimer.scala 27:17]
    when io.mem.ren : @[MachineTimer.scala 29:21]
      node _T = bits(io.mem.raddr, 3, 2) @[MachineTimer.scala 30:25]
      node _T_1 = eq(UInt<1>("h0"), _T) @[MachineTimer.scala 30:33]
      when _T_1 : @[MachineTimer.scala 30:33]
        node _io_mem_rdata_T = bits(mtime, 31, 0) @[MachineTimer.scala 32:30]
        io.mem.rdata <= _io_mem_rdata_T @[MachineTimer.scala 32:22]
      else :
        node _T_2 = eq(UInt<1>("h1"), _T) @[MachineTimer.scala 30:33]
        when _T_2 : @[MachineTimer.scala 30:33]
          node _io_mem_rdata_T_1 = bits(mtime, 63, 32) @[MachineTimer.scala 35:30]
          io.mem.rdata <= _io_mem_rdata_T_1 @[MachineTimer.scala 35:22]
        else :
          node _T_3 = eq(UInt<2>("h2"), _T) @[MachineTimer.scala 30:33]
          when _T_3 : @[MachineTimer.scala 30:33]
            node _io_mem_rdata_T_2 = bits(mtimecmp, 31, 0) @[MachineTimer.scala 38:33]
            io.mem.rdata <= _io_mem_rdata_T_2 @[MachineTimer.scala 38:22]
          else :
            node _T_4 = eq(UInt<2>("h3"), _T) @[MachineTimer.scala 30:33]
            when _T_4 : @[MachineTimer.scala 30:33]
              node _io_mem_rdata_T_3 = bits(mtimecmp, 63, 32) @[MachineTimer.scala 41:33]
              io.mem.rdata <= _io_mem_rdata_T_3 @[MachineTimer.scala 41:22]
    when io.mem.wen : @[MachineTimer.scala 46:21]
      node _T_5 = bits(io.mem.waddr, 3, 2) @[MachineTimer.scala 47:25]
      node _T_6 = eq(UInt<1>("h0"), _T_5) @[MachineTimer.scala 47:33]
      when _T_6 : @[MachineTimer.scala 47:33]
        node _mtime_T_2 = bits(mtime, 63, 32) @[MachineTimer.scala 49:27]
        node _mtime_T_3 = cat(_mtime_T_2, io.mem.wdata) @[Cat.scala 31:58]
        mtime <= _mtime_T_3 @[MachineTimer.scala 49:15]
      else :
        node _T_7 = eq(UInt<1>("h1"), _T_5) @[MachineTimer.scala 47:33]
        when _T_7 : @[MachineTimer.scala 47:33]
          node _mtime_T_4 = bits(mtime, 31, 0) @[MachineTimer.scala 52:41]
          node _mtime_T_5 = cat(io.mem.wdata, _mtime_T_4) @[Cat.scala 31:58]
          mtime <= _mtime_T_5 @[MachineTimer.scala 52:15]
        else :
          node _T_8 = eq(UInt<2>("h2"), _T_5) @[MachineTimer.scala 47:33]
          when _T_8 : @[MachineTimer.scala 47:33]
            node _mtimecmp_T = bits(mtimecmp, 63, 32) @[MachineTimer.scala 55:33]
            node _mtimecmp_T_1 = cat(_mtimecmp_T, io.mem.wdata) @[Cat.scala 31:58]
            mtimecmp <= _mtimecmp_T_1 @[MachineTimer.scala 55:18]
          else :
            node _T_9 = eq(UInt<2>("h3"), _T_5) @[MachineTimer.scala 47:33]
            when _T_9 : @[MachineTimer.scala 47:33]
              node _mtimecmp_T_2 = bits(mtimecmp, 31, 0) @[MachineTimer.scala 58:47]
              node _mtimecmp_T_3 = cat(io.mem.wdata, _mtimecmp_T_2) @[Cat.scala 31:58]
              mtimecmp <= _mtimecmp_T_3 @[MachineTimer.scala 58:18]

  module BranchPredictor :
    input clock : Clock
    input reset : Reset
    output io : { flip lu : { inst_pc : UInt<32>, flip br_hit : UInt<1>, flip br_pos : UInt<1>, flip br_addr : UInt<32>}, flip up : { update_en : UInt<1>, inst_pc : UInt<32>, br_pos : UInt<1>, br_addr : UInt<32>}}

    cmem bp_cache : UInt<57> [256] @[BranchPredictor.scala 32:21]
    reg bp_reg_rd : UInt<57>, clock with :
      reset => (reset, UInt<57>("h0")) @[BranchPredictor.scala 40:31]
    reg bp_reg_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 41:31]
    node _bp_reg_tag_T = bits(io.lu.inst_pc, 31, 9) @[BranchPredictor.scala 43:30]
    bp_reg_tag <= _bp_reg_tag_T @[BranchPredictor.scala 43:14]
    node bp_index = bits(io.lu.inst_pc, 8, 1) @[BranchPredictor.scala 44:31]
    read mport bp_reg_rd_MPORT = bp_cache[bp_index], clock @[BranchPredictor.scala 48:29]
    bp_reg_rd <= bp_reg_rd_MPORT @[BranchPredictor.scala 48:13]
    node bp_rd_hist = bits(bp_reg_rd, 56, 55) @[BranchPredictor.scala 49:29]
    node bp_rd_tag = bits(bp_reg_rd, 54, 32) @[BranchPredictor.scala 50:29]
    node bp_rd_br = bits(bp_reg_rd, 31, 0) @[BranchPredictor.scala 51:29]
    node _bp_cache_do_br_T = bits(bp_rd_hist, 1, 1) @[BranchPredictor.scala 52:34]
    node bp_cache_do_br = bits(_bp_cache_do_br_T, 0, 0) @[BranchPredictor.scala 52:71]
    node _io_lu_br_hit_T = eq(bp_reg_tag, bp_rd_tag) @[BranchPredictor.scala 53:30]
    io.lu.br_hit <= _io_lu_br_hit_T @[BranchPredictor.scala 53:16]
    node _io_lu_br_pos_T = and(bp_cache_do_br, io.lu.br_hit) @[BranchPredictor.scala 54:34]
    io.lu.br_pos <= _io_lu_br_pos_T @[BranchPredictor.scala 54:16]
    wire _io_lu_br_addr_WIRE : UInt<32> @[BranchPredictor.scala 55:23]
    _io_lu_br_addr_WIRE is invalid @[BranchPredictor.scala 55:23]
    node _io_lu_br_addr_T = mux(io.lu.br_pos, bp_rd_br, _io_lu_br_addr_WIRE) @[BranchPredictor.scala 55:23]
    io.lu.br_addr <= _io_lu_br_addr_T @[BranchPredictor.scala 55:17]
    reg bp_reg_update_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BranchPredictor.scala 58:38]
    reg bp_reg_update_br_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BranchPredictor.scala 59:38]
    reg bp_reg_update_rd : UInt<57>, clock with :
      reset => (reset, UInt<57>("h0")) @[BranchPredictor.scala 60:38]
    reg bp_reg_update_write : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BranchPredictor.scala 64:38]
    reg bp_reg_update_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 65:38]
    reg bp_reg_update_index : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[BranchPredictor.scala 66:38]
    reg bp_reg_write_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BranchPredictor.scala 67:38]
    reg bp_reg_write_index : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[BranchPredictor.scala 68:38]
    reg bp_reg_write_hist : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[BranchPredictor.scala 69:38]
    reg bp_reg_write_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 70:38]
    reg bp_reg_write_br_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BranchPredictor.scala 71:38]
    bp_reg_update_write <= io.up.update_en @[BranchPredictor.scala 72:23]
    bp_reg_update_pos <= io.up.br_pos @[BranchPredictor.scala 73:21]
    bp_reg_update_br_addr <= io.up.br_addr @[BranchPredictor.scala 74:25]
    node bp_update_rd_hist = bits(bp_reg_update_rd, 56, 55) @[BranchPredictor.scala 76:43]
    node bp_update_rd_tag = bits(bp_reg_update_rd, 54, 32) @[BranchPredictor.scala 77:43]
    node bp_update_rd_br = bits(bp_reg_update_rd, 31, 0) @[BranchPredictor.scala 78:43]
    node _bp_reg_update_tag_T = bits(io.up.inst_pc, 31, 9) @[BranchPredictor.scala 80:37]
    bp_reg_update_tag <= _bp_reg_update_tag_T @[BranchPredictor.scala 80:21]
    node bp_update_index = bits(io.up.inst_pc, 8, 1) @[BranchPredictor.scala 81:38]
    bp_reg_update_index <= bp_update_index @[BranchPredictor.scala 82:23]
    node _bp_update_hist_T = eq(bp_update_rd_tag, bp_reg_update_tag) @[BranchPredictor.scala 83:45]
    node _bp_update_hist_T_1 = eq(bp_update_rd_hist, UInt<2>("h3")) @[BranchPredictor.scala 85:47]
    node _bp_update_hist_T_2 = and(bp_reg_update_pos, _bp_update_hist_T_1) @[BranchPredictor.scala 85:26]
    node _bp_update_hist_T_3 = add(bp_update_rd_hist, UInt<2>("h1")) @[BranchPredictor.scala 86:83]
    node _bp_update_hist_T_4 = tail(_bp_update_hist_T_3, 1) @[BranchPredictor.scala 86:83]
    node _bp_update_hist_T_5 = eq(bp_reg_update_pos, UInt<1>("h0")) @[BranchPredictor.scala 87:8]
    node _bp_update_hist_T_6 = eq(bp_update_rd_hist, UInt<1>("h0")) @[BranchPredictor.scala 87:48]
    node _bp_update_hist_T_7 = and(_bp_update_hist_T_5, _bp_update_hist_T_6) @[BranchPredictor.scala 87:27]
    node _bp_update_hist_T_8 = eq(bp_reg_update_pos, UInt<1>("h0")) @[BranchPredictor.scala 88:7]
    node _bp_update_hist_T_9 = sub(bp_update_rd_hist, UInt<2>("h1")) @[BranchPredictor.scala 88:83]
    node _bp_update_hist_T_10 = tail(_bp_update_hist_T_9, 1) @[BranchPredictor.scala 88:83]
    node _bp_update_hist_T_11 = mux(_bp_update_hist_T_8, _bp_update_hist_T_10, UInt<2>("h0")) @[Mux.scala 101:16]
    node _bp_update_hist_T_12 = mux(_bp_update_hist_T_7, UInt<2>("h0"), _bp_update_hist_T_11) @[Mux.scala 101:16]
    node _bp_update_hist_T_13 = mux(bp_reg_update_pos, _bp_update_hist_T_4, _bp_update_hist_T_12) @[Mux.scala 101:16]
    node _bp_update_hist_T_14 = mux(_bp_update_hist_T_2, UInt<2>("h3"), _bp_update_hist_T_13) @[Mux.scala 101:16]
    node _bp_update_hist_T_15 = mux(bp_reg_update_pos, UInt<2>("h2"), UInt<2>("h1")) @[BranchPredictor.scala 90:8]
    node bp_update_hist = mux(_bp_update_hist_T, _bp_update_hist_T_14, _bp_update_hist_T_15) @[BranchPredictor.scala 83:27]
    node bp_update_next_br_addr = mux(bp_reg_update_pos, bp_reg_update_br_addr, bp_update_rd_br) @[BranchPredictor.scala 92:35]
    bp_reg_write_en <= bp_reg_update_write @[BranchPredictor.scala 93:24]
    bp_reg_write_index <= bp_reg_update_index @[BranchPredictor.scala 94:24]
    bp_reg_write_hist <= bp_update_hist @[BranchPredictor.scala 95:24]
    bp_reg_write_tag <= bp_reg_update_tag @[BranchPredictor.scala 96:24]
    bp_reg_write_br_addr <= bp_update_next_br_addr @[BranchPredictor.scala 97:24]
    node bp_update_rw_index = mux(io.up.update_en, bp_update_index, bp_reg_write_index) @[BranchPredictor.scala 98:31]
    when io.up.update_en : @[BranchPredictor.scala 99:25]
      read mport bp_reg_update_rd_MPORT = bp_cache[bp_update_rw_index], clock @[BranchPredictor.scala 103:38]
      bp_reg_update_rd <= bp_reg_update_rd_MPORT @[BranchPredictor.scala 103:22]
    node _T = eq(io.up.update_en, UInt<1>("h0")) @[BranchPredictor.scala 105:8]
    node _T_1 = and(_T, bp_reg_write_en) @[BranchPredictor.scala 105:25]
    when _T_1 : @[BranchPredictor.scala 105:45]
      node hi = cat(bp_reg_write_hist, bp_reg_write_tag) @[Cat.scala 31:58]
      node _T_2 = cat(hi, bp_reg_write_br_addr) @[Cat.scala 31:58]
      write mport MPORT = bp_cache[bp_update_rw_index], clock
      MPORT <= _T_2

  module Core :
    input clock : Clock
    input reset : Reset
    output io : { flip imem : { flip en : UInt<1>, flip addr : UInt<32>, inst : UInt<32>, valid : UInt<1>}, flip dmem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, flip cache : { flip iinvalidate : UInt<1>, ibusy : UInt<1>, flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, mtimer_mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, flip intr : UInt<1>, gp : UInt<32>, exit : UInt<1>, debug_signal : { ex2_reg_pc : UInt<32>, ex2_is_valid_inst : UInt<1>, me_intr : UInt<1>, mt_intr : UInt<1>, trap : UInt<1>, cycle_counter : UInt<48>, id_pc : UInt<32>, id_inst : UInt<32>, mem3_rdata : UInt<32>, mem3_rvalid : UInt<1>, rwaddr : UInt<32>}}

    cmem regfile : UInt<32> [32] @[Core.scala 84:20]
    inst cycle_counter of LongCounter @[Core.scala 86:29]
    cycle_counter.clock <= clock
    cycle_counter.reset <= reset
    inst mtimer of MachineTimer @[Core.scala 87:22]
    mtimer.clock <= clock
    mtimer.reset <= reset
    reg instret : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[Core.scala 89:24]
    reg csr_reg_trap_vector : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 90:37]
    reg csr_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 91:37]
    reg csr_reg_mepc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 93:37]
    reg csr_reg_mstatus_mie : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 94:37]
    reg csr_reg_mstatus_mpie : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 95:37]
    reg csr_reg_mscratch : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 96:37]
    reg csr_reg_mie_meie : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 97:37]
    reg csr_reg_mie_mtie : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 98:37]
    cmem scoreboard : UInt<1> [32] @[Core.scala 100:25]
    mtimer.io.mem.wdata <= io.mtimer_mem.wdata @[Core.scala 102:17]
    mtimer.io.mem.wstrb <= io.mtimer_mem.wstrb @[Core.scala 102:17]
    io.mtimer_mem.wready <= mtimer.io.mem.wready @[Core.scala 102:17]
    mtimer.io.mem.wen <= io.mtimer_mem.wen @[Core.scala 102:17]
    mtimer.io.mem.waddr <= io.mtimer_mem.waddr @[Core.scala 102:17]
    io.mtimer_mem.rvalid <= mtimer.io.mem.rvalid @[Core.scala 102:17]
    mtimer.io.mem.ren <= io.mtimer_mem.ren @[Core.scala 102:17]
    io.mtimer_mem.rdata <= mtimer.io.mem.rdata @[Core.scala 102:17]
    mtimer.io.mem.raddr <= io.mtimer_mem.raddr @[Core.scala 102:17]
    reg id_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 108:38]
    reg id_reg_pc_cache : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 109:38]
    reg id_reg_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 110:38]
    reg id_reg_stall : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 111:38]
    reg id_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 112:38]
    reg id_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 113:38]
    reg id_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 114:38]
    reg id_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 115:38]
    reg id_reg_is_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 117:38]
    reg rrd_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 120:38]
    reg rrd_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 121:38]
    reg rrd_reg_op1_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 122:38]
    reg rrd_reg_op2_sel : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Core.scala 123:38]
    reg rrd_reg_rs1_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 124:38]
    reg rrd_reg_rs2_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 125:38]
    reg rrd_reg_op1_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 126:38]
    reg rrd_reg_op2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 127:38]
    reg rrd_reg_exe_fun : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 128:38]
    reg rrd_reg_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 129:38]
    reg rrd_reg_wb_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 130:38]
    reg rrd_reg_csr_addr : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 131:38]
    reg rrd_reg_csr_cmd : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 132:38]
    reg rrd_reg_imm_b_sext : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 133:38]
    reg rrd_reg_mem_w : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 134:38]
    reg rrd_reg_is_direct_j : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 135:39]
    reg rrd_reg_is_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 136:39]
    reg rrd_reg_is_j : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 137:39]
    reg rrd_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 138:39]
    reg rrd_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 139:39]
    reg rrd_reg_is_half : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 140:39]
    reg rrd_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 141:39]
    reg rrd_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 142:39]
    reg rrd_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 143:39]
    reg ex1_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 147:38]
    reg ex1_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 148:38]
    reg ex1_reg_op1_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 149:38]
    reg ex1_reg_op2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 150:38]
    reg ex1_reg_rs2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 151:38]
    reg ex1_reg_exe_fun : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 152:38]
    reg ex1_reg_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 153:38]
    reg ex1_reg_wb_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 154:38]
    reg ex1_reg_csr_addr : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 155:38]
    reg ex1_reg_csr_cmd : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 156:38]
    reg ex1_reg_br_target : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 157:38]
    reg ex1_reg_mem_w : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 158:38]
    reg ex1_is_uncond_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 159:38]
    reg ex1_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 160:38]
    reg ex1_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 161:38]
    reg ex1_reg_is_half : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 162:38]
    reg ex1_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 163:38]
    reg ex1_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 164:38]
    reg ex1_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 165:38]
    reg ex1_reg_mem_use_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 167:38]
    reg ex1_reg_inst2_use_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 168:38]
    reg ex1_reg_inst3_use_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 169:38]
    reg ex1_is_cond_br_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 170:43]
    reg ex1_cond_br_target : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 171:43]
    reg jbr_reg_bp_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 174:41]
    reg jbr_reg_is_cond_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 175:41]
    reg jbr_reg_is_cond_br_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 176:41]
    reg jbr_reg_is_uncond_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 177:41]
    reg jbr_reg_cond_br_target : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 178:41]
    reg jbr_reg_uncond_br_target : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 179:41]
    reg jbr_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 180:41]
    reg jbr_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 181:41]
    reg jbr_reg_is_half : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 182:41]
    reg ex2_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 185:38]
    reg ex2_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 186:38]
    reg ex2_reg_op1_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 187:38]
    reg ex2_reg_rs2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 188:38]
    reg ex2_reg_mullu : UInt<48>, clock with :
      reset => (reset, UInt<48>("h0")) @[Core.scala 189:38]
    reg ex2_reg_mulls : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 190:38]
    reg ex2_reg_mulhuu : UInt<48>, clock with :
      reset => (reset, UInt<48>("h0")) @[Core.scala 191:38]
    reg ex2_reg_mulhss : SInt<48>, clock with :
      reset => (reset, asSInt(UInt<48>("h0"))) @[Core.scala 192:38]
    reg ex2_reg_mulhsu : SInt<48>, clock with :
      reset => (reset, asSInt(UInt<48>("h0"))) @[Core.scala 193:38]
    reg ex2_reg_exe_fun : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 194:38]
    reg ex2_reg_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 195:38]
    reg ex2_reg_wb_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 196:38]
    reg ex2_reg_csr_addr : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 197:38]
    reg ex2_reg_csr_cmd : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 198:38]
    reg ex2_reg_alu_out : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 199:38]
    reg ex2_reg_pc_bit_out : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 200:38]
    reg ex2_reg_wdata : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 201:38]
    reg ex2_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 202:38]
    reg ex2_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 203:38]
    reg ex2_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 204:38]
    reg ex2_reg_divrem : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 208:38]
    reg ex2_reg_sign_op1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 209:38]
    reg ex2_reg_sign_op12 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 210:38]
    reg ex2_reg_zero_op2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 211:38]
    reg ex2_reg_init_dividend : UInt<37>, clock with :
      reset => (reset, UInt<37>("h0")) @[Core.scala 212:38]
    reg ex2_reg_init_divisor : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 213:38]
    reg ex2_reg_orig_dividend : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 214:38]
    reg ex2_reg_inst3_use_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 215:38]
    reg ex2_reg_no_mem : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 216:38]
    reg mem1_reg_mem_wstrb : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Core.scala 219:39]
    reg mem1_reg_mem_w : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 220:39]
    reg mem1_reg_mem_use_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 221:39]
    reg mem1_reg_is_dram : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 222:39]
    reg mem1_reg_is_mem_load : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 223:39]
    reg mem1_reg_is_mem_store : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 224:39]
    reg mem1_reg_is_dram_load : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 225:39]
    reg mem1_reg_is_dram_store : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 226:39]
    reg mem1_reg_is_dram_fence : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 227:39]
    reg mem1_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 228:39]
    reg mem2_reg_wb_byte_offset : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 231:40]
    reg mem2_reg_mem_w : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 232:40]
    reg mem2_reg_dmem_rdata : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 233:40]
    reg mem2_reg_wb_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 234:40]
    reg mem2_reg_is_valid_load : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 235:40]
    reg mem2_reg_mem_use_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 236:40]
    reg mem2_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 237:40]
    reg mem2_reg_is_dram_load : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 238:40]
    reg mem3_reg_wb_byte_offset : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 241:40]
    reg mem3_reg_mem_w : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 242:40]
    reg mem3_reg_dmem_rdata : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 243:40]
    reg mem3_reg_wb_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 244:40]
    reg mem3_reg_is_valid_load : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 245:40]
    reg mem3_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 246:40]
    reg mem3_reg_mem_use_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 247:40]
    reg if2_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 249:35]
    reg if2_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 250:35]
    wire id_stall : UInt<1> @[Core.scala 251:32]
    wire rrd_stall : UInt<1> @[Core.scala 252:32]
    wire ex2_stall : UInt<1> @[Core.scala 253:32]
    wire mem_stall : UInt<1> @[Core.scala 254:32]
    wire mem1_mem_stall : UInt<1> @[Core.scala 255:33]
    wire mem1_dram_stall : UInt<1> @[Core.scala 256:33]
    wire mem2_dram_stall : UInt<1> @[Core.scala 257:33]
    reg mem1_mem_stall_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 258:37]
    reg ex1_reg_fw_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 259:35]
    wire ex1_fw_data : UInt<32> @[Core.scala 260:32]
    reg ex2_reg_fw_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 261:35]
    wire ex2_fw_data : UInt<32> @[Core.scala 262:32]
    wire ex2_div_stall_next : UInt<1> @[Core.scala 263:32]
    reg ex2_reg_div_stall : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 264:35]
    reg ex2_reg_divrem_state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 265:37]
    reg ex2_reg_is_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 266:35]
    reg ex2_reg_br_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 267:35]
    wire jbr_is_br : UInt<1> @[Core.scala 268:32]
    wire csr_is_br : UInt<1> @[Core.scala 269:32]
    wire csr_br_addr : UInt<32> @[Core.scala 270:32]
    reg mem1_reg_dmem_state : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 271:36]
    reg ex2_reg_is_retired : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 272:35]
    reg mem3_reg_is_retired : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 273:36]
    wire ex2_is_valid_inst : UInt<1> @[Core.scala 274:32]
    wire ex2_en : UInt<1> @[Core.scala 275:32]
    wire ic_addr_en : UInt<1> @[Core.scala 280:29]
    wire ic_addr : UInt<32> @[Core.scala 281:29]
    wire ic_read_en2 : UInt<1> @[Core.scala 282:29]
    wire ic_read_en4 : UInt<1> @[Core.scala 283:29]
    reg ic_reg_read_rdy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 284:32]
    reg ic_reg_half_rdy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 285:32]
    wire ic_read_rdy : UInt<1> @[Core.scala 286:29]
    wire ic_half_rdy : UInt<1> @[Core.scala 287:29]
    wire ic_data_out : UInt<32> @[Core.scala 288:29]
    reg ic_reg_imem_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 289:33]
    reg ic_reg_addr_out : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 290:32]
    wire ic_addr_out : UInt<32> @[Core.scala 291:29]
    reg ic_reg_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 293:34]
    reg ic_reg_inst_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 294:34]
    reg ic_reg_inst2 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 295:34]
    reg ic_reg_inst2_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 296:34]
    reg ic_state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 298:25]
    node _ic_imem_addr_2_T = bits(ic_reg_imem_addr, 31, 2) @[Core.scala 300:44]
    node ic_imem_addr_2_hi = cat(_ic_imem_addr_2_T, UInt<1>("h1")) @[Cat.scala 31:58]
    node ic_imem_addr_2 = cat(ic_imem_addr_2_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node _ic_imem_addr_4_T = add(ic_reg_imem_addr, UInt<32>("h4")) @[Core.scala 301:41]
    node ic_imem_addr_4 = tail(_ic_imem_addr_4_T, 1) @[Core.scala 301:41]
    node _ic_inst_addr_2_T = bits(ic_reg_inst_addr, 31, 2) @[Core.scala 302:44]
    node ic_inst_addr_2_hi = cat(_ic_inst_addr_2_T, UInt<1>("h1")) @[Cat.scala 31:58]
    node ic_inst_addr_2 = cat(ic_inst_addr_2_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    io.imem.addr <= ic_reg_imem_addr @[Core.scala 303:16]
    io.imem.en <= UInt<1>("h1") @[Core.scala 304:14]
    ic_reg_read_rdy <= UInt<1>("h1") @[Core.scala 305:19]
    ic_reg_half_rdy <= UInt<1>("h1") @[Core.scala 306:19]
    ic_read_rdy <= ic_reg_read_rdy @[Core.scala 307:15]
    ic_half_rdy <= ic_reg_half_rdy @[Core.scala 308:15]
    ic_data_out <= UInt<32>("h13") @[Core.scala 309:15]
    ic_addr_out <= ic_reg_addr_out @[Core.scala 310:15]
    ic_reg_addr_out <= ic_addr_out @[Core.scala 311:19]
    when ic_addr_en : @[Core.scala 313:21]
      node _ic_next_imem_addr_T = bits(ic_addr, 31, 2) @[Core.scala 314:40]
      node _ic_next_imem_addr_T_1 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
      node ic_next_imem_addr = cat(_ic_next_imem_addr_T, _ic_next_imem_addr_T_1) @[Cat.scala 31:58]
      io.imem.addr <= ic_next_imem_addr @[Core.scala 315:18]
      ic_reg_imem_addr <= ic_next_imem_addr @[Core.scala 316:22]
      ic_addr_out <= ic_addr @[Core.scala 317:17]
      node _ic_state_T = bits(ic_addr, 1, 1) @[Core.scala 318:28]
      node _ic_state_T_1 = bits(_ic_state_T, 0, 0) @[Core.scala 318:32]
      node _ic_state_T_2 = mux(_ic_state_T_1, UInt<1>("h1"), UInt<1>("h0")) @[Core.scala 318:20]
      ic_state <= _ic_state_T_2 @[Core.scala 318:14]
      node _ic_reg_read_rdy_T = bits(ic_addr, 1, 1) @[Core.scala 319:32]
      node _ic_reg_read_rdy_T_1 = bits(_ic_reg_read_rdy_T, 0, 0) @[Core.scala 319:36]
      node _ic_reg_read_rdy_T_2 = eq(_ic_reg_read_rdy_T_1, UInt<1>("h0")) @[Core.scala 319:24]
      ic_reg_read_rdy <= _ic_reg_read_rdy_T_2 @[Core.scala 319:21]
    else :
      node _T = eq(io.imem.valid, UInt<1>("h0")) @[Core.scala 320:82]
      when _T : @[Core.scala 320:98]
        ic_reg_read_rdy <= ic_reg_read_rdy @[Core.scala 321:21]
        ic_reg_half_rdy <= ic_reg_half_rdy @[Core.scala 322:21]
        ic_read_rdy <= UInt<1>("h0") @[Core.scala 323:17]
        ic_half_rdy <= UInt<1>("h0") @[Core.scala 324:17]
      else :
        node _T_1 = asUInt(UInt<1>("h0")) @[Core.scala 326:23]
        node _T_2 = asUInt(ic_state) @[Core.scala 326:23]
        node _T_3 = eq(_T_1, _T_2) @[Core.scala 326:23]
        when _T_3 : @[Core.scala 326:23]
          io.imem.addr <= ic_imem_addr_4 @[Core.scala 328:22]
          ic_reg_imem_addr <= ic_imem_addr_4 @[Core.scala 329:26]
          ic_reg_inst <= io.imem.inst @[Core.scala 330:21]
          ic_reg_inst_addr <= ic_reg_imem_addr @[Core.scala 331:26]
          ic_data_out <= io.imem.inst @[Core.scala 332:21]
          ic_state <= UInt<2>("h2") @[Core.scala 333:18]
          when ic_read_en2 : @[Core.scala 334:28]
            ic_addr_out <= ic_imem_addr_2 @[Core.scala 335:23]
            ic_state <= UInt<3>("h4") @[Core.scala 336:20]
          else :
            when ic_read_en4 : @[Core.scala 337:34]
              ic_addr_out <= ic_imem_addr_4 @[Core.scala 338:23]
              ic_state <= UInt<1>("h0") @[Core.scala 339:20]
        else :
          node _T_4 = asUInt(UInt<1>("h1")) @[Core.scala 326:23]
          node _T_5 = asUInt(ic_state) @[Core.scala 326:23]
          node _T_6 = eq(_T_4, _T_5) @[Core.scala 326:23]
          when _T_6 : @[Core.scala 326:23]
            io.imem.addr <= ic_imem_addr_4 @[Core.scala 343:22]
            ic_reg_imem_addr <= ic_imem_addr_4 @[Core.scala 344:26]
            ic_reg_inst <= io.imem.inst @[Core.scala 345:21]
            ic_reg_inst_addr <= ic_reg_imem_addr @[Core.scala 346:26]
            node _ic_data_out_T = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 74:12]
            node _ic_data_out_T_1 = bits(io.imem.inst, 31, 16) @[Core.scala 347:65]
            node _ic_data_out_T_2 = cat(_ic_data_out_T, _ic_data_out_T_1) @[Cat.scala 31:58]
            ic_data_out <= _ic_data_out_T_2 @[Core.scala 347:21]
            ic_addr_out <= ic_imem_addr_2 @[Core.scala 348:21]
            ic_state <= UInt<3>("h4") @[Core.scala 349:18]
            when ic_read_en2 : @[Core.scala 350:28]
              ic_addr_out <= ic_imem_addr_4 @[Core.scala 351:23]
              ic_state <= UInt<1>("h0") @[Core.scala 352:20]
          else :
            node _T_7 = asUInt(UInt<2>("h2")) @[Core.scala 326:23]
            node _T_8 = asUInt(ic_state) @[Core.scala 326:23]
            node _T_9 = eq(_T_7, _T_8) @[Core.scala 326:23]
            when _T_9 : @[Core.scala 326:23]
              io.imem.addr <= ic_reg_imem_addr @[Core.scala 356:22]
              ic_data_out <= ic_reg_inst @[Core.scala 357:21]
              when ic_read_en2 : @[Core.scala 358:28]
                ic_addr_out <= ic_inst_addr_2 @[Core.scala 359:23]
                ic_state <= UInt<3>("h4") @[Core.scala 360:20]
              else :
                when ic_read_en4 : @[Core.scala 361:33]
                  ic_addr_out <= ic_reg_imem_addr @[Core.scala 362:23]
                  ic_state <= UInt<1>("h0") @[Core.scala 363:20]
            else :
              node _T_10 = asUInt(UInt<3>("h4")) @[Core.scala 326:23]
              node _T_11 = asUInt(ic_state) @[Core.scala 326:23]
              node _T_12 = eq(_T_10, _T_11) @[Core.scala 326:23]
              when _T_12 : @[Core.scala 326:23]
                io.imem.addr <= ic_imem_addr_4 @[Core.scala 367:22]
                ic_reg_imem_addr <= ic_imem_addr_4 @[Core.scala 368:26]
                node _ic_data_out_T_3 = bits(io.imem.inst, 15, 0) @[Core.scala 369:40]
                node _ic_data_out_T_4 = bits(ic_reg_inst, 31, 16) @[Core.scala 369:70]
                node _ic_data_out_T_5 = cat(_ic_data_out_T_3, _ic_data_out_T_4) @[Cat.scala 31:58]
                ic_data_out <= _ic_data_out_T_5 @[Core.scala 369:21]
                ic_reg_inst2 <= io.imem.inst @[Core.scala 370:22]
                ic_reg_inst2_addr <= ic_reg_imem_addr @[Core.scala 371:27]
                ic_state <= UInt<2>("h3") @[Core.scala 372:18]
                when ic_read_en2 : @[Core.scala 373:28]
                  ic_reg_inst <= io.imem.inst @[Core.scala 374:23]
                  ic_reg_inst_addr <= ic_reg_imem_addr @[Core.scala 375:28]
                  ic_addr_out <= ic_reg_imem_addr @[Core.scala 376:23]
                  ic_state <= UInt<2>("h2") @[Core.scala 377:20]
                else :
                  when ic_read_en4 : @[Core.scala 378:33]
                    ic_reg_inst <= io.imem.inst @[Core.scala 379:23]
                    ic_reg_inst_addr <= ic_reg_imem_addr @[Core.scala 380:28]
                    node _ic_addr_out_T = bits(ic_reg_imem_addr, 31, 2) @[Core.scala 381:46]
                    node ic_addr_out_hi = cat(_ic_addr_out_T, UInt<1>("h1")) @[Cat.scala 31:58]
                    node _ic_addr_out_T_1 = cat(ic_addr_out_hi, UInt<1>("h0")) @[Cat.scala 31:58]
                    ic_addr_out <= _ic_addr_out_T_1 @[Core.scala 381:23]
                    ic_state <= UInt<3>("h4") @[Core.scala 382:20]
              else :
                node _T_13 = asUInt(UInt<2>("h3")) @[Core.scala 326:23]
                node _T_14 = asUInt(ic_state) @[Core.scala 326:23]
                node _T_15 = eq(_T_13, _T_14) @[Core.scala 326:23]
                when _T_15 : @[Core.scala 326:23]
                  io.imem.addr <= ic_reg_imem_addr @[Core.scala 386:22]
                  node _ic_data_out_T_6 = bits(ic_reg_inst2, 15, 0) @[Core.scala 387:40]
                  node _ic_data_out_T_7 = bits(ic_reg_inst, 31, 16) @[Core.scala 387:70]
                  node _ic_data_out_T_8 = cat(_ic_data_out_T_6, _ic_data_out_T_7) @[Cat.scala 31:58]
                  ic_data_out <= _ic_data_out_T_8 @[Core.scala 387:21]
                  when ic_read_en2 : @[Core.scala 388:28]
                    ic_reg_inst <= ic_reg_inst2 @[Core.scala 389:23]
                    ic_reg_inst_addr <= ic_reg_inst2_addr @[Core.scala 390:28]
                    ic_addr_out <= ic_reg_inst2_addr @[Core.scala 391:23]
                    ic_state <= UInt<2>("h2") @[Core.scala 392:20]
                  else :
                    when ic_read_en4 : @[Core.scala 393:33]
                      ic_reg_inst <= ic_reg_inst2 @[Core.scala 394:23]
                      ic_reg_inst_addr <= ic_reg_inst2_addr @[Core.scala 395:28]
                      node _ic_addr_out_T_2 = bits(ic_reg_inst2_addr, 31, 2) @[Core.scala 396:47]
                      node ic_addr_out_hi_1 = cat(_ic_addr_out_T_2, UInt<1>("h1")) @[Cat.scala 31:58]
                      node _ic_addr_out_T_3 = cat(ic_addr_out_hi_1, UInt<1>("h0")) @[Cat.scala 31:58]
                      ic_addr_out <= _ic_addr_out_T_3 @[Core.scala 396:23]
                      ic_state <= UInt<3>("h4") @[Core.scala 397:20]
    inst bp of BranchPredictor @[Core.scala 406:18]
    bp.clock <= clock
    bp.reset <= reset
    reg if1_reg_carib_counter : UInt<18>, clock with :
      reset => (reset, UInt<18>("h3ffff")) @[Core.scala 411:38]
    reg if1_reg_first : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Core.scala 412:30]
    if1_reg_first <= UInt<1>("h0") @[Core.scala 413:17]
    node _if1_jump_addr_T = mux(if1_reg_first, UInt<28>("h8000000"), UInt<32>("h0")) @[Mux.scala 101:16]
    node _if1_jump_addr_T_1 = mux(if2_reg_is_bp_pos, if2_reg_bp_addr, _if1_jump_addr_T) @[Mux.scala 101:16]
    node if1_jump_addr = mux(ex2_reg_is_br, ex2_reg_br_addr, _if1_jump_addr_T_1) @[Mux.scala 101:16]
    node _if1_is_jump_T = or(ex2_reg_is_br, if2_reg_is_bp_pos) @[Core.scala 425:35]
    node if1_is_jump = or(_if1_is_jump_T, if1_reg_first) @[Core.scala 425:56]
    ic_addr_en <= if1_is_jump @[Core.scala 427:15]
    ic_addr <= if1_jump_addr @[Core.scala 428:15]
    bp.io.lu.inst_pc <= ic_addr_out @[Core.scala 430:20]
    reg if2_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h8000000")) @[Core.scala 438:29]
    reg if2_reg_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 439:29]
    node _is_half_inst_T = bits(ic_data_out, 1, 0) @[Core.scala 441:34]
    node is_half_inst = neq(_is_half_inst_T, UInt<2>("h3")) @[Core.scala 441:41]
    node _ic_read_en2_T = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 442:18]
    node _ic_read_en2_T_1 = and(_ic_read_en2_T, is_half_inst) @[Core.scala 442:32]
    ic_read_en2 <= _ic_read_en2_T_1 @[Core.scala 442:15]
    node _ic_read_en4_T = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 443:18]
    node _ic_read_en4_T_1 = eq(is_half_inst, UInt<1>("h0")) @[Core.scala 443:35]
    node _ic_read_en4_T_2 = and(_ic_read_en4_T, _ic_read_en4_T_1) @[Core.scala 443:32]
    ic_read_en4 <= _ic_read_en4_T_2 @[Core.scala 443:15]
    node _if2_pc_T = and(ic_half_rdy, is_half_inst) @[Core.scala 444:66]
    node _if2_pc_T_1 = or(ic_read_rdy, _if2_pc_T) @[Core.scala 444:50]
    node _if2_pc_T_2 = eq(_if2_pc_T_1, UInt<1>("h0")) @[Core.scala 444:36]
    node _if2_pc_T_3 = or(id_reg_stall, _if2_pc_T_2) @[Core.scala 444:33]
    node if2_pc = mux(_if2_pc_T_3, if2_reg_pc, ic_reg_addr_out) @[Core.scala 444:19]
    if2_reg_pc <= if2_pc @[Core.scala 448:14]
    node _if2_inst_T = and(ic_half_rdy, is_half_inst) @[Core.scala 455:18]
    node _if2_inst_T_1 = mux(_if2_inst_T, ic_data_out, UInt<32>("h13")) @[Mux.scala 101:16]
    node _if2_inst_T_2 = mux(ic_read_rdy, ic_data_out, _if2_inst_T_1) @[Mux.scala 101:16]
    node _if2_inst_T_3 = mux(if2_reg_is_bp_pos, UInt<32>("h13"), _if2_inst_T_2) @[Mux.scala 101:16]
    node _if2_inst_T_4 = mux(id_reg_stall, if2_reg_inst, _if2_inst_T_3) @[Mux.scala 101:16]
    node if2_inst = mux(ex2_reg_is_br, UInt<32>("h13"), _if2_inst_T_4) @[Mux.scala 101:16]
    if2_reg_inst <= if2_inst @[Core.scala 457:16]
    node _if2_is_cond_br_w_T = bits(if2_inst, 6, 0) @[Core.scala 458:35]
    node if2_is_cond_br_w = eq(_if2_is_cond_br_w_T, UInt<7>("h63")) @[Core.scala 458:42]
    node _if2_is_cond_br_c_T = bits(if2_inst, 15, 14) @[Core.scala 459:35]
    node _if2_is_cond_br_c_T_1 = eq(_if2_is_cond_br_c_T, UInt<2>("h3")) @[Core.scala 459:44]
    node _if2_is_cond_br_c_T_2 = bits(if2_inst, 1, 0) @[Core.scala 459:63]
    node _if2_is_cond_br_c_T_3 = eq(_if2_is_cond_br_c_T_2, UInt<1>("h1")) @[Core.scala 459:70]
    node if2_is_cond_br_c = and(_if2_is_cond_br_c_T_1, _if2_is_cond_br_c_T_3) @[Core.scala 459:52]
    node if2_is_cond_br = or(if2_is_cond_br_w, if2_is_cond_br_c) @[Core.scala 460:41]
    node _if2_is_jal_w_T = bits(if2_inst, 6, 0) @[Core.scala 461:31]
    node if2_is_jal_w = eq(_if2_is_jal_w_T, UInt<7>("h6f")) @[Core.scala 461:38]
    node _if2_is_jal_c_T = bits(if2_inst, 14, 13) @[Core.scala 462:31]
    node _if2_is_jal_c_T_1 = eq(_if2_is_jal_c_T, UInt<1>("h1")) @[Core.scala 462:40]
    node _if2_is_jal_c_T_2 = bits(if2_inst, 1, 0) @[Core.scala 462:59]
    node _if2_is_jal_c_T_3 = eq(_if2_is_jal_c_T_2, UInt<1>("h1")) @[Core.scala 462:66]
    node if2_is_jal_c = and(_if2_is_jal_c_T_1, _if2_is_jal_c_T_3) @[Core.scala 462:48]
    node if2_is_jal = or(if2_is_jal_w, if2_is_jal_c) @[Core.scala 463:33]
    node _if2_is_jalr_T = bits(if2_inst, 6, 0) @[Core.scala 464:31]
    node _if2_is_jalr_T_1 = eq(_if2_is_jalr_T, UInt<7>("h67")) @[Core.scala 464:38]
    node _if2_is_jalr_T_2 = bits(if2_inst, 15, 13) @[Core.scala 464:62]
    node _if2_is_jalr_T_3 = eq(_if2_is_jalr_T_2, UInt<3>("h4")) @[Core.scala 464:71]
    node _if2_is_jalr_T_4 = bits(if2_inst, 6, 0) @[Core.scala 464:90]
    node _if2_is_jalr_T_5 = eq(_if2_is_jalr_T_4, UInt<2>("h2")) @[Core.scala 464:97]
    node _if2_is_jalr_T_6 = and(_if2_is_jalr_T_3, _if2_is_jalr_T_5) @[Core.scala 464:79]
    node if2_is_jalr = or(_if2_is_jalr_T_1, _if2_is_jalr_T_6) @[Core.scala 464:50]
    node _if2_is_bp_br_T = or(if2_is_cond_br, if2_is_jalr) @[Core.scala 465:37]
    node if2_is_bp_br = or(_if2_is_bp_br_T, if2_is_jal) @[Core.scala 465:52]
    node _if2_is_bp_pos_T = mux(if2_is_bp_br, bp.io.lu.br_pos, UInt<1>("h0")) @[Mux.scala 101:16]
    node _if2_is_bp_pos_T_1 = mux(id_reg_stall, if2_reg_is_bp_pos, _if2_is_bp_pos_T) @[Mux.scala 101:16]
    node if2_is_bp_pos = mux(ex2_reg_is_br, UInt<1>("h0"), _if2_is_bp_pos_T_1) @[Mux.scala 101:16]
    if2_reg_is_bp_pos <= if2_is_bp_pos @[Core.scala 471:21]
    node if2_bp_addr = mux(id_reg_stall, if2_reg_bp_addr, bp.io.lu.br_addr) @[Core.scala 472:24]
    if2_reg_bp_addr <= if2_bp_addr @[Core.scala 476:19]
    node _T_16 = asUInt(reset) @[Core.scala 478:9]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[Core.scala 478:9]
    when _T_17 : @[Core.scala 478:9]
      printf(clock, UInt<1>("h1"), "ic_reg_addr_out: %x, ic_data_out: %x\n", ic_reg_addr_out, ic_data_out) : printf @[Core.scala 478:9]
    node _T_18 = asUInt(ic_state) @[Core.scala 479:94]
    node _T_19 = asUInt(reset) @[Core.scala 479:9]
    node _T_20 = eq(_T_19, UInt<1>("h0")) @[Core.scala 479:9]
    when _T_20 : @[Core.scala 479:9]
      printf(clock, UInt<1>("h1"), "inst: %x, ic_read_rdy: %d, ic_state: %d\n", if2_inst, ic_read_rdy, _T_18) : printf_1 @[Core.scala 479:9]
    node _id_reg_pc_T = mux(id_reg_stall, id_reg_pc, if2_pc) @[Mux.scala 101:16]
    id_reg_pc <= _id_reg_pc_T @[Core.scala 483:15]
    id_reg_pc_cache <= if2_pc @[Core.scala 486:20]
    id_reg_inst <= if2_inst @[Core.scala 487:20]
    node _id_reg_is_bp_pos_T = mux(id_reg_stall, id_reg_is_bp_pos, if2_is_bp_pos) @[Mux.scala 101:16]
    id_reg_is_bp_pos <= _id_reg_is_bp_pos_T @[Core.scala 488:20]
    node _id_reg_bp_addr_T = mux(id_reg_stall, id_reg_bp_addr, if2_bp_addr) @[Mux.scala 101:16]
    id_reg_bp_addr <= _id_reg_bp_addr_T @[Core.scala 491:20]
    node _id_stall_T = or(rrd_stall, ex2_stall) @[Core.scala 498:25]
    id_stall <= _id_stall_T @[Core.scala 498:12]
    id_reg_stall <= id_stall @[Core.scala 499:16]
    node id_inst = mux(ex2_reg_is_br, UInt<32>("h13"), id_reg_inst) @[Core.scala 502:20]
    node _id_is_half_T = bits(id_inst, 1, 0) @[Core.scala 504:28]
    node id_is_half = neq(_id_is_half_T, UInt<2>("h3")) @[Core.scala 504:35]
    node id_rs1_addr = bits(id_inst, 19, 15) @[Core.scala 506:28]
    node id_rs2_addr = bits(id_inst, 24, 20) @[Core.scala 507:28]
    node id_w_wb_addr = bits(id_inst, 11, 7) @[Core.scala 508:30]
    wire ex2_wb_data : UInt<32> @[Core.scala 510:25]
    node id_c_rs1_addr = bits(id_inst, 11, 7) @[Core.scala 512:31]
    node id_c_rs2_addr = bits(id_inst, 6, 2) @[Core.scala 513:31]
    node id_c_wb_addr = bits(id_inst, 11, 7) @[Core.scala 514:31]
    node _id_c_rs1p_addr_T = bits(id_inst, 9, 7) @[Core.scala 515:45]
    node id_c_rs1p_addr = cat(UInt<2>("h1"), _id_c_rs1p_addr_T) @[Cat.scala 31:58]
    node _id_c_rs2p_addr_T = bits(id_inst, 4, 2) @[Core.scala 516:45]
    node id_c_rs2p_addr = cat(UInt<2>("h1"), _id_c_rs2p_addr_T) @[Cat.scala 31:58]
    node _id_c_wb1p_addr_T = bits(id_inst, 9, 7) @[Core.scala 517:45]
    node id_c_wb1p_addr = cat(UInt<2>("h1"), _id_c_wb1p_addr_T) @[Cat.scala 31:58]
    node _id_c_wb2p_addr_T = bits(id_inst, 4, 2) @[Core.scala 518:45]
    node id_c_wb2p_addr = cat(UInt<2>("h1"), _id_c_wb2p_addr_T) @[Cat.scala 31:58]
    node id_imm_i = bits(id_inst, 31, 20) @[Core.scala 520:25]
    node _id_imm_i_sext_T = bits(id_imm_i, 11, 11) @[Core.scala 521:44]
    node _id_imm_i_sext_T_1 = bits(_id_imm_i_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_i_sext_T_2 = mux(_id_imm_i_sext_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
    node id_imm_i_sext = cat(_id_imm_i_sext_T_2, id_imm_i) @[Cat.scala 31:58]
    node _id_imm_s_T = bits(id_inst, 31, 25) @[Core.scala 522:29]
    node _id_imm_s_T_1 = bits(id_inst, 11, 7) @[Core.scala 522:46]
    node id_imm_s = cat(_id_imm_s_T, _id_imm_s_T_1) @[Cat.scala 31:58]
    node _id_imm_s_sext_T = bits(id_imm_s, 11, 11) @[Core.scala 523:44]
    node _id_imm_s_sext_T_1 = bits(_id_imm_s_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_s_sext_T_2 = mux(_id_imm_s_sext_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
    node id_imm_s_sext = cat(_id_imm_s_sext_T_2, id_imm_s) @[Cat.scala 31:58]
    node _id_imm_b_T = bits(id_inst, 31, 31) @[Core.scala 524:29]
    node _id_imm_b_T_1 = bits(id_inst, 7, 7) @[Core.scala 524:42]
    node _id_imm_b_T_2 = bits(id_inst, 30, 25) @[Core.scala 524:54]
    node _id_imm_b_T_3 = bits(id_inst, 11, 8) @[Core.scala 524:71]
    node id_imm_b_lo = cat(_id_imm_b_T_2, _id_imm_b_T_3) @[Cat.scala 31:58]
    node id_imm_b_hi = cat(_id_imm_b_T, _id_imm_b_T_1) @[Cat.scala 31:58]
    node id_imm_b = cat(id_imm_b_hi, id_imm_b_lo) @[Cat.scala 31:58]
    node _id_imm_b_sext_T = bits(id_imm_b, 11, 11) @[Core.scala 525:44]
    node _id_imm_b_sext_T_1 = bits(_id_imm_b_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_b_sext_T_2 = mux(_id_imm_b_sext_T_1, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 74:12]
    node id_imm_b_sext_hi = cat(_id_imm_b_sext_T_2, id_imm_b) @[Cat.scala 31:58]
    node id_imm_b_sext = cat(id_imm_b_sext_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node _id_imm_j_T = bits(id_inst, 31, 31) @[Core.scala 526:29]
    node _id_imm_j_T_1 = bits(id_inst, 19, 12) @[Core.scala 526:42]
    node _id_imm_j_T_2 = bits(id_inst, 20, 20) @[Core.scala 526:59]
    node _id_imm_j_T_3 = bits(id_inst, 30, 21) @[Core.scala 526:72]
    node id_imm_j_lo = cat(_id_imm_j_T_2, _id_imm_j_T_3) @[Cat.scala 31:58]
    node id_imm_j_hi = cat(_id_imm_j_T, _id_imm_j_T_1) @[Cat.scala 31:58]
    node id_imm_j = cat(id_imm_j_hi, id_imm_j_lo) @[Cat.scala 31:58]
    node _id_imm_j_sext_T = bits(id_imm_j, 19, 19) @[Core.scala 527:44]
    node _id_imm_j_sext_T_1 = bits(_id_imm_j_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_j_sext_T_2 = mux(_id_imm_j_sext_T_1, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 74:12]
    node id_imm_j_sext_hi = cat(_id_imm_j_sext_T_2, id_imm_j) @[Cat.scala 31:58]
    node id_imm_j_sext = cat(id_imm_j_sext_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node id_imm_u = bits(id_inst, 31, 12) @[Core.scala 528:25]
    node _id_imm_u_shifted_T = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 74:12]
    node id_imm_u_shifted = cat(id_imm_u, _id_imm_u_shifted_T) @[Cat.scala 31:58]
    node id_imm_z = bits(id_inst, 19, 15) @[Core.scala 530:25]
    node _id_imm_z_uext_T = mux(UInt<1>("h0"), UInt<27>("h7ffffff"), UInt<27>("h0")) @[Bitwise.scala 74:12]
    node id_imm_z_uext = cat(_id_imm_z_uext_T, id_imm_z) @[Cat.scala 31:58]
    node _id_c_imm_i_T = bits(id_inst, 12, 12) @[Core.scala 533:40]
    node _id_c_imm_i_T_1 = bits(_id_c_imm_i_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_i_T_2 = mux(_id_c_imm_i_T_1, UInt<27>("h7ffffff"), UInt<27>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_i_T_3 = bits(id_inst, 6, 2) @[Core.scala 533:54]
    node id_c_imm_i = cat(_id_c_imm_i_T_2, _id_c_imm_i_T_3) @[Cat.scala 31:58]
    node _id_c_imm_iu_T = bits(id_inst, 12, 12) @[Core.scala 534:41]
    node _id_c_imm_iu_T_1 = bits(_id_c_imm_iu_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_iu_T_2 = mux(_id_c_imm_iu_T_1, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_iu_T_3 = bits(id_inst, 6, 2) @[Core.scala 534:55]
    node _id_c_imm_iu_T_4 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_iu_hi = cat(_id_c_imm_iu_T_2, _id_c_imm_iu_T_3) @[Cat.scala 31:58]
    node id_c_imm_iu = cat(id_c_imm_iu_hi, _id_c_imm_iu_T_4) @[Cat.scala 31:58]
    node _id_c_imm_i16_T = bits(id_inst, 12, 12) @[Core.scala 535:42]
    node _id_c_imm_i16_T_1 = bits(_id_c_imm_i16_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_i16_T_2 = mux(_id_c_imm_i16_T_1, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_i16_T_3 = bits(id_inst, 4, 3) @[Core.scala 535:56]
    node _id_c_imm_i16_T_4 = bits(id_inst, 5, 5) @[Core.scala 535:71]
    node _id_c_imm_i16_T_5 = bits(id_inst, 2, 2) @[Core.scala 535:83]
    node _id_c_imm_i16_T_6 = bits(id_inst, 6, 6) @[Core.scala 535:95]
    node _id_c_imm_i16_T_7 = mux(UInt<1>("h0"), UInt<4>("hf"), UInt<4>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_i16_lo_hi = cat(_id_c_imm_i16_T_5, _id_c_imm_i16_T_6) @[Cat.scala 31:58]
    node id_c_imm_i16_lo = cat(id_c_imm_i16_lo_hi, _id_c_imm_i16_T_7) @[Cat.scala 31:58]
    node id_c_imm_i16_hi_hi = cat(_id_c_imm_i16_T_2, _id_c_imm_i16_T_3) @[Cat.scala 31:58]
    node id_c_imm_i16_hi = cat(id_c_imm_i16_hi_hi, _id_c_imm_i16_T_4) @[Cat.scala 31:58]
    node id_c_imm_i16 = cat(id_c_imm_i16_hi, id_c_imm_i16_lo) @[Cat.scala 31:58]
    node _id_c_imm_sl_T = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_sl_T_1 = bits(id_inst, 3, 2) @[Core.scala 536:47]
    node _id_c_imm_sl_T_2 = bits(id_inst, 12, 12) @[Core.scala 536:62]
    node _id_c_imm_sl_T_3 = bits(id_inst, 6, 4) @[Core.scala 536:75]
    node _id_c_imm_sl_T_4 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_sl_lo = cat(_id_c_imm_sl_T_3, _id_c_imm_sl_T_4) @[Cat.scala 31:58]
    node id_c_imm_sl_hi_hi = cat(_id_c_imm_sl_T, _id_c_imm_sl_T_1) @[Cat.scala 31:58]
    node id_c_imm_sl_hi = cat(id_c_imm_sl_hi_hi, _id_c_imm_sl_T_2) @[Cat.scala 31:58]
    node id_c_imm_sl = cat(id_c_imm_sl_hi, id_c_imm_sl_lo) @[Cat.scala 31:58]
    node _id_c_imm_ss_T = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_ss_T_1 = bits(id_inst, 8, 7) @[Core.scala 537:47]
    node _id_c_imm_ss_T_2 = bits(id_inst, 12, 9) @[Core.scala 537:62]
    node _id_c_imm_ss_T_3 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_ss_lo = cat(_id_c_imm_ss_T_2, _id_c_imm_ss_T_3) @[Cat.scala 31:58]
    node id_c_imm_ss_hi = cat(_id_c_imm_ss_T, _id_c_imm_ss_T_1) @[Cat.scala 31:58]
    node id_c_imm_ss = cat(id_c_imm_ss_hi, id_c_imm_ss_lo) @[Cat.scala 31:58]
    node _id_c_imm_iw_T = mux(UInt<1>("h0"), UInt<22>("h3fffff"), UInt<22>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_iw_T_1 = bits(id_inst, 10, 7) @[Core.scala 538:47]
    node _id_c_imm_iw_T_2 = bits(id_inst, 12, 11) @[Core.scala 538:63]
    node _id_c_imm_iw_T_3 = bits(id_inst, 5, 5) @[Core.scala 538:80]
    node _id_c_imm_iw_T_4 = bits(id_inst, 6, 6) @[Core.scala 538:92]
    node _id_c_imm_iw_T_5 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_iw_lo_hi = cat(_id_c_imm_iw_T_3, _id_c_imm_iw_T_4) @[Cat.scala 31:58]
    node id_c_imm_iw_lo = cat(id_c_imm_iw_lo_hi, _id_c_imm_iw_T_5) @[Cat.scala 31:58]
    node id_c_imm_iw_hi_hi = cat(_id_c_imm_iw_T, _id_c_imm_iw_T_1) @[Cat.scala 31:58]
    node id_c_imm_iw_hi = cat(id_c_imm_iw_hi_hi, _id_c_imm_iw_T_2) @[Cat.scala 31:58]
    node id_c_imm_iw = cat(id_c_imm_iw_hi, id_c_imm_iw_lo) @[Cat.scala 31:58]
    node _id_c_imm_ls_T = mux(UInt<1>("h0"), UInt<25>("h1ffffff"), UInt<25>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_ls_T_1 = bits(id_inst, 5, 5) @[Core.scala 539:47]
    node _id_c_imm_ls_T_2 = bits(id_inst, 12, 10) @[Core.scala 539:59]
    node _id_c_imm_ls_T_3 = bits(id_inst, 6, 6) @[Core.scala 539:76]
    node _id_c_imm_ls_T_4 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_ls_lo = cat(_id_c_imm_ls_T_3, _id_c_imm_ls_T_4) @[Cat.scala 31:58]
    node id_c_imm_ls_hi_hi = cat(_id_c_imm_ls_T, _id_c_imm_ls_T_1) @[Cat.scala 31:58]
    node id_c_imm_ls_hi = cat(id_c_imm_ls_hi_hi, _id_c_imm_ls_T_2) @[Cat.scala 31:58]
    node id_c_imm_ls = cat(id_c_imm_ls_hi, id_c_imm_ls_lo) @[Cat.scala 31:58]
    node _id_c_imm_b_T = bits(id_inst, 12, 12) @[Core.scala 540:40]
    node _id_c_imm_b_T_1 = bits(_id_c_imm_b_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_b_T_2 = mux(_id_c_imm_b_T_1, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_b_T_3 = bits(id_inst, 6, 5) @[Core.scala 540:54]
    node _id_c_imm_b_T_4 = bits(id_inst, 2, 2) @[Core.scala 540:69]
    node _id_c_imm_b_T_5 = bits(id_inst, 11, 10) @[Core.scala 540:81]
    node _id_c_imm_b_T_6 = bits(id_inst, 4, 3) @[Core.scala 540:98]
    node id_c_imm_b_lo_hi = cat(_id_c_imm_b_T_5, _id_c_imm_b_T_6) @[Cat.scala 31:58]
    node id_c_imm_b_lo = cat(id_c_imm_b_lo_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node id_c_imm_b_hi_hi = cat(_id_c_imm_b_T_2, _id_c_imm_b_T_3) @[Cat.scala 31:58]
    node id_c_imm_b_hi = cat(id_c_imm_b_hi_hi, _id_c_imm_b_T_4) @[Cat.scala 31:58]
    node id_c_imm_b = cat(id_c_imm_b_hi, id_c_imm_b_lo) @[Cat.scala 31:58]
    node _id_c_imm_j_T = bits(id_inst, 12, 12) @[Core.scala 541:40]
    node _id_c_imm_j_T_1 = bits(_id_c_imm_j_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_j_T_2 = mux(_id_c_imm_j_T_1, UInt<21>("h1fffff"), UInt<21>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_j_T_3 = bits(id_inst, 8, 8) @[Core.scala 541:54]
    node _id_c_imm_j_T_4 = bits(id_inst, 10, 9) @[Core.scala 541:66]
    node _id_c_imm_j_T_5 = bits(id_inst, 6, 6) @[Core.scala 541:82]
    node _id_c_imm_j_T_6 = bits(id_inst, 7, 7) @[Core.scala 541:94]
    node _id_c_imm_j_T_7 = bits(id_inst, 2, 2) @[Core.scala 541:106]
    node _id_c_imm_j_T_8 = bits(id_inst, 11, 11) @[Core.scala 541:118]
    node _id_c_imm_j_T_9 = bits(id_inst, 5, 3) @[Core.scala 541:131]
    node id_c_imm_j_lo_lo = cat(_id_c_imm_j_T_9, UInt<1>("h0")) @[Cat.scala 31:58]
    node id_c_imm_j_lo_hi = cat(_id_c_imm_j_T_7, _id_c_imm_j_T_8) @[Cat.scala 31:58]
    node id_c_imm_j_lo = cat(id_c_imm_j_lo_hi, id_c_imm_j_lo_lo) @[Cat.scala 31:58]
    node id_c_imm_j_hi_lo = cat(_id_c_imm_j_T_5, _id_c_imm_j_T_6) @[Cat.scala 31:58]
    node id_c_imm_j_hi_hi_hi = cat(_id_c_imm_j_T_2, _id_c_imm_j_T_3) @[Cat.scala 31:58]
    node id_c_imm_j_hi_hi = cat(id_c_imm_j_hi_hi_hi, _id_c_imm_j_T_4) @[Cat.scala 31:58]
    node id_c_imm_j_hi = cat(id_c_imm_j_hi_hi, id_c_imm_j_hi_lo) @[Cat.scala 31:58]
    node id_c_imm_j = cat(id_c_imm_j_hi, id_c_imm_j_lo) @[Cat.scala 31:58]
    node _csignals_T = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_1 = eq(UInt<2>("h3"), _csignals_T) @[Lookup.scala 31:38]
    node _csignals_T_2 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_3 = eq(UInt<15>("h4003"), _csignals_T_2) @[Lookup.scala 31:38]
    node _csignals_T_4 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_5 = eq(UInt<6>("h23"), _csignals_T_4) @[Lookup.scala 31:38]
    node _csignals_T_6 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_7 = eq(UInt<13>("h1003"), _csignals_T_6) @[Lookup.scala 31:38]
    node _csignals_T_8 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_9 = eq(UInt<15>("h5003"), _csignals_T_8) @[Lookup.scala 31:38]
    node _csignals_T_10 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_11 = eq(UInt<13>("h1023"), _csignals_T_10) @[Lookup.scala 31:38]
    node _csignals_T_12 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_13 = eq(UInt<14>("h2003"), _csignals_T_12) @[Lookup.scala 31:38]
    node _csignals_T_14 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_15 = eq(UInt<14>("h2023"), _csignals_T_14) @[Lookup.scala 31:38]
    node _csignals_T_16 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_17 = eq(UInt<6>("h33"), _csignals_T_16) @[Lookup.scala 31:38]
    node _csignals_T_18 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_19 = eq(UInt<5>("h13"), _csignals_T_18) @[Lookup.scala 31:38]
    node _csignals_T_20 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_21 = eq(UInt<31>("h40000033"), _csignals_T_20) @[Lookup.scala 31:38]
    node _csignals_T_22 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_23 = eq(UInt<15>("h7033"), _csignals_T_22) @[Lookup.scala 31:38]
    node _csignals_T_24 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_25 = eq(UInt<15>("h6033"), _csignals_T_24) @[Lookup.scala 31:38]
    node _csignals_T_26 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_27 = eq(UInt<15>("h4033"), _csignals_T_26) @[Lookup.scala 31:38]
    node _csignals_T_28 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_29 = eq(UInt<15>("h7013"), _csignals_T_28) @[Lookup.scala 31:38]
    node _csignals_T_30 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_31 = eq(UInt<15>("h6013"), _csignals_T_30) @[Lookup.scala 31:38]
    node _csignals_T_32 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_33 = eq(UInt<15>("h4013"), _csignals_T_32) @[Lookup.scala 31:38]
    node _csignals_T_34 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_35 = eq(UInt<13>("h1033"), _csignals_T_34) @[Lookup.scala 31:38]
    node _csignals_T_36 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_37 = eq(UInt<15>("h5033"), _csignals_T_36) @[Lookup.scala 31:38]
    node _csignals_T_38 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_39 = eq(UInt<31>("h40005033"), _csignals_T_38) @[Lookup.scala 31:38]
    node _csignals_T_40 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_41 = eq(UInt<13>("h1013"), _csignals_T_40) @[Lookup.scala 31:38]
    node _csignals_T_42 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_43 = eq(UInt<15>("h5013"), _csignals_T_42) @[Lookup.scala 31:38]
    node _csignals_T_44 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_45 = eq(UInt<31>("h40005013"), _csignals_T_44) @[Lookup.scala 31:38]
    node _csignals_T_46 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_47 = eq(UInt<14>("h2033"), _csignals_T_46) @[Lookup.scala 31:38]
    node _csignals_T_48 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_49 = eq(UInt<14>("h3033"), _csignals_T_48) @[Lookup.scala 31:38]
    node _csignals_T_50 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_51 = eq(UInt<14>("h2013"), _csignals_T_50) @[Lookup.scala 31:38]
    node _csignals_T_52 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_53 = eq(UInt<14>("h3013"), _csignals_T_52) @[Lookup.scala 31:38]
    node _csignals_T_54 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_55 = eq(UInt<7>("h63"), _csignals_T_54) @[Lookup.scala 31:38]
    node _csignals_T_56 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_57 = eq(UInt<13>("h1063"), _csignals_T_56) @[Lookup.scala 31:38]
    node _csignals_T_58 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_59 = eq(UInt<15>("h5063"), _csignals_T_58) @[Lookup.scala 31:38]
    node _csignals_T_60 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_61 = eq(UInt<15>("h7063"), _csignals_T_60) @[Lookup.scala 31:38]
    node _csignals_T_62 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_63 = eq(UInt<15>("h4063"), _csignals_T_62) @[Lookup.scala 31:38]
    node _csignals_T_64 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_65 = eq(UInt<15>("h6063"), _csignals_T_64) @[Lookup.scala 31:38]
    node _csignals_T_66 = and(id_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_67 = eq(UInt<7>("h6f"), _csignals_T_66) @[Lookup.scala 31:38]
    node _csignals_T_68 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_69 = eq(UInt<7>("h67"), _csignals_T_68) @[Lookup.scala 31:38]
    node _csignals_T_70 = and(id_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_71 = eq(UInt<6>("h37"), _csignals_T_70) @[Lookup.scala 31:38]
    node _csignals_T_72 = and(id_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_73 = eq(UInt<5>("h17"), _csignals_T_72) @[Lookup.scala 31:38]
    node _csignals_T_74 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_75 = eq(UInt<13>("h1073"), _csignals_T_74) @[Lookup.scala 31:38]
    node _csignals_T_76 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_77 = eq(UInt<15>("h5073"), _csignals_T_76) @[Lookup.scala 31:38]
    node _csignals_T_78 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_79 = eq(UInt<14>("h2073"), _csignals_T_78) @[Lookup.scala 31:38]
    node _csignals_T_80 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_81 = eq(UInt<15>("h6073"), _csignals_T_80) @[Lookup.scala 31:38]
    node _csignals_T_82 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_83 = eq(UInt<14>("h3073"), _csignals_T_82) @[Lookup.scala 31:38]
    node _csignals_T_84 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_85 = eq(UInt<15>("h7073"), _csignals_T_84) @[Lookup.scala 31:38]
    node _csignals_T_86 = and(id_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _csignals_T_87 = eq(UInt<7>("h73"), _csignals_T_86) @[Lookup.scala 31:38]
    node _csignals_T_88 = and(id_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _csignals_T_89 = eq(UInt<30>("h30200073"), _csignals_T_88) @[Lookup.scala 31:38]
    node _csignals_T_90 = and(id_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _csignals_T_91 = eq(UInt<13>("h100f"), _csignals_T_90) @[Lookup.scala 31:38]
    node _csignals_T_92 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_93 = eq(UInt<26>("h2000033"), _csignals_T_92) @[Lookup.scala 31:38]
    node _csignals_T_94 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_95 = eq(UInt<26>("h2001033"), _csignals_T_94) @[Lookup.scala 31:38]
    node _csignals_T_96 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_97 = eq(UInt<26>("h2003033"), _csignals_T_96) @[Lookup.scala 31:38]
    node _csignals_T_98 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_99 = eq(UInt<26>("h2002033"), _csignals_T_98) @[Lookup.scala 31:38]
    node _csignals_T_100 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_101 = eq(UInt<26>("h2004033"), _csignals_T_100) @[Lookup.scala 31:38]
    node _csignals_T_102 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_103 = eq(UInt<26>("h2005033"), _csignals_T_102) @[Lookup.scala 31:38]
    node _csignals_T_104 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_105 = eq(UInt<26>("h2006033"), _csignals_T_104) @[Lookup.scala 31:38]
    node _csignals_T_106 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_107 = eq(UInt<26>("h2007033"), _csignals_T_106) @[Lookup.scala 31:38]
    node _csignals_T_108 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_109 = eq(UInt<28>("ha006033"), _csignals_T_108) @[Lookup.scala 31:38]
    node _csignals_T_110 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_111 = eq(UInt<28>("ha007033"), _csignals_T_110) @[Lookup.scala 31:38]
    node _csignals_T_112 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_113 = eq(UInt<28>("ha004033"), _csignals_T_112) @[Lookup.scala 31:38]
    node _csignals_T_114 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_115 = eq(UInt<28>("ha005033"), _csignals_T_114) @[Lookup.scala 31:38]
    node _csignals_T_116 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_117 = eq(UInt<31>("h60001013"), _csignals_T_116) @[Lookup.scala 31:38]
    node _csignals_T_118 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_119 = eq(UInt<31>("h60101013"), _csignals_T_118) @[Lookup.scala 31:38]
    node _csignals_T_120 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_121 = eq(UInt<31>("h60201013"), _csignals_T_120) @[Lookup.scala 31:38]
    node _csignals_T_122 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_123 = eq(UInt<31>("h69805013"), _csignals_T_122) @[Lookup.scala 31:38]
    node _csignals_T_124 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_125 = eq(UInt<31>("h60401013"), _csignals_T_124) @[Lookup.scala 31:38]
    node _csignals_T_126 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_127 = eq(UInt<31>("h60501013"), _csignals_T_126) @[Lookup.scala 31:38]
    node _csignals_T_128 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_129 = eq(UInt<28>("h8004033"), _csignals_T_128) @[Lookup.scala 31:38]
    node _csignals_T_130 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_131 = eq(UInt<31>("h40007033"), _csignals_T_130) @[Lookup.scala 31:38]
    node _csignals_T_132 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_133 = eq(UInt<31>("h40006033"), _csignals_T_132) @[Lookup.scala 31:38]
    node _csignals_T_134 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_135 = eq(UInt<31>("h40004033"), _csignals_T_134) @[Lookup.scala 31:38]
    node _csignals_T_136 = and(id_inst, UInt<16>("hffff")) @[Lookup.scala 31:38]
    node _csignals_T_137 = eq(UInt<1>("h0"), _csignals_T_136) @[Lookup.scala 31:38]
    node _csignals_T_138 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_139 = eq(UInt<1>("h0"), _csignals_T_138) @[Lookup.scala 31:38]
    node _csignals_T_140 = and(id_inst, UInt<16>("hef83")) @[Lookup.scala 31:38]
    node _csignals_T_141 = eq(UInt<15>("h6101"), _csignals_T_140) @[Lookup.scala 31:38]
    node _csignals_T_142 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_143 = eq(UInt<1>("h1"), _csignals_T_142) @[Lookup.scala 31:38]
    node _csignals_T_144 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_145 = eq(UInt<15>("h4000"), _csignals_T_144) @[Lookup.scala 31:38]
    node _csignals_T_146 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_147 = eq(UInt<16>("hc000"), _csignals_T_146) @[Lookup.scala 31:38]
    node _csignals_T_148 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_149 = eq(UInt<15>("h4001"), _csignals_T_148) @[Lookup.scala 31:38]
    node _csignals_T_150 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_151 = eq(UInt<15>("h6001"), _csignals_T_150) @[Lookup.scala 31:38]
    node _csignals_T_152 = and(id_inst, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _csignals_T_153 = eq(UInt<16>("h8401"), _csignals_T_152) @[Lookup.scala 31:38]
    node _csignals_T_154 = and(id_inst, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _csignals_T_155 = eq(UInt<16>("h8001"), _csignals_T_154) @[Lookup.scala 31:38]
    node _csignals_T_156 = and(id_inst, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _csignals_T_157 = eq(UInt<16>("h8801"), _csignals_T_156) @[Lookup.scala 31:38]
    node _csignals_T_158 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_159 = eq(UInt<16>("h8c01"), _csignals_T_158) @[Lookup.scala 31:38]
    node _csignals_T_160 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_161 = eq(UInt<16>("h8c21"), _csignals_T_160) @[Lookup.scala 31:38]
    node _csignals_T_162 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_163 = eq(UInt<16>("h8c41"), _csignals_T_162) @[Lookup.scala 31:38]
    node _csignals_T_164 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_165 = eq(UInt<16>("h8c61"), _csignals_T_164) @[Lookup.scala 31:38]
    node _csignals_T_166 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_167 = eq(UInt<2>("h2"), _csignals_T_166) @[Lookup.scala 31:38]
    node _csignals_T_168 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_169 = eq(UInt<16>("ha001"), _csignals_T_168) @[Lookup.scala 31:38]
    node _csignals_T_170 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_171 = eq(UInt<16>("hc001"), _csignals_T_170) @[Lookup.scala 31:38]
    node _csignals_T_172 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_173 = eq(UInt<16>("he001"), _csignals_T_172) @[Lookup.scala 31:38]
    node _csignals_T_174 = and(id_inst, UInt<16>("hf07f")) @[Lookup.scala 31:38]
    node _csignals_T_175 = eq(UInt<16>("h8002"), _csignals_T_174) @[Lookup.scala 31:38]
    node _csignals_T_176 = and(id_inst, UInt<16>("hf07f")) @[Lookup.scala 31:38]
    node _csignals_T_177 = eq(UInt<16>("h9002"), _csignals_T_176) @[Lookup.scala 31:38]
    node _csignals_T_178 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_179 = eq(UInt<14>("h2001"), _csignals_T_178) @[Lookup.scala 31:38]
    node _csignals_T_180 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_181 = eq(UInt<15>("h4002"), _csignals_T_180) @[Lookup.scala 31:38]
    node _csignals_T_182 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_183 = eq(UInt<16>("hc002"), _csignals_T_182) @[Lookup.scala 31:38]
    node _csignals_T_184 = and(id_inst, UInt<16>("hf003")) @[Lookup.scala 31:38]
    node _csignals_T_185 = eq(UInt<16>("h8002"), _csignals_T_184) @[Lookup.scala 31:38]
    node _csignals_T_186 = and(id_inst, UInt<16>("hf003")) @[Lookup.scala 31:38]
    node _csignals_T_187 = eq(UInt<16>("h9002"), _csignals_T_186) @[Lookup.scala 31:38]
    node _csignals_T_188 = mux(_csignals_T_187, UInt<5>("h0"), UInt<5>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_189 = mux(_csignals_T_185, UInt<5>("h0"), _csignals_T_188) @[Lookup.scala 34:39]
    node _csignals_T_190 = mux(_csignals_T_183, UInt<5>("h0"), _csignals_T_189) @[Lookup.scala 34:39]
    node _csignals_T_191 = mux(_csignals_T_181, UInt<5>("h0"), _csignals_T_190) @[Lookup.scala 34:39]
    node _csignals_T_192 = mux(_csignals_T_179, UInt<5>("h0"), _csignals_T_191) @[Lookup.scala 34:39]
    node _csignals_T_193 = mux(_csignals_T_177, UInt<5>("h0"), _csignals_T_192) @[Lookup.scala 34:39]
    node _csignals_T_194 = mux(_csignals_T_175, UInt<5>("h0"), _csignals_T_193) @[Lookup.scala 34:39]
    node _csignals_T_195 = mux(_csignals_T_173, UInt<5>("h13"), _csignals_T_194) @[Lookup.scala 34:39]
    node _csignals_T_196 = mux(_csignals_T_171, UInt<5>("h12"), _csignals_T_195) @[Lookup.scala 34:39]
    node _csignals_T_197 = mux(_csignals_T_169, UInt<5>("h0"), _csignals_T_196) @[Lookup.scala 34:39]
    node _csignals_T_198 = mux(_csignals_T_167, UInt<5>("h5"), _csignals_T_197) @[Lookup.scala 34:39]
    node _csignals_T_199 = mux(_csignals_T_165, UInt<5>("h3"), _csignals_T_198) @[Lookup.scala 34:39]
    node _csignals_T_200 = mux(_csignals_T_163, UInt<5>("h4"), _csignals_T_199) @[Lookup.scala 34:39]
    node _csignals_T_201 = mux(_csignals_T_161, UInt<5>("h2"), _csignals_T_200) @[Lookup.scala 34:39]
    node _csignals_T_202 = mux(_csignals_T_159, UInt<5>("h1"), _csignals_T_201) @[Lookup.scala 34:39]
    node _csignals_T_203 = mux(_csignals_T_157, UInt<5>("h3"), _csignals_T_202) @[Lookup.scala 34:39]
    node _csignals_T_204 = mux(_csignals_T_155, UInt<5>("h6"), _csignals_T_203) @[Lookup.scala 34:39]
    node _csignals_T_205 = mux(_csignals_T_153, UInt<5>("h7"), _csignals_T_204) @[Lookup.scala 34:39]
    node _csignals_T_206 = mux(_csignals_T_151, UInt<5>("h0"), _csignals_T_205) @[Lookup.scala 34:39]
    node _csignals_T_207 = mux(_csignals_T_149, UInt<5>("h0"), _csignals_T_206) @[Lookup.scala 34:39]
    node _csignals_T_208 = mux(_csignals_T_147, UInt<5>("h0"), _csignals_T_207) @[Lookup.scala 34:39]
    node _csignals_T_209 = mux(_csignals_T_145, UInt<5>("h0"), _csignals_T_208) @[Lookup.scala 34:39]
    node _csignals_T_210 = mux(_csignals_T_143, UInt<5>("h0"), _csignals_T_209) @[Lookup.scala 34:39]
    node _csignals_T_211 = mux(_csignals_T_141, UInt<5>("h0"), _csignals_T_210) @[Lookup.scala 34:39]
    node _csignals_T_212 = mux(_csignals_T_139, UInt<5>("h0"), _csignals_T_211) @[Lookup.scala 34:39]
    node _csignals_T_213 = mux(_csignals_T_137, UInt<5>("h0"), _csignals_T_212) @[Lookup.scala 34:39]
    node _csignals_T_214 = mux(_csignals_T_135, UInt<5>("he"), _csignals_T_213) @[Lookup.scala 34:39]
    node _csignals_T_215 = mux(_csignals_T_133, UInt<5>("h10"), _csignals_T_214) @[Lookup.scala 34:39]
    node _csignals_T_216 = mux(_csignals_T_131, UInt<5>("hf"), _csignals_T_215) @[Lookup.scala 34:39]
    node _csignals_T_217 = mux(_csignals_T_129, UInt<5>("hb"), _csignals_T_216) @[Lookup.scala 34:39]
    node _csignals_T_218 = mux(_csignals_T_127, UInt<5>("ha"), _csignals_T_217) @[Lookup.scala 34:39]
    node _csignals_T_219 = mux(_csignals_T_125, UInt<5>("h9"), _csignals_T_218) @[Lookup.scala 34:39]
    node _csignals_T_220 = mux(_csignals_T_123, UInt<5>("h8"), _csignals_T_219) @[Lookup.scala 34:39]
    node _csignals_T_221 = mux(_csignals_T_121, UInt<5>("h7"), _csignals_T_220) @[Lookup.scala 34:39]
    node _csignals_T_222 = mux(_csignals_T_119, UInt<5>("h6"), _csignals_T_221) @[Lookup.scala 34:39]
    node _csignals_T_223 = mux(_csignals_T_117, UInt<5>("h5"), _csignals_T_222) @[Lookup.scala 34:39]
    node _csignals_T_224 = mux(_csignals_T_115, UInt<5>("hd"), _csignals_T_223) @[Lookup.scala 34:39]
    node _csignals_T_225 = mux(_csignals_T_113, UInt<5>("hc"), _csignals_T_224) @[Lookup.scala 34:39]
    node _csignals_T_226 = mux(_csignals_T_111, UInt<5>("hb"), _csignals_T_225) @[Lookup.scala 34:39]
    node _csignals_T_227 = mux(_csignals_T_109, UInt<5>("ha"), _csignals_T_226) @[Lookup.scala 34:39]
    node _csignals_T_228 = mux(_csignals_T_107, UInt<5>("hf"), _csignals_T_227) @[Lookup.scala 34:39]
    node _csignals_T_229 = mux(_csignals_T_105, UInt<5>("hd"), _csignals_T_228) @[Lookup.scala 34:39]
    node _csignals_T_230 = mux(_csignals_T_103, UInt<5>("he"), _csignals_T_229) @[Lookup.scala 34:39]
    node _csignals_T_231 = mux(_csignals_T_101, UInt<5>("hc"), _csignals_T_230) @[Lookup.scala 34:39]
    node _csignals_T_232 = mux(_csignals_T_99, UInt<5>("hb"), _csignals_T_231) @[Lookup.scala 34:39]
    node _csignals_T_233 = mux(_csignals_T_97, UInt<5>("ha"), _csignals_T_232) @[Lookup.scala 34:39]
    node _csignals_T_234 = mux(_csignals_T_95, UInt<5>("h9"), _csignals_T_233) @[Lookup.scala 34:39]
    node _csignals_T_235 = mux(_csignals_T_93, UInt<5>("h8"), _csignals_T_234) @[Lookup.scala 34:39]
    node _csignals_T_236 = mux(_csignals_T_91, UInt<5>("h0"), _csignals_T_235) @[Lookup.scala 34:39]
    node _csignals_T_237 = mux(_csignals_T_89, UInt<5>("h19"), _csignals_T_236) @[Lookup.scala 34:39]
    node _csignals_T_238 = mux(_csignals_T_87, UInt<5>("h18"), _csignals_T_237) @[Lookup.scala 34:39]
    node _csignals_T_239 = mux(_csignals_T_85, UInt<5>("h0"), _csignals_T_238) @[Lookup.scala 34:39]
    node _csignals_T_240 = mux(_csignals_T_83, UInt<5>("h0"), _csignals_T_239) @[Lookup.scala 34:39]
    node _csignals_T_241 = mux(_csignals_T_81, UInt<5>("h0"), _csignals_T_240) @[Lookup.scala 34:39]
    node _csignals_T_242 = mux(_csignals_T_79, UInt<5>("h0"), _csignals_T_241) @[Lookup.scala 34:39]
    node _csignals_T_243 = mux(_csignals_T_77, UInt<5>("h0"), _csignals_T_242) @[Lookup.scala 34:39]
    node _csignals_T_244 = mux(_csignals_T_75, UInt<5>("h0"), _csignals_T_243) @[Lookup.scala 34:39]
    node _csignals_T_245 = mux(_csignals_T_73, UInt<5>("h0"), _csignals_T_244) @[Lookup.scala 34:39]
    node _csignals_T_246 = mux(_csignals_T_71, UInt<5>("h0"), _csignals_T_245) @[Lookup.scala 34:39]
    node _csignals_T_247 = mux(_csignals_T_69, UInt<5>("h0"), _csignals_T_246) @[Lookup.scala 34:39]
    node _csignals_T_248 = mux(_csignals_T_67, UInt<5>("h0"), _csignals_T_247) @[Lookup.scala 34:39]
    node _csignals_T_249 = mux(_csignals_T_65, UInt<5>("h16"), _csignals_T_248) @[Lookup.scala 34:39]
    node _csignals_T_250 = mux(_csignals_T_63, UInt<5>("h14"), _csignals_T_249) @[Lookup.scala 34:39]
    node _csignals_T_251 = mux(_csignals_T_61, UInt<5>("h17"), _csignals_T_250) @[Lookup.scala 34:39]
    node _csignals_T_252 = mux(_csignals_T_59, UInt<5>("h15"), _csignals_T_251) @[Lookup.scala 34:39]
    node _csignals_T_253 = mux(_csignals_T_57, UInt<5>("h13"), _csignals_T_252) @[Lookup.scala 34:39]
    node _csignals_T_254 = mux(_csignals_T_55, UInt<5>("h12"), _csignals_T_253) @[Lookup.scala 34:39]
    node _csignals_T_255 = mux(_csignals_T_53, UInt<5>("h9"), _csignals_T_254) @[Lookup.scala 34:39]
    node _csignals_T_256 = mux(_csignals_T_51, UInt<5>("h8"), _csignals_T_255) @[Lookup.scala 34:39]
    node _csignals_T_257 = mux(_csignals_T_49, UInt<5>("h9"), _csignals_T_256) @[Lookup.scala 34:39]
    node _csignals_T_258 = mux(_csignals_T_47, UInt<5>("h8"), _csignals_T_257) @[Lookup.scala 34:39]
    node _csignals_T_259 = mux(_csignals_T_45, UInt<5>("h7"), _csignals_T_258) @[Lookup.scala 34:39]
    node _csignals_T_260 = mux(_csignals_T_43, UInt<5>("h6"), _csignals_T_259) @[Lookup.scala 34:39]
    node _csignals_T_261 = mux(_csignals_T_41, UInt<5>("h5"), _csignals_T_260) @[Lookup.scala 34:39]
    node _csignals_T_262 = mux(_csignals_T_39, UInt<5>("h7"), _csignals_T_261) @[Lookup.scala 34:39]
    node _csignals_T_263 = mux(_csignals_T_37, UInt<5>("h6"), _csignals_T_262) @[Lookup.scala 34:39]
    node _csignals_T_264 = mux(_csignals_T_35, UInt<5>("h5"), _csignals_T_263) @[Lookup.scala 34:39]
    node _csignals_T_265 = mux(_csignals_T_33, UInt<5>("h2"), _csignals_T_264) @[Lookup.scala 34:39]
    node _csignals_T_266 = mux(_csignals_T_31, UInt<5>("h4"), _csignals_T_265) @[Lookup.scala 34:39]
    node _csignals_T_267 = mux(_csignals_T_29, UInt<5>("h3"), _csignals_T_266) @[Lookup.scala 34:39]
    node _csignals_T_268 = mux(_csignals_T_27, UInt<5>("h2"), _csignals_T_267) @[Lookup.scala 34:39]
    node _csignals_T_269 = mux(_csignals_T_25, UInt<5>("h4"), _csignals_T_268) @[Lookup.scala 34:39]
    node _csignals_T_270 = mux(_csignals_T_23, UInt<5>("h3"), _csignals_T_269) @[Lookup.scala 34:39]
    node _csignals_T_271 = mux(_csignals_T_21, UInt<5>("h1"), _csignals_T_270) @[Lookup.scala 34:39]
    node _csignals_T_272 = mux(_csignals_T_19, UInt<5>("h0"), _csignals_T_271) @[Lookup.scala 34:39]
    node _csignals_T_273 = mux(_csignals_T_17, UInt<5>("h0"), _csignals_T_272) @[Lookup.scala 34:39]
    node _csignals_T_274 = mux(_csignals_T_15, UInt<5>("h0"), _csignals_T_273) @[Lookup.scala 34:39]
    node _csignals_T_275 = mux(_csignals_T_13, UInt<5>("h0"), _csignals_T_274) @[Lookup.scala 34:39]
    node _csignals_T_276 = mux(_csignals_T_11, UInt<5>("h0"), _csignals_T_275) @[Lookup.scala 34:39]
    node _csignals_T_277 = mux(_csignals_T_9, UInt<5>("h0"), _csignals_T_276) @[Lookup.scala 34:39]
    node _csignals_T_278 = mux(_csignals_T_7, UInt<5>("h0"), _csignals_T_277) @[Lookup.scala 34:39]
    node _csignals_T_279 = mux(_csignals_T_5, UInt<5>("h0"), _csignals_T_278) @[Lookup.scala 34:39]
    node _csignals_T_280 = mux(_csignals_T_3, UInt<5>("h0"), _csignals_T_279) @[Lookup.scala 34:39]
    node csignals_0 = mux(_csignals_T_1, UInt<5>("h0"), _csignals_T_280) @[Lookup.scala 34:39]
    node _csignals_T_281 = mux(_csignals_T_187, UInt<3>("h4"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_282 = mux(_csignals_T_185, UInt<3>("h2"), _csignals_T_281) @[Lookup.scala 34:39]
    node _csignals_T_283 = mux(_csignals_T_183, UInt<3>("h5"), _csignals_T_282) @[Lookup.scala 34:39]
    node _csignals_T_284 = mux(_csignals_T_181, UInt<3>("h5"), _csignals_T_283) @[Lookup.scala 34:39]
    node _csignals_T_285 = mux(_csignals_T_179, UInt<3>("h1"), _csignals_T_284) @[Lookup.scala 34:39]
    node _csignals_T_286 = mux(_csignals_T_177, UInt<3>("h4"), _csignals_T_285) @[Lookup.scala 34:39]
    node _csignals_T_287 = mux(_csignals_T_175, UInt<3>("h4"), _csignals_T_286) @[Lookup.scala 34:39]
    node _csignals_T_288 = mux(_csignals_T_173, UInt<3>("h6"), _csignals_T_287) @[Lookup.scala 34:39]
    node _csignals_T_289 = mux(_csignals_T_171, UInt<3>("h6"), _csignals_T_288) @[Lookup.scala 34:39]
    node _csignals_T_290 = mux(_csignals_T_169, UInt<3>("h1"), _csignals_T_289) @[Lookup.scala 34:39]
    node _csignals_T_291 = mux(_csignals_T_167, UInt<3>("h4"), _csignals_T_290) @[Lookup.scala 34:39]
    node _csignals_T_292 = mux(_csignals_T_165, UInt<3>("h6"), _csignals_T_291) @[Lookup.scala 34:39]
    node _csignals_T_293 = mux(_csignals_T_163, UInt<3>("h6"), _csignals_T_292) @[Lookup.scala 34:39]
    node _csignals_T_294 = mux(_csignals_T_161, UInt<3>("h6"), _csignals_T_293) @[Lookup.scala 34:39]
    node _csignals_T_295 = mux(_csignals_T_159, UInt<3>("h6"), _csignals_T_294) @[Lookup.scala 34:39]
    node _csignals_T_296 = mux(_csignals_T_157, UInt<3>("h6"), _csignals_T_295) @[Lookup.scala 34:39]
    node _csignals_T_297 = mux(_csignals_T_155, UInt<3>("h6"), _csignals_T_296) @[Lookup.scala 34:39]
    node _csignals_T_298 = mux(_csignals_T_153, UInt<3>("h6"), _csignals_T_297) @[Lookup.scala 34:39]
    node _csignals_T_299 = mux(_csignals_T_151, UInt<3>("h2"), _csignals_T_298) @[Lookup.scala 34:39]
    node _csignals_T_300 = mux(_csignals_T_149, UInt<3>("h2"), _csignals_T_299) @[Lookup.scala 34:39]
    node _csignals_T_301 = mux(_csignals_T_147, UInt<3>("h6"), _csignals_T_300) @[Lookup.scala 34:39]
    node _csignals_T_302 = mux(_csignals_T_145, UInt<3>("h6"), _csignals_T_301) @[Lookup.scala 34:39]
    node _csignals_T_303 = mux(_csignals_T_143, UInt<3>("h4"), _csignals_T_302) @[Lookup.scala 34:39]
    node _csignals_T_304 = mux(_csignals_T_141, UInt<3>("h4"), _csignals_T_303) @[Lookup.scala 34:39]
    node _csignals_T_305 = mux(_csignals_T_139, UInt<3>("h5"), _csignals_T_304) @[Lookup.scala 34:39]
    node _csignals_T_306 = mux(_csignals_T_137, UInt<3>("h2"), _csignals_T_305) @[Lookup.scala 34:39]
    node _csignals_T_307 = mux(_csignals_T_135, UInt<3>("h0"), _csignals_T_306) @[Lookup.scala 34:39]
    node _csignals_T_308 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_307) @[Lookup.scala 34:39]
    node _csignals_T_309 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_308) @[Lookup.scala 34:39]
    node _csignals_T_310 = mux(_csignals_T_129, UInt<3>("h0"), _csignals_T_309) @[Lookup.scala 34:39]
    node _csignals_T_311 = mux(_csignals_T_127, UInt<3>("h0"), _csignals_T_310) @[Lookup.scala 34:39]
    node _csignals_T_312 = mux(_csignals_T_125, UInt<3>("h0"), _csignals_T_311) @[Lookup.scala 34:39]
    node _csignals_T_313 = mux(_csignals_T_123, UInt<3>("h0"), _csignals_T_312) @[Lookup.scala 34:39]
    node _csignals_T_314 = mux(_csignals_T_121, UInt<3>("h0"), _csignals_T_313) @[Lookup.scala 34:39]
    node _csignals_T_315 = mux(_csignals_T_119, UInt<3>("h0"), _csignals_T_314) @[Lookup.scala 34:39]
    node _csignals_T_316 = mux(_csignals_T_117, UInt<3>("h0"), _csignals_T_315) @[Lookup.scala 34:39]
    node _csignals_T_317 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_316) @[Lookup.scala 34:39]
    node _csignals_T_318 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_317) @[Lookup.scala 34:39]
    node _csignals_T_319 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_318) @[Lookup.scala 34:39]
    node _csignals_T_320 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_319) @[Lookup.scala 34:39]
    node _csignals_T_321 = mux(_csignals_T_107, UInt<3>("h0"), _csignals_T_320) @[Lookup.scala 34:39]
    node _csignals_T_322 = mux(_csignals_T_105, UInt<3>("h0"), _csignals_T_321) @[Lookup.scala 34:39]
    node _csignals_T_323 = mux(_csignals_T_103, UInt<3>("h0"), _csignals_T_322) @[Lookup.scala 34:39]
    node _csignals_T_324 = mux(_csignals_T_101, UInt<3>("h0"), _csignals_T_323) @[Lookup.scala 34:39]
    node _csignals_T_325 = mux(_csignals_T_99, UInt<3>("h0"), _csignals_T_324) @[Lookup.scala 34:39]
    node _csignals_T_326 = mux(_csignals_T_97, UInt<3>("h0"), _csignals_T_325) @[Lookup.scala 34:39]
    node _csignals_T_327 = mux(_csignals_T_95, UInt<3>("h0"), _csignals_T_326) @[Lookup.scala 34:39]
    node _csignals_T_328 = mux(_csignals_T_93, UInt<3>("h0"), _csignals_T_327) @[Lookup.scala 34:39]
    node _csignals_T_329 = mux(_csignals_T_91, UInt<3>("h2"), _csignals_T_328) @[Lookup.scala 34:39]
    node _csignals_T_330 = mux(_csignals_T_89, UInt<3>("h2"), _csignals_T_329) @[Lookup.scala 34:39]
    node _csignals_T_331 = mux(_csignals_T_87, UInt<3>("h2"), _csignals_T_330) @[Lookup.scala 34:39]
    node _csignals_T_332 = mux(_csignals_T_85, UInt<3>("h3"), _csignals_T_331) @[Lookup.scala 34:39]
    node _csignals_T_333 = mux(_csignals_T_83, UInt<3>("h0"), _csignals_T_332) @[Lookup.scala 34:39]
    node _csignals_T_334 = mux(_csignals_T_81, UInt<3>("h3"), _csignals_T_333) @[Lookup.scala 34:39]
    node _csignals_T_335 = mux(_csignals_T_79, UInt<3>("h0"), _csignals_T_334) @[Lookup.scala 34:39]
    node _csignals_T_336 = mux(_csignals_T_77, UInt<3>("h3"), _csignals_T_335) @[Lookup.scala 34:39]
    node _csignals_T_337 = mux(_csignals_T_75, UInt<3>("h0"), _csignals_T_336) @[Lookup.scala 34:39]
    node _csignals_T_338 = mux(_csignals_T_73, UInt<3>("h1"), _csignals_T_337) @[Lookup.scala 34:39]
    node _csignals_T_339 = mux(_csignals_T_71, UInt<3>("h2"), _csignals_T_338) @[Lookup.scala 34:39]
    node _csignals_T_340 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_339) @[Lookup.scala 34:39]
    node _csignals_T_341 = mux(_csignals_T_67, UInt<3>("h1"), _csignals_T_340) @[Lookup.scala 34:39]
    node _csignals_T_342 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_341) @[Lookup.scala 34:39]
    node _csignals_T_343 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_342) @[Lookup.scala 34:39]
    node _csignals_T_344 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_343) @[Lookup.scala 34:39]
    node _csignals_T_345 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_344) @[Lookup.scala 34:39]
    node _csignals_T_346 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_345) @[Lookup.scala 34:39]
    node _csignals_T_347 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_346) @[Lookup.scala 34:39]
    node _csignals_T_348 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_347) @[Lookup.scala 34:39]
    node _csignals_T_349 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_348) @[Lookup.scala 34:39]
    node _csignals_T_350 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_349) @[Lookup.scala 34:39]
    node _csignals_T_351 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_350) @[Lookup.scala 34:39]
    node _csignals_T_352 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_351) @[Lookup.scala 34:39]
    node _csignals_T_353 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_352) @[Lookup.scala 34:39]
    node _csignals_T_354 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_353) @[Lookup.scala 34:39]
    node _csignals_T_355 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_354) @[Lookup.scala 34:39]
    node _csignals_T_356 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_355) @[Lookup.scala 34:39]
    node _csignals_T_357 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_356) @[Lookup.scala 34:39]
    node _csignals_T_358 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_357) @[Lookup.scala 34:39]
    node _csignals_T_359 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_358) @[Lookup.scala 34:39]
    node _csignals_T_360 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_359) @[Lookup.scala 34:39]
    node _csignals_T_361 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_360) @[Lookup.scala 34:39]
    node _csignals_T_362 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_361) @[Lookup.scala 34:39]
    node _csignals_T_363 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_362) @[Lookup.scala 34:39]
    node _csignals_T_364 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_363) @[Lookup.scala 34:39]
    node _csignals_T_365 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_364) @[Lookup.scala 34:39]
    node _csignals_T_366 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_365) @[Lookup.scala 34:39]
    node _csignals_T_367 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_366) @[Lookup.scala 34:39]
    node _csignals_T_368 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_367) @[Lookup.scala 34:39]
    node _csignals_T_369 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_368) @[Lookup.scala 34:39]
    node _csignals_T_370 = mux(_csignals_T_9, UInt<3>("h0"), _csignals_T_369) @[Lookup.scala 34:39]
    node _csignals_T_371 = mux(_csignals_T_7, UInt<3>("h0"), _csignals_T_370) @[Lookup.scala 34:39]
    node _csignals_T_372 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_371) @[Lookup.scala 34:39]
    node _csignals_T_373 = mux(_csignals_T_3, UInt<3>("h0"), _csignals_T_372) @[Lookup.scala 34:39]
    node csignals_1 = mux(_csignals_T_1, UInt<3>("h0"), _csignals_T_373) @[Lookup.scala 34:39]
    node _csignals_T_374 = mux(_csignals_T_187, UInt<4>("h6"), UInt<4>("h1")) @[Lookup.scala 34:39]
    node _csignals_T_375 = mux(_csignals_T_185, UInt<4>("h6"), _csignals_T_374) @[Lookup.scala 34:39]
    node _csignals_T_376 = mux(_csignals_T_183, UInt<4>("hf"), _csignals_T_375) @[Lookup.scala 34:39]
    node _csignals_T_377 = mux(_csignals_T_181, UInt<4>("he"), _csignals_T_376) @[Lookup.scala 34:39]
    node _csignals_T_378 = mux(_csignals_T_179, UInt<4>("hd"), _csignals_T_377) @[Lookup.scala 34:39]
    node _csignals_T_379 = mux(_csignals_T_177, UInt<4>("h0"), _csignals_T_378) @[Lookup.scala 34:39]
    node _csignals_T_380 = mux(_csignals_T_175, UInt<4>("h0"), _csignals_T_379) @[Lookup.scala 34:39]
    node _csignals_T_381 = mux(_csignals_T_173, UInt<4>("h0"), _csignals_T_380) @[Lookup.scala 34:39]
    node _csignals_T_382 = mux(_csignals_T_171, UInt<4>("h0"), _csignals_T_381) @[Lookup.scala 34:39]
    node _csignals_T_383 = mux(_csignals_T_169, UInt<4>("hd"), _csignals_T_382) @[Lookup.scala 34:39]
    node _csignals_T_384 = mux(_csignals_T_167, UInt<4>("ha"), _csignals_T_383) @[Lookup.scala 34:39]
    node _csignals_T_385 = mux(_csignals_T_165, UInt<4>("h7"), _csignals_T_384) @[Lookup.scala 34:39]
    node _csignals_T_386 = mux(_csignals_T_163, UInt<4>("h7"), _csignals_T_385) @[Lookup.scala 34:39]
    node _csignals_T_387 = mux(_csignals_T_161, UInt<4>("h7"), _csignals_T_386) @[Lookup.scala 34:39]
    node _csignals_T_388 = mux(_csignals_T_159, UInt<4>("h7"), _csignals_T_387) @[Lookup.scala 34:39]
    node _csignals_T_389 = mux(_csignals_T_157, UInt<4>("ha"), _csignals_T_388) @[Lookup.scala 34:39]
    node _csignals_T_390 = mux(_csignals_T_155, UInt<4>("ha"), _csignals_T_389) @[Lookup.scala 34:39]
    node _csignals_T_391 = mux(_csignals_T_153, UInt<4>("ha"), _csignals_T_390) @[Lookup.scala 34:39]
    node _csignals_T_392 = mux(_csignals_T_151, UInt<4>("hc"), _csignals_T_391) @[Lookup.scala 34:39]
    node _csignals_T_393 = mux(_csignals_T_149, UInt<4>("ha"), _csignals_T_392) @[Lookup.scala 34:39]
    node _csignals_T_394 = mux(_csignals_T_147, UInt<4>("hb"), _csignals_T_393) @[Lookup.scala 34:39]
    node _csignals_T_395 = mux(_csignals_T_145, UInt<4>("hb"), _csignals_T_394) @[Lookup.scala 34:39]
    node _csignals_T_396 = mux(_csignals_T_143, UInt<4>("ha"), _csignals_T_395) @[Lookup.scala 34:39]
    node _csignals_T_397 = mux(_csignals_T_141, UInt<4>("h9"), _csignals_T_396) @[Lookup.scala 34:39]
    node _csignals_T_398 = mux(_csignals_T_139, UInt<4>("h8"), _csignals_T_397) @[Lookup.scala 34:39]
    node _csignals_T_399 = mux(_csignals_T_137, UInt<4>("h0"), _csignals_T_398) @[Lookup.scala 34:39]
    node _csignals_T_400 = mux(_csignals_T_135, UInt<4>("h1"), _csignals_T_399) @[Lookup.scala 34:39]
    node _csignals_T_401 = mux(_csignals_T_133, UInt<4>("h1"), _csignals_T_400) @[Lookup.scala 34:39]
    node _csignals_T_402 = mux(_csignals_T_131, UInt<4>("h1"), _csignals_T_401) @[Lookup.scala 34:39]
    node _csignals_T_403 = mux(_csignals_T_129, UInt<4>("h0"), _csignals_T_402) @[Lookup.scala 34:39]
    node _csignals_T_404 = mux(_csignals_T_127, UInt<4>("h0"), _csignals_T_403) @[Lookup.scala 34:39]
    node _csignals_T_405 = mux(_csignals_T_125, UInt<4>("h0"), _csignals_T_404) @[Lookup.scala 34:39]
    node _csignals_T_406 = mux(_csignals_T_123, UInt<4>("h0"), _csignals_T_405) @[Lookup.scala 34:39]
    node _csignals_T_407 = mux(_csignals_T_121, UInt<4>("h0"), _csignals_T_406) @[Lookup.scala 34:39]
    node _csignals_T_408 = mux(_csignals_T_119, UInt<4>("h0"), _csignals_T_407) @[Lookup.scala 34:39]
    node _csignals_T_409 = mux(_csignals_T_117, UInt<4>("h0"), _csignals_T_408) @[Lookup.scala 34:39]
    node _csignals_T_410 = mux(_csignals_T_115, UInt<4>("h1"), _csignals_T_409) @[Lookup.scala 34:39]
    node _csignals_T_411 = mux(_csignals_T_113, UInt<4>("h1"), _csignals_T_410) @[Lookup.scala 34:39]
    node _csignals_T_412 = mux(_csignals_T_111, UInt<4>("h1"), _csignals_T_411) @[Lookup.scala 34:39]
    node _csignals_T_413 = mux(_csignals_T_109, UInt<4>("h1"), _csignals_T_412) @[Lookup.scala 34:39]
    node _csignals_T_414 = mux(_csignals_T_107, UInt<4>("h1"), _csignals_T_413) @[Lookup.scala 34:39]
    node _csignals_T_415 = mux(_csignals_T_105, UInt<4>("h1"), _csignals_T_414) @[Lookup.scala 34:39]
    node _csignals_T_416 = mux(_csignals_T_103, UInt<4>("h1"), _csignals_T_415) @[Lookup.scala 34:39]
    node _csignals_T_417 = mux(_csignals_T_101, UInt<4>("h1"), _csignals_T_416) @[Lookup.scala 34:39]
    node _csignals_T_418 = mux(_csignals_T_99, UInt<4>("h1"), _csignals_T_417) @[Lookup.scala 34:39]
    node _csignals_T_419 = mux(_csignals_T_97, UInt<4>("h1"), _csignals_T_418) @[Lookup.scala 34:39]
    node _csignals_T_420 = mux(_csignals_T_95, UInt<4>("h1"), _csignals_T_419) @[Lookup.scala 34:39]
    node _csignals_T_421 = mux(_csignals_T_93, UInt<4>("h1"), _csignals_T_420) @[Lookup.scala 34:39]
    node _csignals_T_422 = mux(_csignals_T_91, UInt<4>("h0"), _csignals_T_421) @[Lookup.scala 34:39]
    node _csignals_T_423 = mux(_csignals_T_89, UInt<4>("h0"), _csignals_T_422) @[Lookup.scala 34:39]
    node _csignals_T_424 = mux(_csignals_T_87, UInt<4>("h0"), _csignals_T_423) @[Lookup.scala 34:39]
    node _csignals_T_425 = mux(_csignals_T_85, UInt<4>("h0"), _csignals_T_424) @[Lookup.scala 34:39]
    node _csignals_T_426 = mux(_csignals_T_83, UInt<4>("h0"), _csignals_T_425) @[Lookup.scala 34:39]
    node _csignals_T_427 = mux(_csignals_T_81, UInt<4>("h0"), _csignals_T_426) @[Lookup.scala 34:39]
    node _csignals_T_428 = mux(_csignals_T_79, UInt<4>("h0"), _csignals_T_427) @[Lookup.scala 34:39]
    node _csignals_T_429 = mux(_csignals_T_77, UInt<4>("h0"), _csignals_T_428) @[Lookup.scala 34:39]
    node _csignals_T_430 = mux(_csignals_T_75, UInt<4>("h0"), _csignals_T_429) @[Lookup.scala 34:39]
    node _csignals_T_431 = mux(_csignals_T_73, UInt<4>("h5"), _csignals_T_430) @[Lookup.scala 34:39]
    node _csignals_T_432 = mux(_csignals_T_71, UInt<4>("h5"), _csignals_T_431) @[Lookup.scala 34:39]
    node _csignals_T_433 = mux(_csignals_T_69, UInt<4>("h2"), _csignals_T_432) @[Lookup.scala 34:39]
    node _csignals_T_434 = mux(_csignals_T_67, UInt<4>("h4"), _csignals_T_433) @[Lookup.scala 34:39]
    node _csignals_T_435 = mux(_csignals_T_65, UInt<4>("h1"), _csignals_T_434) @[Lookup.scala 34:39]
    node _csignals_T_436 = mux(_csignals_T_63, UInt<4>("h1"), _csignals_T_435) @[Lookup.scala 34:39]
    node _csignals_T_437 = mux(_csignals_T_61, UInt<4>("h1"), _csignals_T_436) @[Lookup.scala 34:39]
    node _csignals_T_438 = mux(_csignals_T_59, UInt<4>("h1"), _csignals_T_437) @[Lookup.scala 34:39]
    node _csignals_T_439 = mux(_csignals_T_57, UInt<4>("h1"), _csignals_T_438) @[Lookup.scala 34:39]
    node _csignals_T_440 = mux(_csignals_T_55, UInt<4>("h1"), _csignals_T_439) @[Lookup.scala 34:39]
    node _csignals_T_441 = mux(_csignals_T_53, UInt<4>("h2"), _csignals_T_440) @[Lookup.scala 34:39]
    node _csignals_T_442 = mux(_csignals_T_51, UInt<4>("h2"), _csignals_T_441) @[Lookup.scala 34:39]
    node _csignals_T_443 = mux(_csignals_T_49, UInt<4>("h1"), _csignals_T_442) @[Lookup.scala 34:39]
    node _csignals_T_444 = mux(_csignals_T_47, UInt<4>("h1"), _csignals_T_443) @[Lookup.scala 34:39]
    node _csignals_T_445 = mux(_csignals_T_45, UInt<4>("h2"), _csignals_T_444) @[Lookup.scala 34:39]
    node _csignals_T_446 = mux(_csignals_T_43, UInt<4>("h2"), _csignals_T_445) @[Lookup.scala 34:39]
    node _csignals_T_447 = mux(_csignals_T_41, UInt<4>("h2"), _csignals_T_446) @[Lookup.scala 34:39]
    node _csignals_T_448 = mux(_csignals_T_39, UInt<4>("h1"), _csignals_T_447) @[Lookup.scala 34:39]
    node _csignals_T_449 = mux(_csignals_T_37, UInt<4>("h1"), _csignals_T_448) @[Lookup.scala 34:39]
    node _csignals_T_450 = mux(_csignals_T_35, UInt<4>("h1"), _csignals_T_449) @[Lookup.scala 34:39]
    node _csignals_T_451 = mux(_csignals_T_33, UInt<4>("h2"), _csignals_T_450) @[Lookup.scala 34:39]
    node _csignals_T_452 = mux(_csignals_T_31, UInt<4>("h2"), _csignals_T_451) @[Lookup.scala 34:39]
    node _csignals_T_453 = mux(_csignals_T_29, UInt<4>("h2"), _csignals_T_452) @[Lookup.scala 34:39]
    node _csignals_T_454 = mux(_csignals_T_27, UInt<4>("h1"), _csignals_T_453) @[Lookup.scala 34:39]
    node _csignals_T_455 = mux(_csignals_T_25, UInt<4>("h1"), _csignals_T_454) @[Lookup.scala 34:39]
    node _csignals_T_456 = mux(_csignals_T_23, UInt<4>("h1"), _csignals_T_455) @[Lookup.scala 34:39]
    node _csignals_T_457 = mux(_csignals_T_21, UInt<4>("h1"), _csignals_T_456) @[Lookup.scala 34:39]
    node _csignals_T_458 = mux(_csignals_T_19, UInt<4>("h2"), _csignals_T_457) @[Lookup.scala 34:39]
    node _csignals_T_459 = mux(_csignals_T_17, UInt<4>("h1"), _csignals_T_458) @[Lookup.scala 34:39]
    node _csignals_T_460 = mux(_csignals_T_15, UInt<4>("h3"), _csignals_T_459) @[Lookup.scala 34:39]
    node _csignals_T_461 = mux(_csignals_T_13, UInt<4>("h2"), _csignals_T_460) @[Lookup.scala 34:39]
    node _csignals_T_462 = mux(_csignals_T_11, UInt<4>("h3"), _csignals_T_461) @[Lookup.scala 34:39]
    node _csignals_T_463 = mux(_csignals_T_9, UInt<4>("h2"), _csignals_T_462) @[Lookup.scala 34:39]
    node _csignals_T_464 = mux(_csignals_T_7, UInt<4>("h2"), _csignals_T_463) @[Lookup.scala 34:39]
    node _csignals_T_465 = mux(_csignals_T_5, UInt<4>("h3"), _csignals_T_464) @[Lookup.scala 34:39]
    node _csignals_T_466 = mux(_csignals_T_3, UInt<4>("h2"), _csignals_T_465) @[Lookup.scala 34:39]
    node csignals_2 = mux(_csignals_T_1, UInt<4>("h2"), _csignals_T_466) @[Lookup.scala 34:39]
    node _csignals_T_467 = mux(_csignals_T_187, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_468 = mux(_csignals_T_185, UInt<1>("h1"), _csignals_T_467) @[Lookup.scala 34:39]
    node _csignals_T_469 = mux(_csignals_T_183, UInt<1>("h0"), _csignals_T_468) @[Lookup.scala 34:39]
    node _csignals_T_470 = mux(_csignals_T_181, UInt<1>("h1"), _csignals_T_469) @[Lookup.scala 34:39]
    node _csignals_T_471 = mux(_csignals_T_179, UInt<1>("h1"), _csignals_T_470) @[Lookup.scala 34:39]
    node _csignals_T_472 = mux(_csignals_T_177, UInt<1>("h1"), _csignals_T_471) @[Lookup.scala 34:39]
    node _csignals_T_473 = mux(_csignals_T_175, UInt<1>("h0"), _csignals_T_472) @[Lookup.scala 34:39]
    node _csignals_T_474 = mux(_csignals_T_173, UInt<1>("h0"), _csignals_T_473) @[Lookup.scala 34:39]
    node _csignals_T_475 = mux(_csignals_T_171, UInt<1>("h0"), _csignals_T_474) @[Lookup.scala 34:39]
    node _csignals_T_476 = mux(_csignals_T_169, UInt<1>("h0"), _csignals_T_475) @[Lookup.scala 34:39]
    node _csignals_T_477 = mux(_csignals_T_167, UInt<1>("h1"), _csignals_T_476) @[Lookup.scala 34:39]
    node _csignals_T_478 = mux(_csignals_T_165, UInt<1>("h1"), _csignals_T_477) @[Lookup.scala 34:39]
    node _csignals_T_479 = mux(_csignals_T_163, UInt<1>("h1"), _csignals_T_478) @[Lookup.scala 34:39]
    node _csignals_T_480 = mux(_csignals_T_161, UInt<1>("h1"), _csignals_T_479) @[Lookup.scala 34:39]
    node _csignals_T_481 = mux(_csignals_T_159, UInt<1>("h1"), _csignals_T_480) @[Lookup.scala 34:39]
    node _csignals_T_482 = mux(_csignals_T_157, UInt<1>("h1"), _csignals_T_481) @[Lookup.scala 34:39]
    node _csignals_T_483 = mux(_csignals_T_155, UInt<1>("h1"), _csignals_T_482) @[Lookup.scala 34:39]
    node _csignals_T_484 = mux(_csignals_T_153, UInt<1>("h1"), _csignals_T_483) @[Lookup.scala 34:39]
    node _csignals_T_485 = mux(_csignals_T_151, UInt<1>("h1"), _csignals_T_484) @[Lookup.scala 34:39]
    node _csignals_T_486 = mux(_csignals_T_149, UInt<1>("h1"), _csignals_T_485) @[Lookup.scala 34:39]
    node _csignals_T_487 = mux(_csignals_T_147, UInt<1>("h0"), _csignals_T_486) @[Lookup.scala 34:39]
    node _csignals_T_488 = mux(_csignals_T_145, UInt<1>("h1"), _csignals_T_487) @[Lookup.scala 34:39]
    node _csignals_T_489 = mux(_csignals_T_143, UInt<1>("h1"), _csignals_T_488) @[Lookup.scala 34:39]
    node _csignals_T_490 = mux(_csignals_T_141, UInt<1>("h1"), _csignals_T_489) @[Lookup.scala 34:39]
    node _csignals_T_491 = mux(_csignals_T_139, UInt<1>("h1"), _csignals_T_490) @[Lookup.scala 34:39]
    node _csignals_T_492 = mux(_csignals_T_137, UInt<1>("h0"), _csignals_T_491) @[Lookup.scala 34:39]
    node _csignals_T_493 = mux(_csignals_T_135, UInt<1>("h1"), _csignals_T_492) @[Lookup.scala 34:39]
    node _csignals_T_494 = mux(_csignals_T_133, UInt<1>("h1"), _csignals_T_493) @[Lookup.scala 34:39]
    node _csignals_T_495 = mux(_csignals_T_131, UInt<1>("h1"), _csignals_T_494) @[Lookup.scala 34:39]
    node _csignals_T_496 = mux(_csignals_T_129, UInt<1>("h1"), _csignals_T_495) @[Lookup.scala 34:39]
    node _csignals_T_497 = mux(_csignals_T_127, UInt<1>("h1"), _csignals_T_496) @[Lookup.scala 34:39]
    node _csignals_T_498 = mux(_csignals_T_125, UInt<1>("h1"), _csignals_T_497) @[Lookup.scala 34:39]
    node _csignals_T_499 = mux(_csignals_T_123, UInt<1>("h1"), _csignals_T_498) @[Lookup.scala 34:39]
    node _csignals_T_500 = mux(_csignals_T_121, UInt<1>("h1"), _csignals_T_499) @[Lookup.scala 34:39]
    node _csignals_T_501 = mux(_csignals_T_119, UInt<1>("h1"), _csignals_T_500) @[Lookup.scala 34:39]
    node _csignals_T_502 = mux(_csignals_T_117, UInt<1>("h1"), _csignals_T_501) @[Lookup.scala 34:39]
    node _csignals_T_503 = mux(_csignals_T_115, UInt<1>("h1"), _csignals_T_502) @[Lookup.scala 34:39]
    node _csignals_T_504 = mux(_csignals_T_113, UInt<1>("h1"), _csignals_T_503) @[Lookup.scala 34:39]
    node _csignals_T_505 = mux(_csignals_T_111, UInt<1>("h1"), _csignals_T_504) @[Lookup.scala 34:39]
    node _csignals_T_506 = mux(_csignals_T_109, UInt<1>("h1"), _csignals_T_505) @[Lookup.scala 34:39]
    node _csignals_T_507 = mux(_csignals_T_107, UInt<1>("h1"), _csignals_T_506) @[Lookup.scala 34:39]
    node _csignals_T_508 = mux(_csignals_T_105, UInt<1>("h1"), _csignals_T_507) @[Lookup.scala 34:39]
    node _csignals_T_509 = mux(_csignals_T_103, UInt<1>("h1"), _csignals_T_508) @[Lookup.scala 34:39]
    node _csignals_T_510 = mux(_csignals_T_101, UInt<1>("h1"), _csignals_T_509) @[Lookup.scala 34:39]
    node _csignals_T_511 = mux(_csignals_T_99, UInt<1>("h1"), _csignals_T_510) @[Lookup.scala 34:39]
    node _csignals_T_512 = mux(_csignals_T_97, UInt<1>("h1"), _csignals_T_511) @[Lookup.scala 34:39]
    node _csignals_T_513 = mux(_csignals_T_95, UInt<1>("h1"), _csignals_T_512) @[Lookup.scala 34:39]
    node _csignals_T_514 = mux(_csignals_T_93, UInt<1>("h1"), _csignals_T_513) @[Lookup.scala 34:39]
    node _csignals_T_515 = mux(_csignals_T_91, UInt<1>("h0"), _csignals_T_514) @[Lookup.scala 34:39]
    node _csignals_T_516 = mux(_csignals_T_89, UInt<1>("h0"), _csignals_T_515) @[Lookup.scala 34:39]
    node _csignals_T_517 = mux(_csignals_T_87, UInt<1>("h0"), _csignals_T_516) @[Lookup.scala 34:39]
    node _csignals_T_518 = mux(_csignals_T_85, UInt<1>("h1"), _csignals_T_517) @[Lookup.scala 34:39]
    node _csignals_T_519 = mux(_csignals_T_83, UInt<1>("h1"), _csignals_T_518) @[Lookup.scala 34:39]
    node _csignals_T_520 = mux(_csignals_T_81, UInt<1>("h1"), _csignals_T_519) @[Lookup.scala 34:39]
    node _csignals_T_521 = mux(_csignals_T_79, UInt<1>("h1"), _csignals_T_520) @[Lookup.scala 34:39]
    node _csignals_T_522 = mux(_csignals_T_77, UInt<1>("h1"), _csignals_T_521) @[Lookup.scala 34:39]
    node _csignals_T_523 = mux(_csignals_T_75, UInt<1>("h1"), _csignals_T_522) @[Lookup.scala 34:39]
    node _csignals_T_524 = mux(_csignals_T_73, UInt<1>("h1"), _csignals_T_523) @[Lookup.scala 34:39]
    node _csignals_T_525 = mux(_csignals_T_71, UInt<1>("h1"), _csignals_T_524) @[Lookup.scala 34:39]
    node _csignals_T_526 = mux(_csignals_T_69, UInt<1>("h1"), _csignals_T_525) @[Lookup.scala 34:39]
    node _csignals_T_527 = mux(_csignals_T_67, UInt<1>("h1"), _csignals_T_526) @[Lookup.scala 34:39]
    node _csignals_T_528 = mux(_csignals_T_65, UInt<1>("h0"), _csignals_T_527) @[Lookup.scala 34:39]
    node _csignals_T_529 = mux(_csignals_T_63, UInt<1>("h0"), _csignals_T_528) @[Lookup.scala 34:39]
    node _csignals_T_530 = mux(_csignals_T_61, UInt<1>("h0"), _csignals_T_529) @[Lookup.scala 34:39]
    node _csignals_T_531 = mux(_csignals_T_59, UInt<1>("h0"), _csignals_T_530) @[Lookup.scala 34:39]
    node _csignals_T_532 = mux(_csignals_T_57, UInt<1>("h0"), _csignals_T_531) @[Lookup.scala 34:39]
    node _csignals_T_533 = mux(_csignals_T_55, UInt<1>("h0"), _csignals_T_532) @[Lookup.scala 34:39]
    node _csignals_T_534 = mux(_csignals_T_53, UInt<1>("h1"), _csignals_T_533) @[Lookup.scala 34:39]
    node _csignals_T_535 = mux(_csignals_T_51, UInt<1>("h1"), _csignals_T_534) @[Lookup.scala 34:39]
    node _csignals_T_536 = mux(_csignals_T_49, UInt<1>("h1"), _csignals_T_535) @[Lookup.scala 34:39]
    node _csignals_T_537 = mux(_csignals_T_47, UInt<1>("h1"), _csignals_T_536) @[Lookup.scala 34:39]
    node _csignals_T_538 = mux(_csignals_T_45, UInt<1>("h1"), _csignals_T_537) @[Lookup.scala 34:39]
    node _csignals_T_539 = mux(_csignals_T_43, UInt<1>("h1"), _csignals_T_538) @[Lookup.scala 34:39]
    node _csignals_T_540 = mux(_csignals_T_41, UInt<1>("h1"), _csignals_T_539) @[Lookup.scala 34:39]
    node _csignals_T_541 = mux(_csignals_T_39, UInt<1>("h1"), _csignals_T_540) @[Lookup.scala 34:39]
    node _csignals_T_542 = mux(_csignals_T_37, UInt<1>("h1"), _csignals_T_541) @[Lookup.scala 34:39]
    node _csignals_T_543 = mux(_csignals_T_35, UInt<1>("h1"), _csignals_T_542) @[Lookup.scala 34:39]
    node _csignals_T_544 = mux(_csignals_T_33, UInt<1>("h1"), _csignals_T_543) @[Lookup.scala 34:39]
    node _csignals_T_545 = mux(_csignals_T_31, UInt<1>("h1"), _csignals_T_544) @[Lookup.scala 34:39]
    node _csignals_T_546 = mux(_csignals_T_29, UInt<1>("h1"), _csignals_T_545) @[Lookup.scala 34:39]
    node _csignals_T_547 = mux(_csignals_T_27, UInt<1>("h1"), _csignals_T_546) @[Lookup.scala 34:39]
    node _csignals_T_548 = mux(_csignals_T_25, UInt<1>("h1"), _csignals_T_547) @[Lookup.scala 34:39]
    node _csignals_T_549 = mux(_csignals_T_23, UInt<1>("h1"), _csignals_T_548) @[Lookup.scala 34:39]
    node _csignals_T_550 = mux(_csignals_T_21, UInt<1>("h1"), _csignals_T_549) @[Lookup.scala 34:39]
    node _csignals_T_551 = mux(_csignals_T_19, UInt<1>("h1"), _csignals_T_550) @[Lookup.scala 34:39]
    node _csignals_T_552 = mux(_csignals_T_17, UInt<1>("h1"), _csignals_T_551) @[Lookup.scala 34:39]
    node _csignals_T_553 = mux(_csignals_T_15, UInt<1>("h0"), _csignals_T_552) @[Lookup.scala 34:39]
    node _csignals_T_554 = mux(_csignals_T_13, UInt<1>("h1"), _csignals_T_553) @[Lookup.scala 34:39]
    node _csignals_T_555 = mux(_csignals_T_11, UInt<1>("h0"), _csignals_T_554) @[Lookup.scala 34:39]
    node _csignals_T_556 = mux(_csignals_T_9, UInt<1>("h1"), _csignals_T_555) @[Lookup.scala 34:39]
    node _csignals_T_557 = mux(_csignals_T_7, UInt<1>("h1"), _csignals_T_556) @[Lookup.scala 34:39]
    node _csignals_T_558 = mux(_csignals_T_5, UInt<1>("h0"), _csignals_T_557) @[Lookup.scala 34:39]
    node _csignals_T_559 = mux(_csignals_T_3, UInt<1>("h1"), _csignals_T_558) @[Lookup.scala 34:39]
    node csignals_3 = mux(_csignals_T_1, UInt<1>("h1"), _csignals_T_559) @[Lookup.scala 34:39]
    node _csignals_T_560 = mux(_csignals_T_187, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_561 = mux(_csignals_T_185, UInt<3>("h0"), _csignals_T_560) @[Lookup.scala 34:39]
    node _csignals_T_562 = mux(_csignals_T_183, UInt<3>("h2"), _csignals_T_561) @[Lookup.scala 34:39]
    node _csignals_T_563 = mux(_csignals_T_181, UInt<3>("h6"), _csignals_T_562) @[Lookup.scala 34:39]
    node _csignals_T_564 = mux(_csignals_T_179, UInt<3>("h1"), _csignals_T_563) @[Lookup.scala 34:39]
    node _csignals_T_565 = mux(_csignals_T_177, UInt<3>("h1"), _csignals_T_564) @[Lookup.scala 34:39]
    node _csignals_T_566 = mux(_csignals_T_175, UInt<3>("h1"), _csignals_T_565) @[Lookup.scala 34:39]
    node _csignals_T_567 = mux(_csignals_T_173, UInt<3>("h0"), _csignals_T_566) @[Lookup.scala 34:39]
    node _csignals_T_568 = mux(_csignals_T_171, UInt<3>("h0"), _csignals_T_567) @[Lookup.scala 34:39]
    node _csignals_T_569 = mux(_csignals_T_169, UInt<3>("h1"), _csignals_T_568) @[Lookup.scala 34:39]
    node _csignals_T_570 = mux(_csignals_T_167, UInt<3>("h0"), _csignals_T_569) @[Lookup.scala 34:39]
    node _csignals_T_571 = mux(_csignals_T_165, UInt<3>("h0"), _csignals_T_570) @[Lookup.scala 34:39]
    node _csignals_T_572 = mux(_csignals_T_163, UInt<3>("h0"), _csignals_T_571) @[Lookup.scala 34:39]
    node _csignals_T_573 = mux(_csignals_T_161, UInt<3>("h0"), _csignals_T_572) @[Lookup.scala 34:39]
    node _csignals_T_574 = mux(_csignals_T_159, UInt<3>("h0"), _csignals_T_573) @[Lookup.scala 34:39]
    node _csignals_T_575 = mux(_csignals_T_157, UInt<3>("h0"), _csignals_T_574) @[Lookup.scala 34:39]
    node _csignals_T_576 = mux(_csignals_T_155, UInt<3>("h0"), _csignals_T_575) @[Lookup.scala 34:39]
    node _csignals_T_577 = mux(_csignals_T_153, UInt<3>("h0"), _csignals_T_576) @[Lookup.scala 34:39]
    node _csignals_T_578 = mux(_csignals_T_151, UInt<3>("h0"), _csignals_T_577) @[Lookup.scala 34:39]
    node _csignals_T_579 = mux(_csignals_T_149, UInt<3>("h0"), _csignals_T_578) @[Lookup.scala 34:39]
    node _csignals_T_580 = mux(_csignals_T_147, UInt<3>("h2"), _csignals_T_579) @[Lookup.scala 34:39]
    node _csignals_T_581 = mux(_csignals_T_145, UInt<3>("h6"), _csignals_T_580) @[Lookup.scala 34:39]
    node _csignals_T_582 = mux(_csignals_T_143, UInt<3>("h0"), _csignals_T_581) @[Lookup.scala 34:39]
    node _csignals_T_583 = mux(_csignals_T_141, UInt<3>("h0"), _csignals_T_582) @[Lookup.scala 34:39]
    node _csignals_T_584 = mux(_csignals_T_139, UInt<3>("h0"), _csignals_T_583) @[Lookup.scala 34:39]
    node _csignals_T_585 = mux(_csignals_T_137, UInt<3>("h0"), _csignals_T_584) @[Lookup.scala 34:39]
    node _csignals_T_586 = mux(_csignals_T_135, UInt<3>("h0"), _csignals_T_585) @[Lookup.scala 34:39]
    node _csignals_T_587 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_586) @[Lookup.scala 34:39]
    node _csignals_T_588 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_587) @[Lookup.scala 34:39]
    node _csignals_T_589 = mux(_csignals_T_129, UInt<3>("h7"), _csignals_T_588) @[Lookup.scala 34:39]
    node _csignals_T_590 = mux(_csignals_T_127, UInt<3>("h7"), _csignals_T_589) @[Lookup.scala 34:39]
    node _csignals_T_591 = mux(_csignals_T_125, UInt<3>("h7"), _csignals_T_590) @[Lookup.scala 34:39]
    node _csignals_T_592 = mux(_csignals_T_123, UInt<3>("h7"), _csignals_T_591) @[Lookup.scala 34:39]
    node _csignals_T_593 = mux(_csignals_T_121, UInt<3>("h7"), _csignals_T_592) @[Lookup.scala 34:39]
    node _csignals_T_594 = mux(_csignals_T_119, UInt<3>("h7"), _csignals_T_593) @[Lookup.scala 34:39]
    node _csignals_T_595 = mux(_csignals_T_117, UInt<3>("h7"), _csignals_T_594) @[Lookup.scala 34:39]
    node _csignals_T_596 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_595) @[Lookup.scala 34:39]
    node _csignals_T_597 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_596) @[Lookup.scala 34:39]
    node _csignals_T_598 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_597) @[Lookup.scala 34:39]
    node _csignals_T_599 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_598) @[Lookup.scala 34:39]
    node _csignals_T_600 = mux(_csignals_T_107, UInt<3>("h4"), _csignals_T_599) @[Lookup.scala 34:39]
    node _csignals_T_601 = mux(_csignals_T_105, UInt<3>("h4"), _csignals_T_600) @[Lookup.scala 34:39]
    node _csignals_T_602 = mux(_csignals_T_103, UInt<3>("h4"), _csignals_T_601) @[Lookup.scala 34:39]
    node _csignals_T_603 = mux(_csignals_T_101, UInt<3>("h4"), _csignals_T_602) @[Lookup.scala 34:39]
    node _csignals_T_604 = mux(_csignals_T_99, UInt<3>("h4"), _csignals_T_603) @[Lookup.scala 34:39]
    node _csignals_T_605 = mux(_csignals_T_97, UInt<3>("h4"), _csignals_T_604) @[Lookup.scala 34:39]
    node _csignals_T_606 = mux(_csignals_T_95, UInt<3>("h4"), _csignals_T_605) @[Lookup.scala 34:39]
    node _csignals_T_607 = mux(_csignals_T_93, UInt<3>("h4"), _csignals_T_606) @[Lookup.scala 34:39]
    node _csignals_T_608 = mux(_csignals_T_91, UInt<3>("h3"), _csignals_T_607) @[Lookup.scala 34:39]
    node _csignals_T_609 = mux(_csignals_T_89, UInt<3>("h0"), _csignals_T_608) @[Lookup.scala 34:39]
    node _csignals_T_610 = mux(_csignals_T_87, UInt<3>("h0"), _csignals_T_609) @[Lookup.scala 34:39]
    node _csignals_T_611 = mux(_csignals_T_85, UInt<3>("h5"), _csignals_T_610) @[Lookup.scala 34:39]
    node _csignals_T_612 = mux(_csignals_T_83, UInt<3>("h5"), _csignals_T_611) @[Lookup.scala 34:39]
    node _csignals_T_613 = mux(_csignals_T_81, UInt<3>("h5"), _csignals_T_612) @[Lookup.scala 34:39]
    node _csignals_T_614 = mux(_csignals_T_79, UInt<3>("h5"), _csignals_T_613) @[Lookup.scala 34:39]
    node _csignals_T_615 = mux(_csignals_T_77, UInt<3>("h5"), _csignals_T_614) @[Lookup.scala 34:39]
    node _csignals_T_616 = mux(_csignals_T_75, UInt<3>("h5"), _csignals_T_615) @[Lookup.scala 34:39]
    node _csignals_T_617 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_616) @[Lookup.scala 34:39]
    node _csignals_T_618 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_617) @[Lookup.scala 34:39]
    node _csignals_T_619 = mux(_csignals_T_69, UInt<3>("h1"), _csignals_T_618) @[Lookup.scala 34:39]
    node _csignals_T_620 = mux(_csignals_T_67, UInt<3>("h1"), _csignals_T_619) @[Lookup.scala 34:39]
    node _csignals_T_621 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_620) @[Lookup.scala 34:39]
    node _csignals_T_622 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_621) @[Lookup.scala 34:39]
    node _csignals_T_623 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_622) @[Lookup.scala 34:39]
    node _csignals_T_624 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_623) @[Lookup.scala 34:39]
    node _csignals_T_625 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_624) @[Lookup.scala 34:39]
    node _csignals_T_626 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_625) @[Lookup.scala 34:39]
    node _csignals_T_627 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_626) @[Lookup.scala 34:39]
    node _csignals_T_628 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_627) @[Lookup.scala 34:39]
    node _csignals_T_629 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_628) @[Lookup.scala 34:39]
    node _csignals_T_630 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_629) @[Lookup.scala 34:39]
    node _csignals_T_631 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_630) @[Lookup.scala 34:39]
    node _csignals_T_632 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_631) @[Lookup.scala 34:39]
    node _csignals_T_633 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_632) @[Lookup.scala 34:39]
    node _csignals_T_634 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_633) @[Lookup.scala 34:39]
    node _csignals_T_635 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_634) @[Lookup.scala 34:39]
    node _csignals_T_636 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_635) @[Lookup.scala 34:39]
    node _csignals_T_637 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_636) @[Lookup.scala 34:39]
    node _csignals_T_638 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_637) @[Lookup.scala 34:39]
    node _csignals_T_639 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_638) @[Lookup.scala 34:39]
    node _csignals_T_640 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_639) @[Lookup.scala 34:39]
    node _csignals_T_641 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_640) @[Lookup.scala 34:39]
    node _csignals_T_642 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_641) @[Lookup.scala 34:39]
    node _csignals_T_643 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_642) @[Lookup.scala 34:39]
    node _csignals_T_644 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_643) @[Lookup.scala 34:39]
    node _csignals_T_645 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_644) @[Lookup.scala 34:39]
    node _csignals_T_646 = mux(_csignals_T_15, UInt<3>("h2"), _csignals_T_645) @[Lookup.scala 34:39]
    node _csignals_T_647 = mux(_csignals_T_13, UInt<3>("h6"), _csignals_T_646) @[Lookup.scala 34:39]
    node _csignals_T_648 = mux(_csignals_T_11, UInt<3>("h2"), _csignals_T_647) @[Lookup.scala 34:39]
    node _csignals_T_649 = mux(_csignals_T_9, UInt<3>("h6"), _csignals_T_648) @[Lookup.scala 34:39]
    node _csignals_T_650 = mux(_csignals_T_7, UInt<3>("h6"), _csignals_T_649) @[Lookup.scala 34:39]
    node _csignals_T_651 = mux(_csignals_T_5, UInt<3>("h2"), _csignals_T_650) @[Lookup.scala 34:39]
    node _csignals_T_652 = mux(_csignals_T_3, UInt<3>("h6"), _csignals_T_651) @[Lookup.scala 34:39]
    node csignals_4 = mux(_csignals_T_1, UInt<3>("h6"), _csignals_T_652) @[Lookup.scala 34:39]
    node _csignals_T_653 = mux(_csignals_T_187, UInt<3>("h1"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_654 = mux(_csignals_T_185, UInt<3>("h1"), _csignals_T_653) @[Lookup.scala 34:39]
    node _csignals_T_655 = mux(_csignals_T_183, UInt<3>("h1"), _csignals_T_654) @[Lookup.scala 34:39]
    node _csignals_T_656 = mux(_csignals_T_181, UInt<3>("h1"), _csignals_T_655) @[Lookup.scala 34:39]
    node _csignals_T_657 = mux(_csignals_T_179, UInt<3>("h4"), _csignals_T_656) @[Lookup.scala 34:39]
    node _csignals_T_658 = mux(_csignals_T_177, UInt<3>("h4"), _csignals_T_657) @[Lookup.scala 34:39]
    node _csignals_T_659 = mux(_csignals_T_175, UInt<3>("h1"), _csignals_T_658) @[Lookup.scala 34:39]
    node _csignals_T_660 = mux(_csignals_T_173, UInt<3>("h1"), _csignals_T_659) @[Lookup.scala 34:39]
    node _csignals_T_661 = mux(_csignals_T_171, UInt<3>("h1"), _csignals_T_660) @[Lookup.scala 34:39]
    node _csignals_T_662 = mux(_csignals_T_169, UInt<3>("h1"), _csignals_T_661) @[Lookup.scala 34:39]
    node _csignals_T_663 = mux(_csignals_T_167, UInt<3>("h1"), _csignals_T_662) @[Lookup.scala 34:39]
    node _csignals_T_664 = mux(_csignals_T_165, UInt<3>("h2"), _csignals_T_663) @[Lookup.scala 34:39]
    node _csignals_T_665 = mux(_csignals_T_163, UInt<3>("h2"), _csignals_T_664) @[Lookup.scala 34:39]
    node _csignals_T_666 = mux(_csignals_T_161, UInt<3>("h2"), _csignals_T_665) @[Lookup.scala 34:39]
    node _csignals_T_667 = mux(_csignals_T_159, UInt<3>("h2"), _csignals_T_666) @[Lookup.scala 34:39]
    node _csignals_T_668 = mux(_csignals_T_157, UInt<3>("h2"), _csignals_T_667) @[Lookup.scala 34:39]
    node _csignals_T_669 = mux(_csignals_T_155, UInt<3>("h2"), _csignals_T_668) @[Lookup.scala 34:39]
    node _csignals_T_670 = mux(_csignals_T_153, UInt<3>("h2"), _csignals_T_669) @[Lookup.scala 34:39]
    node _csignals_T_671 = mux(_csignals_T_151, UInt<3>("h1"), _csignals_T_670) @[Lookup.scala 34:39]
    node _csignals_T_672 = mux(_csignals_T_149, UInt<3>("h1"), _csignals_T_671) @[Lookup.scala 34:39]
    node _csignals_T_673 = mux(_csignals_T_147, UInt<3>("h1"), _csignals_T_672) @[Lookup.scala 34:39]
    node _csignals_T_674 = mux(_csignals_T_145, UInt<3>("h3"), _csignals_T_673) @[Lookup.scala 34:39]
    node _csignals_T_675 = mux(_csignals_T_143, UInt<3>("h1"), _csignals_T_674) @[Lookup.scala 34:39]
    node _csignals_T_676 = mux(_csignals_T_141, UInt<3>("h1"), _csignals_T_675) @[Lookup.scala 34:39]
    node _csignals_T_677 = mux(_csignals_T_139, UInt<3>("h3"), _csignals_T_676) @[Lookup.scala 34:39]
    node _csignals_T_678 = mux(_csignals_T_137, UInt<3>("h1"), _csignals_T_677) @[Lookup.scala 34:39]
    node _csignals_T_679 = mux(_csignals_T_135, UInt<3>("h0"), _csignals_T_678) @[Lookup.scala 34:39]
    node _csignals_T_680 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_679) @[Lookup.scala 34:39]
    node _csignals_T_681 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_680) @[Lookup.scala 34:39]
    node _csignals_T_682 = mux(_csignals_T_129, UInt<3>("h0"), _csignals_T_681) @[Lookup.scala 34:39]
    node _csignals_T_683 = mux(_csignals_T_127, UInt<3>("h0"), _csignals_T_682) @[Lookup.scala 34:39]
    node _csignals_T_684 = mux(_csignals_T_125, UInt<3>("h0"), _csignals_T_683) @[Lookup.scala 34:39]
    node _csignals_T_685 = mux(_csignals_T_123, UInt<3>("h0"), _csignals_T_684) @[Lookup.scala 34:39]
    node _csignals_T_686 = mux(_csignals_T_121, UInt<3>("h0"), _csignals_T_685) @[Lookup.scala 34:39]
    node _csignals_T_687 = mux(_csignals_T_119, UInt<3>("h0"), _csignals_T_686) @[Lookup.scala 34:39]
    node _csignals_T_688 = mux(_csignals_T_117, UInt<3>("h0"), _csignals_T_687) @[Lookup.scala 34:39]
    node _csignals_T_689 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_688) @[Lookup.scala 34:39]
    node _csignals_T_690 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_689) @[Lookup.scala 34:39]
    node _csignals_T_691 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_690) @[Lookup.scala 34:39]
    node _csignals_T_692 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_691) @[Lookup.scala 34:39]
    node _csignals_T_693 = mux(_csignals_T_107, UInt<3>("h0"), _csignals_T_692) @[Lookup.scala 34:39]
    node _csignals_T_694 = mux(_csignals_T_105, UInt<3>("h0"), _csignals_T_693) @[Lookup.scala 34:39]
    node _csignals_T_695 = mux(_csignals_T_103, UInt<3>("h0"), _csignals_T_694) @[Lookup.scala 34:39]
    node _csignals_T_696 = mux(_csignals_T_101, UInt<3>("h0"), _csignals_T_695) @[Lookup.scala 34:39]
    node _csignals_T_697 = mux(_csignals_T_99, UInt<3>("h0"), _csignals_T_696) @[Lookup.scala 34:39]
    node _csignals_T_698 = mux(_csignals_T_97, UInt<3>("h0"), _csignals_T_697) @[Lookup.scala 34:39]
    node _csignals_T_699 = mux(_csignals_T_95, UInt<3>("h0"), _csignals_T_698) @[Lookup.scala 34:39]
    node _csignals_T_700 = mux(_csignals_T_93, UInt<3>("h0"), _csignals_T_699) @[Lookup.scala 34:39]
    node _csignals_T_701 = mux(_csignals_T_91, UInt<3>("h0"), _csignals_T_700) @[Lookup.scala 34:39]
    node _csignals_T_702 = mux(_csignals_T_89, UInt<3>("h0"), _csignals_T_701) @[Lookup.scala 34:39]
    node _csignals_T_703 = mux(_csignals_T_87, UInt<3>("h0"), _csignals_T_702) @[Lookup.scala 34:39]
    node _csignals_T_704 = mux(_csignals_T_85, UInt<3>("h0"), _csignals_T_703) @[Lookup.scala 34:39]
    node _csignals_T_705 = mux(_csignals_T_83, UInt<3>("h0"), _csignals_T_704) @[Lookup.scala 34:39]
    node _csignals_T_706 = mux(_csignals_T_81, UInt<3>("h0"), _csignals_T_705) @[Lookup.scala 34:39]
    node _csignals_T_707 = mux(_csignals_T_79, UInt<3>("h0"), _csignals_T_706) @[Lookup.scala 34:39]
    node _csignals_T_708 = mux(_csignals_T_77, UInt<3>("h0"), _csignals_T_707) @[Lookup.scala 34:39]
    node _csignals_T_709 = mux(_csignals_T_75, UInt<3>("h0"), _csignals_T_708) @[Lookup.scala 34:39]
    node _csignals_T_710 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_709) @[Lookup.scala 34:39]
    node _csignals_T_711 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_710) @[Lookup.scala 34:39]
    node _csignals_T_712 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_711) @[Lookup.scala 34:39]
    node _csignals_T_713 = mux(_csignals_T_67, UInt<3>("h0"), _csignals_T_712) @[Lookup.scala 34:39]
    node _csignals_T_714 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_713) @[Lookup.scala 34:39]
    node _csignals_T_715 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_714) @[Lookup.scala 34:39]
    node _csignals_T_716 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_715) @[Lookup.scala 34:39]
    node _csignals_T_717 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_716) @[Lookup.scala 34:39]
    node _csignals_T_718 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_717) @[Lookup.scala 34:39]
    node _csignals_T_719 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_718) @[Lookup.scala 34:39]
    node _csignals_T_720 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_719) @[Lookup.scala 34:39]
    node _csignals_T_721 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_720) @[Lookup.scala 34:39]
    node _csignals_T_722 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_721) @[Lookup.scala 34:39]
    node _csignals_T_723 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_722) @[Lookup.scala 34:39]
    node _csignals_T_724 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_723) @[Lookup.scala 34:39]
    node _csignals_T_725 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_724) @[Lookup.scala 34:39]
    node _csignals_T_726 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_725) @[Lookup.scala 34:39]
    node _csignals_T_727 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_726) @[Lookup.scala 34:39]
    node _csignals_T_728 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_727) @[Lookup.scala 34:39]
    node _csignals_T_729 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_728) @[Lookup.scala 34:39]
    node _csignals_T_730 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_729) @[Lookup.scala 34:39]
    node _csignals_T_731 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_730) @[Lookup.scala 34:39]
    node _csignals_T_732 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_731) @[Lookup.scala 34:39]
    node _csignals_T_733 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_732) @[Lookup.scala 34:39]
    node _csignals_T_734 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_733) @[Lookup.scala 34:39]
    node _csignals_T_735 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_734) @[Lookup.scala 34:39]
    node _csignals_T_736 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_735) @[Lookup.scala 34:39]
    node _csignals_T_737 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_736) @[Lookup.scala 34:39]
    node _csignals_T_738 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_737) @[Lookup.scala 34:39]
    node _csignals_T_739 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_738) @[Lookup.scala 34:39]
    node _csignals_T_740 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_739) @[Lookup.scala 34:39]
    node _csignals_T_741 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_740) @[Lookup.scala 34:39]
    node _csignals_T_742 = mux(_csignals_T_9, UInt<3>("h0"), _csignals_T_741) @[Lookup.scala 34:39]
    node _csignals_T_743 = mux(_csignals_T_7, UInt<3>("h0"), _csignals_T_742) @[Lookup.scala 34:39]
    node _csignals_T_744 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_743) @[Lookup.scala 34:39]
    node _csignals_T_745 = mux(_csignals_T_3, UInt<3>("h0"), _csignals_T_744) @[Lookup.scala 34:39]
    node csignals_5 = mux(_csignals_T_1, UInt<3>("h0"), _csignals_T_745) @[Lookup.scala 34:39]
    node _csignals_T_746 = mux(_csignals_T_187, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_747 = mux(_csignals_T_185, UInt<2>("h0"), _csignals_T_746) @[Lookup.scala 34:39]
    node _csignals_T_748 = mux(_csignals_T_183, UInt<2>("h0"), _csignals_T_747) @[Lookup.scala 34:39]
    node _csignals_T_749 = mux(_csignals_T_181, UInt<2>("h0"), _csignals_T_748) @[Lookup.scala 34:39]
    node _csignals_T_750 = mux(_csignals_T_179, UInt<2>("h0"), _csignals_T_749) @[Lookup.scala 34:39]
    node _csignals_T_751 = mux(_csignals_T_177, UInt<2>("h0"), _csignals_T_750) @[Lookup.scala 34:39]
    node _csignals_T_752 = mux(_csignals_T_175, UInt<2>("h0"), _csignals_T_751) @[Lookup.scala 34:39]
    node _csignals_T_753 = mux(_csignals_T_173, UInt<2>("h0"), _csignals_T_752) @[Lookup.scala 34:39]
    node _csignals_T_754 = mux(_csignals_T_171, UInt<2>("h0"), _csignals_T_753) @[Lookup.scala 34:39]
    node _csignals_T_755 = mux(_csignals_T_169, UInt<2>("h0"), _csignals_T_754) @[Lookup.scala 34:39]
    node _csignals_T_756 = mux(_csignals_T_167, UInt<2>("h0"), _csignals_T_755) @[Lookup.scala 34:39]
    node _csignals_T_757 = mux(_csignals_T_165, UInt<2>("h0"), _csignals_T_756) @[Lookup.scala 34:39]
    node _csignals_T_758 = mux(_csignals_T_163, UInt<2>("h0"), _csignals_T_757) @[Lookup.scala 34:39]
    node _csignals_T_759 = mux(_csignals_T_161, UInt<2>("h0"), _csignals_T_758) @[Lookup.scala 34:39]
    node _csignals_T_760 = mux(_csignals_T_159, UInt<2>("h0"), _csignals_T_759) @[Lookup.scala 34:39]
    node _csignals_T_761 = mux(_csignals_T_157, UInt<2>("h0"), _csignals_T_760) @[Lookup.scala 34:39]
    node _csignals_T_762 = mux(_csignals_T_155, UInt<2>("h0"), _csignals_T_761) @[Lookup.scala 34:39]
    node _csignals_T_763 = mux(_csignals_T_153, UInt<2>("h0"), _csignals_T_762) @[Lookup.scala 34:39]
    node _csignals_T_764 = mux(_csignals_T_151, UInt<2>("h0"), _csignals_T_763) @[Lookup.scala 34:39]
    node _csignals_T_765 = mux(_csignals_T_149, UInt<2>("h0"), _csignals_T_764) @[Lookup.scala 34:39]
    node _csignals_T_766 = mux(_csignals_T_147, UInt<2>("h0"), _csignals_T_765) @[Lookup.scala 34:39]
    node _csignals_T_767 = mux(_csignals_T_145, UInt<2>("h0"), _csignals_T_766) @[Lookup.scala 34:39]
    node _csignals_T_768 = mux(_csignals_T_143, UInt<2>("h0"), _csignals_T_767) @[Lookup.scala 34:39]
    node _csignals_T_769 = mux(_csignals_T_141, UInt<2>("h0"), _csignals_T_768) @[Lookup.scala 34:39]
    node _csignals_T_770 = mux(_csignals_T_139, UInt<2>("h0"), _csignals_T_769) @[Lookup.scala 34:39]
    node _csignals_T_771 = mux(_csignals_T_137, UInt<2>("h0"), _csignals_T_770) @[Lookup.scala 34:39]
    node _csignals_T_772 = mux(_csignals_T_135, UInt<2>("h0"), _csignals_T_771) @[Lookup.scala 34:39]
    node _csignals_T_773 = mux(_csignals_T_133, UInt<2>("h0"), _csignals_T_772) @[Lookup.scala 34:39]
    node _csignals_T_774 = mux(_csignals_T_131, UInt<2>("h0"), _csignals_T_773) @[Lookup.scala 34:39]
    node _csignals_T_775 = mux(_csignals_T_129, UInt<2>("h0"), _csignals_T_774) @[Lookup.scala 34:39]
    node _csignals_T_776 = mux(_csignals_T_127, UInt<2>("h0"), _csignals_T_775) @[Lookup.scala 34:39]
    node _csignals_T_777 = mux(_csignals_T_125, UInt<2>("h0"), _csignals_T_776) @[Lookup.scala 34:39]
    node _csignals_T_778 = mux(_csignals_T_123, UInt<2>("h0"), _csignals_T_777) @[Lookup.scala 34:39]
    node _csignals_T_779 = mux(_csignals_T_121, UInt<2>("h0"), _csignals_T_778) @[Lookup.scala 34:39]
    node _csignals_T_780 = mux(_csignals_T_119, UInt<2>("h0"), _csignals_T_779) @[Lookup.scala 34:39]
    node _csignals_T_781 = mux(_csignals_T_117, UInt<2>("h0"), _csignals_T_780) @[Lookup.scala 34:39]
    node _csignals_T_782 = mux(_csignals_T_115, UInt<2>("h0"), _csignals_T_781) @[Lookup.scala 34:39]
    node _csignals_T_783 = mux(_csignals_T_113, UInt<2>("h0"), _csignals_T_782) @[Lookup.scala 34:39]
    node _csignals_T_784 = mux(_csignals_T_111, UInt<2>("h0"), _csignals_T_783) @[Lookup.scala 34:39]
    node _csignals_T_785 = mux(_csignals_T_109, UInt<2>("h0"), _csignals_T_784) @[Lookup.scala 34:39]
    node _csignals_T_786 = mux(_csignals_T_107, UInt<2>("h0"), _csignals_T_785) @[Lookup.scala 34:39]
    node _csignals_T_787 = mux(_csignals_T_105, UInt<2>("h0"), _csignals_T_786) @[Lookup.scala 34:39]
    node _csignals_T_788 = mux(_csignals_T_103, UInt<2>("h0"), _csignals_T_787) @[Lookup.scala 34:39]
    node _csignals_T_789 = mux(_csignals_T_101, UInt<2>("h0"), _csignals_T_788) @[Lookup.scala 34:39]
    node _csignals_T_790 = mux(_csignals_T_99, UInt<2>("h0"), _csignals_T_789) @[Lookup.scala 34:39]
    node _csignals_T_791 = mux(_csignals_T_97, UInt<2>("h0"), _csignals_T_790) @[Lookup.scala 34:39]
    node _csignals_T_792 = mux(_csignals_T_95, UInt<2>("h0"), _csignals_T_791) @[Lookup.scala 34:39]
    node _csignals_T_793 = mux(_csignals_T_93, UInt<2>("h0"), _csignals_T_792) @[Lookup.scala 34:39]
    node _csignals_T_794 = mux(_csignals_T_91, UInt<2>("h0"), _csignals_T_793) @[Lookup.scala 34:39]
    node _csignals_T_795 = mux(_csignals_T_89, UInt<2>("h0"), _csignals_T_794) @[Lookup.scala 34:39]
    node _csignals_T_796 = mux(_csignals_T_87, UInt<2>("h0"), _csignals_T_795) @[Lookup.scala 34:39]
    node _csignals_T_797 = mux(_csignals_T_85, UInt<2>("h3"), _csignals_T_796) @[Lookup.scala 34:39]
    node _csignals_T_798 = mux(_csignals_T_83, UInt<2>("h3"), _csignals_T_797) @[Lookup.scala 34:39]
    node _csignals_T_799 = mux(_csignals_T_81, UInt<2>("h2"), _csignals_T_798) @[Lookup.scala 34:39]
    node _csignals_T_800 = mux(_csignals_T_79, UInt<2>("h2"), _csignals_T_799) @[Lookup.scala 34:39]
    node _csignals_T_801 = mux(_csignals_T_77, UInt<2>("h1"), _csignals_T_800) @[Lookup.scala 34:39]
    node _csignals_T_802 = mux(_csignals_T_75, UInt<2>("h1"), _csignals_T_801) @[Lookup.scala 34:39]
    node _csignals_T_803 = mux(_csignals_T_73, UInt<2>("h0"), _csignals_T_802) @[Lookup.scala 34:39]
    node _csignals_T_804 = mux(_csignals_T_71, UInt<2>("h0"), _csignals_T_803) @[Lookup.scala 34:39]
    node _csignals_T_805 = mux(_csignals_T_69, UInt<2>("h0"), _csignals_T_804) @[Lookup.scala 34:39]
    node _csignals_T_806 = mux(_csignals_T_67, UInt<2>("h0"), _csignals_T_805) @[Lookup.scala 34:39]
    node _csignals_T_807 = mux(_csignals_T_65, UInt<2>("h0"), _csignals_T_806) @[Lookup.scala 34:39]
    node _csignals_T_808 = mux(_csignals_T_63, UInt<2>("h0"), _csignals_T_807) @[Lookup.scala 34:39]
    node _csignals_T_809 = mux(_csignals_T_61, UInt<2>("h0"), _csignals_T_808) @[Lookup.scala 34:39]
    node _csignals_T_810 = mux(_csignals_T_59, UInt<2>("h0"), _csignals_T_809) @[Lookup.scala 34:39]
    node _csignals_T_811 = mux(_csignals_T_57, UInt<2>("h0"), _csignals_T_810) @[Lookup.scala 34:39]
    node _csignals_T_812 = mux(_csignals_T_55, UInt<2>("h0"), _csignals_T_811) @[Lookup.scala 34:39]
    node _csignals_T_813 = mux(_csignals_T_53, UInt<2>("h0"), _csignals_T_812) @[Lookup.scala 34:39]
    node _csignals_T_814 = mux(_csignals_T_51, UInt<2>("h0"), _csignals_T_813) @[Lookup.scala 34:39]
    node _csignals_T_815 = mux(_csignals_T_49, UInt<2>("h0"), _csignals_T_814) @[Lookup.scala 34:39]
    node _csignals_T_816 = mux(_csignals_T_47, UInt<2>("h0"), _csignals_T_815) @[Lookup.scala 34:39]
    node _csignals_T_817 = mux(_csignals_T_45, UInt<2>("h0"), _csignals_T_816) @[Lookup.scala 34:39]
    node _csignals_T_818 = mux(_csignals_T_43, UInt<2>("h0"), _csignals_T_817) @[Lookup.scala 34:39]
    node _csignals_T_819 = mux(_csignals_T_41, UInt<2>("h0"), _csignals_T_818) @[Lookup.scala 34:39]
    node _csignals_T_820 = mux(_csignals_T_39, UInt<2>("h0"), _csignals_T_819) @[Lookup.scala 34:39]
    node _csignals_T_821 = mux(_csignals_T_37, UInt<2>("h0"), _csignals_T_820) @[Lookup.scala 34:39]
    node _csignals_T_822 = mux(_csignals_T_35, UInt<2>("h0"), _csignals_T_821) @[Lookup.scala 34:39]
    node _csignals_T_823 = mux(_csignals_T_33, UInt<2>("h0"), _csignals_T_822) @[Lookup.scala 34:39]
    node _csignals_T_824 = mux(_csignals_T_31, UInt<2>("h0"), _csignals_T_823) @[Lookup.scala 34:39]
    node _csignals_T_825 = mux(_csignals_T_29, UInt<2>("h0"), _csignals_T_824) @[Lookup.scala 34:39]
    node _csignals_T_826 = mux(_csignals_T_27, UInt<2>("h0"), _csignals_T_825) @[Lookup.scala 34:39]
    node _csignals_T_827 = mux(_csignals_T_25, UInt<2>("h0"), _csignals_T_826) @[Lookup.scala 34:39]
    node _csignals_T_828 = mux(_csignals_T_23, UInt<2>("h0"), _csignals_T_827) @[Lookup.scala 34:39]
    node _csignals_T_829 = mux(_csignals_T_21, UInt<2>("h0"), _csignals_T_828) @[Lookup.scala 34:39]
    node _csignals_T_830 = mux(_csignals_T_19, UInt<2>("h0"), _csignals_T_829) @[Lookup.scala 34:39]
    node _csignals_T_831 = mux(_csignals_T_17, UInt<2>("h0"), _csignals_T_830) @[Lookup.scala 34:39]
    node _csignals_T_832 = mux(_csignals_T_15, UInt<2>("h0"), _csignals_T_831) @[Lookup.scala 34:39]
    node _csignals_T_833 = mux(_csignals_T_13, UInt<2>("h0"), _csignals_T_832) @[Lookup.scala 34:39]
    node _csignals_T_834 = mux(_csignals_T_11, UInt<2>("h0"), _csignals_T_833) @[Lookup.scala 34:39]
    node _csignals_T_835 = mux(_csignals_T_9, UInt<2>("h0"), _csignals_T_834) @[Lookup.scala 34:39]
    node _csignals_T_836 = mux(_csignals_T_7, UInt<2>("h0"), _csignals_T_835) @[Lookup.scala 34:39]
    node _csignals_T_837 = mux(_csignals_T_5, UInt<2>("h0"), _csignals_T_836) @[Lookup.scala 34:39]
    node _csignals_T_838 = mux(_csignals_T_3, UInt<2>("h0"), _csignals_T_837) @[Lookup.scala 34:39]
    node csignals_6 = mux(_csignals_T_1, UInt<2>("h0"), _csignals_T_838) @[Lookup.scala 34:39]
    node _csignals_T_839 = mux(_csignals_T_187, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_840 = mux(_csignals_T_185, UInt<3>("h0"), _csignals_T_839) @[Lookup.scala 34:39]
    node _csignals_T_841 = mux(_csignals_T_183, UInt<3>("h0"), _csignals_T_840) @[Lookup.scala 34:39]
    node _csignals_T_842 = mux(_csignals_T_181, UInt<3>("h0"), _csignals_T_841) @[Lookup.scala 34:39]
    node _csignals_T_843 = mux(_csignals_T_179, UInt<3>("h0"), _csignals_T_842) @[Lookup.scala 34:39]
    node _csignals_T_844 = mux(_csignals_T_177, UInt<3>("h0"), _csignals_T_843) @[Lookup.scala 34:39]
    node _csignals_T_845 = mux(_csignals_T_175, UInt<3>("h0"), _csignals_T_844) @[Lookup.scala 34:39]
    node _csignals_T_846 = mux(_csignals_T_173, UInt<3>("h0"), _csignals_T_845) @[Lookup.scala 34:39]
    node _csignals_T_847 = mux(_csignals_T_171, UInt<3>("h0"), _csignals_T_846) @[Lookup.scala 34:39]
    node _csignals_T_848 = mux(_csignals_T_169, UInt<3>("h0"), _csignals_T_847) @[Lookup.scala 34:39]
    node _csignals_T_849 = mux(_csignals_T_167, UInt<3>("h0"), _csignals_T_848) @[Lookup.scala 34:39]
    node _csignals_T_850 = mux(_csignals_T_165, UInt<3>("h0"), _csignals_T_849) @[Lookup.scala 34:39]
    node _csignals_T_851 = mux(_csignals_T_163, UInt<3>("h0"), _csignals_T_850) @[Lookup.scala 34:39]
    node _csignals_T_852 = mux(_csignals_T_161, UInt<3>("h0"), _csignals_T_851) @[Lookup.scala 34:39]
    node _csignals_T_853 = mux(_csignals_T_159, UInt<3>("h0"), _csignals_T_852) @[Lookup.scala 34:39]
    node _csignals_T_854 = mux(_csignals_T_157, UInt<3>("h0"), _csignals_T_853) @[Lookup.scala 34:39]
    node _csignals_T_855 = mux(_csignals_T_155, UInt<3>("h0"), _csignals_T_854) @[Lookup.scala 34:39]
    node _csignals_T_856 = mux(_csignals_T_153, UInt<3>("h0"), _csignals_T_855) @[Lookup.scala 34:39]
    node _csignals_T_857 = mux(_csignals_T_151, UInt<3>("h0"), _csignals_T_856) @[Lookup.scala 34:39]
    node _csignals_T_858 = mux(_csignals_T_149, UInt<3>("h0"), _csignals_T_857) @[Lookup.scala 34:39]
    node _csignals_T_859 = mux(_csignals_T_147, UInt<3>("h0"), _csignals_T_858) @[Lookup.scala 34:39]
    node _csignals_T_860 = mux(_csignals_T_145, UInt<3>("h0"), _csignals_T_859) @[Lookup.scala 34:39]
    node _csignals_T_861 = mux(_csignals_T_143, UInt<3>("h0"), _csignals_T_860) @[Lookup.scala 34:39]
    node _csignals_T_862 = mux(_csignals_T_141, UInt<3>("h0"), _csignals_T_861) @[Lookup.scala 34:39]
    node _csignals_T_863 = mux(_csignals_T_139, UInt<3>("h0"), _csignals_T_862) @[Lookup.scala 34:39]
    node _csignals_T_864 = mux(_csignals_T_137, UInt<3>("h0"), _csignals_T_863) @[Lookup.scala 34:39]
    node _csignals_T_865 = mux(_csignals_T_135, UInt<3>("h0"), _csignals_T_864) @[Lookup.scala 34:39]
    node _csignals_T_866 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_865) @[Lookup.scala 34:39]
    node _csignals_T_867 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_866) @[Lookup.scala 34:39]
    node _csignals_T_868 = mux(_csignals_T_129, UInt<3>("h0"), _csignals_T_867) @[Lookup.scala 34:39]
    node _csignals_T_869 = mux(_csignals_T_127, UInt<3>("h0"), _csignals_T_868) @[Lookup.scala 34:39]
    node _csignals_T_870 = mux(_csignals_T_125, UInt<3>("h0"), _csignals_T_869) @[Lookup.scala 34:39]
    node _csignals_T_871 = mux(_csignals_T_123, UInt<3>("h0"), _csignals_T_870) @[Lookup.scala 34:39]
    node _csignals_T_872 = mux(_csignals_T_121, UInt<3>("h0"), _csignals_T_871) @[Lookup.scala 34:39]
    node _csignals_T_873 = mux(_csignals_T_119, UInt<3>("h0"), _csignals_T_872) @[Lookup.scala 34:39]
    node _csignals_T_874 = mux(_csignals_T_117, UInt<3>("h0"), _csignals_T_873) @[Lookup.scala 34:39]
    node _csignals_T_875 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_874) @[Lookup.scala 34:39]
    node _csignals_T_876 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_875) @[Lookup.scala 34:39]
    node _csignals_T_877 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_876) @[Lookup.scala 34:39]
    node _csignals_T_878 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_877) @[Lookup.scala 34:39]
    node _csignals_T_879 = mux(_csignals_T_107, UInt<3>("h0"), _csignals_T_878) @[Lookup.scala 34:39]
    node _csignals_T_880 = mux(_csignals_T_105, UInt<3>("h0"), _csignals_T_879) @[Lookup.scala 34:39]
    node _csignals_T_881 = mux(_csignals_T_103, UInt<3>("h0"), _csignals_T_880) @[Lookup.scala 34:39]
    node _csignals_T_882 = mux(_csignals_T_101, UInt<3>("h0"), _csignals_T_881) @[Lookup.scala 34:39]
    node _csignals_T_883 = mux(_csignals_T_99, UInt<3>("h0"), _csignals_T_882) @[Lookup.scala 34:39]
    node _csignals_T_884 = mux(_csignals_T_97, UInt<3>("h0"), _csignals_T_883) @[Lookup.scala 34:39]
    node _csignals_T_885 = mux(_csignals_T_95, UInt<3>("h0"), _csignals_T_884) @[Lookup.scala 34:39]
    node _csignals_T_886 = mux(_csignals_T_93, UInt<3>("h0"), _csignals_T_885) @[Lookup.scala 34:39]
    node _csignals_T_887 = mux(_csignals_T_91, UInt<3>("h0"), _csignals_T_886) @[Lookup.scala 34:39]
    node _csignals_T_888 = mux(_csignals_T_89, UInt<3>("h0"), _csignals_T_887) @[Lookup.scala 34:39]
    node _csignals_T_889 = mux(_csignals_T_87, UInt<3>("h0"), _csignals_T_888) @[Lookup.scala 34:39]
    node _csignals_T_890 = mux(_csignals_T_85, UInt<3>("h0"), _csignals_T_889) @[Lookup.scala 34:39]
    node _csignals_T_891 = mux(_csignals_T_83, UInt<3>("h0"), _csignals_T_890) @[Lookup.scala 34:39]
    node _csignals_T_892 = mux(_csignals_T_81, UInt<3>("h0"), _csignals_T_891) @[Lookup.scala 34:39]
    node _csignals_T_893 = mux(_csignals_T_79, UInt<3>("h0"), _csignals_T_892) @[Lookup.scala 34:39]
    node _csignals_T_894 = mux(_csignals_T_77, UInt<3>("h0"), _csignals_T_893) @[Lookup.scala 34:39]
    node _csignals_T_895 = mux(_csignals_T_75, UInt<3>("h0"), _csignals_T_894) @[Lookup.scala 34:39]
    node _csignals_T_896 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_895) @[Lookup.scala 34:39]
    node _csignals_T_897 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_896) @[Lookup.scala 34:39]
    node _csignals_T_898 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_897) @[Lookup.scala 34:39]
    node _csignals_T_899 = mux(_csignals_T_67, UInt<3>("h0"), _csignals_T_898) @[Lookup.scala 34:39]
    node _csignals_T_900 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_899) @[Lookup.scala 34:39]
    node _csignals_T_901 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_900) @[Lookup.scala 34:39]
    node _csignals_T_902 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_901) @[Lookup.scala 34:39]
    node _csignals_T_903 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_902) @[Lookup.scala 34:39]
    node _csignals_T_904 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_903) @[Lookup.scala 34:39]
    node _csignals_T_905 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_904) @[Lookup.scala 34:39]
    node _csignals_T_906 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_905) @[Lookup.scala 34:39]
    node _csignals_T_907 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_906) @[Lookup.scala 34:39]
    node _csignals_T_908 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_907) @[Lookup.scala 34:39]
    node _csignals_T_909 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_908) @[Lookup.scala 34:39]
    node _csignals_T_910 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_909) @[Lookup.scala 34:39]
    node _csignals_T_911 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_910) @[Lookup.scala 34:39]
    node _csignals_T_912 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_911) @[Lookup.scala 34:39]
    node _csignals_T_913 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_912) @[Lookup.scala 34:39]
    node _csignals_T_914 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_913) @[Lookup.scala 34:39]
    node _csignals_T_915 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_914) @[Lookup.scala 34:39]
    node _csignals_T_916 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_915) @[Lookup.scala 34:39]
    node _csignals_T_917 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_916) @[Lookup.scala 34:39]
    node _csignals_T_918 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_917) @[Lookup.scala 34:39]
    node _csignals_T_919 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_918) @[Lookup.scala 34:39]
    node _csignals_T_920 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_919) @[Lookup.scala 34:39]
    node _csignals_T_921 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_920) @[Lookup.scala 34:39]
    node _csignals_T_922 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_921) @[Lookup.scala 34:39]
    node _csignals_T_923 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_922) @[Lookup.scala 34:39]
    node _csignals_T_924 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_923) @[Lookup.scala 34:39]
    node _csignals_T_925 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_924) @[Lookup.scala 34:39]
    node _csignals_T_926 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_925) @[Lookup.scala 34:39]
    node _csignals_T_927 = mux(_csignals_T_11, UInt<3>("h4"), _csignals_T_926) @[Lookup.scala 34:39]
    node _csignals_T_928 = mux(_csignals_T_9, UInt<3>("h6"), _csignals_T_927) @[Lookup.scala 34:39]
    node _csignals_T_929 = mux(_csignals_T_7, UInt<3>("h4"), _csignals_T_928) @[Lookup.scala 34:39]
    node _csignals_T_930 = mux(_csignals_T_5, UInt<3>("h5"), _csignals_T_929) @[Lookup.scala 34:39]
    node _csignals_T_931 = mux(_csignals_T_3, UInt<3>("h7"), _csignals_T_930) @[Lookup.scala 34:39]
    node csignals_7 = mux(_csignals_T_1, UInt<3>("h5"), _csignals_T_931) @[Lookup.scala 34:39]
    node _id_wb_addr_T = eq(csignals_5, UInt<3>("h1")) @[Core.scala 648:13]
    node _id_wb_addr_T_1 = eq(csignals_5, UInt<3>("h2")) @[Core.scala 649:13]
    node _id_wb_addr_T_2 = eq(csignals_5, UInt<3>("h3")) @[Core.scala 650:13]
    node _id_wb_addr_T_3 = eq(csignals_5, UInt<3>("h4")) @[Core.scala 651:13]
    node _id_wb_addr_T_4 = mux(_id_wb_addr_T_3, UInt<5>("h1"), id_w_wb_addr) @[Mux.scala 101:16]
    node _id_wb_addr_T_5 = mux(_id_wb_addr_T_2, id_c_wb2p_addr, _id_wb_addr_T_4) @[Mux.scala 101:16]
    node _id_wb_addr_T_6 = mux(_id_wb_addr_T_1, id_c_wb1p_addr, _id_wb_addr_T_5) @[Mux.scala 101:16]
    node id_wb_addr = mux(_id_wb_addr_T, id_c_wb_addr, _id_wb_addr_T_6) @[Mux.scala 101:16]
    node _id_op1_data_T = eq(csignals_1, UInt<3>("h1")) @[Core.scala 655:17]
    node _id_op1_data_T_1 = eq(csignals_1, UInt<3>("h3")) @[Core.scala 656:17]
    node _id_op1_data_T_2 = mux(_id_op1_data_T_1, id_imm_z_uext, UInt<32>("h0")) @[Mux.scala 101:16]
    node id_op1_data = mux(_id_op1_data_T, id_reg_pc, _id_op1_data_T_2) @[Mux.scala 101:16]
    node _id_op2_data_T = eq(csignals_2, UInt<4>("h2")) @[Core.scala 659:17]
    node _id_op2_data_T_1 = eq(csignals_2, UInt<4>("h3")) @[Core.scala 660:17]
    node _id_op2_data_T_2 = eq(csignals_2, UInt<4>("h4")) @[Core.scala 661:17]
    node _id_op2_data_T_3 = eq(csignals_2, UInt<4>("h5")) @[Core.scala 662:17]
    node _id_op2_data_T_4 = eq(csignals_2, UInt<4>("h8")) @[Core.scala 663:17]
    node _id_op2_data_T_5 = eq(csignals_2, UInt<4>("h9")) @[Core.scala 664:17]
    node _id_op2_data_T_6 = eq(csignals_2, UInt<4>("ha")) @[Core.scala 665:17]
    node _id_op2_data_T_7 = eq(csignals_2, UInt<4>("hb")) @[Core.scala 666:17]
    node _id_op2_data_T_8 = eq(csignals_2, UInt<4>("hc")) @[Core.scala 667:17]
    node _id_op2_data_T_9 = eq(csignals_2, UInt<4>("hd")) @[Core.scala 668:17]
    node _id_op2_data_T_10 = eq(csignals_2, UInt<4>("he")) @[Core.scala 669:17]
    node _id_op2_data_T_11 = eq(csignals_2, UInt<4>("hf")) @[Core.scala 670:17]
    node _id_op2_data_T_12 = mux(_id_op2_data_T_11, id_c_imm_ss, UInt<32>("h0")) @[Mux.scala 101:16]
    node _id_op2_data_T_13 = mux(_id_op2_data_T_10, id_c_imm_sl, _id_op2_data_T_12) @[Mux.scala 101:16]
    node _id_op2_data_T_14 = mux(_id_op2_data_T_9, id_c_imm_j, _id_op2_data_T_13) @[Mux.scala 101:16]
    node _id_op2_data_T_15 = mux(_id_op2_data_T_8, id_c_imm_iu, _id_op2_data_T_14) @[Mux.scala 101:16]
    node _id_op2_data_T_16 = mux(_id_op2_data_T_7, id_c_imm_ls, _id_op2_data_T_15) @[Mux.scala 101:16]
    node _id_op2_data_T_17 = mux(_id_op2_data_T_6, id_c_imm_i, _id_op2_data_T_16) @[Mux.scala 101:16]
    node _id_op2_data_T_18 = mux(_id_op2_data_T_5, id_c_imm_i16, _id_op2_data_T_17) @[Mux.scala 101:16]
    node _id_op2_data_T_19 = mux(_id_op2_data_T_4, id_c_imm_iw, _id_op2_data_T_18) @[Mux.scala 101:16]
    node _id_op2_data_T_20 = mux(_id_op2_data_T_3, id_imm_u_shifted, _id_op2_data_T_19) @[Mux.scala 101:16]
    node _id_op2_data_T_21 = mux(_id_op2_data_T_2, id_imm_j_sext, _id_op2_data_T_20) @[Mux.scala 101:16]
    node _id_op2_data_T_22 = mux(_id_op2_data_T_1, id_imm_s_sext, _id_op2_data_T_21) @[Mux.scala 101:16]
    node id_op2_data = mux(_id_op2_data_T, id_imm_i_sext, _id_op2_data_T_22) @[Mux.scala 101:16]
    node _id_csr_addr_T = eq(csignals_0, UInt<5>("h18")) @[Core.scala 673:36]
    node _id_csr_addr_T_1 = bits(id_inst, 31, 20) @[Core.scala 673:75]
    node id_csr_addr = mux(_id_csr_addr_T, UInt<12>("h342"), _id_csr_addr_T_1) @[Core.scala 673:24]
    node _id_m_op1_sel_T = eq(csignals_1, UInt<3>("h4")) @[Core.scala 676:17]
    node _id_m_op1_sel_T_1 = eq(csignals_1, UInt<3>("h5")) @[Core.scala 677:17]
    node _id_m_op1_sel_T_2 = eq(csignals_1, UInt<3>("h6")) @[Core.scala 678:17]
    node _id_m_op1_sel_T_3 = mux(_id_m_op1_sel_T_2, UInt<3>("h0"), csignals_1) @[Mux.scala 101:16]
    node _id_m_op1_sel_T_4 = mux(_id_m_op1_sel_T_1, UInt<3>("h0"), _id_m_op1_sel_T_3) @[Mux.scala 101:16]
    node id_m_op1_sel = mux(_id_m_op1_sel_T, UInt<3>("h0"), _id_m_op1_sel_T_4) @[Mux.scala 101:16]
    node _id_m_op2_sel_T = eq(csignals_2, UInt<4>("h6")) @[Core.scala 681:17]
    node _id_m_op2_sel_T_1 = eq(csignals_2, UInt<4>("h7")) @[Core.scala 682:17]
    node _id_m_op2_sel_T_2 = mux(_id_m_op2_sel_T_1, UInt<4>("h1"), csignals_2) @[Mux.scala 101:16]
    node id_m_op2_sel = mux(_id_m_op2_sel_T, UInt<4>("h1"), _id_m_op2_sel_T_2) @[Mux.scala 101:16]
    node _id_m_rs1_addr_T = eq(csignals_1, UInt<3>("h4")) @[Core.scala 685:17]
    node _id_m_rs1_addr_T_1 = eq(csignals_1, UInt<3>("h5")) @[Core.scala 686:17]
    node _id_m_rs1_addr_T_2 = eq(csignals_1, UInt<3>("h6")) @[Core.scala 687:17]
    node _id_m_rs1_addr_T_3 = mux(_id_m_rs1_addr_T_2, id_c_rs1p_addr, id_rs1_addr) @[Mux.scala 101:16]
    node _id_m_rs1_addr_T_4 = mux(_id_m_rs1_addr_T_1, UInt<5>("h2"), _id_m_rs1_addr_T_3) @[Mux.scala 101:16]
    node id_m_rs1_addr = mux(_id_m_rs1_addr_T, id_c_rs1_addr, _id_m_rs1_addr_T_4) @[Mux.scala 101:16]
    node _id_m_rs2_addr_T = eq(csignals_2, UInt<4>("h6")) @[Core.scala 690:17]
    node _id_m_rs2_addr_T_1 = eq(csignals_2, UInt<4>("h7")) @[Core.scala 691:17]
    node _id_m_rs2_addr_T_2 = eq(csignals_2, UInt<4>("hb")) @[Core.scala 692:17]
    node _id_m_rs2_addr_T_3 = eq(csignals_2, UInt<4>("hf")) @[Core.scala 693:17]
    node _id_m_rs2_addr_T_4 = mux(_id_m_rs2_addr_T_3, id_c_rs2_addr, id_rs2_addr) @[Mux.scala 101:16]
    node _id_m_rs2_addr_T_5 = mux(_id_m_rs2_addr_T_2, id_c_rs2p_addr, _id_m_rs2_addr_T_4) @[Mux.scala 101:16]
    node _id_m_rs2_addr_T_6 = mux(_id_m_rs2_addr_T_1, id_c_rs2p_addr, _id_m_rs2_addr_T_5) @[Mux.scala 101:16]
    node id_m_rs2_addr = mux(_id_m_rs2_addr_T, id_c_rs2_addr, _id_m_rs2_addr_T_6) @[Mux.scala 101:16]
    node _id_m_imm_b_sext_T = eq(csignals_5, UInt<3>("h1")) @[Core.scala 696:13]
    node id_m_imm_b_sext = mux(_id_m_imm_b_sext_T, id_c_imm_b, id_imm_b_sext) @[Mux.scala 101:16]
    node _id_is_direct_j_T = eq(csignals_2, UInt<4>("h4")) @[Core.scala 699:36]
    node _id_is_direct_j_T_1 = eq(csignals_2, UInt<4>("hd")) @[Core.scala 699:64]
    node id_is_direct_j = or(_id_is_direct_j_T, _id_is_direct_j_T_1) @[Core.scala 699:49]
    node _id_is_br_T = eq(csignals_0, UInt<5>("h12")) @[Core.scala 701:17]
    node _id_is_br_T_1 = eq(csignals_0, UInt<5>("h13")) @[Core.scala 702:17]
    node _id_is_br_T_2 = or(_id_is_br_T, _id_is_br_T_1) @[Core.scala 701:29]
    node _id_is_br_T_3 = eq(csignals_0, UInt<5>("h14")) @[Core.scala 703:17]
    node _id_is_br_T_4 = or(_id_is_br_T_2, _id_is_br_T_3) @[Core.scala 702:29]
    node _id_is_br_T_5 = eq(csignals_0, UInt<5>("h15")) @[Core.scala 704:17]
    node _id_is_br_T_6 = or(_id_is_br_T_4, _id_is_br_T_5) @[Core.scala 703:29]
    node _id_is_br_T_7 = eq(csignals_0, UInt<5>("h16")) @[Core.scala 705:17]
    node _id_is_br_T_8 = or(_id_is_br_T_6, _id_is_br_T_7) @[Core.scala 704:29]
    node _id_is_br_T_9 = eq(csignals_0, UInt<5>("h17")) @[Core.scala 706:17]
    node id_is_br = or(_id_is_br_T_8, _id_is_br_T_9) @[Core.scala 705:30]
    node id_is_j = eq(csignals_4, UInt<3>("h1")) @[Core.scala 708:28]
    node id_is_trap = eq(csignals_0, UInt<5>("h18")) @[Core.scala 709:32]
    reg id_reg_pc_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 713:40]
    reg id_reg_wb_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 714:40]
    reg id_reg_op1_sel_delay : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 715:40]
    reg id_reg_op2_sel_delay : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Core.scala 716:40]
    reg id_reg_rs1_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 717:40]
    reg id_reg_rs2_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 718:40]
    reg id_reg_op1_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 719:40]
    reg id_reg_op2_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 720:40]
    reg id_reg_exe_fun_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 721:40]
    reg id_reg_rf_wen_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 722:40]
    reg id_reg_wb_sel_delay : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 723:40]
    reg id_reg_csr_addr_delay : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 724:40]
    reg id_reg_csr_cmd_delay : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 725:40]
    reg id_reg_imm_b_sext_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 726:40]
    reg id_reg_mem_w_delay : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 727:40]
    reg id_reg_is_direct_j_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 728:41]
    reg id_reg_is_br_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 729:40]
    reg id_reg_is_j_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 730:40]
    reg id_reg_is_bp_pos_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 731:40]
    reg id_reg_bp_addr_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 732:40]
    reg id_reg_is_half_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 733:40]
    reg id_reg_is_valid_inst_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 734:43]
    reg id_reg_is_trap_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 735:40]
    reg id_reg_mcause_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 736:40]
    when ex2_reg_is_br : @[Core.scala 739:24]
      node _T_21 = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 740:11]
      when _T_21 : @[Core.scala 740:26]
        id_reg_pc_delay <= id_reg_pc @[Core.scala 741:32]
      id_reg_rf_wen_delay <= UInt<1>("h0") @[Core.scala 743:32]
      id_reg_exe_fun_delay <= UInt<5>("h0") @[Core.scala 744:32]
      id_reg_wb_sel_delay <= UInt<3>("h0") @[Core.scala 745:32]
      id_reg_csr_cmd_delay <= UInt<2>("h0") @[Core.scala 746:32]
      id_reg_mem_w_delay <= UInt<3>("h0") @[Core.scala 747:32]
      id_reg_is_j_delay <= UInt<1>("h0") @[Core.scala 748:32]
      id_reg_is_bp_pos_delay <= UInt<1>("h0") @[Core.scala 749:32]
      id_reg_is_valid_inst_delay <= UInt<1>("h0") @[Core.scala 750:32]
      id_reg_is_trap_delay <= UInt<1>("h0") @[Core.scala 751:32]
    else :
      node _T_22 = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 752:15]
      when _T_22 : @[Core.scala 752:30]
        id_reg_pc_delay <= id_reg_pc @[Core.scala 753:29]
        id_reg_op1_sel_delay <= id_m_op1_sel @[Core.scala 754:29]
        id_reg_op2_sel_delay <= id_m_op2_sel @[Core.scala 755:29]
        id_reg_rs1_addr_delay <= id_m_rs1_addr @[Core.scala 756:29]
        id_reg_rs2_addr_delay <= id_m_rs2_addr @[Core.scala 757:29]
        id_reg_op1_data_delay <= id_op1_data @[Core.scala 758:29]
        id_reg_op2_data_delay <= id_op2_data @[Core.scala 759:29]
        id_reg_wb_addr_delay <= id_wb_addr @[Core.scala 760:29]
        id_reg_rf_wen_delay <= csignals_3 @[Core.scala 761:29]
        id_reg_exe_fun_delay <= csignals_0 @[Core.scala 762:29]
        id_reg_wb_sel_delay <= csignals_4 @[Core.scala 763:29]
        id_reg_imm_b_sext_delay <= id_m_imm_b_sext @[Core.scala 764:29]
        id_reg_csr_addr_delay <= id_csr_addr @[Core.scala 765:29]
        id_reg_csr_cmd_delay <= csignals_6 @[Core.scala 766:29]
        id_reg_mem_w_delay <= csignals_7 @[Core.scala 767:29]
        id_reg_is_direct_j_delay <= id_is_direct_j @[Core.scala 768:30]
        id_reg_is_br_delay <= id_is_br @[Core.scala 769:29]
        id_reg_is_j_delay <= id_is_j @[Core.scala 770:29]
        id_reg_is_bp_pos_delay <= id_reg_is_bp_pos @[Core.scala 771:29]
        id_reg_bp_addr_delay <= id_reg_bp_addr @[Core.scala 772:29]
        id_reg_is_half_delay <= id_is_half @[Core.scala 773:29]
        node _id_reg_is_valid_inst_delay_T = neq(id_inst, UInt<32>("h13")) @[Core.scala 774:43]
        id_reg_is_valid_inst_delay <= _id_reg_is_valid_inst_delay_T @[Core.scala 774:32]
        id_reg_is_trap_delay <= id_is_trap @[Core.scala 775:29]
        id_reg_mcause_delay <= UInt<32>("hb") @[Core.scala 776:29]
    when ex2_reg_is_br : @[Core.scala 782:24]
      when id_reg_stall : @[Core.scala 783:24]
        rrd_reg_pc <= id_reg_pc_delay @[Core.scala 784:29]
        rrd_reg_op1_sel <= id_reg_op1_sel_delay @[Core.scala 785:29]
        rrd_reg_op2_sel <= id_reg_op2_sel_delay @[Core.scala 786:29]
        rrd_reg_rs1_addr <= id_reg_rs1_addr_delay @[Core.scala 787:29]
        rrd_reg_rs2_addr <= id_reg_rs2_addr_delay @[Core.scala 788:29]
        rrd_reg_op1_data <= id_reg_op1_data_delay @[Core.scala 789:29]
        rrd_reg_op2_data <= id_reg_op2_data_delay @[Core.scala 790:29]
        rrd_reg_wb_addr <= id_reg_wb_addr_delay @[Core.scala 791:29]
        rrd_reg_rf_wen <= UInt<1>("h0") @[Core.scala 792:29]
        rrd_reg_exe_fun <= UInt<5>("h0") @[Core.scala 793:29]
        rrd_reg_wb_sel <= UInt<3>("h0") @[Core.scala 794:29]
        rrd_reg_imm_b_sext <= id_reg_imm_b_sext_delay @[Core.scala 795:29]
        rrd_reg_csr_addr <= id_reg_csr_addr_delay @[Core.scala 796:29]
        rrd_reg_csr_cmd <= UInt<2>("h0") @[Core.scala 797:29]
        rrd_reg_mem_w <= UInt<3>("h0") @[Core.scala 798:29]
        rrd_reg_is_direct_j <= UInt<1>("h0") @[Core.scala 799:29]
        rrd_reg_is_br <= UInt<1>("h0") @[Core.scala 800:29]
        rrd_reg_is_j <= UInt<1>("h0") @[Core.scala 801:29]
        rrd_reg_is_bp_pos <= UInt<1>("h0") @[Core.scala 802:29]
        rrd_reg_bp_addr <= id_reg_bp_addr_delay @[Core.scala 803:29]
        rrd_reg_is_half <= id_reg_is_half_delay @[Core.scala 804:29]
        rrd_reg_is_valid_inst <= UInt<1>("h0") @[Core.scala 805:29]
        rrd_reg_is_trap <= UInt<1>("h0") @[Core.scala 806:29]
        rrd_reg_mcause <= id_reg_mcause_delay @[Core.scala 807:29]
      else :
        rrd_reg_pc <= id_reg_pc @[Core.scala 810:29]
        rrd_reg_op1_sel <= id_m_op1_sel @[Core.scala 811:29]
        rrd_reg_op2_sel <= id_m_op2_sel @[Core.scala 812:29]
        rrd_reg_rs1_addr <= id_m_rs1_addr @[Core.scala 813:29]
        rrd_reg_rs2_addr <= id_m_rs2_addr @[Core.scala 814:29]
        rrd_reg_op1_data <= id_op1_data @[Core.scala 815:29]
        rrd_reg_op2_data <= id_op2_data @[Core.scala 816:29]
        rrd_reg_wb_addr <= id_wb_addr @[Core.scala 817:29]
        rrd_reg_rf_wen <= UInt<1>("h0") @[Core.scala 818:29]
        rrd_reg_exe_fun <= UInt<5>("h0") @[Core.scala 819:29]
        rrd_reg_wb_sel <= UInt<3>("h0") @[Core.scala 820:29]
        rrd_reg_imm_b_sext <= id_m_imm_b_sext @[Core.scala 821:29]
        rrd_reg_csr_addr <= id_csr_addr @[Core.scala 822:29]
        rrd_reg_csr_cmd <= UInt<2>("h0") @[Core.scala 823:29]
        rrd_reg_mem_w <= UInt<3>("h0") @[Core.scala 824:29]
        rrd_reg_is_direct_j <= UInt<1>("h0") @[Core.scala 825:29]
        rrd_reg_is_br <= UInt<1>("h0") @[Core.scala 826:29]
        rrd_reg_is_j <= UInt<1>("h0") @[Core.scala 827:29]
        rrd_reg_is_bp_pos <= UInt<1>("h0") @[Core.scala 828:29]
        rrd_reg_bp_addr <= id_reg_bp_addr @[Core.scala 829:29]
        rrd_reg_is_half <= id_is_half @[Core.scala 830:29]
        rrd_reg_is_valid_inst <= UInt<1>("h0") @[Core.scala 831:29]
        rrd_reg_is_trap <= UInt<1>("h0") @[Core.scala 832:29]
        rrd_reg_mcause <= UInt<32>("hb") @[Core.scala 833:29]
    else :
      node _T_23 = eq(rrd_stall, UInt<1>("h0")) @[Core.scala 836:14]
      node _T_24 = eq(ex2_stall, UInt<1>("h0")) @[Core.scala 836:28]
      node _T_25 = and(_T_23, _T_24) @[Core.scala 836:25]
      when _T_25 : @[Core.scala 836:40]
        when id_reg_stall : @[Core.scala 837:24]
          rrd_reg_pc <= id_reg_pc_delay @[Core.scala 838:29]
          rrd_reg_op1_sel <= id_reg_op1_sel_delay @[Core.scala 839:29]
          rrd_reg_op2_sel <= id_reg_op2_sel_delay @[Core.scala 840:29]
          rrd_reg_rs1_addr <= id_reg_rs1_addr_delay @[Core.scala 841:29]
          rrd_reg_rs2_addr <= id_reg_rs2_addr_delay @[Core.scala 842:29]
          rrd_reg_op1_data <= id_reg_op1_data_delay @[Core.scala 843:29]
          rrd_reg_op2_data <= id_reg_op2_data_delay @[Core.scala 844:29]
          rrd_reg_wb_addr <= id_reg_wb_addr_delay @[Core.scala 845:29]
          rrd_reg_rf_wen <= id_reg_rf_wen_delay @[Core.scala 846:29]
          rrd_reg_exe_fun <= id_reg_exe_fun_delay @[Core.scala 847:29]
          rrd_reg_wb_sel <= id_reg_wb_sel_delay @[Core.scala 848:29]
          rrd_reg_imm_b_sext <= id_reg_imm_b_sext_delay @[Core.scala 849:29]
          rrd_reg_csr_addr <= id_reg_csr_addr_delay @[Core.scala 850:29]
          rrd_reg_csr_cmd <= id_reg_csr_cmd_delay @[Core.scala 851:29]
          rrd_reg_mem_w <= id_reg_mem_w_delay @[Core.scala 852:29]
          rrd_reg_is_direct_j <= id_reg_is_direct_j_delay @[Core.scala 853:29]
          rrd_reg_is_br <= id_reg_is_br_delay @[Core.scala 854:29]
          rrd_reg_is_j <= id_reg_is_j_delay @[Core.scala 855:29]
          rrd_reg_is_bp_pos <= id_reg_is_bp_pos_delay @[Core.scala 856:29]
          rrd_reg_bp_addr <= id_reg_bp_addr_delay @[Core.scala 857:29]
          rrd_reg_is_half <= id_reg_is_half_delay @[Core.scala 858:29]
          rrd_reg_is_valid_inst <= id_reg_is_valid_inst_delay @[Core.scala 859:29]
          rrd_reg_is_trap <= id_reg_is_trap_delay @[Core.scala 860:29]
          rrd_reg_mcause <= id_reg_mcause_delay @[Core.scala 861:29]
        else :
          rrd_reg_pc <= id_reg_pc @[Core.scala 864:29]
          rrd_reg_op1_sel <= id_m_op1_sel @[Core.scala 865:29]
          rrd_reg_op2_sel <= id_m_op2_sel @[Core.scala 866:29]
          rrd_reg_rs1_addr <= id_m_rs1_addr @[Core.scala 867:29]
          rrd_reg_rs2_addr <= id_m_rs2_addr @[Core.scala 868:29]
          rrd_reg_op1_data <= id_op1_data @[Core.scala 869:29]
          rrd_reg_op2_data <= id_op2_data @[Core.scala 870:29]
          rrd_reg_wb_addr <= id_wb_addr @[Core.scala 871:29]
          rrd_reg_rf_wen <= csignals_3 @[Core.scala 872:29]
          rrd_reg_exe_fun <= csignals_0 @[Core.scala 873:29]
          rrd_reg_wb_sel <= csignals_4 @[Core.scala 874:29]
          rrd_reg_imm_b_sext <= id_m_imm_b_sext @[Core.scala 875:29]
          rrd_reg_csr_addr <= id_csr_addr @[Core.scala 876:29]
          rrd_reg_csr_cmd <= csignals_6 @[Core.scala 877:29]
          rrd_reg_mem_w <= csignals_7 @[Core.scala 878:29]
          rrd_reg_is_direct_j <= id_is_direct_j @[Core.scala 879:29]
          rrd_reg_is_br <= id_is_br @[Core.scala 880:29]
          rrd_reg_is_j <= id_is_j @[Core.scala 881:29]
          rrd_reg_is_bp_pos <= id_reg_is_bp_pos @[Core.scala 882:29]
          rrd_reg_bp_addr <= id_reg_bp_addr @[Core.scala 883:29]
          rrd_reg_is_half <= id_is_half @[Core.scala 884:29]
          node _rrd_reg_is_valid_inst_T = neq(id_inst, UInt<32>("h13")) @[Core.scala 885:40]
          rrd_reg_is_valid_inst <= _rrd_reg_is_valid_inst_T @[Core.scala 885:29]
          rrd_reg_is_trap <= id_is_trap @[Core.scala 886:29]
          rrd_reg_mcause <= UInt<32>("hb") @[Core.scala 887:29]
    node _rrd_stall_T = eq(rrd_reg_op1_sel, UInt<3>("h0")) @[Core.scala 895:23]
    infer mport rrd_stall_MPORT = scoreboard[rrd_reg_rs1_addr], clock @[Core.scala 895:49]
    node _rrd_stall_T_1 = and(_rrd_stall_T, rrd_stall_MPORT) @[Core.scala 895:36]
    node _rrd_stall_T_2 = eq(rrd_reg_op2_sel, UInt<4>("h1")) @[Core.scala 896:23]
    node _rrd_stall_T_3 = eq(rrd_reg_wb_sel, UInt<3>("h2")) @[Core.scala 896:53]
    node _rrd_stall_T_4 = or(_rrd_stall_T_2, _rrd_stall_T_3) @[Core.scala 896:35]
    infer mport rrd_stall_MPORT_1 = scoreboard[rrd_reg_rs2_addr], clock @[Core.scala 896:77]
    node _rrd_stall_T_5 = and(_rrd_stall_T_4, rrd_stall_MPORT_1) @[Core.scala 896:64]
    node _rrd_stall_T_6 = or(_rrd_stall_T_1, _rrd_stall_T_5) @[Core.scala 895:69]
    node _rrd_stall_T_7 = eq(rrd_reg_rf_wen, UInt<1>("h1")) @[Core.scala 897:22]
    infer mport rrd_stall_MPORT_2 = scoreboard[rrd_reg_wb_addr], clock @[Core.scala 897:46]
    node _rrd_stall_T_8 = and(_rrd_stall_T_7, rrd_stall_MPORT_2) @[Core.scala 897:33]
    node _rrd_stall_T_9 = or(_rrd_stall_T_6, _rrd_stall_T_8) @[Core.scala 896:97]
    rrd_stall <= _rrd_stall_T_9 @[Core.scala 894:13]
    node _rrd_op1_data_T = eq(rrd_reg_op1_sel, UInt<3>("h0")) @[Core.scala 900:22]
    node _rrd_op1_data_T_1 = eq(rrd_reg_rs1_addr, UInt<1>("h0")) @[Core.scala 900:54]
    node _rrd_op1_data_T_2 = and(_rrd_op1_data_T, _rrd_op1_data_T_1) @[Core.scala 900:34]
    node _rrd_op1_data_T_3 = eq(rrd_reg_op1_sel, UInt<3>("h0")) @[Core.scala 902:23]
    node _rrd_op1_data_T_4 = and(ex1_reg_fw_en, _rrd_op1_data_T_3) @[Core.scala 901:20]
    node _rrd_op1_data_T_5 = eq(rrd_reg_rs1_addr, ex1_reg_wb_addr) @[Core.scala 903:24]
    node _rrd_op1_data_T_6 = and(_rrd_op1_data_T_4, _rrd_op1_data_T_5) @[Core.scala 902:36]
    node _rrd_op1_data_T_7 = eq(rrd_reg_op1_sel, UInt<3>("h0")) @[Core.scala 905:23]
    node _rrd_op1_data_T_8 = and(ex2_reg_fw_en, _rrd_op1_data_T_7) @[Core.scala 904:20]
    node _rrd_op1_data_T_9 = eq(rrd_reg_rs1_addr, ex2_reg_wb_addr) @[Core.scala 906:24]
    node _rrd_op1_data_T_10 = and(_rrd_op1_data_T_8, _rrd_op1_data_T_9) @[Core.scala 905:36]
    node _rrd_op1_data_T_11 = eq(rrd_reg_op1_sel, UInt<3>("h0")) @[Core.scala 907:22]
    infer mport rrd_op1_data_MPORT = regfile[rrd_reg_rs1_addr], clock @[Core.scala 907:45]
    node _rrd_op1_data_T_12 = mux(_rrd_op1_data_T_11, rrd_op1_data_MPORT, rrd_reg_op1_data) @[Mux.scala 101:16]
    node _rrd_op1_data_T_13 = mux(_rrd_op1_data_T_10, ex2_fw_data, _rrd_op1_data_T_12) @[Mux.scala 101:16]
    node _rrd_op1_data_T_14 = mux(_rrd_op1_data_T_6, ex1_fw_data, _rrd_op1_data_T_13) @[Mux.scala 101:16]
    node rrd_op1_data = mux(_rrd_op1_data_T_2, UInt<32>("h0"), _rrd_op1_data_T_14) @[Mux.scala 101:16]
    node _rrd_op2_data_T = eq(rrd_reg_op2_sel, UInt<4>("h1")) @[Core.scala 910:22]
    node _rrd_op2_data_T_1 = eq(rrd_reg_rs2_addr, UInt<1>("h0")) @[Core.scala 910:54]
    node _rrd_op2_data_T_2 = and(_rrd_op2_data_T, _rrd_op2_data_T_1) @[Core.scala 910:34]
    node _rrd_op2_data_T_3 = eq(rrd_reg_op2_sel, UInt<4>("h1")) @[Core.scala 912:23]
    node _rrd_op2_data_T_4 = and(ex1_reg_fw_en, _rrd_op2_data_T_3) @[Core.scala 911:20]
    node _rrd_op2_data_T_5 = eq(rrd_reg_rs2_addr, ex1_reg_wb_addr) @[Core.scala 913:24]
    node _rrd_op2_data_T_6 = and(_rrd_op2_data_T_4, _rrd_op2_data_T_5) @[Core.scala 912:36]
    node _rrd_op2_data_T_7 = eq(rrd_reg_op2_sel, UInt<4>("h1")) @[Core.scala 915:23]
    node _rrd_op2_data_T_8 = and(ex2_reg_fw_en, _rrd_op2_data_T_7) @[Core.scala 914:20]
    node _rrd_op2_data_T_9 = eq(rrd_reg_rs2_addr, ex2_reg_wb_addr) @[Core.scala 916:24]
    node _rrd_op2_data_T_10 = and(_rrd_op2_data_T_8, _rrd_op2_data_T_9) @[Core.scala 915:36]
    node _rrd_op2_data_T_11 = eq(rrd_reg_op2_sel, UInt<4>("h1")) @[Core.scala 917:22]
    infer mport rrd_op2_data_MPORT = regfile[rrd_reg_rs2_addr], clock @[Core.scala 917:45]
    node _rrd_op2_data_T_12 = mux(_rrd_op2_data_T_11, rrd_op2_data_MPORT, rrd_reg_op2_data) @[Mux.scala 101:16]
    node _rrd_op2_data_T_13 = mux(_rrd_op2_data_T_10, ex2_fw_data, _rrd_op2_data_T_12) @[Mux.scala 101:16]
    node _rrd_op2_data_T_14 = mux(_rrd_op2_data_T_6, ex1_fw_data, _rrd_op2_data_T_13) @[Mux.scala 101:16]
    node rrd_op2_data = mux(_rrd_op2_data_T_2, UInt<32>("h0"), _rrd_op2_data_T_14) @[Mux.scala 101:16]
    infer mport rrd_rs2_data_MPORT = regfile[rrd_reg_rs2_addr], clock @[Core.scala 919:37]
    node _rrd_rs2_data_T = eq(rrd_reg_rs2_addr, UInt<1>("h0")) @[Core.scala 920:23]
    node _rrd_rs2_data_T_1 = eq(rrd_reg_rs2_addr, ex1_reg_wb_addr) @[Core.scala 922:24]
    node _rrd_rs2_data_T_2 = and(ex1_reg_fw_en, _rrd_rs2_data_T_1) @[Core.scala 921:20]
    node _rrd_rs2_data_T_3 = eq(rrd_reg_rs2_addr, ex2_reg_wb_addr) @[Core.scala 924:24]
    node _rrd_rs2_data_T_4 = and(ex2_reg_fw_en, _rrd_rs2_data_T_3) @[Core.scala 923:20]
    node _rrd_rs2_data_T_5 = mux(_rrd_rs2_data_T_4, ex2_fw_data, rrd_rs2_data_MPORT) @[Mux.scala 101:16]
    node _rrd_rs2_data_T_6 = mux(_rrd_rs2_data_T_2, ex1_fw_data, _rrd_rs2_data_T_5) @[Mux.scala 101:16]
    node rrd_rs2_data = mux(_rrd_rs2_data_T, UInt<32>("h0"), _rrd_rs2_data_T_6) @[Mux.scala 101:16]
    node _rrd_direct_jbr_target_T = mux(rrd_reg_is_direct_j, rrd_reg_op2_data, rrd_reg_imm_b_sext) @[Mux.scala 101:16]
    node _rrd_direct_jbr_target_T_1 = add(rrd_reg_pc, _rrd_direct_jbr_target_T) @[Core.scala 927:42]
    node rrd_direct_jbr_target = tail(_rrd_direct_jbr_target_T_1, 1) @[Core.scala 927:42]
    node _rrd_hazard_T = eq(rrd_reg_rf_wen, UInt<1>("h1")) @[Core.scala 931:36]
    node _rrd_hazard_T_1 = neq(rrd_reg_wb_addr, UInt<1>("h0")) @[Core.scala 931:67]
    node _rrd_hazard_T_2 = and(_rrd_hazard_T, _rrd_hazard_T_1) @[Core.scala 931:47]
    node _rrd_hazard_T_3 = eq(rrd_stall, UInt<1>("h0")) @[Core.scala 931:79]
    node _rrd_hazard_T_4 = and(_rrd_hazard_T_2, _rrd_hazard_T_3) @[Core.scala 931:76]
    node _rrd_hazard_T_5 = eq(ex2_reg_is_br, UInt<1>("h0")) @[Core.scala 931:93]
    node rrd_hazard = and(_rrd_hazard_T_4, _rrd_hazard_T_5) @[Core.scala 931:90]
    node _rrd_fw_en_next_T = eq(rrd_reg_wb_sel, UInt<3>("h0")) @[Core.scala 932:55]
    node _rrd_fw_en_next_T_1 = eq(rrd_reg_wb_sel, UInt<3>("h1")) @[Core.scala 932:86]
    node _rrd_fw_en_next_T_2 = or(_rrd_fw_en_next_T, _rrd_fw_en_next_T_1) @[Core.scala 932:67]
    node rrd_fw_en_next = and(rrd_hazard, _rrd_fw_en_next_T_2) @[Core.scala 932:35]
    wire rrd_mem_use_reg : UInt<1>
    rrd_mem_use_reg <= UInt<1>("h0")
    wire rrd_inst2_use_reg : UInt<1>
    rrd_inst2_use_reg <= UInt<1>("h0")
    wire rrd_inst3_use_reg : UInt<1>
    rrd_inst3_use_reg <= UInt<1>("h0")
    node _T_26 = eq(ex2_stall, UInt<1>("h0")) @[Core.scala 939:5]
    node _T_27 = eq(rrd_stall, UInt<1>("h0")) @[Core.scala 939:19]
    node _T_28 = and(_T_26, _T_27) @[Core.scala 939:16]
    node _T_29 = eq(ex2_reg_is_br, UInt<1>("h0")) @[Core.scala 939:33]
    node _T_30 = and(_T_28, _T_29) @[Core.scala 939:30]
    node _T_31 = eq(rrd_reg_rf_wen, UInt<1>("h1")) @[Core.scala 940:20]
    node _T_32 = and(_T_30, _T_31) @[Core.scala 939:48]
    node _T_33 = neq(rrd_reg_wb_addr, UInt<1>("h0")) @[Core.scala 940:49]
    node _T_34 = and(_T_32, _T_33) @[Core.scala 940:30]
    when _T_34 : @[Core.scala 941:5]
      infer mport MPORT = scoreboard[rrd_reg_wb_addr], clock @[Core.scala 942:17]
      node _T_35 = neq(rrd_reg_wb_sel, UInt<3>("h0")) @[Core.scala 942:54]
      node _T_36 = neq(rrd_reg_wb_sel, UInt<3>("h1")) @[Core.scala 942:83]
      node _T_37 = and(_T_35, _T_36) @[Core.scala 942:65]
      MPORT <= _T_37 @[Core.scala 942:35]
      node _rrd_mem_use_reg_T = eq(rrd_reg_wb_sel, UInt<3>("h6")) @[Core.scala 943:44]
      node _rrd_mem_use_reg_T_1 = eq(rrd_reg_wb_sel, UInt<3>("h2")) @[Core.scala 943:72]
      node _rrd_mem_use_reg_T_2 = or(_rrd_mem_use_reg_T, _rrd_mem_use_reg_T_1) @[Core.scala 943:54]
      rrd_mem_use_reg <= _rrd_mem_use_reg_T_2 @[Core.scala 943:25]
      node _rrd_inst2_use_reg_T = eq(rrd_reg_wb_sel, UInt<3>("h7")) @[Core.scala 944:44]
      node _rrd_inst2_use_reg_T_1 = eq(rrd_reg_wb_sel, UInt<3>("h3")) @[Core.scala 944:73]
      node _rrd_inst2_use_reg_T_2 = or(_rrd_inst2_use_reg_T, _rrd_inst2_use_reg_T_1) @[Core.scala 944:55]
      rrd_inst2_use_reg <= _rrd_inst2_use_reg_T_2 @[Core.scala 944:25]
      node _rrd_inst3_use_reg_T = eq(rrd_reg_wb_sel, UInt<3>("h4")) @[Core.scala 945:44]
      node _rrd_inst3_use_reg_T_1 = eq(rrd_reg_wb_sel, UInt<3>("h5")) @[Core.scala 945:72]
      node _rrd_inst3_use_reg_T_2 = or(_rrd_inst3_use_reg_T, _rrd_inst3_use_reg_T_1) @[Core.scala 945:54]
      rrd_inst3_use_reg <= _rrd_inst3_use_reg_T_2 @[Core.scala 945:25]
    node _T_38 = eq(ex2_stall, UInt<1>("h0")) @[Core.scala 950:8]
    when _T_38 : @[Core.scala 950:20]
      node ex_is_bubble = or(rrd_stall, ex2_reg_is_br) @[Core.scala 951:34]
      ex1_reg_pc <= rrd_reg_pc @[Core.scala 952:27]
      ex1_reg_op1_data <= rrd_op1_data @[Core.scala 953:27]
      ex1_reg_op2_data <= rrd_op2_data @[Core.scala 954:27]
      ex1_reg_rs2_data <= rrd_rs2_data @[Core.scala 955:27]
      ex1_reg_wb_addr <= rrd_reg_wb_addr @[Core.scala 956:27]
      node _ex1_reg_rf_wen_T = mux(ex_is_bubble, UInt<1>("h0"), rrd_reg_rf_wen) @[Core.scala 957:33]
      ex1_reg_rf_wen <= _ex1_reg_rf_wen_T @[Core.scala 957:27]
      node _ex1_reg_exe_fun_T = mux(ex_is_bubble, UInt<5>("h0"), rrd_reg_exe_fun) @[Core.scala 958:33]
      ex1_reg_exe_fun <= _ex1_reg_exe_fun_T @[Core.scala 958:27]
      node _ex1_reg_wb_sel_T = mux(ex_is_bubble, UInt<3>("h0"), rrd_reg_wb_sel) @[Core.scala 959:33]
      ex1_reg_wb_sel <= _ex1_reg_wb_sel_T @[Core.scala 959:27]
      ex1_cond_br_target <= rrd_direct_jbr_target @[Core.scala 960:31]
      ex1_reg_csr_addr <= rrd_reg_csr_addr @[Core.scala 961:27]
      node _ex1_reg_csr_cmd_T = mux(ex_is_bubble, UInt<2>("h0"), rrd_reg_csr_cmd) @[Core.scala 962:33]
      ex1_reg_csr_cmd <= _ex1_reg_csr_cmd_T @[Core.scala 962:27]
      ex1_reg_mem_w <= rrd_reg_mem_w @[Core.scala 963:27]
      ex1_is_cond_br_inst <= rrd_reg_is_br @[Core.scala 964:27]
      ex1_is_uncond_br <= rrd_reg_is_j @[Core.scala 965:27]
      ex1_reg_is_bp_pos <= rrd_reg_is_bp_pos @[Core.scala 966:27]
      ex1_reg_bp_addr <= rrd_reg_bp_addr @[Core.scala 967:27]
      ex1_reg_is_half <= rrd_reg_is_half @[Core.scala 968:27]
      node _ex1_reg_is_valid_inst_T = eq(ex_is_bubble, UInt<1>("h0")) @[Core.scala 969:55]
      node _ex1_reg_is_valid_inst_T_1 = and(rrd_reg_is_valid_inst, _ex1_reg_is_valid_inst_T) @[Core.scala 969:52]
      ex1_reg_is_valid_inst <= _ex1_reg_is_valid_inst_T_1 @[Core.scala 969:27]
      node _ex1_reg_is_trap_T = mux(ex_is_bubble, UInt<1>("h0"), rrd_reg_is_trap) @[Core.scala 970:33]
      ex1_reg_is_trap <= _ex1_reg_is_trap_T @[Core.scala 970:27]
      ex1_reg_mcause <= rrd_reg_mcause @[Core.scala 971:27]
      ex1_reg_mem_use_reg <= rrd_mem_use_reg @[Core.scala 973:27]
      ex1_reg_inst2_use_reg <= rrd_inst2_use_reg @[Core.scala 974:27]
      ex1_reg_inst3_use_reg <= rrd_inst3_use_reg @[Core.scala 975:27]
      ex1_reg_fw_en <= rrd_fw_en_next @[Core.scala 976:27]
    node _ex1_alu_out_T = eq(ex1_reg_exe_fun, UInt<5>("h0")) @[Core.scala 983:22]
    node _ex1_alu_out_T_1 = add(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 983:58]
    node _ex1_alu_out_T_2 = tail(_ex1_alu_out_T_1, 1) @[Core.scala 983:58]
    node _ex1_alu_out_T_3 = eq(ex1_reg_exe_fun, UInt<5>("h1")) @[Core.scala 984:22]
    node _ex1_alu_out_T_4 = sub(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 984:58]
    node _ex1_alu_out_T_5 = tail(_ex1_alu_out_T_4, 1) @[Core.scala 984:58]
    node _ex1_alu_out_T_6 = eq(ex1_reg_exe_fun, UInt<5>("h3")) @[Core.scala 985:22]
    node _ex1_alu_out_T_7 = and(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 985:58]
    node _ex1_alu_out_T_8 = eq(ex1_reg_exe_fun, UInt<5>("h4")) @[Core.scala 986:22]
    node _ex1_alu_out_T_9 = or(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 986:58]
    node _ex1_alu_out_T_10 = eq(ex1_reg_exe_fun, UInt<5>("h2")) @[Core.scala 987:22]
    node _ex1_alu_out_T_11 = xor(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 987:58]
    node _ex1_alu_out_T_12 = eq(ex1_reg_exe_fun, UInt<5>("h5")) @[Core.scala 988:22]
    node _ex1_alu_out_T_13 = bits(ex1_reg_op2_data, 4, 0) @[Core.scala 988:77]
    node _ex1_alu_out_T_14 = dshl(ex1_reg_op1_data, _ex1_alu_out_T_13) @[Core.scala 988:58]
    node _ex1_alu_out_T_15 = bits(_ex1_alu_out_T_14, 31, 0) @[Core.scala 988:84]
    node _ex1_alu_out_T_16 = eq(ex1_reg_exe_fun, UInt<5>("h6")) @[Core.scala 989:22]
    node _ex1_alu_out_T_17 = bits(ex1_reg_op2_data, 4, 0) @[Core.scala 989:77]
    node _ex1_alu_out_T_18 = dshr(ex1_reg_op1_data, _ex1_alu_out_T_17) @[Core.scala 989:58]
    node _ex1_alu_out_T_19 = eq(ex1_reg_exe_fun, UInt<5>("h7")) @[Core.scala 990:22]
    node _ex1_alu_out_T_20 = asSInt(ex1_reg_op1_data) @[Core.scala 990:64]
    node _ex1_alu_out_T_21 = bits(ex1_reg_op2_data, 4, 0) @[Core.scala 990:86]
    node _ex1_alu_out_T_22 = dshr(_ex1_alu_out_T_20, _ex1_alu_out_T_21) @[Core.scala 990:67]
    node _ex1_alu_out_T_23 = asUInt(_ex1_alu_out_T_22) @[Core.scala 990:100]
    node _ex1_alu_out_T_24 = eq(ex1_reg_exe_fun, UInt<5>("h8")) @[Core.scala 991:22]
    node _ex1_alu_out_T_25 = asSInt(ex1_reg_op1_data) @[Core.scala 991:64]
    node _ex1_alu_out_T_26 = asSInt(ex1_reg_op2_data) @[Core.scala 991:92]
    node _ex1_alu_out_T_27 = lt(_ex1_alu_out_T_25, _ex1_alu_out_T_26) @[Core.scala 991:67]
    node _ex1_alu_out_T_28 = eq(ex1_reg_exe_fun, UInt<5>("h9")) @[Core.scala 992:22]
    node _ex1_alu_out_T_29 = lt(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 992:58]
    node _ex1_alu_out_T_30 = eq(ex1_reg_exe_fun, UInt<5>("ha")) @[Core.scala 993:22]
    node _ex1_alu_out_T_31 = asSInt(ex1_reg_op1_data) @[Core.scala 993:67]
    node _ex1_alu_out_T_32 = asSInt(ex1_reg_op2_data) @[Core.scala 993:95]
    node _ex1_alu_out_T_33 = lt(_ex1_alu_out_T_31, _ex1_alu_out_T_32) @[Core.scala 993:70]
    node _ex1_alu_out_T_34 = mux(_ex1_alu_out_T_33, ex1_reg_op2_data, ex1_reg_op1_data) @[Core.scala 993:43]
    node _ex1_alu_out_T_35 = eq(ex1_reg_exe_fun, UInt<5>("hb")) @[Core.scala 994:22]
    node _ex1_alu_out_T_36 = lt(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 994:61]
    node _ex1_alu_out_T_37 = mux(_ex1_alu_out_T_36, ex1_reg_op2_data, ex1_reg_op1_data) @[Core.scala 994:43]
    node _ex1_alu_out_T_38 = eq(ex1_reg_exe_fun, UInt<5>("hc")) @[Core.scala 995:22]
    node _ex1_alu_out_T_39 = asSInt(ex1_reg_op1_data) @[Core.scala 995:67]
    node _ex1_alu_out_T_40 = asSInt(ex1_reg_op2_data) @[Core.scala 995:95]
    node _ex1_alu_out_T_41 = lt(_ex1_alu_out_T_39, _ex1_alu_out_T_40) @[Core.scala 995:70]
    node _ex1_alu_out_T_42 = mux(_ex1_alu_out_T_41, ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 995:43]
    node _ex1_alu_out_T_43 = eq(ex1_reg_exe_fun, UInt<5>("hd")) @[Core.scala 996:22]
    node _ex1_alu_out_T_44 = lt(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 996:61]
    node _ex1_alu_out_T_45 = mux(_ex1_alu_out_T_44, ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 996:43]
    node _ex1_alu_out_T_46 = eq(ex1_reg_exe_fun, UInt<5>("hf")) @[Core.scala 997:22]
    node _ex1_alu_out_T_47 = not(ex1_reg_op2_data) @[Core.scala 997:60]
    node _ex1_alu_out_T_48 = and(ex1_reg_op1_data, _ex1_alu_out_T_47) @[Core.scala 997:58]
    node _ex1_alu_out_T_49 = eq(ex1_reg_exe_fun, UInt<5>("he")) @[Core.scala 998:22]
    node _ex1_alu_out_T_50 = not(ex1_reg_op2_data) @[Core.scala 998:60]
    node _ex1_alu_out_T_51 = xor(ex1_reg_op1_data, _ex1_alu_out_T_50) @[Core.scala 998:58]
    node _ex1_alu_out_T_52 = eq(ex1_reg_exe_fun, UInt<5>("h10")) @[Core.scala 999:22]
    node _ex1_alu_out_T_53 = not(ex1_reg_op2_data) @[Core.scala 999:60]
    node _ex1_alu_out_T_54 = or(ex1_reg_op1_data, _ex1_alu_out_T_53) @[Core.scala 999:58]
    node _ex1_alu_out_T_55 = mux(_ex1_alu_out_T_52, _ex1_alu_out_T_54, UInt<32>("h0")) @[Mux.scala 101:16]
    node _ex1_alu_out_T_56 = mux(_ex1_alu_out_T_49, _ex1_alu_out_T_51, _ex1_alu_out_T_55) @[Mux.scala 101:16]
    node _ex1_alu_out_T_57 = mux(_ex1_alu_out_T_46, _ex1_alu_out_T_48, _ex1_alu_out_T_56) @[Mux.scala 101:16]
    node _ex1_alu_out_T_58 = mux(_ex1_alu_out_T_43, _ex1_alu_out_T_45, _ex1_alu_out_T_57) @[Mux.scala 101:16]
    node _ex1_alu_out_T_59 = mux(_ex1_alu_out_T_38, _ex1_alu_out_T_42, _ex1_alu_out_T_58) @[Mux.scala 101:16]
    node _ex1_alu_out_T_60 = mux(_ex1_alu_out_T_35, _ex1_alu_out_T_37, _ex1_alu_out_T_59) @[Mux.scala 101:16]
    node _ex1_alu_out_T_61 = mux(_ex1_alu_out_T_30, _ex1_alu_out_T_34, _ex1_alu_out_T_60) @[Mux.scala 101:16]
    node _ex1_alu_out_T_62 = mux(_ex1_alu_out_T_28, _ex1_alu_out_T_29, _ex1_alu_out_T_61) @[Mux.scala 101:16]
    node _ex1_alu_out_T_63 = mux(_ex1_alu_out_T_24, _ex1_alu_out_T_27, _ex1_alu_out_T_62) @[Mux.scala 101:16]
    node _ex1_alu_out_T_64 = mux(_ex1_alu_out_T_19, _ex1_alu_out_T_23, _ex1_alu_out_T_63) @[Mux.scala 101:16]
    node _ex1_alu_out_T_65 = mux(_ex1_alu_out_T_16, _ex1_alu_out_T_18, _ex1_alu_out_T_64) @[Mux.scala 101:16]
    node _ex1_alu_out_T_66 = mux(_ex1_alu_out_T_12, _ex1_alu_out_T_15, _ex1_alu_out_T_65) @[Mux.scala 101:16]
    node _ex1_alu_out_T_67 = mux(_ex1_alu_out_T_10, _ex1_alu_out_T_11, _ex1_alu_out_T_66) @[Mux.scala 101:16]
    node _ex1_alu_out_T_68 = mux(_ex1_alu_out_T_8, _ex1_alu_out_T_9, _ex1_alu_out_T_67) @[Mux.scala 101:16]
    node _ex1_alu_out_T_69 = mux(_ex1_alu_out_T_6, _ex1_alu_out_T_7, _ex1_alu_out_T_68) @[Mux.scala 101:16]
    node _ex1_alu_out_T_70 = mux(_ex1_alu_out_T_3, _ex1_alu_out_T_5, _ex1_alu_out_T_69) @[Mux.scala 101:16]
    node ex1_alu_out = mux(_ex1_alu_out_T, _ex1_alu_out_T_2, _ex1_alu_out_T_70) @[Mux.scala 101:16]
    node _ex1_mullu_T = bits(ex1_reg_op2_data, 15, 0) @[Core.scala 1002:56]
    node ex1_mullu = mul(ex1_reg_op1_data, _ex1_mullu_T) @[Core.scala 1002:38]
    node _ex1_mulls_T = asSInt(ex1_reg_op1_data) @[Core.scala 1003:44]
    node _ex1_mulls_T_1 = bits(ex1_reg_op2_data, 15, 0) @[Core.scala 1003:65]
    node _ex1_mulls_T_2 = cvt(_ex1_mulls_T_1) @[Core.scala 1003:47]
    node _ex1_mulls_T_3 = mul(_ex1_mulls_T, _ex1_mulls_T_2) @[Core.scala 1003:47]
    node _ex1_mulls_T_4 = tail(_ex1_mulls_T_3, 1) @[Core.scala 1003:47]
    node _ex1_mulls_T_5 = asSInt(_ex1_mulls_T_4) @[Core.scala 1003:47]
    node ex1_mulls = bits(_ex1_mulls_T_5, 47, 16) @[Core.scala 1003:83]
    node _ex1_mulhuu_T = bits(ex1_reg_op2_data, 31, 16) @[Core.scala 1004:56]
    node ex1_mulhuu = mul(ex1_reg_op1_data, _ex1_mulhuu_T) @[Core.scala 1004:38]
    node _ex1_mulhss_T = asSInt(ex1_reg_op1_data) @[Core.scala 1005:44]
    node _ex1_mulhss_T_1 = bits(ex1_reg_op2_data, 31, 16) @[Core.scala 1005:65]
    node _ex1_mulhss_T_2 = asSInt(_ex1_mulhss_T_1) @[Core.scala 1005:96]
    node ex1_mulhss = mul(_ex1_mulhss_T, _ex1_mulhss_T_2) @[Core.scala 1005:47]
    node _ex1_mulhsu_T = asSInt(ex1_reg_op1_data) @[Core.scala 1006:44]
    node _ex1_mulhsu_T_1 = bits(ex1_reg_op2_data, 31, 16) @[Core.scala 1006:65]
    node _ex1_mulhsu_T_2 = cvt(_ex1_mulhsu_T_1) @[Core.scala 1006:47]
    node _ex1_mulhsu_T_3 = mul(_ex1_mulhsu_T, _ex1_mulhsu_T_2) @[Core.scala 1006:47]
    node _ex1_mulhsu_T_4 = tail(_ex1_mulhsu_T_3, 1) @[Core.scala 1006:47]
    node ex1_mulhsu = asSInt(_ex1_mulhsu_T_4) @[Core.scala 1006:47]
    node _ex1_next_pc_T = add(ex1_reg_pc, UInt<32>("h2")) @[Core.scala 1008:53]
    node _ex1_next_pc_T_1 = tail(_ex1_next_pc_T, 1) @[Core.scala 1008:53]
    node _ex1_next_pc_T_2 = add(ex1_reg_pc, UInt<32>("h4")) @[Core.scala 1008:83]
    node _ex1_next_pc_T_3 = tail(_ex1_next_pc_T_2, 1) @[Core.scala 1008:83]
    node ex1_next_pc = mux(ex1_reg_is_half, _ex1_next_pc_T_1, _ex1_next_pc_T_3) @[Core.scala 1008:24]
    node _ex1_pc_bit_out_T = eq(ex1_reg_wb_sel, UInt<3>("h1")) @[Core.scala 1010:21]
    node _ex1_pc_bit_out_T_1 = eq(ex1_reg_exe_fun, UInt<5>("hb")) @[Core.scala 1011:22]
    node _ex1_pc_bit_out_T_2 = bits(ex1_reg_op1_data, 15, 0) @[Core.scala 1011:71]
    node _ex1_pc_bit_out_T_3 = cat(UInt<16>("h0"), _ex1_pc_bit_out_T_2) @[Cat.scala 31:58]
    node _ex1_pc_bit_out_T_4 = eq(ex1_reg_exe_fun, UInt<5>("h7")) @[Core.scala 1012:22]
    node _ex1_pc_bit_out_T_5 = bits(ex1_reg_op1_data, 0, 0) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_6 = bits(ex1_reg_op1_data, 1, 1) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_7 = bits(ex1_reg_op1_data, 2, 2) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_8 = bits(ex1_reg_op1_data, 3, 3) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_9 = bits(ex1_reg_op1_data, 4, 4) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_10 = bits(ex1_reg_op1_data, 5, 5) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_11 = bits(ex1_reg_op1_data, 6, 6) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_12 = bits(ex1_reg_op1_data, 7, 7) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_13 = bits(ex1_reg_op1_data, 8, 8) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_14 = bits(ex1_reg_op1_data, 9, 9) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_15 = bits(ex1_reg_op1_data, 10, 10) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_16 = bits(ex1_reg_op1_data, 11, 11) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_17 = bits(ex1_reg_op1_data, 12, 12) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_18 = bits(ex1_reg_op1_data, 13, 13) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_19 = bits(ex1_reg_op1_data, 14, 14) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_20 = bits(ex1_reg_op1_data, 15, 15) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_21 = bits(ex1_reg_op1_data, 16, 16) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_22 = bits(ex1_reg_op1_data, 17, 17) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_23 = bits(ex1_reg_op1_data, 18, 18) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_24 = bits(ex1_reg_op1_data, 19, 19) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_25 = bits(ex1_reg_op1_data, 20, 20) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_26 = bits(ex1_reg_op1_data, 21, 21) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_27 = bits(ex1_reg_op1_data, 22, 22) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_28 = bits(ex1_reg_op1_data, 23, 23) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_29 = bits(ex1_reg_op1_data, 24, 24) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_30 = bits(ex1_reg_op1_data, 25, 25) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_31 = bits(ex1_reg_op1_data, 26, 26) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_32 = bits(ex1_reg_op1_data, 27, 27) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_33 = bits(ex1_reg_op1_data, 28, 28) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_34 = bits(ex1_reg_op1_data, 29, 29) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_35 = bits(ex1_reg_op1_data, 30, 30) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_36 = bits(ex1_reg_op1_data, 31, 31) @[Bitwise.scala 50:65]
    node _ex1_pc_bit_out_T_37 = add(_ex1_pc_bit_out_T_5, _ex1_pc_bit_out_T_6) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_38 = bits(_ex1_pc_bit_out_T_37, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_39 = add(_ex1_pc_bit_out_T_7, _ex1_pc_bit_out_T_8) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_40 = bits(_ex1_pc_bit_out_T_39, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_41 = add(_ex1_pc_bit_out_T_38, _ex1_pc_bit_out_T_40) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_42 = bits(_ex1_pc_bit_out_T_41, 2, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_43 = add(_ex1_pc_bit_out_T_9, _ex1_pc_bit_out_T_10) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_44 = bits(_ex1_pc_bit_out_T_43, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_45 = add(_ex1_pc_bit_out_T_11, _ex1_pc_bit_out_T_12) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_46 = bits(_ex1_pc_bit_out_T_45, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_47 = add(_ex1_pc_bit_out_T_44, _ex1_pc_bit_out_T_46) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_48 = bits(_ex1_pc_bit_out_T_47, 2, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_49 = add(_ex1_pc_bit_out_T_42, _ex1_pc_bit_out_T_48) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_50 = bits(_ex1_pc_bit_out_T_49, 3, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_51 = add(_ex1_pc_bit_out_T_13, _ex1_pc_bit_out_T_14) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_52 = bits(_ex1_pc_bit_out_T_51, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_53 = add(_ex1_pc_bit_out_T_15, _ex1_pc_bit_out_T_16) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_54 = bits(_ex1_pc_bit_out_T_53, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_55 = add(_ex1_pc_bit_out_T_52, _ex1_pc_bit_out_T_54) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_56 = bits(_ex1_pc_bit_out_T_55, 2, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_57 = add(_ex1_pc_bit_out_T_17, _ex1_pc_bit_out_T_18) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_58 = bits(_ex1_pc_bit_out_T_57, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_59 = add(_ex1_pc_bit_out_T_19, _ex1_pc_bit_out_T_20) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_60 = bits(_ex1_pc_bit_out_T_59, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_61 = add(_ex1_pc_bit_out_T_58, _ex1_pc_bit_out_T_60) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_62 = bits(_ex1_pc_bit_out_T_61, 2, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_63 = add(_ex1_pc_bit_out_T_56, _ex1_pc_bit_out_T_62) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_64 = bits(_ex1_pc_bit_out_T_63, 3, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_65 = add(_ex1_pc_bit_out_T_50, _ex1_pc_bit_out_T_64) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_66 = bits(_ex1_pc_bit_out_T_65, 4, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_67 = add(_ex1_pc_bit_out_T_21, _ex1_pc_bit_out_T_22) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_68 = bits(_ex1_pc_bit_out_T_67, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_69 = add(_ex1_pc_bit_out_T_23, _ex1_pc_bit_out_T_24) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_70 = bits(_ex1_pc_bit_out_T_69, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_71 = add(_ex1_pc_bit_out_T_68, _ex1_pc_bit_out_T_70) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_72 = bits(_ex1_pc_bit_out_T_71, 2, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_73 = add(_ex1_pc_bit_out_T_25, _ex1_pc_bit_out_T_26) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_74 = bits(_ex1_pc_bit_out_T_73, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_75 = add(_ex1_pc_bit_out_T_27, _ex1_pc_bit_out_T_28) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_76 = bits(_ex1_pc_bit_out_T_75, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_77 = add(_ex1_pc_bit_out_T_74, _ex1_pc_bit_out_T_76) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_78 = bits(_ex1_pc_bit_out_T_77, 2, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_79 = add(_ex1_pc_bit_out_T_72, _ex1_pc_bit_out_T_78) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_80 = bits(_ex1_pc_bit_out_T_79, 3, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_81 = add(_ex1_pc_bit_out_T_29, _ex1_pc_bit_out_T_30) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_82 = bits(_ex1_pc_bit_out_T_81, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_83 = add(_ex1_pc_bit_out_T_31, _ex1_pc_bit_out_T_32) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_84 = bits(_ex1_pc_bit_out_T_83, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_85 = add(_ex1_pc_bit_out_T_82, _ex1_pc_bit_out_T_84) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_86 = bits(_ex1_pc_bit_out_T_85, 2, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_87 = add(_ex1_pc_bit_out_T_33, _ex1_pc_bit_out_T_34) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_88 = bits(_ex1_pc_bit_out_T_87, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_89 = add(_ex1_pc_bit_out_T_35, _ex1_pc_bit_out_T_36) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_90 = bits(_ex1_pc_bit_out_T_89, 1, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_91 = add(_ex1_pc_bit_out_T_88, _ex1_pc_bit_out_T_90) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_92 = bits(_ex1_pc_bit_out_T_91, 2, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_93 = add(_ex1_pc_bit_out_T_86, _ex1_pc_bit_out_T_92) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_94 = bits(_ex1_pc_bit_out_T_93, 3, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_95 = add(_ex1_pc_bit_out_T_80, _ex1_pc_bit_out_T_94) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_96 = bits(_ex1_pc_bit_out_T_95, 4, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_97 = add(_ex1_pc_bit_out_T_66, _ex1_pc_bit_out_T_96) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_98 = bits(_ex1_pc_bit_out_T_97, 5, 0) @[Bitwise.scala 48:55]
    node _ex1_pc_bit_out_T_99 = eq(ex1_reg_exe_fun, UInt<5>("h5")) @[Core.scala 1013:22]
    node _ex1_pc_bit_out_T_100 = shl(UInt<16>("hffff"), 16) @[Bitwise.scala 104:52]
    node _ex1_pc_bit_out_T_101 = xor(UInt<32>("hffffffff"), _ex1_pc_bit_out_T_100) @[Bitwise.scala 104:21]
    node _ex1_pc_bit_out_T_102 = shr(ex1_reg_op1_data, 16) @[Bitwise.scala 105:21]
    node _ex1_pc_bit_out_T_103 = and(_ex1_pc_bit_out_T_102, _ex1_pc_bit_out_T_101) @[Bitwise.scala 105:31]
    node _ex1_pc_bit_out_T_104 = bits(ex1_reg_op1_data, 15, 0) @[Bitwise.scala 105:46]
    node _ex1_pc_bit_out_T_105 = shl(_ex1_pc_bit_out_T_104, 16) @[Bitwise.scala 105:70]
    node _ex1_pc_bit_out_T_106 = not(_ex1_pc_bit_out_T_101) @[Bitwise.scala 105:82]
    node _ex1_pc_bit_out_T_107 = and(_ex1_pc_bit_out_T_105, _ex1_pc_bit_out_T_106) @[Bitwise.scala 105:80]
    node _ex1_pc_bit_out_T_108 = or(_ex1_pc_bit_out_T_103, _ex1_pc_bit_out_T_107) @[Bitwise.scala 105:39]
    node _ex1_pc_bit_out_T_109 = bits(_ex1_pc_bit_out_T_101, 23, 0) @[Bitwise.scala 104:28]
    node _ex1_pc_bit_out_T_110 = shl(_ex1_pc_bit_out_T_109, 8) @[Bitwise.scala 104:52]
    node _ex1_pc_bit_out_T_111 = xor(_ex1_pc_bit_out_T_101, _ex1_pc_bit_out_T_110) @[Bitwise.scala 104:21]
    node _ex1_pc_bit_out_T_112 = shr(_ex1_pc_bit_out_T_108, 8) @[Bitwise.scala 105:21]
    node _ex1_pc_bit_out_T_113 = and(_ex1_pc_bit_out_T_112, _ex1_pc_bit_out_T_111) @[Bitwise.scala 105:31]
    node _ex1_pc_bit_out_T_114 = bits(_ex1_pc_bit_out_T_108, 23, 0) @[Bitwise.scala 105:46]
    node _ex1_pc_bit_out_T_115 = shl(_ex1_pc_bit_out_T_114, 8) @[Bitwise.scala 105:70]
    node _ex1_pc_bit_out_T_116 = not(_ex1_pc_bit_out_T_111) @[Bitwise.scala 105:82]
    node _ex1_pc_bit_out_T_117 = and(_ex1_pc_bit_out_T_115, _ex1_pc_bit_out_T_116) @[Bitwise.scala 105:80]
    node _ex1_pc_bit_out_T_118 = or(_ex1_pc_bit_out_T_113, _ex1_pc_bit_out_T_117) @[Bitwise.scala 105:39]
    node _ex1_pc_bit_out_T_119 = bits(_ex1_pc_bit_out_T_111, 27, 0) @[Bitwise.scala 104:28]
    node _ex1_pc_bit_out_T_120 = shl(_ex1_pc_bit_out_T_119, 4) @[Bitwise.scala 104:52]
    node _ex1_pc_bit_out_T_121 = xor(_ex1_pc_bit_out_T_111, _ex1_pc_bit_out_T_120) @[Bitwise.scala 104:21]
    node _ex1_pc_bit_out_T_122 = shr(_ex1_pc_bit_out_T_118, 4) @[Bitwise.scala 105:21]
    node _ex1_pc_bit_out_T_123 = and(_ex1_pc_bit_out_T_122, _ex1_pc_bit_out_T_121) @[Bitwise.scala 105:31]
    node _ex1_pc_bit_out_T_124 = bits(_ex1_pc_bit_out_T_118, 27, 0) @[Bitwise.scala 105:46]
    node _ex1_pc_bit_out_T_125 = shl(_ex1_pc_bit_out_T_124, 4) @[Bitwise.scala 105:70]
    node _ex1_pc_bit_out_T_126 = not(_ex1_pc_bit_out_T_121) @[Bitwise.scala 105:82]
    node _ex1_pc_bit_out_T_127 = and(_ex1_pc_bit_out_T_125, _ex1_pc_bit_out_T_126) @[Bitwise.scala 105:80]
    node _ex1_pc_bit_out_T_128 = or(_ex1_pc_bit_out_T_123, _ex1_pc_bit_out_T_127) @[Bitwise.scala 105:39]
    node _ex1_pc_bit_out_T_129 = bits(_ex1_pc_bit_out_T_121, 29, 0) @[Bitwise.scala 104:28]
    node _ex1_pc_bit_out_T_130 = shl(_ex1_pc_bit_out_T_129, 2) @[Bitwise.scala 104:52]
    node _ex1_pc_bit_out_T_131 = xor(_ex1_pc_bit_out_T_121, _ex1_pc_bit_out_T_130) @[Bitwise.scala 104:21]
    node _ex1_pc_bit_out_T_132 = shr(_ex1_pc_bit_out_T_128, 2) @[Bitwise.scala 105:21]
    node _ex1_pc_bit_out_T_133 = and(_ex1_pc_bit_out_T_132, _ex1_pc_bit_out_T_131) @[Bitwise.scala 105:31]
    node _ex1_pc_bit_out_T_134 = bits(_ex1_pc_bit_out_T_128, 29, 0) @[Bitwise.scala 105:46]
    node _ex1_pc_bit_out_T_135 = shl(_ex1_pc_bit_out_T_134, 2) @[Bitwise.scala 105:70]
    node _ex1_pc_bit_out_T_136 = not(_ex1_pc_bit_out_T_131) @[Bitwise.scala 105:82]
    node _ex1_pc_bit_out_T_137 = and(_ex1_pc_bit_out_T_135, _ex1_pc_bit_out_T_136) @[Bitwise.scala 105:80]
    node _ex1_pc_bit_out_T_138 = or(_ex1_pc_bit_out_T_133, _ex1_pc_bit_out_T_137) @[Bitwise.scala 105:39]
    node _ex1_pc_bit_out_T_139 = bits(_ex1_pc_bit_out_T_131, 30, 0) @[Bitwise.scala 104:28]
    node _ex1_pc_bit_out_T_140 = shl(_ex1_pc_bit_out_T_139, 1) @[Bitwise.scala 104:52]
    node _ex1_pc_bit_out_T_141 = xor(_ex1_pc_bit_out_T_131, _ex1_pc_bit_out_T_140) @[Bitwise.scala 104:21]
    node _ex1_pc_bit_out_T_142 = shr(_ex1_pc_bit_out_T_138, 1) @[Bitwise.scala 105:21]
    node _ex1_pc_bit_out_T_143 = and(_ex1_pc_bit_out_T_142, _ex1_pc_bit_out_T_141) @[Bitwise.scala 105:31]
    node _ex1_pc_bit_out_T_144 = bits(_ex1_pc_bit_out_T_138, 30, 0) @[Bitwise.scala 105:46]
    node _ex1_pc_bit_out_T_145 = shl(_ex1_pc_bit_out_T_144, 1) @[Bitwise.scala 105:70]
    node _ex1_pc_bit_out_T_146 = not(_ex1_pc_bit_out_T_141) @[Bitwise.scala 105:82]
    node _ex1_pc_bit_out_T_147 = and(_ex1_pc_bit_out_T_145, _ex1_pc_bit_out_T_146) @[Bitwise.scala 105:80]
    node _ex1_pc_bit_out_T_148 = or(_ex1_pc_bit_out_T_143, _ex1_pc_bit_out_T_147) @[Bitwise.scala 105:39]
    node _ex1_pc_bit_out_T_149 = cat(UInt<1>("h1"), _ex1_pc_bit_out_T_148) @[Cat.scala 31:58]
    node _ex1_pc_bit_out_T_150 = bits(_ex1_pc_bit_out_T_149, 0, 0) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_151 = bits(_ex1_pc_bit_out_T_149, 1, 1) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_152 = bits(_ex1_pc_bit_out_T_149, 2, 2) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_153 = bits(_ex1_pc_bit_out_T_149, 3, 3) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_154 = bits(_ex1_pc_bit_out_T_149, 4, 4) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_155 = bits(_ex1_pc_bit_out_T_149, 5, 5) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_156 = bits(_ex1_pc_bit_out_T_149, 6, 6) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_157 = bits(_ex1_pc_bit_out_T_149, 7, 7) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_158 = bits(_ex1_pc_bit_out_T_149, 8, 8) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_159 = bits(_ex1_pc_bit_out_T_149, 9, 9) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_160 = bits(_ex1_pc_bit_out_T_149, 10, 10) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_161 = bits(_ex1_pc_bit_out_T_149, 11, 11) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_162 = bits(_ex1_pc_bit_out_T_149, 12, 12) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_163 = bits(_ex1_pc_bit_out_T_149, 13, 13) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_164 = bits(_ex1_pc_bit_out_T_149, 14, 14) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_165 = bits(_ex1_pc_bit_out_T_149, 15, 15) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_166 = bits(_ex1_pc_bit_out_T_149, 16, 16) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_167 = bits(_ex1_pc_bit_out_T_149, 17, 17) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_168 = bits(_ex1_pc_bit_out_T_149, 18, 18) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_169 = bits(_ex1_pc_bit_out_T_149, 19, 19) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_170 = bits(_ex1_pc_bit_out_T_149, 20, 20) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_171 = bits(_ex1_pc_bit_out_T_149, 21, 21) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_172 = bits(_ex1_pc_bit_out_T_149, 22, 22) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_173 = bits(_ex1_pc_bit_out_T_149, 23, 23) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_174 = bits(_ex1_pc_bit_out_T_149, 24, 24) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_175 = bits(_ex1_pc_bit_out_T_149, 25, 25) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_176 = bits(_ex1_pc_bit_out_T_149, 26, 26) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_177 = bits(_ex1_pc_bit_out_T_149, 27, 27) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_178 = bits(_ex1_pc_bit_out_T_149, 28, 28) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_179 = bits(_ex1_pc_bit_out_T_149, 29, 29) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_180 = bits(_ex1_pc_bit_out_T_149, 30, 30) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_181 = bits(_ex1_pc_bit_out_T_149, 31, 31) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_182 = bits(_ex1_pc_bit_out_T_149, 32, 32) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_183 = mux(_ex1_pc_bit_out_T_181, UInt<5>("h1f"), UInt<6>("h20")) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_184 = mux(_ex1_pc_bit_out_T_180, UInt<5>("h1e"), _ex1_pc_bit_out_T_183) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_185 = mux(_ex1_pc_bit_out_T_179, UInt<5>("h1d"), _ex1_pc_bit_out_T_184) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_186 = mux(_ex1_pc_bit_out_T_178, UInt<5>("h1c"), _ex1_pc_bit_out_T_185) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_187 = mux(_ex1_pc_bit_out_T_177, UInt<5>("h1b"), _ex1_pc_bit_out_T_186) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_188 = mux(_ex1_pc_bit_out_T_176, UInt<5>("h1a"), _ex1_pc_bit_out_T_187) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_189 = mux(_ex1_pc_bit_out_T_175, UInt<5>("h19"), _ex1_pc_bit_out_T_188) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_190 = mux(_ex1_pc_bit_out_T_174, UInt<5>("h18"), _ex1_pc_bit_out_T_189) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_191 = mux(_ex1_pc_bit_out_T_173, UInt<5>("h17"), _ex1_pc_bit_out_T_190) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_192 = mux(_ex1_pc_bit_out_T_172, UInt<5>("h16"), _ex1_pc_bit_out_T_191) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_193 = mux(_ex1_pc_bit_out_T_171, UInt<5>("h15"), _ex1_pc_bit_out_T_192) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_194 = mux(_ex1_pc_bit_out_T_170, UInt<5>("h14"), _ex1_pc_bit_out_T_193) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_195 = mux(_ex1_pc_bit_out_T_169, UInt<5>("h13"), _ex1_pc_bit_out_T_194) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_196 = mux(_ex1_pc_bit_out_T_168, UInt<5>("h12"), _ex1_pc_bit_out_T_195) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_197 = mux(_ex1_pc_bit_out_T_167, UInt<5>("h11"), _ex1_pc_bit_out_T_196) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_198 = mux(_ex1_pc_bit_out_T_166, UInt<5>("h10"), _ex1_pc_bit_out_T_197) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_199 = mux(_ex1_pc_bit_out_T_165, UInt<4>("hf"), _ex1_pc_bit_out_T_198) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_200 = mux(_ex1_pc_bit_out_T_164, UInt<4>("he"), _ex1_pc_bit_out_T_199) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_201 = mux(_ex1_pc_bit_out_T_163, UInt<4>("hd"), _ex1_pc_bit_out_T_200) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_202 = mux(_ex1_pc_bit_out_T_162, UInt<4>("hc"), _ex1_pc_bit_out_T_201) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_203 = mux(_ex1_pc_bit_out_T_161, UInt<4>("hb"), _ex1_pc_bit_out_T_202) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_204 = mux(_ex1_pc_bit_out_T_160, UInt<4>("ha"), _ex1_pc_bit_out_T_203) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_205 = mux(_ex1_pc_bit_out_T_159, UInt<4>("h9"), _ex1_pc_bit_out_T_204) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_206 = mux(_ex1_pc_bit_out_T_158, UInt<4>("h8"), _ex1_pc_bit_out_T_205) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_207 = mux(_ex1_pc_bit_out_T_157, UInt<3>("h7"), _ex1_pc_bit_out_T_206) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_208 = mux(_ex1_pc_bit_out_T_156, UInt<3>("h6"), _ex1_pc_bit_out_T_207) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_209 = mux(_ex1_pc_bit_out_T_155, UInt<3>("h5"), _ex1_pc_bit_out_T_208) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_210 = mux(_ex1_pc_bit_out_T_154, UInt<3>("h4"), _ex1_pc_bit_out_T_209) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_211 = mux(_ex1_pc_bit_out_T_153, UInt<2>("h3"), _ex1_pc_bit_out_T_210) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_212 = mux(_ex1_pc_bit_out_T_152, UInt<2>("h2"), _ex1_pc_bit_out_T_211) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_213 = mux(_ex1_pc_bit_out_T_151, UInt<1>("h1"), _ex1_pc_bit_out_T_212) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_214 = mux(_ex1_pc_bit_out_T_150, UInt<1>("h0"), _ex1_pc_bit_out_T_213) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_215 = eq(ex1_reg_exe_fun, UInt<5>("h6")) @[Core.scala 1014:22]
    node _ex1_pc_bit_out_T_216 = cat(UInt<1>("h1"), ex1_reg_op1_data) @[Cat.scala 31:58]
    node _ex1_pc_bit_out_T_217 = bits(_ex1_pc_bit_out_T_216, 0, 0) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_218 = bits(_ex1_pc_bit_out_T_216, 1, 1) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_219 = bits(_ex1_pc_bit_out_T_216, 2, 2) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_220 = bits(_ex1_pc_bit_out_T_216, 3, 3) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_221 = bits(_ex1_pc_bit_out_T_216, 4, 4) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_222 = bits(_ex1_pc_bit_out_T_216, 5, 5) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_223 = bits(_ex1_pc_bit_out_T_216, 6, 6) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_224 = bits(_ex1_pc_bit_out_T_216, 7, 7) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_225 = bits(_ex1_pc_bit_out_T_216, 8, 8) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_226 = bits(_ex1_pc_bit_out_T_216, 9, 9) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_227 = bits(_ex1_pc_bit_out_T_216, 10, 10) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_228 = bits(_ex1_pc_bit_out_T_216, 11, 11) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_229 = bits(_ex1_pc_bit_out_T_216, 12, 12) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_230 = bits(_ex1_pc_bit_out_T_216, 13, 13) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_231 = bits(_ex1_pc_bit_out_T_216, 14, 14) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_232 = bits(_ex1_pc_bit_out_T_216, 15, 15) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_233 = bits(_ex1_pc_bit_out_T_216, 16, 16) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_234 = bits(_ex1_pc_bit_out_T_216, 17, 17) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_235 = bits(_ex1_pc_bit_out_T_216, 18, 18) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_236 = bits(_ex1_pc_bit_out_T_216, 19, 19) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_237 = bits(_ex1_pc_bit_out_T_216, 20, 20) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_238 = bits(_ex1_pc_bit_out_T_216, 21, 21) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_239 = bits(_ex1_pc_bit_out_T_216, 22, 22) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_240 = bits(_ex1_pc_bit_out_T_216, 23, 23) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_241 = bits(_ex1_pc_bit_out_T_216, 24, 24) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_242 = bits(_ex1_pc_bit_out_T_216, 25, 25) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_243 = bits(_ex1_pc_bit_out_T_216, 26, 26) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_244 = bits(_ex1_pc_bit_out_T_216, 27, 27) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_245 = bits(_ex1_pc_bit_out_T_216, 28, 28) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_246 = bits(_ex1_pc_bit_out_T_216, 29, 29) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_247 = bits(_ex1_pc_bit_out_T_216, 30, 30) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_248 = bits(_ex1_pc_bit_out_T_216, 31, 31) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_249 = bits(_ex1_pc_bit_out_T_216, 32, 32) @[OneHot.scala 47:45]
    node _ex1_pc_bit_out_T_250 = mux(_ex1_pc_bit_out_T_248, UInt<5>("h1f"), UInt<6>("h20")) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_251 = mux(_ex1_pc_bit_out_T_247, UInt<5>("h1e"), _ex1_pc_bit_out_T_250) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_252 = mux(_ex1_pc_bit_out_T_246, UInt<5>("h1d"), _ex1_pc_bit_out_T_251) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_253 = mux(_ex1_pc_bit_out_T_245, UInt<5>("h1c"), _ex1_pc_bit_out_T_252) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_254 = mux(_ex1_pc_bit_out_T_244, UInt<5>("h1b"), _ex1_pc_bit_out_T_253) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_255 = mux(_ex1_pc_bit_out_T_243, UInt<5>("h1a"), _ex1_pc_bit_out_T_254) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_256 = mux(_ex1_pc_bit_out_T_242, UInt<5>("h19"), _ex1_pc_bit_out_T_255) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_257 = mux(_ex1_pc_bit_out_T_241, UInt<5>("h18"), _ex1_pc_bit_out_T_256) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_258 = mux(_ex1_pc_bit_out_T_240, UInt<5>("h17"), _ex1_pc_bit_out_T_257) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_259 = mux(_ex1_pc_bit_out_T_239, UInt<5>("h16"), _ex1_pc_bit_out_T_258) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_260 = mux(_ex1_pc_bit_out_T_238, UInt<5>("h15"), _ex1_pc_bit_out_T_259) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_261 = mux(_ex1_pc_bit_out_T_237, UInt<5>("h14"), _ex1_pc_bit_out_T_260) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_262 = mux(_ex1_pc_bit_out_T_236, UInt<5>("h13"), _ex1_pc_bit_out_T_261) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_263 = mux(_ex1_pc_bit_out_T_235, UInt<5>("h12"), _ex1_pc_bit_out_T_262) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_264 = mux(_ex1_pc_bit_out_T_234, UInt<5>("h11"), _ex1_pc_bit_out_T_263) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_265 = mux(_ex1_pc_bit_out_T_233, UInt<5>("h10"), _ex1_pc_bit_out_T_264) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_266 = mux(_ex1_pc_bit_out_T_232, UInt<4>("hf"), _ex1_pc_bit_out_T_265) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_267 = mux(_ex1_pc_bit_out_T_231, UInt<4>("he"), _ex1_pc_bit_out_T_266) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_268 = mux(_ex1_pc_bit_out_T_230, UInt<4>("hd"), _ex1_pc_bit_out_T_267) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_269 = mux(_ex1_pc_bit_out_T_229, UInt<4>("hc"), _ex1_pc_bit_out_T_268) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_270 = mux(_ex1_pc_bit_out_T_228, UInt<4>("hb"), _ex1_pc_bit_out_T_269) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_271 = mux(_ex1_pc_bit_out_T_227, UInt<4>("ha"), _ex1_pc_bit_out_T_270) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_272 = mux(_ex1_pc_bit_out_T_226, UInt<4>("h9"), _ex1_pc_bit_out_T_271) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_273 = mux(_ex1_pc_bit_out_T_225, UInt<4>("h8"), _ex1_pc_bit_out_T_272) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_274 = mux(_ex1_pc_bit_out_T_224, UInt<3>("h7"), _ex1_pc_bit_out_T_273) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_275 = mux(_ex1_pc_bit_out_T_223, UInt<3>("h6"), _ex1_pc_bit_out_T_274) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_276 = mux(_ex1_pc_bit_out_T_222, UInt<3>("h5"), _ex1_pc_bit_out_T_275) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_277 = mux(_ex1_pc_bit_out_T_221, UInt<3>("h4"), _ex1_pc_bit_out_T_276) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_278 = mux(_ex1_pc_bit_out_T_220, UInt<2>("h3"), _ex1_pc_bit_out_T_277) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_279 = mux(_ex1_pc_bit_out_T_219, UInt<2>("h2"), _ex1_pc_bit_out_T_278) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_280 = mux(_ex1_pc_bit_out_T_218, UInt<1>("h1"), _ex1_pc_bit_out_T_279) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_281 = mux(_ex1_pc_bit_out_T_217, UInt<1>("h0"), _ex1_pc_bit_out_T_280) @[Mux.scala 47:70]
    node _ex1_pc_bit_out_T_282 = eq(ex1_reg_exe_fun, UInt<5>("h8")) @[Core.scala 1015:22]
    node _ex1_pc_bit_out_T_283 = bits(ex1_reg_op1_data, 7, 0) @[Core.scala 1015:60]
    node _ex1_pc_bit_out_T_284 = bits(ex1_reg_op1_data, 15, 8) @[Core.scala 1015:84]
    node _ex1_pc_bit_out_T_285 = bits(ex1_reg_op1_data, 23, 16) @[Core.scala 1015:109]
    node _ex1_pc_bit_out_T_286 = bits(ex1_reg_op1_data, 31, 24) @[Core.scala 1015:135]
    node ex1_pc_bit_out_lo = cat(_ex1_pc_bit_out_T_285, _ex1_pc_bit_out_T_286) @[Cat.scala 31:58]
    node ex1_pc_bit_out_hi = cat(_ex1_pc_bit_out_T_283, _ex1_pc_bit_out_T_284) @[Cat.scala 31:58]
    node _ex1_pc_bit_out_T_287 = cat(ex1_pc_bit_out_hi, ex1_pc_bit_out_lo) @[Cat.scala 31:58]
    node _ex1_pc_bit_out_T_288 = eq(ex1_reg_exe_fun, UInt<5>("h9")) @[Core.scala 1016:22]
    node _ex1_pc_bit_out_T_289 = bits(ex1_reg_op1_data, 7, 7) @[Core.scala 1016:69]
    node _ex1_pc_bit_out_T_290 = bits(_ex1_pc_bit_out_T_289, 0, 0) @[Bitwise.scala 74:15]
    node _ex1_pc_bit_out_T_291 = mux(_ex1_pc_bit_out_T_290, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _ex1_pc_bit_out_T_292 = bits(ex1_reg_op1_data, 7, 0) @[Core.scala 1016:91]
    node _ex1_pc_bit_out_T_293 = cat(_ex1_pc_bit_out_T_291, _ex1_pc_bit_out_T_292) @[Cat.scala 31:58]
    node _ex1_pc_bit_out_T_294 = eq(ex1_reg_exe_fun, UInt<5>("ha")) @[Core.scala 1017:22]
    node _ex1_pc_bit_out_T_295 = bits(ex1_reg_op1_data, 15, 15) @[Core.scala 1017:69]
    node _ex1_pc_bit_out_T_296 = bits(_ex1_pc_bit_out_T_295, 0, 0) @[Bitwise.scala 74:15]
    node _ex1_pc_bit_out_T_297 = mux(_ex1_pc_bit_out_T_296, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _ex1_pc_bit_out_T_298 = bits(ex1_reg_op1_data, 15, 0) @[Core.scala 1017:92]
    node _ex1_pc_bit_out_T_299 = cat(_ex1_pc_bit_out_T_297, _ex1_pc_bit_out_T_298) @[Cat.scala 31:58]
    node _ex1_pc_bit_out_T_300 = mux(_ex1_pc_bit_out_T_294, _ex1_pc_bit_out_T_299, UInt<32>("h0")) @[Mux.scala 101:16]
    node _ex1_pc_bit_out_T_301 = mux(_ex1_pc_bit_out_T_288, _ex1_pc_bit_out_T_293, _ex1_pc_bit_out_T_300) @[Mux.scala 101:16]
    node _ex1_pc_bit_out_T_302 = mux(_ex1_pc_bit_out_T_282, _ex1_pc_bit_out_T_287, _ex1_pc_bit_out_T_301) @[Mux.scala 101:16]
    node _ex1_pc_bit_out_T_303 = mux(_ex1_pc_bit_out_T_215, _ex1_pc_bit_out_T_281, _ex1_pc_bit_out_T_302) @[Mux.scala 101:16]
    node _ex1_pc_bit_out_T_304 = mux(_ex1_pc_bit_out_T_99, _ex1_pc_bit_out_T_214, _ex1_pc_bit_out_T_303) @[Mux.scala 101:16]
    node _ex1_pc_bit_out_T_305 = mux(_ex1_pc_bit_out_T_4, _ex1_pc_bit_out_T_98, _ex1_pc_bit_out_T_304) @[Mux.scala 101:16]
    node _ex1_pc_bit_out_T_306 = mux(_ex1_pc_bit_out_T_1, _ex1_pc_bit_out_T_3, _ex1_pc_bit_out_T_305) @[Mux.scala 101:16]
    node ex1_pc_bit_out = mux(_ex1_pc_bit_out_T, ex1_next_pc, _ex1_pc_bit_out_T_306) @[Mux.scala 101:16]
    wire ex1_divrem : UInt<1>
    ex1_divrem <= UInt<1>("h0")
    wire ex1_sign_op1 : UInt<1>
    ex1_sign_op1 <= UInt<1>("h0")
    wire ex1_sign_op12 : UInt<1>
    ex1_sign_op12 <= UInt<1>("h0")
    wire ex1_zero_op2 : UInt<1> @[Core.scala 1025:26]
    wire ex1_dividend : UInt<37>
    ex1_dividend <= UInt<37>("h0")
    wire ex1_divisor : UInt<32>
    ex1_divisor <= UInt<32>("h0")
    wire ex1_orig_dividend : UInt<32> @[Core.scala 1028:31]
    node _T_39 = eq(ex1_reg_exe_fun, UInt<5>("hc")) @[Core.scala 1030:25]
    node _T_40 = eq(ex1_reg_exe_fun, UInt<5>("hd")) @[Core.scala 1030:56]
    node _T_41 = or(_T_39, _T_40) @[Core.scala 1030:37]
    when _T_41 : @[Core.scala 1030:69]
      ex1_divrem <= UInt<1>("h1") @[Core.scala 1031:16]
      node _T_42 = bits(ex1_reg_op1_data, 31, 31) @[Core.scala 1032:27]
      node _T_43 = eq(_T_42, UInt<1>("h1")) @[Core.scala 1032:40]
      when _T_43 : @[Core.scala 1032:49]
        node _ex1_dividend_T = mux(UInt<1>("h0"), UInt<5>("h1f"), UInt<5>("h0")) @[Bitwise.scala 74:12]
        node _ex1_dividend_T_1 = not(ex1_reg_op1_data) @[Core.scala 1033:47]
        node _ex1_dividend_T_2 = add(_ex1_dividend_T_1, UInt<1>("h1")) @[Core.scala 1033:65]
        node _ex1_dividend_T_3 = tail(_ex1_dividend_T_2, 1) @[Core.scala 1033:65]
        node _ex1_dividend_T_4 = bits(_ex1_dividend_T_3, 31, 0) @[Core.scala 1033:71]
        node _ex1_dividend_T_5 = cat(_ex1_dividend_T, _ex1_dividend_T_4) @[Cat.scala 31:58]
        ex1_dividend <= _ex1_dividend_T_5 @[Core.scala 1033:20]
      else :
        node _ex1_dividend_T_6 = mux(UInt<1>("h0"), UInt<5>("h1f"), UInt<5>("h0")) @[Bitwise.scala 74:12]
        node _ex1_dividend_T_7 = bits(ex1_reg_op1_data, 31, 0) @[Core.scala 1035:62]
        node _ex1_dividend_T_8 = cat(_ex1_dividend_T_6, _ex1_dividend_T_7) @[Cat.scala 31:58]
        ex1_dividend <= _ex1_dividend_T_8 @[Core.scala 1035:20]
      node _ex1_sign_op1_T = bits(ex1_reg_op1_data, 31, 31) @[Core.scala 1037:37]
      ex1_sign_op1 <= _ex1_sign_op1_T @[Core.scala 1037:18]
      node _T_44 = bits(ex1_reg_op2_data, 31, 31) @[Core.scala 1038:27]
      node _T_45 = eq(_T_44, UInt<1>("h1")) @[Core.scala 1038:40]
      when _T_45 : @[Core.scala 1038:49]
        node _ex1_divisor_T = not(ex1_reg_op2_data) @[Core.scala 1039:23]
        node _ex1_divisor_T_1 = add(_ex1_divisor_T, UInt<1>("h1")) @[Core.scala 1039:41]
        node _ex1_divisor_T_2 = tail(_ex1_divisor_T_1, 1) @[Core.scala 1039:41]
        node _ex1_divisor_T_3 = bits(_ex1_divisor_T_2, 31, 0) @[Core.scala 1039:47]
        ex1_divisor <= _ex1_divisor_T_3 @[Core.scala 1039:19]
        node _ex1_sign_op12_T = eq(ex1_sign_op1, UInt<1>("h0")) @[Core.scala 1040:38]
        ex1_sign_op12 <= _ex1_sign_op12_T @[Core.scala 1040:21]
      else :
        ex1_divisor <= ex1_reg_op2_data @[Core.scala 1042:19]
        node _ex1_sign_op12_T_1 = eq(ex1_sign_op1, UInt<1>("h1")) @[Core.scala 1043:38]
        ex1_sign_op12 <= _ex1_sign_op12_T_1 @[Core.scala 1043:21]
    else :
      node _T_46 = eq(ex1_reg_exe_fun, UInt<5>("he")) @[Core.scala 1045:31]
      node _T_47 = eq(ex1_reg_exe_fun, UInt<5>("hf")) @[Core.scala 1045:63]
      node _T_48 = or(_T_46, _T_47) @[Core.scala 1045:44]
      when _T_48 : @[Core.scala 1045:77]
        ex1_divrem <= UInt<1>("h1") @[Core.scala 1046:16]
        node _ex1_dividend_T_9 = mux(UInt<1>("h0"), UInt<5>("h1f"), UInt<5>("h0")) @[Bitwise.scala 74:12]
        node _ex1_dividend_T_10 = bits(ex1_reg_op1_data, 31, 0) @[Core.scala 1047:60]
        node _ex1_dividend_T_11 = cat(_ex1_dividend_T_9, _ex1_dividend_T_10) @[Cat.scala 31:58]
        ex1_dividend <= _ex1_dividend_T_11 @[Core.scala 1047:18]
        ex1_sign_op1 <= UInt<1>("h0") @[Core.scala 1048:18]
        ex1_divisor <= ex1_reg_op2_data @[Core.scala 1049:17]
        ex1_sign_op12 <= UInt<1>("h0") @[Core.scala 1050:19]
    node _ex1_zero_op2_T = eq(ex1_reg_op2_data, UInt<1>("h0")) @[Core.scala 1052:37]
    ex1_zero_op2 <= _ex1_zero_op2_T @[Core.scala 1052:16]
    ex1_orig_dividend <= ex1_reg_op1_data @[Core.scala 1053:21]
    node _ex1_is_cond_br_T = eq(ex1_reg_exe_fun, UInt<5>("h12")) @[Core.scala 1057:22]
    node _ex1_is_cond_br_T_1 = eq(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 1057:57]
    node _ex1_is_cond_br_T_2 = eq(ex1_reg_exe_fun, UInt<5>("h13")) @[Core.scala 1058:22]
    node _ex1_is_cond_br_T_3 = eq(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 1058:57]
    node _ex1_is_cond_br_T_4 = eq(_ex1_is_cond_br_T_3, UInt<1>("h0")) @[Core.scala 1058:38]
    node _ex1_is_cond_br_T_5 = eq(ex1_reg_exe_fun, UInt<5>("h14")) @[Core.scala 1059:22]
    node _ex1_is_cond_br_T_6 = asSInt(ex1_reg_op1_data) @[Core.scala 1059:63]
    node _ex1_is_cond_br_T_7 = asSInt(ex1_reg_op2_data) @[Core.scala 1059:91]
    node _ex1_is_cond_br_T_8 = lt(_ex1_is_cond_br_T_6, _ex1_is_cond_br_T_7) @[Core.scala 1059:66]
    node _ex1_is_cond_br_T_9 = eq(ex1_reg_exe_fun, UInt<5>("h15")) @[Core.scala 1060:22]
    node _ex1_is_cond_br_T_10 = asSInt(ex1_reg_op1_data) @[Core.scala 1060:63]
    node _ex1_is_cond_br_T_11 = asSInt(ex1_reg_op2_data) @[Core.scala 1060:91]
    node _ex1_is_cond_br_T_12 = lt(_ex1_is_cond_br_T_10, _ex1_is_cond_br_T_11) @[Core.scala 1060:66]
    node _ex1_is_cond_br_T_13 = eq(_ex1_is_cond_br_T_12, UInt<1>("h0")) @[Core.scala 1060:38]
    node _ex1_is_cond_br_T_14 = eq(ex1_reg_exe_fun, UInt<5>("h16")) @[Core.scala 1061:22]
    node _ex1_is_cond_br_T_15 = lt(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 1061:57]
    node _ex1_is_cond_br_T_16 = eq(ex1_reg_exe_fun, UInt<5>("h17")) @[Core.scala 1062:22]
    node _ex1_is_cond_br_T_17 = lt(ex1_reg_op1_data, ex1_reg_op2_data) @[Core.scala 1062:57]
    node _ex1_is_cond_br_T_18 = eq(_ex1_is_cond_br_T_17, UInt<1>("h0")) @[Core.scala 1062:38]
    node _ex1_is_cond_br_T_19 = mux(_ex1_is_cond_br_T_16, _ex1_is_cond_br_T_18, UInt<1>("h0")) @[Mux.scala 101:16]
    node _ex1_is_cond_br_T_20 = mux(_ex1_is_cond_br_T_14, _ex1_is_cond_br_T_15, _ex1_is_cond_br_T_19) @[Mux.scala 101:16]
    node _ex1_is_cond_br_T_21 = mux(_ex1_is_cond_br_T_9, _ex1_is_cond_br_T_13, _ex1_is_cond_br_T_20) @[Mux.scala 101:16]
    node _ex1_is_cond_br_T_22 = mux(_ex1_is_cond_br_T_5, _ex1_is_cond_br_T_8, _ex1_is_cond_br_T_21) @[Mux.scala 101:16]
    node _ex1_is_cond_br_T_23 = mux(_ex1_is_cond_br_T_2, _ex1_is_cond_br_T_4, _ex1_is_cond_br_T_22) @[Mux.scala 101:16]
    node ex1_is_cond_br = mux(_ex1_is_cond_br_T, _ex1_is_cond_br_T_1, _ex1_is_cond_br_T_23) @[Mux.scala 101:16]
    node _ex1_uncond_br_target_T = not(UInt<32>("h1")) @[Core.scala 1067:44]
    node ex1_uncond_br_target = and(ex1_alu_out, _ex1_uncond_br_target_T) @[Core.scala 1067:42]
    node _ex1_fw_data_T = eq(ex1_reg_wb_sel, UInt<3>("h1")) @[Core.scala 1070:21]
    node _ex1_fw_data_T_1 = mux(_ex1_fw_data_T, ex1_next_pc, ex1_alu_out) @[Mux.scala 101:16]
    ex1_fw_data <= _ex1_fw_data_T_1 @[Core.scala 1069:15]
    when ex1_reg_inst2_use_reg : @[Core.scala 1073:32]
      infer mport MPORT_1 = scoreboard[ex1_reg_wb_addr], clock @[Core.scala 1074:15]
      MPORT_1 <= UInt<1>("h0") @[Core.scala 1074:33]
    node _ex1_hazard_T = eq(ex1_reg_rf_wen, UInt<1>("h1")) @[Core.scala 1077:36]
    node _ex1_hazard_T_1 = neq(ex1_reg_wb_addr, UInt<1>("h0")) @[Core.scala 1077:67]
    node _ex1_hazard_T_2 = and(_ex1_hazard_T, _ex1_hazard_T_1) @[Core.scala 1077:47]
    node _ex1_hazard_T_3 = eq(ex2_reg_is_br, UInt<1>("h0")) @[Core.scala 1077:79]
    node ex1_hazard = and(_ex1_hazard_T_2, _ex1_hazard_T_3) @[Core.scala 1077:76]
    node _ex1_fw_en_next_T = neq(ex1_reg_wb_sel, UInt<3>("h4")) @[Core.scala 1078:54]
    node _ex1_fw_en_next_T_1 = and(ex1_hazard, _ex1_fw_en_next_T) @[Core.scala 1078:35]
    node _ex1_fw_en_next_T_2 = neq(ex1_reg_wb_sel, UInt<3>("h6")) @[Core.scala 1078:84]
    node ex1_fw_en_next = and(_ex1_fw_en_next_T_1, _ex1_fw_en_next_T_2) @[Core.scala 1078:65]
    node _T_49 = eq(ex2_stall, UInt<1>("h0")) @[Core.scala 1083:9]
    when _T_49 : @[Core.scala 1083:21]
      node _jbr_reg_bp_en_T = eq(ex2_reg_is_br, UInt<1>("h0")) @[Core.scala 1084:58]
      node _jbr_reg_bp_en_T_1 = and(ex1_reg_is_valid_inst, _jbr_reg_bp_en_T) @[Core.scala 1084:55]
      jbr_reg_bp_en <= _jbr_reg_bp_en_T_1 @[Core.scala 1084:30]
      jbr_reg_is_cond_br <= ex1_is_cond_br @[Core.scala 1085:30]
      jbr_reg_is_cond_br_inst <= ex1_is_cond_br_inst @[Core.scala 1086:30]
      jbr_reg_is_uncond_br <= ex1_is_uncond_br @[Core.scala 1087:30]
      jbr_reg_cond_br_target <= ex1_cond_br_target @[Core.scala 1088:30]
      jbr_reg_uncond_br_target <= ex1_uncond_br_target @[Core.scala 1089:30]
      jbr_reg_is_bp_pos <= ex1_reg_is_bp_pos @[Core.scala 1090:30]
      jbr_reg_bp_addr <= ex1_reg_bp_addr @[Core.scala 1091:30]
      jbr_reg_is_half <= ex1_reg_is_half @[Core.scala 1092:30]
    node _jbr_bp_en_T = eq(ex2_reg_is_br, UInt<1>("h0")) @[Core.scala 1098:36]
    node jbr_bp_en = and(jbr_reg_bp_en, _jbr_bp_en_T) @[Core.scala 1098:33]
    node _jbr_cond_bp_fail_T = eq(jbr_reg_is_bp_pos, UInt<1>("h0")) @[Core.scala 1100:6]
    node _jbr_cond_bp_fail_T_1 = and(_jbr_cond_bp_fail_T, jbr_reg_is_cond_br) @[Core.scala 1100:25]
    node _jbr_cond_bp_fail_T_2 = and(jbr_reg_is_bp_pos, jbr_reg_is_cond_br) @[Core.scala 1101:24]
    node _jbr_cond_bp_fail_T_3 = neq(jbr_reg_bp_addr, jbr_reg_cond_br_target) @[Core.scala 1101:66]
    node _jbr_cond_bp_fail_T_4 = and(_jbr_cond_bp_fail_T_2, _jbr_cond_bp_fail_T_3) @[Core.scala 1101:46]
    node _jbr_cond_bp_fail_T_5 = or(_jbr_cond_bp_fail_T_1, _jbr_cond_bp_fail_T_4) @[Core.scala 1100:48]
    node jbr_cond_bp_fail = and(jbr_bp_en, _jbr_cond_bp_fail_T_5) @[Core.scala 1099:36]
    node _jbr_cond_nbp_fail_T = and(jbr_bp_en, jbr_reg_is_bp_pos) @[Core.scala 1103:37]
    node _jbr_cond_nbp_fail_T_1 = and(_jbr_cond_nbp_fail_T, jbr_reg_is_cond_br_inst) @[Core.scala 1103:58]
    node _jbr_cond_nbp_fail_T_2 = eq(jbr_reg_is_cond_br, UInt<1>("h0")) @[Core.scala 1103:88]
    node jbr_cond_nbp_fail = and(_jbr_cond_nbp_fail_T_1, _jbr_cond_nbp_fail_T_2) @[Core.scala 1103:85]
    node _jbr_uncond_bp_fail_T = and(jbr_bp_en, jbr_reg_is_uncond_br) @[Core.scala 1104:39]
    node _jbr_uncond_bp_fail_T_1 = eq(jbr_reg_is_bp_pos, UInt<1>("h0")) @[Core.scala 1105:5]
    node _jbr_uncond_bp_fail_T_2 = neq(jbr_reg_bp_addr, jbr_reg_uncond_br_target) @[Core.scala 1106:44]
    node _jbr_uncond_bp_fail_T_3 = and(jbr_reg_is_bp_pos, _jbr_uncond_bp_fail_T_2) @[Core.scala 1106:24]
    node _jbr_uncond_bp_fail_T_4 = or(_jbr_uncond_bp_fail_T_1, _jbr_uncond_bp_fail_T_3) @[Core.scala 1105:24]
    node jbr_uncond_bp_fail = and(_jbr_uncond_bp_fail_T, _jbr_uncond_bp_fail_T_4) @[Core.scala 1104:64]
    node _ex2_reg_br_addr_T = add(ex2_reg_pc, UInt<32>("h2")) @[Core.scala 1110:59]
    node _ex2_reg_br_addr_T_1 = tail(_ex2_reg_br_addr_T, 1) @[Core.scala 1110:59]
    node _ex2_reg_br_addr_T_2 = add(ex2_reg_pc, UInt<32>("h4")) @[Core.scala 1110:89]
    node _ex2_reg_br_addr_T_3 = tail(_ex2_reg_br_addr_T_2, 1) @[Core.scala 1110:89]
    node _ex2_reg_br_addr_T_4 = mux(jbr_reg_is_half, _ex2_reg_br_addr_T_1, _ex2_reg_br_addr_T_3) @[Core.scala 1110:30]
    node _ex2_reg_br_addr_T_5 = mux(jbr_uncond_bp_fail, jbr_reg_uncond_br_target, csr_br_addr) @[Mux.scala 101:16]
    node _ex2_reg_br_addr_T_6 = mux(jbr_cond_nbp_fail, _ex2_reg_br_addr_T_4, _ex2_reg_br_addr_T_5) @[Mux.scala 101:16]
    node _ex2_reg_br_addr_T_7 = mux(jbr_cond_bp_fail, jbr_reg_cond_br_target, _ex2_reg_br_addr_T_6) @[Mux.scala 101:16]
    ex2_reg_br_addr <= _ex2_reg_br_addr_T_7 @[Core.scala 1108:19]
    node _jbr_is_br_T = or(jbr_cond_bp_fail, jbr_cond_nbp_fail) @[Core.scala 1113:33]
    node _jbr_is_br_T_1 = or(_jbr_is_br_T, jbr_uncond_bp_fail) @[Core.scala 1113:54]
    jbr_is_br <= _jbr_is_br_T_1 @[Core.scala 1113:13]
    node _bp_io_up_update_en_T = or(jbr_reg_is_cond_br_inst, jbr_reg_is_uncond_br) @[Core.scala 1115:63]
    node _bp_io_up_update_en_T_1 = and(jbr_bp_en, _bp_io_up_update_en_T) @[Core.scala 1115:35]
    bp.io.up.update_en <= _bp_io_up_update_en_T_1 @[Core.scala 1115:22]
    bp.io.up.inst_pc <= ex2_reg_pc @[Core.scala 1116:20]
    node _bp_io_up_br_pos_T = or(jbr_reg_is_cond_br, jbr_reg_is_uncond_br) @[Core.scala 1117:41]
    bp.io.up.br_pos <= _bp_io_up_br_pos_T @[Core.scala 1117:19]
    wire _bp_io_up_br_addr_WIRE : UInt<32> @[Mux.scala 101:16]
    _bp_io_up_br_addr_WIRE is invalid @[Mux.scala 101:16]
    node _bp_io_up_br_addr_T = mux(jbr_reg_is_uncond_br, jbr_reg_uncond_br_target, _bp_io_up_br_addr_WIRE) @[Mux.scala 101:16]
    node _bp_io_up_br_addr_T_1 = mux(jbr_reg_is_cond_br, jbr_reg_cond_br_target, _bp_io_up_br_addr_T) @[Mux.scala 101:16]
    bp.io.up.br_addr <= _bp_io_up_br_addr_T_1 @[Core.scala 1118:20]
    node _T_50 = eq(ex2_stall, UInt<1>("h0")) @[Core.scala 1125:9]
    when _T_50 : @[Core.scala 1125:21]
      ex2_reg_pc <= ex1_reg_pc @[Core.scala 1126:24]
      ex2_reg_op1_data <= ex1_reg_op1_data @[Core.scala 1127:24]
      ex2_reg_rs2_data <= ex1_reg_rs2_data @[Core.scala 1128:24]
      ex2_reg_wb_addr <= ex1_reg_wb_addr @[Core.scala 1129:24]
      ex2_reg_alu_out <= ex1_alu_out @[Core.scala 1130:24]
      ex2_reg_mullu <= ex1_mullu @[Core.scala 1131:24]
      ex2_reg_mulls <= ex1_mulls @[Core.scala 1132:24]
      ex2_reg_mulhuu <= ex1_mulhuu @[Core.scala 1133:24]
      ex2_reg_mulhss <= ex1_mulhss @[Core.scala 1134:24]
      ex2_reg_mulhsu <= ex1_mulhsu @[Core.scala 1135:24]
      ex2_reg_pc_bit_out <= ex1_pc_bit_out @[Core.scala 1136:24]
      ex2_reg_exe_fun <= ex1_reg_exe_fun @[Core.scala 1137:24]
      ex2_reg_rf_wen <= ex1_reg_rf_wen @[Core.scala 1138:24]
      ex2_reg_wb_sel <= ex1_reg_wb_sel @[Core.scala 1139:24]
      node _ex2_reg_no_mem_T = neq(ex1_reg_wb_sel, UInt<3>("h6")) @[Core.scala 1140:43]
      node _ex2_reg_no_mem_T_1 = neq(ex1_reg_wb_sel, UInt<3>("h2")) @[Core.scala 1140:71]
      node _ex2_reg_no_mem_T_2 = and(_ex2_reg_no_mem_T, _ex2_reg_no_mem_T_1) @[Core.scala 1140:53]
      node _ex2_reg_no_mem_T_3 = neq(ex1_reg_wb_sel, UInt<3>("h3")) @[Core.scala 1140:99]
      node _ex2_reg_no_mem_T_4 = and(_ex2_reg_no_mem_T_2, _ex2_reg_no_mem_T_3) @[Core.scala 1140:81]
      ex2_reg_no_mem <= _ex2_reg_no_mem_T_4 @[Core.scala 1140:24]
      node _ex2_reg_wdata_T = bits(ex1_alu_out, 1, 0) @[Core.scala 1141:66]
      node _ex2_reg_wdata_T_1 = mul(UInt<4>("h8"), _ex2_reg_wdata_T) @[Core.scala 1141:53]
      node _ex2_reg_wdata_T_2 = dshl(ex1_reg_rs2_data, _ex2_reg_wdata_T_1) @[Core.scala 1141:45]
      node _ex2_reg_wdata_T_3 = bits(_ex2_reg_wdata_T_2, 31, 0) @[Core.scala 1141:74]
      ex2_reg_wdata <= _ex2_reg_wdata_T_3 @[Core.scala 1141:24]
      node _ex2_reg_is_valid_inst_T = eq(ex2_reg_is_br, UInt<1>("h0")) @[Core.scala 1142:55]
      node _ex2_reg_is_valid_inst_T_1 = and(ex1_reg_is_valid_inst, _ex2_reg_is_valid_inst_T) @[Core.scala 1142:52]
      ex2_reg_is_valid_inst <= _ex2_reg_is_valid_inst_T_1 @[Core.scala 1142:27]
      ex2_reg_is_trap <= ex1_reg_is_trap @[Core.scala 1143:24]
      ex2_reg_mcause <= ex1_reg_mcause @[Core.scala 1144:24]
      ex2_reg_divrem <= ex1_divrem @[Core.scala 1146:31]
      node _ex2_reg_div_stall_T = eq(ex2_reg_divrem_state, UInt<1>("h0")) @[Core.scala 1148:44]
      node _ex2_reg_div_stall_T_1 = eq(ex2_reg_divrem_state, UInt<3>("h5")) @[Core.scala 1148:89]
      node _ex2_reg_div_stall_T_2 = or(_ex2_reg_div_stall_T, _ex2_reg_div_stall_T_1) @[Core.scala 1148:65]
      node _ex2_reg_div_stall_T_3 = and(ex1_divrem, _ex2_reg_div_stall_T_2) @[Core.scala 1148:19]
      node _ex2_reg_div_stall_T_4 = or(ex2_div_stall_next, _ex2_reg_div_stall_T_3) @[Core.scala 1147:53]
      ex2_reg_div_stall <= _ex2_reg_div_stall_T_4 @[Core.scala 1147:31]
      ex2_reg_sign_op1 <= ex1_sign_op1 @[Core.scala 1149:31]
      ex2_reg_sign_op12 <= ex1_sign_op12 @[Core.scala 1150:31]
      ex2_reg_zero_op2 <= ex1_zero_op2 @[Core.scala 1151:31]
      ex2_reg_init_dividend <= ex1_dividend @[Core.scala 1152:31]
      ex2_reg_init_divisor <= ex1_divisor @[Core.scala 1153:31]
      ex2_reg_orig_dividend <= ex1_orig_dividend @[Core.scala 1154:31]
      ex2_reg_inst3_use_reg <= ex1_reg_inst3_use_reg @[Core.scala 1155:31]
      ex2_reg_fw_en <= ex1_fw_en_next @[Core.scala 1156:31]
      ex2_reg_csr_cmd <= ex1_reg_csr_cmd @[Core.scala 1157:31]
      ex2_reg_csr_addr <= ex1_reg_csr_addr @[Core.scala 1158:31]
    else :
      node _ex2_reg_div_stall_T_5 = eq(ex2_reg_divrem_state, UInt<1>("h0")) @[Core.scala 1161:48]
      node _ex2_reg_div_stall_T_6 = eq(ex2_reg_divrem_state, UInt<3>("h5")) @[Core.scala 1161:93]
      node _ex2_reg_div_stall_T_7 = or(_ex2_reg_div_stall_T_5, _ex2_reg_div_stall_T_6) @[Core.scala 1161:69]
      node _ex2_reg_div_stall_T_8 = and(ex2_reg_divrem, _ex2_reg_div_stall_T_7) @[Core.scala 1161:23]
      node _ex2_reg_div_stall_T_9 = or(ex2_div_stall_next, _ex2_reg_div_stall_T_8) @[Core.scala 1160:45]
      ex2_reg_div_stall <= _ex2_reg_div_stall_T_9 @[Core.scala 1160:23]
    node _T_51 = eq(ex2_reg_div_stall, UInt<1>("h0")) @[Core.scala 1163:28]
    node _T_52 = and(mem2_dram_stall, _T_51) @[Core.scala 1163:25]
    node _T_53 = and(_T_52, ex2_reg_no_mem) @[Core.scala 1163:47]
    when _T_53 : @[Core.scala 1163:66]
      ex2_reg_wb_sel <= UInt<3>("h0") @[Core.scala 1165:27]
      ex2_reg_is_valid_inst <= UInt<1>("h0") @[Core.scala 1166:27]
      ex2_reg_is_trap <= UInt<1>("h0") @[Core.scala 1167:27]
      ex2_reg_inst3_use_reg <= UInt<1>("h0") @[Core.scala 1168:27]
    node _ex2_stall_T = or(mem_stall, ex2_reg_div_stall) @[Core.scala 1171:26]
    ex2_stall <= _ex2_stall_T @[Core.scala 1171:13]
    wire csr_mie_fw_en : UInt<1>
    csr_mie_fw_en <= UInt<1>("h0")
    wire csr_mie_meie_fw : UInt<1>
    csr_mie_meie_fw <= UInt<1>("h0")
    wire csr_mie_mtie_fw : UInt<1>
    csr_mie_mtie_fw <= UInt<1>("h0")
    wire csr_mstatus_mie_fw_en : UInt<1>
    csr_mstatus_mie_fw_en <= UInt<1>("h0")
    wire csr_mstatus_mie_fw : UInt<1>
    csr_mstatus_mie_fw <= UInt<1>("h0")
    node _csr_reg_is_meintr_T = and(csr_mstatus_mie_fw_en, csr_mstatus_mie_fw) @[Core.scala 1182:29]
    node _csr_reg_is_meintr_T_1 = eq(csr_mstatus_mie_fw_en, UInt<1>("h0")) @[Core.scala 1182:56]
    node _csr_reg_is_meintr_T_2 = and(_csr_reg_is_meintr_T_1, csr_reg_mstatus_mie) @[Core.scala 1182:79]
    node _csr_reg_is_meintr_T_3 = or(_csr_reg_is_meintr_T, _csr_reg_is_meintr_T_2) @[Core.scala 1182:52]
    node _csr_reg_is_meintr_T_4 = and(_csr_reg_is_meintr_T_3, io.intr) @[Core.scala 1182:104]
    node _csr_reg_is_meintr_T_5 = and(csr_mie_fw_en, csr_mie_meie_fw) @[Core.scala 1184:23]
    node _csr_reg_is_meintr_T_6 = eq(csr_mie_fw_en, UInt<1>("h0")) @[Core.scala 1184:47]
    node _csr_reg_is_meintr_T_7 = and(_csr_reg_is_meintr_T_6, csr_reg_mie_meie) @[Core.scala 1184:62]
    node _csr_reg_is_meintr_T_8 = or(_csr_reg_is_meintr_T_5, _csr_reg_is_meintr_T_7) @[Core.scala 1184:43]
    node _csr_reg_is_meintr_T_9 = and(_csr_reg_is_meintr_T_4, _csr_reg_is_meintr_T_8) @[Core.scala 1183:15]
    reg csr_reg_is_meintr : UInt<1>, clock with :
      reset => (UInt<1>("h0"), csr_reg_is_meintr) @[Core.scala 1181:34]
    csr_reg_is_meintr <= _csr_reg_is_meintr_T_9 @[Core.scala 1181:34]
    node _csr_reg_is_mtintr_T = and(csr_mstatus_mie_fw_en, csr_mstatus_mie_fw) @[Core.scala 1187:29]
    node _csr_reg_is_mtintr_T_1 = eq(csr_mstatus_mie_fw_en, UInt<1>("h0")) @[Core.scala 1187:56]
    node _csr_reg_is_mtintr_T_2 = and(_csr_reg_is_mtintr_T_1, csr_reg_mstatus_mie) @[Core.scala 1187:79]
    node _csr_reg_is_mtintr_T_3 = or(_csr_reg_is_mtintr_T, _csr_reg_is_mtintr_T_2) @[Core.scala 1187:52]
    node _csr_reg_is_mtintr_T_4 = and(_csr_reg_is_mtintr_T_3, mtimer.io.intr) @[Core.scala 1187:104]
    node _csr_reg_is_mtintr_T_5 = and(csr_mie_fw_en, csr_mie_mtie_fw) @[Core.scala 1189:23]
    node _csr_reg_is_mtintr_T_6 = eq(csr_mie_fw_en, UInt<1>("h0")) @[Core.scala 1189:47]
    node _csr_reg_is_mtintr_T_7 = and(_csr_reg_is_mtintr_T_6, csr_reg_mie_mtie) @[Core.scala 1189:62]
    node _csr_reg_is_mtintr_T_8 = or(_csr_reg_is_mtintr_T_5, _csr_reg_is_mtintr_T_7) @[Core.scala 1189:43]
    node _csr_reg_is_mtintr_T_9 = and(_csr_reg_is_mtintr_T_4, _csr_reg_is_mtintr_T_8) @[Core.scala 1188:22]
    reg csr_reg_is_mtintr : UInt<1>, clock with :
      reset => (UInt<1>("h0"), csr_reg_is_mtintr) @[Core.scala 1186:34]
    csr_reg_is_mtintr <= _csr_reg_is_mtintr_T_9 @[Core.scala 1186:34]
    node _csr_is_valid_inst_T = eq(ex2_reg_is_br, UInt<1>("h0")) @[Core.scala 1192:52]
    node csr_is_valid_inst = and(ex2_reg_is_valid_inst, _csr_is_valid_inst_T) @[Core.scala 1192:49]
    node csr_is_meintr = and(csr_reg_is_meintr, csr_is_valid_inst) @[Core.scala 1193:41]
    node csr_is_mtintr = and(csr_reg_is_mtintr, csr_is_valid_inst) @[Core.scala 1194:41]
    node _csr_is_trap_T = and(ex2_reg_is_trap, csr_is_valid_inst) @[Core.scala 1195:37]
    node _csr_is_trap_T_1 = eq(csr_is_meintr, UInt<1>("h0")) @[Core.scala 1195:61]
    node _csr_is_trap_T_2 = and(_csr_is_trap_T, _csr_is_trap_T_1) @[Core.scala 1195:58]
    node _csr_is_trap_T_3 = eq(csr_is_mtintr, UInt<1>("h0")) @[Core.scala 1195:79]
    node csr_is_trap = and(_csr_is_trap_T_2, _csr_is_trap_T_3) @[Core.scala 1195:76]
    node _ex2_en_T = eq(csr_is_meintr, UInt<1>("h0")) @[Core.scala 1196:34]
    node _ex2_en_T_1 = and(csr_is_valid_inst, _ex2_en_T) @[Core.scala 1196:31]
    node _ex2_en_T_2 = eq(csr_is_mtintr, UInt<1>("h0")) @[Core.scala 1196:52]
    node _ex2_en_T_3 = and(_ex2_en_T_1, _ex2_en_T_2) @[Core.scala 1196:49]
    ex2_en <= _ex2_en_T_3 @[Core.scala 1196:10]
    node _ex2_is_valid_inst_T = eq(csr_is_trap, UInt<1>("h0")) @[Core.scala 1197:34]
    node _ex2_is_valid_inst_T_1 = and(ex2_en, _ex2_is_valid_inst_T) @[Core.scala 1197:31]
    ex2_is_valid_inst <= _ex2_is_valid_inst_T_1 @[Core.scala 1197:21]
    node _csr_is_mret_T = eq(csr_is_meintr, UInt<1>("h0")) @[Core.scala 1198:42]
    node _csr_is_mret_T_1 = and(csr_is_valid_inst, _csr_is_mret_T) @[Core.scala 1198:39]
    node _csr_is_mret_T_2 = eq(csr_is_mtintr, UInt<1>("h0")) @[Core.scala 1198:60]
    node _csr_is_mret_T_3 = and(_csr_is_mret_T_1, _csr_is_mret_T_2) @[Core.scala 1198:57]
    node _csr_is_mret_T_4 = eq(ex2_reg_exe_fun, UInt<5>("h19")) @[Core.scala 1198:95]
    node csr_is_mret = and(_csr_is_mret_T_3, _csr_is_mret_T_4) @[Core.scala 1198:75]
    node _csr_rdata_T = bits(mtimer.io.mtime, 31, 0) @[Core.scala 1202:41]
    node _csr_rdata_T_1 = bits(cycle_counter.io.value, 31, 0) @[Core.scala 1203:48]
    node _csr_rdata_T_2 = bits(instret, 31, 0) @[Core.scala 1204:33]
    node _csr_rdata_T_3 = bits(cycle_counter.io.value, 63, 32) @[Core.scala 1205:48]
    node _csr_rdata_T_4 = bits(mtimer.io.mtime, 63, 32) @[Core.scala 1206:41]
    node _csr_rdata_T_5 = bits(instret, 63, 32) @[Core.scala 1207:33]
    node csr_rdata_lo = cat(csr_reg_mstatus_mie, UInt<3>("h0")) @[Cat.scala 31:58]
    node csr_rdata_hi_hi = cat(UInt<24>("h0"), csr_reg_mstatus_mpie) @[Cat.scala 31:58]
    node csr_rdata_hi = cat(csr_rdata_hi_hi, UInt<3>("h0")) @[Cat.scala 31:58]
    node _csr_rdata_T_6 = cat(csr_rdata_hi, csr_rdata_lo) @[Cat.scala 31:58]
    node csr_rdata_lo_1 = cat(csr_reg_mie_mtie, UInt<7>("h0")) @[Cat.scala 31:58]
    node csr_rdata_hi_hi_1 = cat(UInt<20>("h0"), csr_reg_mie_meie) @[Cat.scala 31:58]
    node csr_rdata_hi_1 = cat(csr_rdata_hi_hi_1, UInt<3>("h0")) @[Cat.scala 31:58]
    node _csr_rdata_T_7 = cat(csr_rdata_hi_1, csr_rdata_lo_1) @[Cat.scala 31:58]
    node csr_rdata_lo_2 = cat(mtimer.io.intr, UInt<7>("h0")) @[Cat.scala 31:58]
    node csr_rdata_hi_hi_2 = cat(UInt<20>("h0"), io.intr) @[Cat.scala 31:58]
    node csr_rdata_hi_2 = cat(csr_rdata_hi_hi_2, UInt<3>("h0")) @[Cat.scala 31:58]
    node _csr_rdata_T_8 = cat(csr_rdata_hi_2, csr_rdata_lo_2) @[Cat.scala 31:58]
    node _csr_rdata_T_9 = eq(UInt<12>("h305"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_10 = mux(_csr_rdata_T_9, csr_reg_trap_vector, UInt<32>("h0")) @[Mux.scala 81:58]
    node _csr_rdata_T_11 = eq(UInt<12>("hc01"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_12 = mux(_csr_rdata_T_11, _csr_rdata_T, _csr_rdata_T_10) @[Mux.scala 81:58]
    node _csr_rdata_T_13 = eq(UInt<12>("hc00"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_14 = mux(_csr_rdata_T_13, _csr_rdata_T_1, _csr_rdata_T_12) @[Mux.scala 81:58]
    node _csr_rdata_T_15 = eq(UInt<12>("hc02"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_16 = mux(_csr_rdata_T_15, _csr_rdata_T_2, _csr_rdata_T_14) @[Mux.scala 81:58]
    node _csr_rdata_T_17 = eq(UInt<12>("hc80"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_18 = mux(_csr_rdata_T_17, _csr_rdata_T_3, _csr_rdata_T_16) @[Mux.scala 81:58]
    node _csr_rdata_T_19 = eq(UInt<12>("hc81"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_20 = mux(_csr_rdata_T_19, _csr_rdata_T_4, _csr_rdata_T_18) @[Mux.scala 81:58]
    node _csr_rdata_T_21 = eq(UInt<12>("hc82"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_22 = mux(_csr_rdata_T_21, _csr_rdata_T_5, _csr_rdata_T_20) @[Mux.scala 81:58]
    node _csr_rdata_T_23 = eq(UInt<12>("h341"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_24 = mux(_csr_rdata_T_23, csr_reg_mepc, _csr_rdata_T_22) @[Mux.scala 81:58]
    node _csr_rdata_T_25 = eq(UInt<12>("h342"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_26 = mux(_csr_rdata_T_25, csr_reg_mcause, _csr_rdata_T_24) @[Mux.scala 81:58]
    node _csr_rdata_T_27 = eq(UInt<12>("h300"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_28 = mux(_csr_rdata_T_27, _csr_rdata_T_6, _csr_rdata_T_26) @[Mux.scala 81:58]
    node _csr_rdata_T_29 = eq(UInt<12>("h340"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_30 = mux(_csr_rdata_T_29, csr_reg_mscratch, _csr_rdata_T_28) @[Mux.scala 81:58]
    node _csr_rdata_T_31 = eq(UInt<12>("h304"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_32 = mux(_csr_rdata_T_31, _csr_rdata_T_7, _csr_rdata_T_30) @[Mux.scala 81:58]
    node _csr_rdata_T_33 = eq(UInt<12>("h344"), ex2_reg_csr_addr) @[Mux.scala 81:61]
    node csr_rdata = mux(_csr_rdata_T_33, _csr_rdata_T_8, _csr_rdata_T_32) @[Mux.scala 81:58]
    node _csr_wdata_T = eq(ex2_reg_csr_cmd, UInt<2>("h1")) @[Core.scala 1218:22]
    node _csr_wdata_T_1 = eq(ex2_reg_csr_cmd, UInt<2>("h2")) @[Core.scala 1219:22]
    node _csr_wdata_T_2 = or(csr_rdata, ex2_reg_op1_data) @[Core.scala 1219:47]
    node _csr_wdata_T_3 = eq(ex2_reg_csr_cmd, UInt<2>("h3")) @[Core.scala 1220:22]
    node _csr_wdata_T_4 = not(ex2_reg_op1_data) @[Core.scala 1220:49]
    node _csr_wdata_T_5 = and(csr_rdata, _csr_wdata_T_4) @[Core.scala 1220:47]
    node _csr_wdata_T_6 = mux(_csr_wdata_T_3, _csr_wdata_T_5, UInt<32>("h0")) @[Mux.scala 101:16]
    node _csr_wdata_T_7 = mux(_csr_wdata_T_1, _csr_wdata_T_2, _csr_wdata_T_6) @[Mux.scala 101:16]
    node csr_wdata = mux(_csr_wdata_T, ex2_reg_op1_data, _csr_wdata_T_7) @[Mux.scala 101:16]
    node _T_54 = eq(ex2_reg_is_br, UInt<1>("h0")) @[Core.scala 1223:9]
    node _T_55 = eq(ex2_reg_wb_sel, UInt<3>("h5")) @[Core.scala 1223:42]
    node _T_56 = and(_T_54, _T_55) @[Core.scala 1223:24]
    when _T_56 : @[Core.scala 1223:54]
      node _T_57 = eq(ex2_reg_csr_addr, UInt<12>("h305")) @[Core.scala 1224:28]
      when _T_57 : @[Core.scala 1224:48]
        csr_reg_trap_vector <= csr_wdata @[Core.scala 1225:27]
      else :
        node _T_58 = eq(ex2_reg_csr_addr, UInt<12>("h341")) @[Core.scala 1226:34]
        when _T_58 : @[Core.scala 1226:53]
          csr_reg_mepc <= csr_wdata @[Core.scala 1227:20]
        else :
          node _T_59 = eq(ex2_reg_csr_addr, UInt<12>("h300")) @[Core.scala 1228:34]
          when _T_59 : @[Core.scala 1228:56]
            node _csr_reg_mstatus_mie_T = bits(csr_wdata, 3, 3) @[Core.scala 1229:41]
            csr_reg_mstatus_mie <= _csr_reg_mstatus_mie_T @[Core.scala 1229:29]
            node _csr_reg_mstatus_mpie_T = bits(csr_wdata, 7, 7) @[Core.scala 1230:41]
            csr_reg_mstatus_mpie <= _csr_reg_mstatus_mpie_T @[Core.scala 1230:29]
            csr_mstatus_mie_fw_en <= UInt<1>("h1") @[Core.scala 1231:29]
            node _csr_mstatus_mie_fw_T = bits(csr_wdata, 3, 3) @[Core.scala 1232:41]
            csr_mstatus_mie_fw <= _csr_mstatus_mie_fw_T @[Core.scala 1232:29]
          else :
            node _T_60 = eq(ex2_reg_csr_addr, UInt<12>("h340")) @[Core.scala 1233:34]
            when _T_60 : @[Core.scala 1233:57]
              csr_reg_mscratch <= csr_wdata @[Core.scala 1234:24]
            else :
              node _T_61 = eq(ex2_reg_csr_addr, UInt<12>("h304")) @[Core.scala 1235:34]
              when _T_61 : @[Core.scala 1235:52]
                node _csr_reg_mie_meie_T = bits(csr_wdata, 11, 11) @[Core.scala 1236:36]
                csr_reg_mie_meie <= _csr_reg_mie_meie_T @[Core.scala 1236:24]
                node _csr_reg_mie_mtie_T = bits(csr_wdata, 7, 7) @[Core.scala 1237:36]
                csr_reg_mie_mtie <= _csr_reg_mie_mtie_T @[Core.scala 1237:24]
                csr_mie_fw_en <= UInt<1>("h1") @[Core.scala 1238:24]
                node _csr_mie_meie_fw_T = bits(csr_wdata, 11, 11) @[Core.scala 1239:36]
                csr_mie_meie_fw <= _csr_mie_meie_fw_T @[Core.scala 1239:24]
                node _csr_mie_mtie_fw_T = bits(csr_wdata, 7, 7) @[Core.scala 1240:36]
                csr_mie_mtie_fw <= _csr_mie_mtie_fw_T @[Core.scala 1240:24]
    when csr_is_meintr : @[Core.scala 1246:24]
      csr_reg_mcause <= UInt<32>("h8000000b") @[Core.scala 1247:26]
      csr_reg_mepc <= ex2_reg_pc @[Core.scala 1249:26]
      csr_reg_mstatus_mpie <= csr_reg_mstatus_mie @[Core.scala 1250:26]
      csr_reg_mstatus_mie <= UInt<1>("h0") @[Core.scala 1251:26]
      csr_mstatus_mie_fw_en <= UInt<1>("h1") @[Core.scala 1252:26]
      csr_mstatus_mie_fw <= UInt<1>("h0") @[Core.scala 1253:26]
      csr_is_br <= UInt<1>("h1") @[Core.scala 1254:26]
      csr_br_addr <= csr_reg_trap_vector @[Core.scala 1255:26]
    else :
      when csr_is_mtintr : @[Core.scala 1256:30]
        csr_reg_mcause <= UInt<32>("h80000007") @[Core.scala 1257:26]
        csr_reg_mepc <= ex2_reg_pc @[Core.scala 1259:26]
        csr_reg_mstatus_mpie <= csr_reg_mstatus_mie @[Core.scala 1260:26]
        csr_reg_mstatus_mie <= UInt<1>("h0") @[Core.scala 1261:26]
        csr_mstatus_mie_fw_en <= UInt<1>("h1") @[Core.scala 1262:26]
        csr_mstatus_mie_fw <= UInt<1>("h0") @[Core.scala 1263:26]
        csr_is_br <= UInt<1>("h1") @[Core.scala 1264:26]
        csr_br_addr <= csr_reg_trap_vector @[Core.scala 1265:26]
      else :
        when csr_is_trap : @[Core.scala 1266:28]
          csr_reg_mcause <= ex2_reg_mcause @[Core.scala 1267:26]
          csr_reg_mepc <= ex2_reg_pc @[Core.scala 1269:26]
          csr_reg_mstatus_mpie <= csr_reg_mstatus_mie @[Core.scala 1270:26]
          csr_reg_mstatus_mie <= UInt<1>("h0") @[Core.scala 1271:26]
          csr_mstatus_mie_fw_en <= UInt<1>("h1") @[Core.scala 1272:26]
          csr_mstatus_mie_fw <= UInt<1>("h0") @[Core.scala 1273:26]
          csr_is_br <= UInt<1>("h1") @[Core.scala 1274:26]
          csr_br_addr <= csr_reg_trap_vector @[Core.scala 1275:26]
        else :
          when csr_is_mret : @[Core.scala 1276:28]
            csr_reg_mstatus_mpie <= UInt<1>("h1") @[Core.scala 1277:26]
            csr_reg_mstatus_mie <= csr_reg_mstatus_mpie @[Core.scala 1278:26]
            csr_mstatus_mie_fw_en <= UInt<1>("h1") @[Core.scala 1279:26]
            csr_mstatus_mie_fw <= csr_reg_mstatus_mpie @[Core.scala 1280:26]
            csr_is_br <= UInt<1>("h1") @[Core.scala 1281:26]
            csr_br_addr <= csr_reg_mepc @[Core.scala 1282:26]
          else :
            csr_is_br <= UInt<1>("h0") @[Core.scala 1284:26]
            csr_br_addr is invalid @[Core.scala 1285:26]
    node _ex2_reg_is_br_T = or(csr_is_br, jbr_is_br) @[Core.scala 1288:30]
    ex2_reg_is_br <= _ex2_reg_is_br_T @[Core.scala 1288:17]
    reg ex2_reg_dividend : SInt<37>, clock with :
      reset => (reset, asSInt(UInt<37>("h0"))) @[Core.scala 1293:37]
    reg ex2_reg_divisor : UInt<36>, clock with :
      reset => (reset, UInt<36>("h0")) @[Core.scala 1294:37]
    reg ex2_reg_p_divisor : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[Core.scala 1295:37]
    reg ex2_reg_divrem_count : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 1296:37]
    reg ex2_reg_rem_shift : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 1297:37]
    reg ex2_reg_extra_shift : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 1298:37]
    reg ex2_reg_d : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 1299:37]
    reg ex2_reg_reminder : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 1300:37]
    reg ex2_reg_quotient : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 1301:37]
    node _ex2_alu_muldiv_out_T = eq(ex2_reg_exe_fun, UInt<5>("h8")) @[Core.scala 1311:22]
    node _ex2_alu_muldiv_out_T_1 = bits(ex2_reg_mullu, 31, 0) @[Core.scala 1311:55]
    node _ex2_alu_muldiv_out_T_2 = bits(ex2_reg_mulhuu, 15, 0) @[Core.scala 1311:88]
    node _ex2_alu_muldiv_out_T_3 = shl(_ex2_alu_muldiv_out_T_2, 16) @[Core.scala 1311:106]
    node _ex2_alu_muldiv_out_T_4 = add(_ex2_alu_muldiv_out_T_1, _ex2_alu_muldiv_out_T_3) @[Core.scala 1311:71]
    node _ex2_alu_muldiv_out_T_5 = tail(_ex2_alu_muldiv_out_T_4, 1) @[Core.scala 1311:71]
    node _ex2_alu_muldiv_out_T_6 = eq(ex2_reg_exe_fun, UInt<5>("h9")) @[Core.scala 1312:22]
    node _ex2_alu_muldiv_out_T_7 = bits(ex2_reg_mulls, 31, 31) @[Core.scala 1304:36]
    node _ex2_alu_muldiv_out_T_8 = bits(_ex2_alu_muldiv_out_T_7, 0, 0) @[Bitwise.scala 74:15]
    node _ex2_alu_muldiv_out_T_9 = mux(_ex2_alu_muldiv_out_T_8, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _ex2_alu_muldiv_out_T_10 = bits(ex2_reg_mulls, 31, 0) @[Core.scala 1304:53]
    node _ex2_alu_muldiv_out_T_11 = cat(_ex2_alu_muldiv_out_T_9, _ex2_alu_muldiv_out_T_10) @[Core.scala 1304:45]
    node _ex2_alu_muldiv_out_T_12 = asSInt(_ex2_alu_muldiv_out_T_11) @[Core.scala 1304:71]
    node _ex2_alu_muldiv_out_T_13 = add(_ex2_alu_muldiv_out_T_12, ex2_reg_mulhss) @[Core.scala 1312:80]
    node _ex2_alu_muldiv_out_T_14 = tail(_ex2_alu_muldiv_out_T_13, 1) @[Core.scala 1312:80]
    node _ex2_alu_muldiv_out_T_15 = asSInt(_ex2_alu_muldiv_out_T_14) @[Core.scala 1312:80]
    node _ex2_alu_muldiv_out_T_16 = bits(_ex2_alu_muldiv_out_T_15, 47, 16) @[Core.scala 1312:97]
    node _ex2_alu_muldiv_out_T_17 = eq(ex2_reg_exe_fun, UInt<5>("ha")) @[Core.scala 1313:22]
    node _ex2_alu_muldiv_out_T_18 = bits(ex2_reg_mullu, 47, 16) @[Core.scala 1313:68]
    node _ex2_alu_muldiv_out_T_19 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _ex2_alu_muldiv_out_T_20 = bits(_ex2_alu_muldiv_out_T_18, 31, 0) @[Core.scala 1307:43]
    node _ex2_alu_muldiv_out_T_21 = cat(_ex2_alu_muldiv_out_T_19, _ex2_alu_muldiv_out_T_20) @[Core.scala 1307:35]
    node _ex2_alu_muldiv_out_T_22 = add(_ex2_alu_muldiv_out_T_21, ex2_reg_mulhuu) @[Core.scala 1313:108]
    node _ex2_alu_muldiv_out_T_23 = tail(_ex2_alu_muldiv_out_T_22, 1) @[Core.scala 1313:108]
    node _ex2_alu_muldiv_out_T_24 = bits(_ex2_alu_muldiv_out_T_23, 47, 16) @[Core.scala 1313:125]
    node _ex2_alu_muldiv_out_T_25 = eq(ex2_reg_exe_fun, UInt<5>("hb")) @[Core.scala 1314:22]
    node _ex2_alu_muldiv_out_T_26 = bits(ex2_reg_mulls, 31, 31) @[Core.scala 1304:36]
    node _ex2_alu_muldiv_out_T_27 = bits(_ex2_alu_muldiv_out_T_26, 0, 0) @[Bitwise.scala 74:15]
    node _ex2_alu_muldiv_out_T_28 = mux(_ex2_alu_muldiv_out_T_27, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _ex2_alu_muldiv_out_T_29 = bits(ex2_reg_mulls, 31, 0) @[Core.scala 1304:53]
    node _ex2_alu_muldiv_out_T_30 = cat(_ex2_alu_muldiv_out_T_28, _ex2_alu_muldiv_out_T_29) @[Core.scala 1304:45]
    node _ex2_alu_muldiv_out_T_31 = asSInt(_ex2_alu_muldiv_out_T_30) @[Core.scala 1304:71]
    node _ex2_alu_muldiv_out_T_32 = add(_ex2_alu_muldiv_out_T_31, ex2_reg_mulhsu) @[Core.scala 1314:80]
    node _ex2_alu_muldiv_out_T_33 = tail(_ex2_alu_muldiv_out_T_32, 1) @[Core.scala 1314:80]
    node _ex2_alu_muldiv_out_T_34 = asSInt(_ex2_alu_muldiv_out_T_33) @[Core.scala 1314:80]
    node _ex2_alu_muldiv_out_T_35 = bits(_ex2_alu_muldiv_out_T_34, 47, 16) @[Core.scala 1314:97]
    node _ex2_alu_muldiv_out_T_36 = eq(ex2_reg_exe_fun, UInt<5>("hc")) @[Core.scala 1315:22]
    node _ex2_alu_muldiv_out_T_37 = eq(ex2_reg_exe_fun, UInt<5>("he")) @[Core.scala 1316:22]
    node _ex2_alu_muldiv_out_T_38 = eq(ex2_reg_exe_fun, UInt<5>("hd")) @[Core.scala 1317:22]
    node _ex2_alu_muldiv_out_T_39 = eq(ex2_reg_exe_fun, UInt<5>("hf")) @[Core.scala 1318:22]
    node _ex2_alu_muldiv_out_T_40 = mux(_ex2_alu_muldiv_out_T_39, ex2_reg_reminder, UInt<32>("h0")) @[Mux.scala 101:16]
    node _ex2_alu_muldiv_out_T_41 = mux(_ex2_alu_muldiv_out_T_38, ex2_reg_reminder, _ex2_alu_muldiv_out_T_40) @[Mux.scala 101:16]
    node _ex2_alu_muldiv_out_T_42 = mux(_ex2_alu_muldiv_out_T_37, ex2_reg_quotient, _ex2_alu_muldiv_out_T_41) @[Mux.scala 101:16]
    node _ex2_alu_muldiv_out_T_43 = mux(_ex2_alu_muldiv_out_T_36, ex2_reg_quotient, _ex2_alu_muldiv_out_T_42) @[Mux.scala 101:16]
    node _ex2_alu_muldiv_out_T_44 = mux(_ex2_alu_muldiv_out_T_25, _ex2_alu_muldiv_out_T_35, _ex2_alu_muldiv_out_T_43) @[Mux.scala 101:16]
    node _ex2_alu_muldiv_out_T_45 = mux(_ex2_alu_muldiv_out_T_17, _ex2_alu_muldiv_out_T_24, _ex2_alu_muldiv_out_T_44) @[Mux.scala 101:16]
    node _ex2_alu_muldiv_out_T_46 = mux(_ex2_alu_muldiv_out_T_6, _ex2_alu_muldiv_out_T_16, _ex2_alu_muldiv_out_T_45) @[Mux.scala 101:16]
    node ex2_alu_muldiv_out = mux(_ex2_alu_muldiv_out_T, _ex2_alu_muldiv_out_T_5, _ex2_alu_muldiv_out_T_46) @[Mux.scala 101:16]
    ex2_div_stall_next <= UInt<1>("h0") @[Core.scala 1323:22]
    node _T_62 = asUInt(UInt<1>("h0")) @[Core.scala 1398:33]
    node _T_63 = asUInt(ex2_reg_divrem_state) @[Core.scala 1398:33]
    node _T_64 = eq(_T_62, _T_63) @[Core.scala 1398:33]
    when _T_64 : @[Core.scala 1398:33]
      when ex2_reg_divrem : @[Core.scala 1400:29]
        node _T_65 = bits(ex2_reg_init_divisor, 31, 2) @[Core.scala 1401:35]
        node _T_66 = eq(_T_65, UInt<1>("h0")) @[Core.scala 1401:51]
        when _T_66 : @[Core.scala 1401:60]
          ex2_reg_divrem_state <= UInt<2>("h2") @[Core.scala 1402:32]
        else :
          ex2_reg_divrem_state <= UInt<1>("h1") @[Core.scala 1404:32]
      node _ex2_reg_dividend_T = asSInt(ex2_reg_init_dividend) @[Core.scala 1408:59]
      ex2_reg_dividend <= _ex2_reg_dividend_T @[Core.scala 1408:28]
      node _ex2_reg_divisor_T = bits(ex2_reg_init_divisor, 3, 0) @[Core.scala 1409:55]
      node _ex2_reg_divisor_T_1 = cat(_ex2_reg_divisor_T, UInt<32>("h0")) @[Cat.scala 31:58]
      ex2_reg_divisor <= _ex2_reg_divisor_T_1 @[Core.scala 1409:28]
      node _ex2_reg_p_divisor_T = cat(ex2_reg_init_divisor, UInt<32>("h0")) @[Cat.scala 31:58]
      ex2_reg_p_divisor <= _ex2_reg_p_divisor_T @[Core.scala 1410:28]
      ex2_reg_divrem_count <= UInt<1>("h0") @[Core.scala 1411:28]
      ex2_reg_rem_shift <= UInt<1>("h0") @[Core.scala 1412:28]
      ex2_reg_quotient <= UInt<1>("h0") @[Core.scala 1413:28]
      node _T_67 = bits(ex2_reg_init_divisor, 1, 1) @[Core.scala 1414:33]
      node _T_68 = eq(_T_67, UInt<1>("h0")) @[Core.scala 1414:37]
      when _T_68 : @[Core.scala 1414:46]
        ex2_reg_extra_shift <= UInt<1>("h0") @[Core.scala 1415:29]
        ex2_reg_d <= UInt<3>("h0") @[Core.scala 1416:29]
      else :
        ex2_reg_extra_shift <= UInt<1>("h1") @[Core.scala 1418:29]
        node _ex2_reg_d_T = bits(ex2_reg_init_divisor, 0, 0) @[Core.scala 1419:56]
        node _ex2_reg_d_T_1 = cat(_ex2_reg_d_T, UInt<2>("h0")) @[Cat.scala 31:58]
        ex2_reg_d <= _ex2_reg_d_T_1 @[Core.scala 1419:29]
    else :
      node _T_69 = asUInt(UInt<1>("h1")) @[Core.scala 1398:33]
      node _T_70 = asUInt(ex2_reg_divrem_state) @[Core.scala 1398:33]
      node _T_71 = eq(_T_69, _T_70) @[Core.scala 1398:33]
      when _T_71 : @[Core.scala 1398:33]
        node _T_72 = bits(ex2_reg_p_divisor, 63, 36) @[Core.scala 1423:30]
        node _T_73 = eq(_T_72, UInt<1>("h0")) @[Core.scala 1423:57]
        when _T_73 : @[Core.scala 1423:66]
          ex2_reg_divrem_state <= UInt<2>("h2") @[Core.scala 1424:30]
        node _ex2_reg_p_divisor_T_1 = shr(ex2_reg_p_divisor, 2) @[Core.scala 1426:49]
        ex2_reg_p_divisor <= _ex2_reg_p_divisor_T_1 @[Core.scala 1426:28]
        node _ex2_reg_divisor_T_2 = shr(ex2_reg_p_divisor, 2) @[Core.scala 1427:50]
        node _ex2_reg_divisor_T_3 = bits(_ex2_reg_divisor_T_2, 35, 0) @[Core.scala 1427:55]
        ex2_reg_divisor <= _ex2_reg_divisor_T_3 @[Core.scala 1427:28]
        node _ex2_reg_divrem_count_T = add(ex2_reg_divrem_count, UInt<1>("h1")) @[Core.scala 1428:52]
        node _ex2_reg_divrem_count_T_1 = tail(_ex2_reg_divrem_count_T, 1) @[Core.scala 1428:52]
        ex2_reg_divrem_count <= _ex2_reg_divrem_count_T_1 @[Core.scala 1428:28]
        node _T_74 = bits(ex2_reg_p_divisor, 35, 35) @[Core.scala 1429:30]
        node _T_75 = eq(_T_74, UInt<1>("h0")) @[Core.scala 1429:43]
        when _T_75 : @[Core.scala 1429:52]
          ex2_reg_extra_shift <= UInt<1>("h0") @[Core.scala 1430:29]
          node _ex2_reg_d_T_2 = bits(ex2_reg_p_divisor, 33, 31) @[Core.scala 1431:49]
          ex2_reg_d <= _ex2_reg_d_T_2 @[Core.scala 1431:29]
        else :
          ex2_reg_extra_shift <= UInt<1>("h1") @[Core.scala 1433:29]
          node _ex2_reg_d_T_3 = bits(ex2_reg_p_divisor, 34, 32) @[Core.scala 1434:49]
          ex2_reg_d <= _ex2_reg_d_T_3 @[Core.scala 1434:29]
        ex2_div_stall_next <= UInt<1>("h1") @[Core.scala 1436:29]
      else :
        node _T_76 = asUInt(UInt<2>("h2")) @[Core.scala 1398:33]
        node _T_77 = asUInt(ex2_reg_divrem_state) @[Core.scala 1398:33]
        node _T_78 = eq(_T_76, _T_77) @[Core.scala 1398:33]
        when _T_78 : @[Core.scala 1398:33]
          node _p_T = bits(ex2_reg_dividend, 36, 36) @[Core.scala 1440:29]
          node _p_T_1 = eq(_p_T, UInt<1>("h0")) @[Core.scala 1440:42]
          node _p_T_2 = bits(ex2_reg_dividend, 35, 31) @[Core.scala 1441:27]
          node _p_T_3 = bits(ex2_reg_dividend, 35, 31) @[Core.scala 1442:28]
          node _p_T_4 = not(_p_T_3) @[Core.scala 1442:11]
          node _p_T_5 = mux(_p_T_1, _p_T_2, _p_T_4) @[Core.scala 1440:12]
          node _p_T_6 = bits(ex2_reg_dividend, 36, 36) @[Core.scala 1444:29]
          node _p_T_7 = eq(_p_T_6, UInt<1>("h0")) @[Core.scala 1444:42]
          node _p_T_8 = bits(ex2_reg_dividend, 34, 30) @[Core.scala 1445:27]
          node _p_T_9 = bits(ex2_reg_dividend, 34, 30) @[Core.scala 1446:28]
          node _p_T_10 = not(_p_T_9) @[Core.scala 1446:11]
          node _p_T_11 = mux(_p_T_7, _p_T_8, _p_T_10) @[Core.scala 1444:12]
          node p = mux(ex2_reg_extra_shift, _p_T_5, _p_T_11) @[Core.scala 1439:18]
          node _ex2_q_T = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _ex2_q_T_1 = mux(_ex2_q_T, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _ex2_q_T_2 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _ex2_q_T_3 = mux(_ex2_q_T_2, UInt<1>("h0"), _ex2_q_T_1) @[Mux.scala 81:58]
          node _ex2_q_T_4 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _ex2_q_T_5 = mux(_ex2_q_T_4, UInt<1>("h1"), _ex2_q_T_3) @[Mux.scala 81:58]
          node _ex2_q_T_6 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _ex2_q_T_7 = mux(_ex2_q_T_6, UInt<1>("h1"), _ex2_q_T_5) @[Mux.scala 81:58]
          node _ex2_q_T_8 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _ex2_q_T_9 = mux(_ex2_q_T_8, UInt<1>("h1"), _ex2_q_T_7) @[Mux.scala 81:58]
          node _ex2_q_T_10 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _ex2_q_T_11 = mux(_ex2_q_T_10, UInt<1>("h1"), _ex2_q_T_9) @[Mux.scala 81:58]
          node _ex2_q_T_12 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _ex2_q_T_13 = mux(_ex2_q_T_12, UInt<2>("h2"), _ex2_q_T_11) @[Mux.scala 81:58]
          node _ex2_q_T_14 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _ex2_q_T_15 = mux(_ex2_q_T_14, UInt<2>("h2"), _ex2_q_T_13) @[Mux.scala 81:58]
          node _ex2_q_T_16 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _ex2_q_T_17 = mux(_ex2_q_T_16, UInt<2>("h2"), _ex2_q_T_15) @[Mux.scala 81:58]
          node _ex2_q_T_18 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _ex2_q_T_19 = mux(_ex2_q_T_18, UInt<2>("h2"), _ex2_q_T_17) @[Mux.scala 81:58]
          node _ex2_q_T_20 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _ex2_q_T_21 = mux(_ex2_q_T_20, UInt<2>("h2"), _ex2_q_T_19) @[Mux.scala 81:58]
          node _ex2_q_T_22 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _ex2_q_T_23 = mux(_ex2_q_T_22, UInt<2>("h2"), _ex2_q_T_21) @[Mux.scala 81:58]
          node _ex2_q_T_24 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _ex2_q_T_25 = mux(_ex2_q_T_24, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _ex2_q_T_26 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _ex2_q_T_27 = mux(_ex2_q_T_26, UInt<1>("h0"), _ex2_q_T_25) @[Mux.scala 81:58]
          node _ex2_q_T_28 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _ex2_q_T_29 = mux(_ex2_q_T_28, UInt<1>("h1"), _ex2_q_T_27) @[Mux.scala 81:58]
          node _ex2_q_T_30 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _ex2_q_T_31 = mux(_ex2_q_T_30, UInt<1>("h1"), _ex2_q_T_29) @[Mux.scala 81:58]
          node _ex2_q_T_32 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _ex2_q_T_33 = mux(_ex2_q_T_32, UInt<1>("h1"), _ex2_q_T_31) @[Mux.scala 81:58]
          node _ex2_q_T_34 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _ex2_q_T_35 = mux(_ex2_q_T_34, UInt<1>("h1"), _ex2_q_T_33) @[Mux.scala 81:58]
          node _ex2_q_T_36 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _ex2_q_T_37 = mux(_ex2_q_T_36, UInt<1>("h1"), _ex2_q_T_35) @[Mux.scala 81:58]
          node _ex2_q_T_38 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _ex2_q_T_39 = mux(_ex2_q_T_38, UInt<2>("h2"), _ex2_q_T_37) @[Mux.scala 81:58]
          node _ex2_q_T_40 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _ex2_q_T_41 = mux(_ex2_q_T_40, UInt<2>("h2"), _ex2_q_T_39) @[Mux.scala 81:58]
          node _ex2_q_T_42 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _ex2_q_T_43 = mux(_ex2_q_T_42, UInt<2>("h2"), _ex2_q_T_41) @[Mux.scala 81:58]
          node _ex2_q_T_44 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _ex2_q_T_45 = mux(_ex2_q_T_44, UInt<2>("h2"), _ex2_q_T_43) @[Mux.scala 81:58]
          node _ex2_q_T_46 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _ex2_q_T_47 = mux(_ex2_q_T_46, UInt<2>("h2"), _ex2_q_T_45) @[Mux.scala 81:58]
          node _ex2_q_T_48 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _ex2_q_T_49 = mux(_ex2_q_T_48, UInt<2>("h2"), _ex2_q_T_47) @[Mux.scala 81:58]
          node _ex2_q_T_50 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _ex2_q_T_51 = mux(_ex2_q_T_50, UInt<2>("h2"), _ex2_q_T_49) @[Mux.scala 81:58]
          node _ex2_q_T_52 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _ex2_q_T_53 = mux(_ex2_q_T_52, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _ex2_q_T_54 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _ex2_q_T_55 = mux(_ex2_q_T_54, UInt<1>("h0"), _ex2_q_T_53) @[Mux.scala 81:58]
          node _ex2_q_T_56 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _ex2_q_T_57 = mux(_ex2_q_T_56, UInt<1>("h1"), _ex2_q_T_55) @[Mux.scala 81:58]
          node _ex2_q_T_58 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _ex2_q_T_59 = mux(_ex2_q_T_58, UInt<1>("h1"), _ex2_q_T_57) @[Mux.scala 81:58]
          node _ex2_q_T_60 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _ex2_q_T_61 = mux(_ex2_q_T_60, UInt<1>("h1"), _ex2_q_T_59) @[Mux.scala 81:58]
          node _ex2_q_T_62 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _ex2_q_T_63 = mux(_ex2_q_T_62, UInt<1>("h1"), _ex2_q_T_61) @[Mux.scala 81:58]
          node _ex2_q_T_64 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _ex2_q_T_65 = mux(_ex2_q_T_64, UInt<1>("h1"), _ex2_q_T_63) @[Mux.scala 81:58]
          node _ex2_q_T_66 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _ex2_q_T_67 = mux(_ex2_q_T_66, UInt<1>("h1"), _ex2_q_T_65) @[Mux.scala 81:58]
          node _ex2_q_T_68 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _ex2_q_T_69 = mux(_ex2_q_T_68, UInt<2>("h2"), _ex2_q_T_67) @[Mux.scala 81:58]
          node _ex2_q_T_70 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _ex2_q_T_71 = mux(_ex2_q_T_70, UInt<2>("h2"), _ex2_q_T_69) @[Mux.scala 81:58]
          node _ex2_q_T_72 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _ex2_q_T_73 = mux(_ex2_q_T_72, UInt<2>("h2"), _ex2_q_T_71) @[Mux.scala 81:58]
          node _ex2_q_T_74 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _ex2_q_T_75 = mux(_ex2_q_T_74, UInt<2>("h2"), _ex2_q_T_73) @[Mux.scala 81:58]
          node _ex2_q_T_76 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _ex2_q_T_77 = mux(_ex2_q_T_76, UInt<2>("h2"), _ex2_q_T_75) @[Mux.scala 81:58]
          node _ex2_q_T_78 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _ex2_q_T_79 = mux(_ex2_q_T_78, UInt<2>("h2"), _ex2_q_T_77) @[Mux.scala 81:58]
          node _ex2_q_T_80 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _ex2_q_T_81 = mux(_ex2_q_T_80, UInt<2>("h2"), _ex2_q_T_79) @[Mux.scala 81:58]
          node _ex2_q_T_82 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _ex2_q_T_83 = mux(_ex2_q_T_82, UInt<2>("h2"), _ex2_q_T_81) @[Mux.scala 81:58]
          node _ex2_q_T_84 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _ex2_q_T_85 = mux(_ex2_q_T_84, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _ex2_q_T_86 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _ex2_q_T_87 = mux(_ex2_q_T_86, UInt<1>("h0"), _ex2_q_T_85) @[Mux.scala 81:58]
          node _ex2_q_T_88 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _ex2_q_T_89 = mux(_ex2_q_T_88, UInt<1>("h1"), _ex2_q_T_87) @[Mux.scala 81:58]
          node _ex2_q_T_90 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _ex2_q_T_91 = mux(_ex2_q_T_90, UInt<1>("h1"), _ex2_q_T_89) @[Mux.scala 81:58]
          node _ex2_q_T_92 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _ex2_q_T_93 = mux(_ex2_q_T_92, UInt<1>("h1"), _ex2_q_T_91) @[Mux.scala 81:58]
          node _ex2_q_T_94 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _ex2_q_T_95 = mux(_ex2_q_T_94, UInt<1>("h1"), _ex2_q_T_93) @[Mux.scala 81:58]
          node _ex2_q_T_96 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _ex2_q_T_97 = mux(_ex2_q_T_96, UInt<1>("h1"), _ex2_q_T_95) @[Mux.scala 81:58]
          node _ex2_q_T_98 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _ex2_q_T_99 = mux(_ex2_q_T_98, UInt<1>("h1"), _ex2_q_T_97) @[Mux.scala 81:58]
          node _ex2_q_T_100 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _ex2_q_T_101 = mux(_ex2_q_T_100, UInt<2>("h2"), _ex2_q_T_99) @[Mux.scala 81:58]
          node _ex2_q_T_102 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _ex2_q_T_103 = mux(_ex2_q_T_102, UInt<2>("h2"), _ex2_q_T_101) @[Mux.scala 81:58]
          node _ex2_q_T_104 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _ex2_q_T_105 = mux(_ex2_q_T_104, UInt<2>("h2"), _ex2_q_T_103) @[Mux.scala 81:58]
          node _ex2_q_T_106 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _ex2_q_T_107 = mux(_ex2_q_T_106, UInt<2>("h2"), _ex2_q_T_105) @[Mux.scala 81:58]
          node _ex2_q_T_108 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _ex2_q_T_109 = mux(_ex2_q_T_108, UInt<2>("h2"), _ex2_q_T_107) @[Mux.scala 81:58]
          node _ex2_q_T_110 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _ex2_q_T_111 = mux(_ex2_q_T_110, UInt<2>("h2"), _ex2_q_T_109) @[Mux.scala 81:58]
          node _ex2_q_T_112 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _ex2_q_T_113 = mux(_ex2_q_T_112, UInt<2>("h2"), _ex2_q_T_111) @[Mux.scala 81:58]
          node _ex2_q_T_114 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _ex2_q_T_115 = mux(_ex2_q_T_114, UInt<2>("h2"), _ex2_q_T_113) @[Mux.scala 81:58]
          node _ex2_q_T_116 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _ex2_q_T_117 = mux(_ex2_q_T_116, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _ex2_q_T_118 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _ex2_q_T_119 = mux(_ex2_q_T_118, UInt<1>("h0"), _ex2_q_T_117) @[Mux.scala 81:58]
          node _ex2_q_T_120 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _ex2_q_T_121 = mux(_ex2_q_T_120, UInt<1>("h0"), _ex2_q_T_119) @[Mux.scala 81:58]
          node _ex2_q_T_122 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _ex2_q_T_123 = mux(_ex2_q_T_122, UInt<1>("h0"), _ex2_q_T_121) @[Mux.scala 81:58]
          node _ex2_q_T_124 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _ex2_q_T_125 = mux(_ex2_q_T_124, UInt<1>("h1"), _ex2_q_T_123) @[Mux.scala 81:58]
          node _ex2_q_T_126 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _ex2_q_T_127 = mux(_ex2_q_T_126, UInt<1>("h1"), _ex2_q_T_125) @[Mux.scala 81:58]
          node _ex2_q_T_128 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _ex2_q_T_129 = mux(_ex2_q_T_128, UInt<1>("h1"), _ex2_q_T_127) @[Mux.scala 81:58]
          node _ex2_q_T_130 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _ex2_q_T_131 = mux(_ex2_q_T_130, UInt<1>("h1"), _ex2_q_T_129) @[Mux.scala 81:58]
          node _ex2_q_T_132 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _ex2_q_T_133 = mux(_ex2_q_T_132, UInt<1>("h1"), _ex2_q_T_131) @[Mux.scala 81:58]
          node _ex2_q_T_134 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _ex2_q_T_135 = mux(_ex2_q_T_134, UInt<1>("h1"), _ex2_q_T_133) @[Mux.scala 81:58]
          node _ex2_q_T_136 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _ex2_q_T_137 = mux(_ex2_q_T_136, UInt<2>("h2"), _ex2_q_T_135) @[Mux.scala 81:58]
          node _ex2_q_T_138 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _ex2_q_T_139 = mux(_ex2_q_T_138, UInt<2>("h2"), _ex2_q_T_137) @[Mux.scala 81:58]
          node _ex2_q_T_140 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _ex2_q_T_141 = mux(_ex2_q_T_140, UInt<2>("h2"), _ex2_q_T_139) @[Mux.scala 81:58]
          node _ex2_q_T_142 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _ex2_q_T_143 = mux(_ex2_q_T_142, UInt<2>("h2"), _ex2_q_T_141) @[Mux.scala 81:58]
          node _ex2_q_T_144 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _ex2_q_T_145 = mux(_ex2_q_T_144, UInt<2>("h2"), _ex2_q_T_143) @[Mux.scala 81:58]
          node _ex2_q_T_146 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _ex2_q_T_147 = mux(_ex2_q_T_146, UInt<2>("h2"), _ex2_q_T_145) @[Mux.scala 81:58]
          node _ex2_q_T_148 = eq(UInt<5>("h10"), p) @[Mux.scala 81:61]
          node _ex2_q_T_149 = mux(_ex2_q_T_148, UInt<2>("h2"), _ex2_q_T_147) @[Mux.scala 81:58]
          node _ex2_q_T_150 = eq(UInt<5>("h11"), p) @[Mux.scala 81:61]
          node _ex2_q_T_151 = mux(_ex2_q_T_150, UInt<2>("h2"), _ex2_q_T_149) @[Mux.scala 81:58]
          node _ex2_q_T_152 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _ex2_q_T_153 = mux(_ex2_q_T_152, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _ex2_q_T_154 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _ex2_q_T_155 = mux(_ex2_q_T_154, UInt<1>("h0"), _ex2_q_T_153) @[Mux.scala 81:58]
          node _ex2_q_T_156 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _ex2_q_T_157 = mux(_ex2_q_T_156, UInt<1>("h0"), _ex2_q_T_155) @[Mux.scala 81:58]
          node _ex2_q_T_158 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _ex2_q_T_159 = mux(_ex2_q_T_158, UInt<1>("h0"), _ex2_q_T_157) @[Mux.scala 81:58]
          node _ex2_q_T_160 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _ex2_q_T_161 = mux(_ex2_q_T_160, UInt<1>("h1"), _ex2_q_T_159) @[Mux.scala 81:58]
          node _ex2_q_T_162 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _ex2_q_T_163 = mux(_ex2_q_T_162, UInt<1>("h1"), _ex2_q_T_161) @[Mux.scala 81:58]
          node _ex2_q_T_164 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _ex2_q_T_165 = mux(_ex2_q_T_164, UInt<1>("h1"), _ex2_q_T_163) @[Mux.scala 81:58]
          node _ex2_q_T_166 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _ex2_q_T_167 = mux(_ex2_q_T_166, UInt<1>("h1"), _ex2_q_T_165) @[Mux.scala 81:58]
          node _ex2_q_T_168 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _ex2_q_T_169 = mux(_ex2_q_T_168, UInt<1>("h1"), _ex2_q_T_167) @[Mux.scala 81:58]
          node _ex2_q_T_170 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _ex2_q_T_171 = mux(_ex2_q_T_170, UInt<1>("h1"), _ex2_q_T_169) @[Mux.scala 81:58]
          node _ex2_q_T_172 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _ex2_q_T_173 = mux(_ex2_q_T_172, UInt<2>("h2"), _ex2_q_T_171) @[Mux.scala 81:58]
          node _ex2_q_T_174 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _ex2_q_T_175 = mux(_ex2_q_T_174, UInt<2>("h2"), _ex2_q_T_173) @[Mux.scala 81:58]
          node _ex2_q_T_176 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _ex2_q_T_177 = mux(_ex2_q_T_176, UInt<2>("h2"), _ex2_q_T_175) @[Mux.scala 81:58]
          node _ex2_q_T_178 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _ex2_q_T_179 = mux(_ex2_q_T_178, UInt<2>("h2"), _ex2_q_T_177) @[Mux.scala 81:58]
          node _ex2_q_T_180 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _ex2_q_T_181 = mux(_ex2_q_T_180, UInt<2>("h2"), _ex2_q_T_179) @[Mux.scala 81:58]
          node _ex2_q_T_182 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _ex2_q_T_183 = mux(_ex2_q_T_182, UInt<2>("h2"), _ex2_q_T_181) @[Mux.scala 81:58]
          node _ex2_q_T_184 = eq(UInt<5>("h10"), p) @[Mux.scala 81:61]
          node _ex2_q_T_185 = mux(_ex2_q_T_184, UInt<2>("h2"), _ex2_q_T_183) @[Mux.scala 81:58]
          node _ex2_q_T_186 = eq(UInt<5>("h11"), p) @[Mux.scala 81:61]
          node _ex2_q_T_187 = mux(_ex2_q_T_186, UInt<2>("h2"), _ex2_q_T_185) @[Mux.scala 81:58]
          node _ex2_q_T_188 = eq(UInt<5>("h12"), p) @[Mux.scala 81:61]
          node _ex2_q_T_189 = mux(_ex2_q_T_188, UInt<2>("h2"), _ex2_q_T_187) @[Mux.scala 81:58]
          node _ex2_q_T_190 = eq(UInt<5>("h13"), p) @[Mux.scala 81:61]
          node _ex2_q_T_191 = mux(_ex2_q_T_190, UInt<2>("h2"), _ex2_q_T_189) @[Mux.scala 81:58]
          node _ex2_q_T_192 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _ex2_q_T_193 = mux(_ex2_q_T_192, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _ex2_q_T_194 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _ex2_q_T_195 = mux(_ex2_q_T_194, UInt<1>("h0"), _ex2_q_T_193) @[Mux.scala 81:58]
          node _ex2_q_T_196 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _ex2_q_T_197 = mux(_ex2_q_T_196, UInt<1>("h0"), _ex2_q_T_195) @[Mux.scala 81:58]
          node _ex2_q_T_198 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _ex2_q_T_199 = mux(_ex2_q_T_198, UInt<1>("h0"), _ex2_q_T_197) @[Mux.scala 81:58]
          node _ex2_q_T_200 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _ex2_q_T_201 = mux(_ex2_q_T_200, UInt<1>("h1"), _ex2_q_T_199) @[Mux.scala 81:58]
          node _ex2_q_T_202 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _ex2_q_T_203 = mux(_ex2_q_T_202, UInt<1>("h1"), _ex2_q_T_201) @[Mux.scala 81:58]
          node _ex2_q_T_204 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _ex2_q_T_205 = mux(_ex2_q_T_204, UInt<1>("h1"), _ex2_q_T_203) @[Mux.scala 81:58]
          node _ex2_q_T_206 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _ex2_q_T_207 = mux(_ex2_q_T_206, UInt<1>("h1"), _ex2_q_T_205) @[Mux.scala 81:58]
          node _ex2_q_T_208 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _ex2_q_T_209 = mux(_ex2_q_T_208, UInt<1>("h1"), _ex2_q_T_207) @[Mux.scala 81:58]
          node _ex2_q_T_210 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _ex2_q_T_211 = mux(_ex2_q_T_210, UInt<1>("h1"), _ex2_q_T_209) @[Mux.scala 81:58]
          node _ex2_q_T_212 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _ex2_q_T_213 = mux(_ex2_q_T_212, UInt<2>("h2"), _ex2_q_T_211) @[Mux.scala 81:58]
          node _ex2_q_T_214 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _ex2_q_T_215 = mux(_ex2_q_T_214, UInt<2>("h2"), _ex2_q_T_213) @[Mux.scala 81:58]
          node _ex2_q_T_216 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _ex2_q_T_217 = mux(_ex2_q_T_216, UInt<2>("h2"), _ex2_q_T_215) @[Mux.scala 81:58]
          node _ex2_q_T_218 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _ex2_q_T_219 = mux(_ex2_q_T_218, UInt<2>("h2"), _ex2_q_T_217) @[Mux.scala 81:58]
          node _ex2_q_T_220 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _ex2_q_T_221 = mux(_ex2_q_T_220, UInt<2>("h2"), _ex2_q_T_219) @[Mux.scala 81:58]
          node _ex2_q_T_222 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _ex2_q_T_223 = mux(_ex2_q_T_222, UInt<2>("h2"), _ex2_q_T_221) @[Mux.scala 81:58]
          node _ex2_q_T_224 = eq(UInt<5>("h10"), p) @[Mux.scala 81:61]
          node _ex2_q_T_225 = mux(_ex2_q_T_224, UInt<2>("h2"), _ex2_q_T_223) @[Mux.scala 81:58]
          node _ex2_q_T_226 = eq(UInt<5>("h11"), p) @[Mux.scala 81:61]
          node _ex2_q_T_227 = mux(_ex2_q_T_226, UInt<2>("h2"), _ex2_q_T_225) @[Mux.scala 81:58]
          node _ex2_q_T_228 = eq(UInt<5>("h12"), p) @[Mux.scala 81:61]
          node _ex2_q_T_229 = mux(_ex2_q_T_228, UInt<2>("h2"), _ex2_q_T_227) @[Mux.scala 81:58]
          node _ex2_q_T_230 = eq(UInt<5>("h13"), p) @[Mux.scala 81:61]
          node _ex2_q_T_231 = mux(_ex2_q_T_230, UInt<2>("h2"), _ex2_q_T_229) @[Mux.scala 81:58]
          node _ex2_q_T_232 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _ex2_q_T_233 = mux(_ex2_q_T_232, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _ex2_q_T_234 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _ex2_q_T_235 = mux(_ex2_q_T_234, UInt<1>("h0"), _ex2_q_T_233) @[Mux.scala 81:58]
          node _ex2_q_T_236 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _ex2_q_T_237 = mux(_ex2_q_T_236, UInt<1>("h0"), _ex2_q_T_235) @[Mux.scala 81:58]
          node _ex2_q_T_238 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _ex2_q_T_239 = mux(_ex2_q_T_238, UInt<1>("h0"), _ex2_q_T_237) @[Mux.scala 81:58]
          node _ex2_q_T_240 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _ex2_q_T_241 = mux(_ex2_q_T_240, UInt<1>("h1"), _ex2_q_T_239) @[Mux.scala 81:58]
          node _ex2_q_T_242 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _ex2_q_T_243 = mux(_ex2_q_T_242, UInt<1>("h1"), _ex2_q_T_241) @[Mux.scala 81:58]
          node _ex2_q_T_244 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _ex2_q_T_245 = mux(_ex2_q_T_244, UInt<1>("h1"), _ex2_q_T_243) @[Mux.scala 81:58]
          node _ex2_q_T_246 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _ex2_q_T_247 = mux(_ex2_q_T_246, UInt<1>("h1"), _ex2_q_T_245) @[Mux.scala 81:58]
          node _ex2_q_T_248 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _ex2_q_T_249 = mux(_ex2_q_T_248, UInt<1>("h1"), _ex2_q_T_247) @[Mux.scala 81:58]
          node _ex2_q_T_250 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _ex2_q_T_251 = mux(_ex2_q_T_250, UInt<1>("h1"), _ex2_q_T_249) @[Mux.scala 81:58]
          node _ex2_q_T_252 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _ex2_q_T_253 = mux(_ex2_q_T_252, UInt<1>("h1"), _ex2_q_T_251) @[Mux.scala 81:58]
          node _ex2_q_T_254 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _ex2_q_T_255 = mux(_ex2_q_T_254, UInt<1>("h1"), _ex2_q_T_253) @[Mux.scala 81:58]
          node _ex2_q_T_256 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _ex2_q_T_257 = mux(_ex2_q_T_256, UInt<2>("h2"), _ex2_q_T_255) @[Mux.scala 81:58]
          node _ex2_q_T_258 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _ex2_q_T_259 = mux(_ex2_q_T_258, UInt<2>("h2"), _ex2_q_T_257) @[Mux.scala 81:58]
          node _ex2_q_T_260 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _ex2_q_T_261 = mux(_ex2_q_T_260, UInt<2>("h2"), _ex2_q_T_259) @[Mux.scala 81:58]
          node _ex2_q_T_262 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _ex2_q_T_263 = mux(_ex2_q_T_262, UInt<2>("h2"), _ex2_q_T_261) @[Mux.scala 81:58]
          node _ex2_q_T_264 = eq(UInt<5>("h10"), p) @[Mux.scala 81:61]
          node _ex2_q_T_265 = mux(_ex2_q_T_264, UInt<2>("h2"), _ex2_q_T_263) @[Mux.scala 81:58]
          node _ex2_q_T_266 = eq(UInt<5>("h11"), p) @[Mux.scala 81:61]
          node _ex2_q_T_267 = mux(_ex2_q_T_266, UInt<2>("h2"), _ex2_q_T_265) @[Mux.scala 81:58]
          node _ex2_q_T_268 = eq(UInt<5>("h12"), p) @[Mux.scala 81:61]
          node _ex2_q_T_269 = mux(_ex2_q_T_268, UInt<2>("h2"), _ex2_q_T_267) @[Mux.scala 81:58]
          node _ex2_q_T_270 = eq(UInt<5>("h13"), p) @[Mux.scala 81:61]
          node _ex2_q_T_271 = mux(_ex2_q_T_270, UInt<2>("h2"), _ex2_q_T_269) @[Mux.scala 81:58]
          node _ex2_q_T_272 = eq(UInt<5>("h14"), p) @[Mux.scala 81:61]
          node _ex2_q_T_273 = mux(_ex2_q_T_272, UInt<2>("h2"), _ex2_q_T_271) @[Mux.scala 81:58]
          node _ex2_q_T_274 = eq(UInt<5>("h15"), p) @[Mux.scala 81:61]
          node _ex2_q_T_275 = mux(_ex2_q_T_274, UInt<2>("h2"), _ex2_q_T_273) @[Mux.scala 81:58]
          node _ex2_q_T_276 = eq(UInt<1>("h1"), ex2_reg_d) @[Mux.scala 81:61]
          node _ex2_q_T_277 = mux(_ex2_q_T_276, _ex2_q_T_51, _ex2_q_T_23) @[Mux.scala 81:58]
          node _ex2_q_T_278 = eq(UInt<2>("h2"), ex2_reg_d) @[Mux.scala 81:61]
          node _ex2_q_T_279 = mux(_ex2_q_T_278, _ex2_q_T_83, _ex2_q_T_277) @[Mux.scala 81:58]
          node _ex2_q_T_280 = eq(UInt<2>("h3"), ex2_reg_d) @[Mux.scala 81:61]
          node _ex2_q_T_281 = mux(_ex2_q_T_280, _ex2_q_T_115, _ex2_q_T_279) @[Mux.scala 81:58]
          node _ex2_q_T_282 = eq(UInt<3>("h4"), ex2_reg_d) @[Mux.scala 81:61]
          node _ex2_q_T_283 = mux(_ex2_q_T_282, _ex2_q_T_151, _ex2_q_T_281) @[Mux.scala 81:58]
          node _ex2_q_T_284 = eq(UInt<3>("h5"), ex2_reg_d) @[Mux.scala 81:61]
          node _ex2_q_T_285 = mux(_ex2_q_T_284, _ex2_q_T_191, _ex2_q_T_283) @[Mux.scala 81:58]
          node _ex2_q_T_286 = eq(UInt<3>("h6"), ex2_reg_d) @[Mux.scala 81:61]
          node _ex2_q_T_287 = mux(_ex2_q_T_286, _ex2_q_T_231, _ex2_q_T_285) @[Mux.scala 81:58]
          node _ex2_q_T_288 = eq(UInt<3>("h7"), ex2_reg_d) @[Mux.scala 81:61]
          node ex2_q = mux(_ex2_q_T_288, _ex2_q_T_275, _ex2_q_T_287) @[Mux.scala 81:58]
          node _T_79 = bits(ex2_reg_dividend, 36, 36) @[Core.scala 1505:29]
          node _T_80 = eq(_T_79, UInt<1>("h0")) @[Core.scala 1505:42]
          when _T_80 : @[Core.scala 1505:51]
            node _ex2_reg_dividend_T_1 = shl(ex2_reg_dividend, 2) @[Core.scala 1506:54]
            node _ex2_reg_dividend_T_2 = bits(ex2_q, 0, 0) @[Core.scala 1507:17]
            node _ex2_reg_dividend_T_3 = eq(_ex2_reg_dividend_T_2, UInt<1>("h1")) @[Core.scala 1507:21]
            node _ex2_reg_dividend_T_4 = cat(UInt<1>("h0"), ex2_reg_divisor) @[Cat.scala 31:58]
            node _ex2_reg_dividend_T_5 = asSInt(_ex2_reg_dividend_T_4) @[Core.scala 1507:91]
            node _ex2_reg_dividend_T_6 = sub(ex2_reg_dividend, _ex2_reg_dividend_T_5) @[Core.scala 1507:52]
            node _ex2_reg_dividend_T_7 = tail(_ex2_reg_dividend_T_6, 1) @[Core.scala 1507:52]
            node _ex2_reg_dividend_T_8 = asSInt(_ex2_reg_dividend_T_7) @[Core.scala 1507:52]
            node _ex2_reg_dividend_T_9 = shl(_ex2_reg_dividend_T_8, 2) @[Core.scala 1507:95]
            node _ex2_reg_dividend_T_10 = bits(ex2_q, 1, 1) @[Core.scala 1508:17]
            node _ex2_reg_dividend_T_11 = eq(_ex2_reg_dividend_T_10, UInt<1>("h1")) @[Core.scala 1508:21]
            node _ex2_reg_dividend_T_12 = cat(ex2_reg_divisor, UInt<1>("h0")) @[Cat.scala 31:58]
            node _ex2_reg_dividend_T_13 = asSInt(_ex2_reg_dividend_T_12) @[Core.scala 1508:91]
            node _ex2_reg_dividend_T_14 = sub(ex2_reg_dividend, _ex2_reg_dividend_T_13) @[Core.scala 1508:52]
            node _ex2_reg_dividend_T_15 = tail(_ex2_reg_dividend_T_14, 1) @[Core.scala 1508:52]
            node _ex2_reg_dividend_T_16 = asSInt(_ex2_reg_dividend_T_15) @[Core.scala 1508:52]
            node _ex2_reg_dividend_T_17 = shl(_ex2_reg_dividend_T_16, 2) @[Core.scala 1508:95]
            node _ex2_reg_dividend_T_18 = mux(_ex2_reg_dividend_T_11, _ex2_reg_dividend_T_17, _ex2_reg_dividend_T_1) @[Mux.scala 101:16]
            node _ex2_reg_dividend_T_19 = mux(_ex2_reg_dividend_T_3, _ex2_reg_dividend_T_9, _ex2_reg_dividend_T_18) @[Mux.scala 101:16]
            ex2_reg_dividend <= _ex2_reg_dividend_T_19 @[Core.scala 1506:26]
            node _ex2_reg_quotient_T = shl(ex2_reg_quotient, 2) @[Core.scala 1510:54]
            node _ex2_reg_quotient_T_1 = bits(ex2_q, 0, 0) @[Core.scala 1511:17]
            node _ex2_reg_quotient_T_2 = eq(_ex2_reg_quotient_T_1, UInt<1>("h1")) @[Core.scala 1511:21]
            node _ex2_reg_quotient_T_3 = shl(ex2_reg_quotient, 2) @[Core.scala 1511:52]
            node _ex2_reg_quotient_T_4 = add(_ex2_reg_quotient_T_3, UInt<1>("h1")) @[Core.scala 1511:58]
            node _ex2_reg_quotient_T_5 = tail(_ex2_reg_quotient_T_4, 1) @[Core.scala 1511:58]
            node _ex2_reg_quotient_T_6 = bits(ex2_q, 1, 1) @[Core.scala 1512:17]
            node _ex2_reg_quotient_T_7 = eq(_ex2_reg_quotient_T_6, UInt<1>("h1")) @[Core.scala 1512:21]
            node _ex2_reg_quotient_T_8 = shl(ex2_reg_quotient, 2) @[Core.scala 1512:52]
            node _ex2_reg_quotient_T_9 = add(_ex2_reg_quotient_T_8, UInt<2>("h2")) @[Core.scala 1512:58]
            node _ex2_reg_quotient_T_10 = tail(_ex2_reg_quotient_T_9, 1) @[Core.scala 1512:58]
            node _ex2_reg_quotient_T_11 = mux(_ex2_reg_quotient_T_7, _ex2_reg_quotient_T_10, _ex2_reg_quotient_T) @[Mux.scala 101:16]
            node _ex2_reg_quotient_T_12 = mux(_ex2_reg_quotient_T_2, _ex2_reg_quotient_T_5, _ex2_reg_quotient_T_11) @[Mux.scala 101:16]
            ex2_reg_quotient <= _ex2_reg_quotient_T_12 @[Core.scala 1510:26]
          else :
            node _ex2_reg_dividend_T_20 = shl(ex2_reg_dividend, 2) @[Core.scala 1515:54]
            node _ex2_reg_dividend_T_21 = bits(ex2_q, 0, 0) @[Core.scala 1516:17]
            node _ex2_reg_dividend_T_22 = eq(_ex2_reg_dividend_T_21, UInt<1>("h1")) @[Core.scala 1516:21]
            node _ex2_reg_dividend_T_23 = cat(UInt<1>("h0"), ex2_reg_divisor) @[Cat.scala 31:58]
            node _ex2_reg_dividend_T_24 = asSInt(_ex2_reg_dividend_T_23) @[Core.scala 1516:91]
            node _ex2_reg_dividend_T_25 = add(ex2_reg_dividend, _ex2_reg_dividend_T_24) @[Core.scala 1516:52]
            node _ex2_reg_dividend_T_26 = tail(_ex2_reg_dividend_T_25, 1) @[Core.scala 1516:52]
            node _ex2_reg_dividend_T_27 = asSInt(_ex2_reg_dividend_T_26) @[Core.scala 1516:52]
            node _ex2_reg_dividend_T_28 = shl(_ex2_reg_dividend_T_27, 2) @[Core.scala 1516:95]
            node _ex2_reg_dividend_T_29 = bits(ex2_q, 1, 1) @[Core.scala 1517:17]
            node _ex2_reg_dividend_T_30 = eq(_ex2_reg_dividend_T_29, UInt<1>("h1")) @[Core.scala 1517:21]
            node _ex2_reg_dividend_T_31 = cat(ex2_reg_divisor, UInt<1>("h0")) @[Cat.scala 31:58]
            node _ex2_reg_dividend_T_32 = asSInt(_ex2_reg_dividend_T_31) @[Core.scala 1517:91]
            node _ex2_reg_dividend_T_33 = add(ex2_reg_dividend, _ex2_reg_dividend_T_32) @[Core.scala 1517:52]
            node _ex2_reg_dividend_T_34 = tail(_ex2_reg_dividend_T_33, 1) @[Core.scala 1517:52]
            node _ex2_reg_dividend_T_35 = asSInt(_ex2_reg_dividend_T_34) @[Core.scala 1517:52]
            node _ex2_reg_dividend_T_36 = shl(_ex2_reg_dividend_T_35, 2) @[Core.scala 1517:95]
            node _ex2_reg_dividend_T_37 = mux(_ex2_reg_dividend_T_30, _ex2_reg_dividend_T_36, _ex2_reg_dividend_T_20) @[Mux.scala 101:16]
            node _ex2_reg_dividend_T_38 = mux(_ex2_reg_dividend_T_22, _ex2_reg_dividend_T_28, _ex2_reg_dividend_T_37) @[Mux.scala 101:16]
            ex2_reg_dividend <= _ex2_reg_dividend_T_38 @[Core.scala 1515:26]
            node _ex2_reg_quotient_T_13 = shl(ex2_reg_quotient, 2) @[Core.scala 1519:54]
            node _ex2_reg_quotient_T_14 = bits(ex2_q, 0, 0) @[Core.scala 1520:17]
            node _ex2_reg_quotient_T_15 = eq(_ex2_reg_quotient_T_14, UInt<1>("h1")) @[Core.scala 1520:21]
            node _ex2_reg_quotient_T_16 = shl(ex2_reg_quotient, 2) @[Core.scala 1520:52]
            node _ex2_reg_quotient_T_17 = sub(_ex2_reg_quotient_T_16, UInt<1>("h1")) @[Core.scala 1520:58]
            node _ex2_reg_quotient_T_18 = tail(_ex2_reg_quotient_T_17, 1) @[Core.scala 1520:58]
            node _ex2_reg_quotient_T_19 = bits(ex2_q, 1, 1) @[Core.scala 1521:17]
            node _ex2_reg_quotient_T_20 = eq(_ex2_reg_quotient_T_19, UInt<1>("h1")) @[Core.scala 1521:21]
            node _ex2_reg_quotient_T_21 = shl(ex2_reg_quotient, 2) @[Core.scala 1521:52]
            node _ex2_reg_quotient_T_22 = sub(_ex2_reg_quotient_T_21, UInt<2>("h2")) @[Core.scala 1521:58]
            node _ex2_reg_quotient_T_23 = tail(_ex2_reg_quotient_T_22, 1) @[Core.scala 1521:58]
            node _ex2_reg_quotient_T_24 = mux(_ex2_reg_quotient_T_20, _ex2_reg_quotient_T_23, _ex2_reg_quotient_T_13) @[Mux.scala 101:16]
            node _ex2_reg_quotient_T_25 = mux(_ex2_reg_quotient_T_15, _ex2_reg_quotient_T_18, _ex2_reg_quotient_T_24) @[Mux.scala 101:16]
            ex2_reg_quotient <= _ex2_reg_quotient_T_25 @[Core.scala 1519:26]
          node _ex2_reg_rem_shift_T = add(ex2_reg_rem_shift, UInt<1>("h1")) @[Core.scala 1524:46]
          node _ex2_reg_rem_shift_T_1 = tail(_ex2_reg_rem_shift_T, 1) @[Core.scala 1524:46]
          ex2_reg_rem_shift <= _ex2_reg_rem_shift_T_1 @[Core.scala 1524:25]
          node _ex2_reg_divrem_count_T_2 = add(ex2_reg_divrem_count, UInt<1>("h1")) @[Core.scala 1525:52]
          node _ex2_reg_divrem_count_T_3 = tail(_ex2_reg_divrem_count_T_2, 1) @[Core.scala 1525:52]
          ex2_reg_divrem_count <= _ex2_reg_divrem_count_T_3 @[Core.scala 1525:28]
          node _T_81 = eq(ex2_reg_divrem_count, UInt<5>("h10")) @[Core.scala 1526:34]
          when _T_81 : @[Core.scala 1526:44]
            ex2_reg_divrem_state <= UInt<2>("h3") @[Core.scala 1527:30]
          ex2_div_stall_next <= UInt<1>("h1") @[Core.scala 1529:26]
        else :
          node _T_82 = asUInt(UInt<2>("h3")) @[Core.scala 1398:33]
          node _T_83 = asUInt(ex2_reg_divrem_state) @[Core.scala 1398:33]
          node _T_84 = eq(_T_82, _T_83) @[Core.scala 1398:33]
          when _T_84 : @[Core.scala 1398:33]
            node _ex2_reg_reminder_T = cat(ex2_reg_rem_shift, UInt<1>("h0")) @[Cat.scala 31:58]
            node _ex2_reg_reminder_T_1 = dshr(ex2_reg_dividend, _ex2_reg_reminder_T) @[Core.scala 1532:45]
            node _ex2_reg_reminder_T_2 = bits(_ex2_reg_reminder_T_1, 31, 0) @[Core.scala 1532:81]
            ex2_reg_reminder <= _ex2_reg_reminder_T_2 @[Core.scala 1532:24]
            ex2_reg_divrem_state <= UInt<3>("h4") @[Core.scala 1533:28]
            ex2_div_stall_next <= UInt<1>("h1") @[Core.scala 1534:26]
          else :
            node _T_85 = asUInt(UInt<3>("h4")) @[Core.scala 1398:33]
            node _T_86 = asUInt(ex2_reg_divrem_state) @[Core.scala 1398:33]
            node _T_87 = eq(_T_85, _T_86) @[Core.scala 1398:33]
            when _T_87 : @[Core.scala 1398:33]
              node _reminder_T = bits(ex2_reg_dividend, 36, 36) @[Core.scala 1537:42]
              node _reminder_T_1 = eq(_reminder_T, UInt<1>("h1")) @[Core.scala 1537:55]
              node _reminder_T_2 = bits(ex2_reg_init_divisor, 31, 0) @[Core.scala 1538:48]
              node _reminder_T_3 = add(ex2_reg_reminder, _reminder_T_2) @[Core.scala 1538:26]
              node _reminder_T_4 = tail(_reminder_T_3, 1) @[Core.scala 1538:26]
              node reminder = mux(_reminder_T_1, _reminder_T_4, ex2_reg_reminder) @[Core.scala 1537:25]
              node _ex2_reg_reminder_T_3 = eq(ex2_reg_sign_op1, UInt<1>("h0")) @[Core.scala 1543:30]
              node _ex2_reg_reminder_T_4 = not(reminder) @[Core.scala 1545:11]
              node _ex2_reg_reminder_T_5 = add(_ex2_reg_reminder_T_4, UInt<1>("h1")) @[Core.scala 1545:21]
              node _ex2_reg_reminder_T_6 = tail(_ex2_reg_reminder_T_5, 1) @[Core.scala 1545:21]
              node _ex2_reg_reminder_T_7 = mux(_ex2_reg_reminder_T_3, reminder, _ex2_reg_reminder_T_6) @[Core.scala 1543:12]
              node _ex2_reg_reminder_T_8 = mux(ex2_reg_zero_op2, ex2_reg_orig_dividend, _ex2_reg_reminder_T_7) @[Core.scala 1541:30]
              ex2_reg_reminder <= _ex2_reg_reminder_T_8 @[Core.scala 1541:24]
              node _quotient_T = bits(ex2_reg_dividend, 36, 36) @[Core.scala 1548:42]
              node _quotient_T_1 = eq(_quotient_T, UInt<1>("h1")) @[Core.scala 1548:55]
              node _quotient_T_2 = sub(ex2_reg_quotient, UInt<1>("h1")) @[Core.scala 1549:26]
              node _quotient_T_3 = tail(_quotient_T_2, 1) @[Core.scala 1549:26]
              node quotient = mux(_quotient_T_1, _quotient_T_3, ex2_reg_quotient) @[Core.scala 1548:25]
              node _ex2_reg_quotient_T_26 = eq(ex2_reg_sign_op12, UInt<1>("h0")) @[Core.scala 1554:31]
              node _ex2_reg_quotient_T_27 = not(quotient) @[Core.scala 1556:11]
              node _ex2_reg_quotient_T_28 = add(_ex2_reg_quotient_T_27, UInt<1>("h1")) @[Core.scala 1556:21]
              node _ex2_reg_quotient_T_29 = tail(_ex2_reg_quotient_T_28, 1) @[Core.scala 1556:21]
              node _ex2_reg_quotient_T_30 = mux(_ex2_reg_quotient_T_26, quotient, _ex2_reg_quotient_T_29) @[Core.scala 1554:12]
              node _ex2_reg_quotient_T_31 = mux(ex2_reg_zero_op2, UInt<32>("hffffffff"), _ex2_reg_quotient_T_30) @[Core.scala 1552:30]
              ex2_reg_quotient <= _ex2_reg_quotient_T_31 @[Core.scala 1552:24]
              ex2_reg_divrem_state <= UInt<3>("h5") @[Core.scala 1559:28]
            else :
              node _T_88 = asUInt(UInt<3>("h5")) @[Core.scala 1398:33]
              node _T_89 = asUInt(ex2_reg_divrem_state) @[Core.scala 1398:33]
              node _T_90 = eq(_T_88, _T_89) @[Core.scala 1398:33]
              when _T_90 : @[Core.scala 1398:33]
                ex2_reg_divrem_state <= UInt<1>("h0") @[Core.scala 1563:28]
    node _ex2_wb_data_T = eq(ex2_reg_wb_sel, UInt<3>("h1")) @[Core.scala 1576:23]
    node _ex2_wb_data_T_1 = eq(ex2_reg_wb_sel, UInt<3>("h7")) @[Core.scala 1577:23]
    node _ex2_wb_data_T_2 = or(_ex2_wb_data_T, _ex2_wb_data_T_1) @[Core.scala 1576:34]
    node _ex2_wb_data_T_3 = eq(ex2_reg_wb_sel, UInt<3>("h5")) @[Core.scala 1580:23]
    node _ex2_wb_data_T_4 = eq(ex2_reg_wb_sel, UInt<3>("h3")) @[Core.scala 1581:23]
    node _ex2_wb_data_T_5 = or(_ex2_wb_data_T_3, _ex2_wb_data_T_4) @[Core.scala 1580:35]
    node _ex2_wb_data_T_6 = eq(ex2_reg_wb_sel, UInt<3>("h4")) @[Core.scala 1583:21]
    node _ex2_wb_data_T_7 = mux(_ex2_wb_data_T_6, ex2_alu_muldiv_out, ex2_reg_alu_out) @[Mux.scala 101:16]
    node _ex2_wb_data_T_8 = mux(_ex2_wb_data_T_5, csr_rdata, _ex2_wb_data_T_7) @[Mux.scala 101:16]
    node _ex2_wb_data_T_9 = mux(_ex2_wb_data_T_2, ex2_reg_pc_bit_out, _ex2_wb_data_T_8) @[Mux.scala 101:16]
    ex2_wb_data <= _ex2_wb_data_T_9 @[Core.scala 1574:15]
    node _ex2_fw_data_T = eq(ex2_reg_wb_sel, UInt<3>("h1")) @[Core.scala 1588:23]
    node _ex2_fw_data_T_1 = eq(ex2_reg_wb_sel, UInt<3>("h7")) @[Core.scala 1589:23]
    node _ex2_fw_data_T_2 = or(_ex2_fw_data_T, _ex2_fw_data_T_1) @[Core.scala 1588:34]
    node _ex2_fw_data_T_3 = mux(_ex2_fw_data_T_2, ex2_reg_pc_bit_out, ex2_reg_alu_out) @[Core.scala 1586:21]
    ex2_fw_data <= _ex2_fw_data_T_3 @[Core.scala 1586:15]
    node _T_91 = eq(ex2_reg_div_stall, UInt<1>("h0")) @[Core.scala 1594:34]
    node _T_92 = and(ex2_reg_inst3_use_reg, _T_91) @[Core.scala 1594:31]
    when _T_92 : @[Core.scala 1594:54]
      infer mport MPORT_2 = scoreboard[ex2_reg_wb_addr], clock @[Core.scala 1595:15]
      MPORT_2 <= UInt<1>("h0") @[Core.scala 1595:33]
    node _ex2_reg_is_retired_T = eq(ex2_reg_div_stall, UInt<1>("h0")) @[Core.scala 1598:46]
    node _ex2_reg_is_retired_T_1 = and(ex2_is_valid_inst, _ex2_reg_is_retired_T) @[Core.scala 1598:43]
    node _ex2_reg_is_retired_T_2 = and(_ex2_reg_is_retired_T_1, ex2_reg_no_mem) @[Core.scala 1598:65]
    ex2_reg_is_retired <= _ex2_reg_is_retired_T_2 @[Core.scala 1598:22]
    node _T_93 = eq(ex2_reg_div_stall, UInt<1>("h0")) @[Core.scala 1600:19]
    node _T_94 = and(ex2_en, _T_93) @[Core.scala 1600:16]
    node _T_95 = eq(ex2_reg_rf_wen, UInt<1>("h1")) @[Core.scala 1600:56]
    node _T_96 = and(_T_94, _T_95) @[Core.scala 1600:38]
    node _T_97 = and(_T_96, ex2_reg_no_mem) @[Core.scala 1600:66]
    when _T_97 : @[Core.scala 1600:85]
      infer mport MPORT_3 = regfile[ex2_reg_wb_addr], clock @[Core.scala 1601:12]
      MPORT_3 <= ex2_wb_data @[Core.scala 1601:30]
    node _T_98 = eq(ex2_stall, UInt<1>("h0")) @[Core.scala 1608:9]
    when _T_98 : @[Core.scala 1608:21]
      node _mem1_reg_mem_wstrb_T = eq(ex1_reg_mem_w, UInt<3>("h5")) @[Core.scala 1610:22]
      node _mem1_reg_mem_wstrb_T_1 = eq(ex1_reg_mem_w, UInt<3>("h4")) @[Core.scala 1611:22]
      node _mem1_reg_mem_wstrb_T_2 = mux(_mem1_reg_mem_wstrb_T_1, UInt<2>("h3"), UInt<4>("hf")) @[Mux.scala 101:16]
      node _mem1_reg_mem_wstrb_T_3 = mux(_mem1_reg_mem_wstrb_T, UInt<1>("h1"), _mem1_reg_mem_wstrb_T_2) @[Mux.scala 101:16]
      node _mem1_reg_mem_wstrb_T_4 = bits(ex1_alu_out, 1, 0) @[Core.scala 1613:23]
      node _mem1_reg_mem_wstrb_T_5 = dshl(_mem1_reg_mem_wstrb_T_3, _mem1_reg_mem_wstrb_T_4) @[Core.scala 1613:8]
      node _mem1_reg_mem_wstrb_T_6 = bits(_mem1_reg_mem_wstrb_T_5, 3, 0) @[Core.scala 1613:31]
      mem1_reg_mem_wstrb <= _mem1_reg_mem_wstrb_T_6 @[Core.scala 1609:28]
      mem1_reg_mem_w <= ex1_reg_mem_w @[Core.scala 1614:28]
      mem1_reg_mem_use_reg <= ex1_reg_mem_use_reg @[Core.scala 1615:28]
      node _mem1_is_dram_T = bits(ex1_alu_out, 31, 28) @[Core.scala 1616:41]
      node mem1_is_dram = eq(_mem1_is_dram_T, UInt<4>("h2")) @[Core.scala 1616:70]
      mem1_reg_is_dram <= mem1_is_dram @[Core.scala 1617:28]
      node _mem1_reg_is_mem_load_T = eq(mem1_is_dram, UInt<1>("h0")) @[Core.scala 1618:31]
      node _mem1_reg_is_mem_load_T_1 = eq(ex1_reg_wb_sel, UInt<3>("h6")) @[Core.scala 1618:64]
      node _mem1_reg_is_mem_load_T_2 = and(_mem1_reg_is_mem_load_T, _mem1_reg_is_mem_load_T_1) @[Core.scala 1618:45]
      mem1_reg_is_mem_load <= _mem1_reg_is_mem_load_T_2 @[Core.scala 1618:28]
      node _mem1_reg_is_mem_store_T = eq(mem1_is_dram, UInt<1>("h0")) @[Core.scala 1619:31]
      node _mem1_reg_is_mem_store_T_1 = eq(ex1_reg_wb_sel, UInt<3>("h2")) @[Core.scala 1619:64]
      node _mem1_reg_is_mem_store_T_2 = and(_mem1_reg_is_mem_store_T, _mem1_reg_is_mem_store_T_1) @[Core.scala 1619:45]
      mem1_reg_is_mem_store <= _mem1_reg_is_mem_store_T_2 @[Core.scala 1619:28]
      node _mem1_reg_is_dram_load_T = eq(ex1_reg_wb_sel, UInt<3>("h6")) @[Core.scala 1620:63]
      node _mem1_reg_is_dram_load_T_1 = and(mem1_is_dram, _mem1_reg_is_dram_load_T) @[Core.scala 1620:44]
      mem1_reg_is_dram_load <= _mem1_reg_is_dram_load_T_1 @[Core.scala 1620:28]
      node _mem1_reg_is_dram_store_T = eq(ex1_reg_wb_sel, UInt<3>("h2")) @[Core.scala 1621:63]
      node _mem1_reg_is_dram_store_T_1 = and(mem1_is_dram, _mem1_reg_is_dram_store_T) @[Core.scala 1621:44]
      mem1_reg_is_dram_store <= _mem1_reg_is_dram_store_T_1 @[Core.scala 1621:28]
      node _mem1_reg_is_dram_fence_T = eq(ex1_reg_wb_sel, UInt<3>("h3")) @[Core.scala 1622:47]
      mem1_reg_is_dram_fence <= _mem1_reg_is_dram_fence_T @[Core.scala 1622:28]
      node _mem1_reg_is_valid_inst_T = eq(ex1_reg_wb_sel, UInt<3>("h6")) @[Core.scala 1623:47]
      node _mem1_reg_is_valid_inst_T_1 = eq(ex1_reg_wb_sel, UInt<3>("h2")) @[Core.scala 1623:75]
      node _mem1_reg_is_valid_inst_T_2 = or(_mem1_reg_is_valid_inst_T, _mem1_reg_is_valid_inst_T_1) @[Core.scala 1623:57]
      node _mem1_reg_is_valid_inst_T_3 = eq(ex1_reg_wb_sel, UInt<3>("h3")) @[Core.scala 1623:103]
      node _mem1_reg_is_valid_inst_T_4 = or(_mem1_reg_is_valid_inst_T_2, _mem1_reg_is_valid_inst_T_3) @[Core.scala 1623:85]
      mem1_reg_is_valid_inst <= _mem1_reg_is_valid_inst_T_4 @[Core.scala 1623:28]
    node mem1_is_mem_load = and(mem1_reg_is_mem_load, ex2_en) @[Core.scala 1629:49]
    node mem1_is_mem_store = and(mem1_reg_is_mem_store, ex2_en) @[Core.scala 1630:50]
    node mem1_is_dram_load = and(mem1_reg_is_dram_load, ex2_en) @[Core.scala 1631:50]
    node mem1_is_dram_store = and(mem1_reg_is_dram_store, ex2_en) @[Core.scala 1632:51]
    node mem1_is_dram_fence = and(mem1_reg_is_dram_fence, ex2_en) @[Core.scala 1633:51]
    node mem1_is_valid_inst = and(mem1_reg_is_valid_inst, ex2_en) @[Core.scala 1634:51]
    io.dmem.raddr <= ex2_reg_alu_out @[Core.scala 1635:17]
    io.dmem.waddr <= ex2_reg_alu_out @[Core.scala 1636:17]
    io.dmem.ren <= mem1_is_mem_load @[Core.scala 1637:17]
    io.dmem.wen <= mem1_is_mem_store @[Core.scala 1638:17]
    io.dmem.wstrb <= mem1_reg_mem_wstrb @[Core.scala 1639:17]
    io.dmem.wdata <= ex2_reg_wdata @[Core.scala 1640:17]
    io.cache.raddr <= ex2_reg_alu_out @[Core.scala 1641:18]
    io.cache.waddr <= ex2_reg_alu_out @[Core.scala 1642:18]
    io.cache.ren <= mem1_is_dram_load @[Core.scala 1643:18]
    io.cache.wen <= mem1_is_dram_store @[Core.scala 1644:18]
    io.cache.wstrb <= mem1_reg_mem_wstrb @[Core.scala 1645:18]
    io.cache.wdata <= ex2_reg_wdata @[Core.scala 1646:18]
    io.cache.iinvalidate <= mem1_is_dram_fence @[Core.scala 1647:24]
    node _mem1_mem_stall_delay_T = and(mem1_is_mem_load, io.dmem.rvalid) @[Core.scala 1649:44]
    node _mem1_mem_stall_delay_T_1 = eq(mem1_mem_stall, UInt<1>("h0")) @[Core.scala 1649:65]
    node _mem1_mem_stall_delay_T_2 = and(_mem1_mem_stall_delay_T, _mem1_mem_stall_delay_T_1) @[Core.scala 1649:62]
    mem1_mem_stall_delay <= _mem1_mem_stall_delay_T_2 @[Core.scala 1649:24]
    node _mem1_mem_stall_T = eq(io.dmem.rvalid, UInt<1>("h0")) @[Core.scala 1650:43]
    node _mem1_mem_stall_T_1 = or(_mem1_mem_stall_T, mem1_mem_stall_delay) @[Core.scala 1650:59]
    node _mem1_mem_stall_T_2 = and(mem1_is_mem_load, _mem1_mem_stall_T_1) @[Core.scala 1650:39]
    node _mem1_mem_stall_T_3 = eq(io.dmem.wready, UInt<1>("h0")) @[Core.scala 1650:110]
    node _mem1_mem_stall_T_4 = and(mem1_is_mem_store, _mem1_mem_stall_T_3) @[Core.scala 1650:107]
    node _mem1_mem_stall_T_5 = or(_mem1_mem_stall_T_2, _mem1_mem_stall_T_4) @[Core.scala 1650:85]
    mem1_mem_stall <= _mem1_mem_stall_T_5 @[Core.scala 1650:18]
    mem1_dram_stall <= UInt<1>("h0") @[Core.scala 1651:19]
    node _mem_stall_T = or(mem1_mem_stall, mem1_dram_stall) @[Core.scala 1653:31]
    node _mem_stall_T_1 = or(_mem_stall_T, mem2_dram_stall) @[Core.scala 1653:50]
    mem_stall <= _mem_stall_T_1 @[Core.scala 1653:13]
    node _mem1_dram_stall_T = eq(io.cache.rready, UInt<1>("h0")) @[Core.scala 1656:27]
    node _mem1_dram_stall_T_1 = and(mem1_is_dram_load, _mem1_dram_stall_T) @[Core.scala 1656:24]
    node _mem1_dram_stall_T_2 = eq(io.cache.wready, UInt<1>("h0")) @[Core.scala 1657:28]
    node _mem1_dram_stall_T_3 = and(mem1_is_dram_store, _mem1_dram_stall_T_2) @[Core.scala 1657:25]
    node _mem1_dram_stall_T_4 = or(_mem1_dram_stall_T_1, _mem1_dram_stall_T_3) @[Core.scala 1656:45]
    node _mem1_dram_stall_T_5 = and(mem1_is_dram_fence, io.cache.ibusy) @[Core.scala 1658:25]
    node _mem1_dram_stall_T_6 = or(_mem1_dram_stall_T_4, _mem1_dram_stall_T_5) @[Core.scala 1657:46]
    mem1_dram_stall <= _mem1_dram_stall_T_6 @[Core.scala 1655:19]
    node _T_99 = eq(mem2_dram_stall, UInt<1>("h0")) @[Core.scala 1662:9]
    when _T_99 : @[Core.scala 1662:27]
      node _mem2_reg_wb_byte_offset_T = bits(ex2_reg_alu_out, 1, 0) @[Core.scala 1663:47]
      mem2_reg_wb_byte_offset <= _mem2_reg_wb_byte_offset_T @[Core.scala 1663:29]
      mem2_reg_mem_w <= mem1_reg_mem_w @[Core.scala 1664:29]
      mem2_reg_dmem_rdata <= io.dmem.rdata @[Core.scala 1665:29]
      mem2_reg_wb_addr <= ex2_reg_wb_addr @[Core.scala 1666:29]
      node _mem2_reg_is_valid_load_T = eq(mem1_mem_stall, UInt<1>("h0")) @[Core.scala 1667:33]
      node _mem2_reg_is_valid_load_T_1 = and(_mem2_reg_is_valid_load_T, mem1_is_mem_load) @[Core.scala 1667:49]
      node _mem2_reg_is_valid_load_T_2 = eq(mem1_dram_stall, UInt<1>("h0")) @[Core.scala 1667:74]
      node _mem2_reg_is_valid_load_T_3 = and(_mem2_reg_is_valid_load_T_2, mem1_is_dram_load) @[Core.scala 1667:91]
      node _mem2_reg_is_valid_load_T_4 = or(_mem2_reg_is_valid_load_T_1, _mem2_reg_is_valid_load_T_3) @[Core.scala 1667:70]
      mem2_reg_is_valid_load <= _mem2_reg_is_valid_load_T_4 @[Core.scala 1667:29]
      node _mem2_reg_mem_use_reg_T = eq(mem1_mem_stall, UInt<1>("h0")) @[Core.scala 1668:32]
      node _mem2_reg_mem_use_reg_T_1 = eq(mem1_dram_stall, UInt<1>("h0")) @[Core.scala 1668:51]
      node _mem2_reg_mem_use_reg_T_2 = and(_mem2_reg_mem_use_reg_T, _mem2_reg_mem_use_reg_T_1) @[Core.scala 1668:48]
      node _mem2_reg_mem_use_reg_T_3 = and(_mem2_reg_mem_use_reg_T_2, mem1_reg_mem_use_reg) @[Core.scala 1668:68]
      mem2_reg_mem_use_reg <= _mem2_reg_mem_use_reg_T_3 @[Core.scala 1668:29]
      node _mem2_reg_is_valid_inst_T = eq(mem1_mem_stall, UInt<1>("h0")) @[Core.scala 1669:32]
      node _mem2_reg_is_valid_inst_T_1 = eq(mem1_dram_stall, UInt<1>("h0")) @[Core.scala 1669:51]
      node _mem2_reg_is_valid_inst_T_2 = and(_mem2_reg_is_valid_inst_T, _mem2_reg_is_valid_inst_T_1) @[Core.scala 1669:48]
      node _mem2_reg_is_valid_inst_T_3 = and(_mem2_reg_is_valid_inst_T_2, mem1_is_valid_inst) @[Core.scala 1669:68]
      mem2_reg_is_valid_inst <= _mem2_reg_is_valid_inst_T_3 @[Core.scala 1669:29]
      node _mem2_reg_is_dram_load_T = eq(mem1_dram_stall, UInt<1>("h0")) @[Core.scala 1670:32]
      node _mem2_reg_is_dram_load_T_1 = and(_mem2_reg_is_dram_load_T, mem1_is_dram_load) @[Core.scala 1670:49]
      mem2_reg_is_dram_load <= _mem2_reg_is_dram_load_T_1 @[Core.scala 1670:29]
    node _mem2_dram_stall_T = eq(io.cache.rvalid, UInt<1>("h0")) @[Core.scala 1675:48]
    node _mem2_dram_stall_T_1 = and(mem2_reg_is_dram_load, _mem2_dram_stall_T) @[Core.scala 1675:45]
    mem2_dram_stall <= _mem2_dram_stall_T_1 @[Core.scala 1675:19]
    mem3_reg_wb_byte_offset <= mem2_reg_wb_byte_offset @[Core.scala 1679:27]
    mem3_reg_mem_w <= mem2_reg_mem_w @[Core.scala 1680:27]
    node _mem3_reg_dmem_rdata_T = mux(mem2_reg_is_dram_load, io.cache.rdata, mem2_reg_dmem_rdata) @[Core.scala 1681:33]
    mem3_reg_dmem_rdata <= _mem3_reg_dmem_rdata_T @[Core.scala 1681:27]
    mem3_reg_wb_addr <= mem2_reg_wb_addr @[Core.scala 1682:27]
    node _mem3_reg_is_valid_load_T = eq(mem2_dram_stall, UInt<1>("h0")) @[Core.scala 1683:30]
    node _mem3_reg_is_valid_load_T_1 = and(_mem3_reg_is_valid_load_T, mem2_reg_is_valid_load) @[Core.scala 1683:47]
    mem3_reg_is_valid_load <= _mem3_reg_is_valid_load_T_1 @[Core.scala 1683:27]
    node _mem3_reg_mem_use_reg_T = eq(mem2_dram_stall, UInt<1>("h0")) @[Core.scala 1684:30]
    node _mem3_reg_mem_use_reg_T_1 = and(_mem3_reg_mem_use_reg_T, mem2_reg_mem_use_reg) @[Core.scala 1684:47]
    mem3_reg_mem_use_reg <= _mem3_reg_mem_use_reg_T_1 @[Core.scala 1684:27]
    node _mem3_reg_is_valid_inst_T = eq(mem2_dram_stall, UInt<1>("h0")) @[Core.scala 1685:30]
    node _mem3_reg_is_valid_inst_T_1 = and(_mem3_reg_is_valid_inst_T, mem2_reg_is_valid_inst) @[Core.scala 1685:47]
    mem3_reg_is_valid_inst <= _mem3_reg_is_valid_inst_T_1 @[Core.scala 1685:27]
    node _mem3_wb_rdata_T = mul(UInt<4>("h8"), mem3_reg_wb_byte_offset) @[Core.scala 1696:51]
    node mem3_wb_rdata = dshr(mem3_reg_dmem_rdata, _mem3_wb_rdata_T) @[Core.scala 1696:43]
    node _mem3_wb_data_load_T = eq(mem3_reg_mem_w, UInt<3>("h5")) @[Core.scala 1698:21]
    node _mem3_wb_data_load_T_1 = bits(mem3_wb_rdata, 7, 7) @[Core.scala 1690:31]
    node _mem3_wb_data_load_T_2 = bits(_mem3_wb_data_load_T_1, 0, 0) @[Bitwise.scala 74:15]
    node _mem3_wb_data_load_T_3 = mux(_mem3_wb_data_load_T_2, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _mem3_wb_data_load_T_4 = bits(mem3_wb_rdata, 7, 0) @[Core.scala 1690:48]
    node _mem3_wb_data_load_T_5 = cat(_mem3_wb_data_load_T_3, _mem3_wb_data_load_T_4) @[Core.scala 1690:40]
    node _mem3_wb_data_load_T_6 = eq(mem3_reg_mem_w, UInt<3>("h4")) @[Core.scala 1699:21]
    node _mem3_wb_data_load_T_7 = bits(mem3_wb_rdata, 15, 15) @[Core.scala 1690:31]
    node _mem3_wb_data_load_T_8 = bits(_mem3_wb_data_load_T_7, 0, 0) @[Bitwise.scala 74:15]
    node _mem3_wb_data_load_T_9 = mux(_mem3_wb_data_load_T_8, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _mem3_wb_data_load_T_10 = bits(mem3_wb_rdata, 15, 0) @[Core.scala 1690:48]
    node _mem3_wb_data_load_T_11 = cat(_mem3_wb_data_load_T_9, _mem3_wb_data_load_T_10) @[Core.scala 1690:40]
    node _mem3_wb_data_load_T_12 = eq(mem3_reg_mem_w, UInt<3>("h7")) @[Core.scala 1700:21]
    node _mem3_wb_data_load_T_13 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _mem3_wb_data_load_T_14 = bits(mem3_wb_rdata, 7, 0) @[Core.scala 1693:39]
    node _mem3_wb_data_load_T_15 = cat(_mem3_wb_data_load_T_13, _mem3_wb_data_load_T_14) @[Core.scala 1693:31]
    node _mem3_wb_data_load_T_16 = eq(mem3_reg_mem_w, UInt<3>("h6")) @[Core.scala 1701:21]
    node _mem3_wb_data_load_T_17 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _mem3_wb_data_load_T_18 = bits(mem3_wb_rdata, 15, 0) @[Core.scala 1693:39]
    node _mem3_wb_data_load_T_19 = cat(_mem3_wb_data_load_T_17, _mem3_wb_data_load_T_18) @[Core.scala 1693:31]
    node _mem3_wb_data_load_T_20 = mux(_mem3_wb_data_load_T_16, _mem3_wb_data_load_T_19, mem3_wb_rdata) @[Mux.scala 101:16]
    node _mem3_wb_data_load_T_21 = mux(_mem3_wb_data_load_T_12, _mem3_wb_data_load_T_15, _mem3_wb_data_load_T_20) @[Mux.scala 101:16]
    node _mem3_wb_data_load_T_22 = mux(_mem3_wb_data_load_T_6, _mem3_wb_data_load_T_11, _mem3_wb_data_load_T_21) @[Mux.scala 101:16]
    node mem3_wb_data_load = mux(_mem3_wb_data_load_T, _mem3_wb_data_load_T_5, _mem3_wb_data_load_T_22) @[Mux.scala 101:16]
    when mem3_reg_is_valid_load : @[Core.scala 1703:33]
      node _T_100 = bits(mem3_reg_wb_addr, 4, 0) @[Core.scala 1704:12]
      infer mport MPORT_4 = regfile[_T_100], clock @[Core.scala 1704:12]
      MPORT_4 <= mem3_wb_data_load @[Core.scala 1704:31]
    when mem3_reg_mem_use_reg : @[Core.scala 1706:31]
      node _T_101 = bits(mem3_reg_wb_addr, 4, 0) @[Core.scala 1707:15]
      infer mport MPORT_5 = scoreboard[_T_101], clock @[Core.scala 1707:15]
      MPORT_5 <= UInt<1>("h0") @[Core.scala 1707:34]
    mem3_reg_is_retired <= mem3_reg_is_valid_inst @[Core.scala 1709:23]
    node _T_102 = and(ex2_reg_is_retired, mem3_reg_is_retired) @[Core.scala 1711:28]
    when _T_102 : @[Core.scala 1711:52]
      node _instret_T = add(instret, UInt<2>("h2")) @[Core.scala 1712:24]
      node _instret_T_1 = tail(_instret_T, 1) @[Core.scala 1712:24]
      instret <= _instret_T_1 @[Core.scala 1712:13]
    else :
      node _T_103 = or(ex2_reg_is_retired, mem3_reg_is_retired) @[Core.scala 1713:34]
      when _T_103 : @[Core.scala 1713:58]
        node _instret_T_2 = add(instret, UInt<1>("h1")) @[Core.scala 1714:24]
        node _instret_T_3 = tail(_instret_T_2, 1) @[Core.scala 1714:24]
        instret <= _instret_T_3 @[Core.scala 1714:13]
    node _io_debug_signal_cycle_counter_T = bits(cycle_counter.io.value, 47, 0) @[Core.scala 1718:64]
    io.debug_signal.cycle_counter <= _io_debug_signal_cycle_counter_T @[Core.scala 1718:39]
    io.debug_signal.ex2_reg_pc <= ex2_reg_pc @[Core.scala 1721:39]
    io.debug_signal.ex2_is_valid_inst <= ex2_en @[Core.scala 1722:39]
    io.debug_signal.me_intr <= csr_is_meintr @[Core.scala 1723:39]
    io.debug_signal.mt_intr <= csr_is_mtintr @[Core.scala 1724:39]
    io.debug_signal.trap <= csr_is_trap @[Core.scala 1725:39]
    io.debug_signal.id_pc <= id_reg_pc @[Core.scala 1726:39]
    io.debug_signal.id_inst <= id_inst @[Core.scala 1727:39]
    io.debug_signal.mem3_rdata <= mem3_reg_dmem_rdata @[Core.scala 1728:39]
    io.debug_signal.mem3_rvalid <= mem3_reg_is_valid_load @[Core.scala 1729:39]
    io.debug_signal.rwaddr <= ex2_wb_data @[Core.scala 1730:39]
    infer mport io_gp_MPORT = regfile[UInt<2>("h3")], clock @[Core.scala 1734:19]
    io.gp <= io_gp_MPORT @[Core.scala 1734:9]
    node _io_exit_T = eq(ex2_reg_mcause, UInt<32>("hb")) @[Core.scala 1735:49]
    node _io_exit_T_1 = and(ex1_reg_is_trap, _io_exit_T) @[Core.scala 1735:30]
    infer mport io_exit_MPORT = regfile[UInt<5>("h11")], clock @[Core.scala 1735:84]
    node _io_exit_T_2 = eq(io_exit_MPORT, UInt<32>("h5d")) @[Core.scala 1735:89]
    node _io_exit_T_3 = and(_io_exit_T_1, _io_exit_T_2) @[Core.scala 1735:73]
    io.exit <= _io_exit_T_3 @[Core.scala 1735:11]
    node _T_104 = asUInt(reset) @[Core.scala 1738:9]
    node _T_105 = eq(_T_104, UInt<1>("h0")) @[Core.scala 1738:9]
    when _T_105 : @[Core.scala 1738:9]
      printf(clock, UInt<1>("h1"), "if2_pc           : 0x%x\n", if2_pc) : printf_2 @[Core.scala 1738:9]
    node _T_106 = asUInt(reset) @[Core.scala 1739:9]
    node _T_107 = eq(_T_106, UInt<1>("h0")) @[Core.scala 1739:9]
    when _T_107 : @[Core.scala 1739:9]
      printf(clock, UInt<1>("h1"), "if2_inst         : 0x%x\n", if2_inst) : printf_3 @[Core.scala 1739:9]
    node _T_108 = asUInt(reset) @[Core.scala 1740:9]
    node _T_109 = eq(_T_108, UInt<1>("h0")) @[Core.scala 1740:9]
    when _T_109 : @[Core.scala 1740:9]
      printf(clock, UInt<1>("h1"), "if2_reg_is_bp_pos: 0x%x\n", if2_reg_is_bp_pos) : printf_4 @[Core.scala 1740:9]
    node _T_110 = asUInt(reset) @[Core.scala 1741:9]
    node _T_111 = eq(_T_110, UInt<1>("h0")) @[Core.scala 1741:9]
    when _T_111 : @[Core.scala 1741:9]
      printf(clock, UInt<1>("h1"), "bp.io.lu.br_hit  : 0x%x\n", bp.io.lu.br_hit) : printf_5 @[Core.scala 1741:9]
    node _T_112 = asUInt(reset) @[Core.scala 1742:9]
    node _T_113 = eq(_T_112, UInt<1>("h0")) @[Core.scala 1742:9]
    when _T_113 : @[Core.scala 1742:9]
      printf(clock, UInt<1>("h1"), "bp.io.lu.br_pos  : 0x%x\n", bp.io.lu.br_pos) : printf_6 @[Core.scala 1742:9]
    node _T_114 = asUInt(reset) @[Core.scala 1743:9]
    node _T_115 = eq(_T_114, UInt<1>("h0")) @[Core.scala 1743:9]
    when _T_115 : @[Core.scala 1743:9]
      printf(clock, UInt<1>("h1"), "id_reg_pc        : 0x%x\n", id_reg_pc) : printf_7 @[Core.scala 1743:9]
    node _T_116 = asUInt(reset) @[Core.scala 1744:9]
    node _T_117 = eq(_T_116, UInt<1>("h0")) @[Core.scala 1744:9]
    when _T_117 : @[Core.scala 1744:9]
      printf(clock, UInt<1>("h1"), "id_reg_inst      : 0x%x\n", id_reg_inst) : printf_8 @[Core.scala 1744:9]
    node _T_118 = asUInt(reset) @[Core.scala 1745:9]
    node _T_119 = eq(_T_118, UInt<1>("h0")) @[Core.scala 1745:9]
    when _T_119 : @[Core.scala 1745:9]
      printf(clock, UInt<1>("h1"), "id_stall         : 0x%x\n", id_stall) : printf_9 @[Core.scala 1745:9]
    node _T_120 = asUInt(reset) @[Core.scala 1746:9]
    node _T_121 = eq(_T_120, UInt<1>("h0")) @[Core.scala 1746:9]
    when _T_121 : @[Core.scala 1746:9]
      printf(clock, UInt<1>("h1"), "id_inst          : 0x%x\n", id_inst) : printf_10 @[Core.scala 1746:9]
    node _T_122 = asUInt(reset) @[Core.scala 1749:9]
    node _T_123 = eq(_T_122, UInt<1>("h0")) @[Core.scala 1749:9]
    when _T_123 : @[Core.scala 1749:9]
      printf(clock, UInt<1>("h1"), "id_wb_addr       : 0x%x\n", id_wb_addr) : printf_11 @[Core.scala 1749:9]
    node _T_124 = asUInt(reset) @[Core.scala 1750:9]
    node _T_125 = eq(_T_124, UInt<1>("h0")) @[Core.scala 1750:9]
    when _T_125 : @[Core.scala 1750:9]
      printf(clock, UInt<1>("h1"), "rrd_reg_pc       : 0x%x\n", rrd_reg_pc) : printf_12 @[Core.scala 1750:9]
    node _T_126 = asUInt(reset) @[Core.scala 1751:9]
    node _T_127 = eq(_T_126, UInt<1>("h0")) @[Core.scala 1751:9]
    when _T_127 : @[Core.scala 1751:9]
      printf(clock, UInt<1>("h1"), "rrd_reg_is_valid_: 0x%x\n", rrd_reg_is_valid_inst) : printf_13 @[Core.scala 1751:9]
    node _T_128 = asUInt(reset) @[Core.scala 1752:9]
    node _T_129 = eq(_T_128, UInt<1>("h0")) @[Core.scala 1752:9]
    when _T_129 : @[Core.scala 1752:9]
      printf(clock, UInt<1>("h1"), "rrd_stall        : 0x%x\n", rrd_stall) : printf_14 @[Core.scala 1752:9]
    node _T_130 = asUInt(reset) @[Core.scala 1755:9]
    node _T_131 = eq(_T_130, UInt<1>("h0")) @[Core.scala 1755:9]
    when _T_131 : @[Core.scala 1755:9]
      printf(clock, UInt<1>("h1"), "rrd_op1_data     : 0x%x\n", rrd_op1_data) : printf_15 @[Core.scala 1755:9]
    node _T_132 = asUInt(reset) @[Core.scala 1756:9]
    node _T_133 = eq(_T_132, UInt<1>("h0")) @[Core.scala 1756:9]
    when _T_133 : @[Core.scala 1756:9]
      printf(clock, UInt<1>("h1"), "rrd_op2_data     : 0x%x\n", rrd_op2_data) : printf_16 @[Core.scala 1756:9]
    node _T_134 = asUInt(reset) @[Core.scala 1757:9]
    node _T_135 = eq(_T_134, UInt<1>("h0")) @[Core.scala 1757:9]
    when _T_135 : @[Core.scala 1757:9]
      printf(clock, UInt<1>("h1"), "rrd_rs2_data     : 0x%x\n", rrd_rs2_data) : printf_17 @[Core.scala 1757:9]
    node _T_136 = asUInt(reset) @[Core.scala 1761:9]
    node _T_137 = eq(_T_136, UInt<1>("h0")) @[Core.scala 1761:9]
    when _T_137 : @[Core.scala 1761:9]
      printf(clock, UInt<1>("h1"), "ex1_fw_data      : 0x%x\n", ex1_fw_data) : printf_18 @[Core.scala 1761:9]
    node _T_138 = asUInt(reset) @[Core.scala 1762:9]
    node _T_139 = eq(_T_138, UInt<1>("h0")) @[Core.scala 1762:9]
    when _T_139 : @[Core.scala 1762:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_pc       : 0x%x\n", ex1_reg_pc) : printf_19 @[Core.scala 1762:9]
    node _T_140 = asUInt(reset) @[Core.scala 1763:9]
    node _T_141 = eq(_T_140, UInt<1>("h0")) @[Core.scala 1763:9]
    when _T_141 : @[Core.scala 1763:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_is_valid_: 0x%x\n", ex1_reg_is_valid_inst) : printf_20 @[Core.scala 1763:9]
    node _T_142 = asUInt(reset) @[Core.scala 1764:9]
    node _T_143 = eq(_T_142, UInt<1>("h0")) @[Core.scala 1764:9]
    when _T_143 : @[Core.scala 1764:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_op1_data : 0x%x\n", ex1_reg_op1_data) : printf_21 @[Core.scala 1764:9]
    node _T_144 = asUInt(reset) @[Core.scala 1765:9]
    node _T_145 = eq(_T_144, UInt<1>("h0")) @[Core.scala 1765:9]
    when _T_145 : @[Core.scala 1765:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_op2_data : 0x%x\n", ex1_reg_op2_data) : printf_22 @[Core.scala 1765:9]
    node _T_146 = asUInt(reset) @[Core.scala 1766:9]
    node _T_147 = eq(_T_146, UInt<1>("h0")) @[Core.scala 1766:9]
    when _T_147 : @[Core.scala 1766:9]
      printf(clock, UInt<1>("h1"), "ex1_alu_out      : 0x%x\n", ex1_alu_out) : printf_23 @[Core.scala 1766:9]
    node _T_148 = asUInt(reset) @[Core.scala 1767:9]
    node _T_149 = eq(_T_148, UInt<1>("h0")) @[Core.scala 1767:9]
    when _T_149 : @[Core.scala 1767:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_exe_fun  : 0x%x\n", ex1_reg_exe_fun) : printf_24 @[Core.scala 1767:9]
    node _T_150 = asUInt(reset) @[Core.scala 1768:9]
    node _T_151 = eq(_T_150, UInt<1>("h0")) @[Core.scala 1768:9]
    when _T_151 : @[Core.scala 1768:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_wb_sel   : 0x%x\n", ex1_reg_wb_sel) : printf_25 @[Core.scala 1768:9]
    node _T_152 = asUInt(reset) @[Core.scala 1769:9]
    node _T_153 = eq(_T_152, UInt<1>("h0")) @[Core.scala 1769:9]
    when _T_153 : @[Core.scala 1769:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_wb_addr  : 0x%x\n", ex1_reg_wb_addr) : printf_26 @[Core.scala 1769:9]
    node _T_154 = asUInt(reset) @[Core.scala 1770:9]
    node _T_155 = eq(_T_154, UInt<1>("h0")) @[Core.scala 1770:9]
    when _T_155 : @[Core.scala 1770:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_is_bp_pos: 0x%x\n", ex1_reg_is_bp_pos) : printf_27 @[Core.scala 1770:9]
    node _T_156 = asUInt(reset) @[Core.scala 1771:9]
    node _T_157 = eq(_T_156, UInt<1>("h0")) @[Core.scala 1771:9]
    when _T_157 : @[Core.scala 1771:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_bp_addr  : 0x%x\n", ex1_reg_bp_addr) : printf_28 @[Core.scala 1771:9]
    node _T_158 = asUInt(reset) @[Core.scala 1772:9]
    node _T_159 = eq(_T_158, UInt<1>("h0")) @[Core.scala 1772:9]
    when _T_159 : @[Core.scala 1772:9]
      printf(clock, UInt<1>("h1"), "jbr_is_br        : 0x%d\n", jbr_is_br) : printf_29 @[Core.scala 1772:9]
    node _T_160 = asUInt(reset) @[Core.scala 1773:9]
    node _T_161 = eq(_T_160, UInt<1>("h0")) @[Core.scala 1773:9]
    when _T_161 : @[Core.scala 1773:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_is_br    : 0x%d\n", ex2_reg_is_br) : printf_30 @[Core.scala 1773:9]
    node _T_162 = asUInt(reset) @[Core.scala 1774:9]
    node _T_163 = eq(_T_162, UInt<1>("h0")) @[Core.scala 1774:9]
    when _T_163 : @[Core.scala 1774:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_br_addr  : 0x%x\n", ex2_reg_br_addr) : printf_31 @[Core.scala 1774:9]
    node _T_164 = asUInt(reset) @[Core.scala 1775:9]
    node _T_165 = eq(_T_164, UInt<1>("h0")) @[Core.scala 1775:9]
    when _T_165 : @[Core.scala 1775:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_pc       : 0x%x\n", ex2_reg_pc) : printf_32 @[Core.scala 1775:9]
    node _T_166 = asUInt(reset) @[Core.scala 1776:9]
    node _T_167 = eq(_T_166, UInt<1>("h0")) @[Core.scala 1776:9]
    when _T_167 : @[Core.scala 1776:9]
      printf(clock, UInt<1>("h1"), "ex2_is_valid_inst: 0x%x\n", ex2_is_valid_inst) : printf_33 @[Core.scala 1776:9]
    node _T_168 = asUInt(reset) @[Core.scala 1777:9]
    node _T_169 = eq(_T_168, UInt<1>("h0")) @[Core.scala 1777:9]
    when _T_169 : @[Core.scala 1777:9]
      printf(clock, UInt<1>("h1"), "ex2_stall        : 0x%x\n", ex2_stall) : printf_34 @[Core.scala 1777:9]
    node _T_170 = asUInt(reset) @[Core.scala 1778:9]
    node _T_171 = eq(_T_170, UInt<1>("h0")) @[Core.scala 1778:9]
    when _T_171 : @[Core.scala 1778:9]
      printf(clock, UInt<1>("h1"), "ex2_wb_data      : 0x%x\n", ex2_wb_data) : printf_35 @[Core.scala 1778:9]
    node _T_172 = asUInt(reset) @[Core.scala 1779:9]
    node _T_173 = eq(_T_172, UInt<1>("h0")) @[Core.scala 1779:9]
    when _T_173 : @[Core.scala 1779:9]
      printf(clock, UInt<1>("h1"), "ex2_alu_muldiv_ou: 0x%x\n", ex2_alu_muldiv_out) : printf_36 @[Core.scala 1779:9]
    node _T_174 = asUInt(reset) @[Core.scala 1780:9]
    node _T_175 = eq(_T_174, UInt<1>("h0")) @[Core.scala 1780:9]
    when _T_175 : @[Core.scala 1780:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_wb_addr  : 0x%x\n", ex2_reg_wb_addr) : printf_37 @[Core.scala 1780:9]
    node _T_176 = asUInt(reset) @[Core.scala 1781:9]
    node _T_177 = eq(_T_176, UInt<1>("h0")) @[Core.scala 1781:9]
    when _T_177 : @[Core.scala 1781:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_wdata    : 0x%x\n", ex2_reg_wdata) : printf_38 @[Core.scala 1781:9]
    node _T_178 = asUInt(reset) @[Core.scala 1783:9]
    node _T_179 = eq(_T_178, UInt<1>("h0")) @[Core.scala 1783:9]
    when _T_179 : @[Core.scala 1783:9]
      printf(clock, UInt<1>("h1"), "mem1_mem_stall   : 0x%x\n", mem1_mem_stall) : printf_39 @[Core.scala 1783:9]
    node _T_180 = asUInt(reset) @[Core.scala 1784:9]
    node _T_181 = eq(_T_180, UInt<1>("h0")) @[Core.scala 1784:9]
    when _T_181 : @[Core.scala 1784:9]
      printf(clock, UInt<1>("h1"), "mem1_dram_stall  : 0x%x\n", mem1_dram_stall) : printf_40 @[Core.scala 1784:9]
    node _T_182 = asUInt(reset) @[Core.scala 1785:9]
    node _T_183 = eq(_T_182, UInt<1>("h0")) @[Core.scala 1785:9]
    when _T_183 : @[Core.scala 1785:9]
      printf(clock, UInt<1>("h1"), "mem1_is_valid_ins: 0x%x\n", mem1_is_valid_inst) : printf_41 @[Core.scala 1785:9]
    node _T_184 = asUInt(reset) @[Core.scala 1786:9]
    node _T_185 = eq(_T_184, UInt<1>("h0")) @[Core.scala 1786:9]
    when _T_185 : @[Core.scala 1786:9]
      printf(clock, UInt<1>("h1"), "mem2_dram_stall  : 0x%x\n", mem2_dram_stall) : printf_42 @[Core.scala 1786:9]
    node _T_186 = asUInt(reset) @[Core.scala 1787:9]
    node _T_187 = eq(_T_186, UInt<1>("h0")) @[Core.scala 1787:9]
    when _T_187 : @[Core.scala 1787:9]
      printf(clock, UInt<1>("h1"), "mem2_reg_dmem_rda: 0x%x\n", mem2_reg_dmem_rdata) : printf_43 @[Core.scala 1787:9]
    node _T_188 = asUInt(reset) @[Core.scala 1789:9]
    node _T_189 = eq(_T_188, UInt<1>("h0")) @[Core.scala 1789:9]
    when _T_189 : @[Core.scala 1789:9]
      printf(clock, UInt<1>("h1"), "mem2_reg_is_valid: 0x%x\n", mem2_reg_is_valid_inst) : printf_44 @[Core.scala 1789:9]
    node _T_190 = asUInt(reset) @[Core.scala 1790:9]
    node _T_191 = eq(_T_190, UInt<1>("h0")) @[Core.scala 1790:9]
    when _T_191 : @[Core.scala 1790:9]
      printf(clock, UInt<1>("h1"), "mem3_wb_data_load: 0x%x\n", mem3_wb_data_load) : printf_45 @[Core.scala 1790:9]
    node _T_192 = asUInt(reset) @[Core.scala 1791:9]
    node _T_193 = eq(_T_192, UInt<1>("h0")) @[Core.scala 1791:9]
    when _T_193 : @[Core.scala 1791:9]
      printf(clock, UInt<1>("h1"), "mem3_reg_is_valid: 0x%x\n", mem3_reg_is_valid_inst) : printf_46 @[Core.scala 1791:9]
    node _T_194 = asUInt(reset) @[Core.scala 1793:9]
    node _T_195 = eq(_T_194, UInt<1>("h0")) @[Core.scala 1793:9]
    when _T_195 : @[Core.scala 1793:9]
      printf(clock, UInt<1>("h1"), "csr_is_meintr    : %d\n", csr_is_meintr) : printf_47 @[Core.scala 1793:9]
    node _T_196 = asUInt(reset) @[Core.scala 1794:9]
    node _T_197 = eq(_T_196, UInt<1>("h0")) @[Core.scala 1794:9]
    when _T_197 : @[Core.scala 1794:9]
      printf(clock, UInt<1>("h1"), "csr_is_mtintr    : %d\n", csr_is_mtintr) : printf_48 @[Core.scala 1794:9]
    node _T_198 = asUInt(reset) @[Core.scala 1795:9]
    node _T_199 = eq(_T_198, UInt<1>("h0")) @[Core.scala 1795:9]
    when _T_199 : @[Core.scala 1795:9]
      printf(clock, UInt<1>("h1"), "csr_is_trap      : %d\n", csr_is_trap) : printf_49 @[Core.scala 1795:9]
    node _T_200 = asUInt(reset) @[Core.scala 1797:9]
    node _T_201 = eq(_T_200, UInt<1>("h0")) @[Core.scala 1797:9]
    when _T_201 : @[Core.scala 1797:9]
      printf(clock, UInt<1>("h1"), "csr_is_br        : %d\n", csr_is_br) : printf_50 @[Core.scala 1797:9]
    node _T_202 = asUInt(reset) @[Core.scala 1800:9]
    node _T_203 = eq(_T_202, UInt<1>("h0")) @[Core.scala 1800:9]
    when _T_203 : @[Core.scala 1800:9]
      printf(clock, UInt<1>("h1"), "instret          : %d\n", instret) : printf_51 @[Core.scala 1800:9]
    node _T_204 = asUInt(reset) @[Core.scala 1803:9]
    node _T_205 = eq(_T_204, UInt<1>("h0")) @[Core.scala 1803:9]
    when _T_205 : @[Core.scala 1803:9]
      printf(clock, UInt<1>("h1"), "cycle_counter(%d) : %d\n", io.exit, io.debug_signal.cycle_counter) : printf_52 @[Core.scala 1803:9]
    node _T_206 = asUInt(reset) @[Core.scala 1804:9]
    node _T_207 = eq(_T_206, UInt<1>("h0")) @[Core.scala 1804:9]
    when _T_207 : @[Core.scala 1804:9]
      printf(clock, UInt<1>("h1"), "---------\n") : printf_53 @[Core.scala 1804:9]

  module Memory :
    input clock : Clock
    input reset : Reset
    output io : { imem : { flip en : UInt<1>, flip addr : UInt<32>, inst : UInt<32>, valid : UInt<1>}, cache : { flip iinvalidate : UInt<1>, ibusy : UInt<1>, flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, flip dramPort : { flip ren : UInt<1>, flip wen : UInt<1>, flip addr : UInt<28>, flip wdata : UInt<128>, flip wmask : UInt<16>, flip user_busy : UInt<1>, init_calib_complete : UInt<1>, rdata : UInt<128>, rdata_valid : UInt<1>, busy : UInt<1>}, flip cache_array1 : { flip en : UInt<1>, flip we : UInt<32>, flip addr : UInt<7>, flip wdata : UInt<256>, rdata : UInt<256>}, flip cache_array2 : { flip en : UInt<1>, flip we : UInt<32>, flip addr : UInt<7>, flip wdata : UInt<256>, rdata : UInt<256>}, flip icache : { flip ren : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<10>, rdata : UInt<32>, flip waddr : UInt<7>, flip wdata : UInt<256>}, flip icache_valid : { flip ren : UInt<1>, flip wen : UInt<1>, flip invalidate : UInt<1>, flip addr : UInt<6>, flip iaddr : UInt<1>, rdata : UInt<2>, flip wdata : UInt<2>, flip idata : UInt<64>}, icache_state : UInt<3>, dram_state : UInt<3>}

    wire dram_i_busy : UInt<1> @[Memory.scala 174:26]
    wire dram_i_ren : UInt<1> @[Memory.scala 175:26]
    wire dram_i_addr : UInt<27> @[Memory.scala 176:26]
    wire dram_i_rdata_valid : UInt<1> @[Memory.scala 177:32]
    wire dram_d_busy : UInt<1> @[Memory.scala 178:26]
    wire dram_d_ren : UInt<1> @[Memory.scala 179:26]
    wire dram_d_wen : UInt<1> @[Memory.scala 180:26]
    wire dram_d_addr : UInt<27> @[Memory.scala 181:26]
    wire dram_d_wdata : UInt<256> @[Memory.scala 182:26]
    wire dram_d_rdata_valid : UInt<1> @[Memory.scala 183:32]
    wire dram_rdata : UInt<256> @[Memory.scala 184:26]
    reg reg_dram_state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 185:31]
    reg reg_dram_addr : UInt<27>, clock with :
      reset => (reset, UInt<27>("h0")) @[Memory.scala 186:31]
    reg reg_dram_wdata : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[Memory.scala 187:31]
    reg reg_dram_rdata : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[Memory.scala 188:31]
    reg reg_dram_di : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Memory.scala 189:28]
    io.dramPort.ren <= UInt<1>("h0") @[Memory.scala 191:19]
    io.dramPort.wen <= UInt<1>("h0") @[Memory.scala 192:19]
    io.dramPort.addr is invalid @[Memory.scala 193:20]
    io.dramPort.wdata is invalid @[Memory.scala 194:21]
    io.dramPort.wmask <= UInt<1>("h0") @[Memory.scala 195:21]
    io.dramPort.user_busy <= UInt<1>("h0") @[Memory.scala 196:25]
    dram_i_busy <= UInt<1>("h1") @[Memory.scala 198:20]
    dram_d_busy <= UInt<1>("h1") @[Memory.scala 199:20]
    dram_rdata is invalid @[Memory.scala 200:20]
    dram_i_rdata_valid <= UInt<1>("h0") @[Memory.scala 201:22]
    dram_d_rdata_valid <= UInt<1>("h0") @[Memory.scala 202:22]
    node _T = asUInt(UInt<1>("h0")) @[Memory.scala 203:27]
    node _T_1 = asUInt(reg_dram_state) @[Memory.scala 203:27]
    node _T_2 = eq(_T, _T_1) @[Memory.scala 203:27]
    when _T_2 : @[Memory.scala 203:27]
      node _T_3 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 205:48]
      node _T_4 = and(io.dramPort.init_calib_complete, _T_3) @[Memory.scala 205:45]
      when _T_4 : @[Memory.scala 205:67]
        dram_i_busy <= UInt<1>("h0") @[Memory.scala 206:21]
        when dram_i_ren : @[Memory.scala 207:27]
          io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 208:27]
          node _io_dramPort_addr_T = cat(dram_i_addr, UInt<4>("h0")) @[Cat.scala 31:58]
          io.dramPort.addr <= _io_dramPort_addr_T @[Memory.scala 209:28]
          reg_dram_addr <= dram_i_addr @[Memory.scala 210:25]
          reg_dram_di <= UInt<1>("h1") @[Memory.scala 211:23]
          reg_dram_state <= UInt<2>("h2") @[Memory.scala 212:26]
        else :
          dram_d_busy <= UInt<1>("h0") @[Memory.scala 214:23]
          when dram_d_wen : @[Memory.scala 215:29]
            io.dramPort.wen <= UInt<1>("h1") @[Memory.scala 216:29]
            node _io_dramPort_addr_T_1 = cat(dram_d_addr, UInt<4>("h0")) @[Cat.scala 31:58]
            io.dramPort.addr <= _io_dramPort_addr_T_1 @[Memory.scala 217:30]
            wire _io_dramPort_wdata_WIRE : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 218:55]
            wire _io_dramPort_wdata_WIRE_1 : UInt<256>
            _io_dramPort_wdata_WIRE_1 <= dram_d_wdata
            node _io_dramPort_wdata_T = bits(_io_dramPort_wdata_WIRE_1, 127, 0) @[Memory.scala 218:55]
            _io_dramPort_wdata_WIRE.line_l <= _io_dramPort_wdata_T @[Memory.scala 218:55]
            node _io_dramPort_wdata_T_1 = bits(_io_dramPort_wdata_WIRE_1, 255, 128) @[Memory.scala 218:55]
            _io_dramPort_wdata_WIRE.line_u <= _io_dramPort_wdata_T_1 @[Memory.scala 218:55]
            io.dramPort.wdata <= _io_dramPort_wdata_WIRE.line_l @[Memory.scala 218:31]
            io.dramPort.wmask <= UInt<1>("h0") @[Memory.scala 219:31]
            reg_dram_addr <= dram_d_addr @[Memory.scala 220:27]
            wire _reg_dram_wdata_WIRE : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 221:52]
            wire _reg_dram_wdata_WIRE_1 : UInt<256>
            _reg_dram_wdata_WIRE_1 <= dram_d_wdata
            node _reg_dram_wdata_T = bits(_reg_dram_wdata_WIRE_1, 127, 0) @[Memory.scala 221:52]
            _reg_dram_wdata_WIRE.line_l <= _reg_dram_wdata_T @[Memory.scala 221:52]
            node _reg_dram_wdata_T_1 = bits(_reg_dram_wdata_WIRE_1, 255, 128) @[Memory.scala 221:52]
            _reg_dram_wdata_WIRE.line_u <= _reg_dram_wdata_T_1 @[Memory.scala 221:52]
            reg_dram_wdata <= _reg_dram_wdata_WIRE.line_u @[Memory.scala 221:28]
            reg_dram_di <= UInt<1>("h0") @[Memory.scala 222:25]
            reg_dram_state <= UInt<1>("h1") @[Memory.scala 223:28]
          else :
            when dram_d_ren : @[Memory.scala 224:35]
              io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 225:29]
              node _io_dramPort_addr_T_2 = cat(dram_d_addr, UInt<4>("h0")) @[Cat.scala 31:58]
              io.dramPort.addr <= _io_dramPort_addr_T_2 @[Memory.scala 226:30]
              reg_dram_addr <= dram_d_addr @[Memory.scala 227:27]
              reg_dram_di <= UInt<1>("h0") @[Memory.scala 228:25]
              reg_dram_state <= UInt<2>("h2") @[Memory.scala 229:28]
    else :
      node _T_5 = asUInt(UInt<1>("h1")) @[Memory.scala 203:27]
      node _T_6 = asUInt(reg_dram_state) @[Memory.scala 203:27]
      node _T_7 = eq(_T_5, _T_6) @[Memory.scala 203:27]
      when _T_7 : @[Memory.scala 203:27]
        node _T_8 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 235:13]
        when _T_8 : @[Memory.scala 235:32]
          io.dramPort.wen <= UInt<1>("h1") @[Memory.scala 236:25]
          node _io_dramPort_addr_T_3 = cat(reg_dram_addr, UInt<4>("h8")) @[Cat.scala 31:58]
          io.dramPort.addr <= _io_dramPort_addr_T_3 @[Memory.scala 237:26]
          io.dramPort.wdata <= reg_dram_wdata @[Memory.scala 238:27]
          io.dramPort.wmask <= UInt<1>("h0") @[Memory.scala 239:27]
          reg_dram_state <= UInt<1>("h0") @[Memory.scala 240:24]
      else :
        node _T_9 = asUInt(UInt<2>("h2")) @[Memory.scala 203:27]
        node _T_10 = asUInt(reg_dram_state) @[Memory.scala 203:27]
        node _T_11 = eq(_T_9, _T_10) @[Memory.scala 203:27]
        when _T_11 : @[Memory.scala 203:27]
          node _T_12 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 244:13]
          when _T_12 : @[Memory.scala 244:32]
            io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 245:25]
            node _io_dramPort_addr_T_4 = cat(reg_dram_addr, UInt<4>("h8")) @[Cat.scala 31:58]
            io.dramPort.addr <= _io_dramPort_addr_T_4 @[Memory.scala 246:26]
            when io.dramPort.rdata_valid : @[Memory.scala 247:40]
              reg_dram_rdata <= io.dramPort.rdata @[Memory.scala 248:26]
              reg_dram_state <= UInt<3>("h5") @[Memory.scala 249:26]
            else :
              reg_dram_state <= UInt<3>("h4") @[Memory.scala 251:26]
          else :
            when io.dramPort.rdata_valid : @[Memory.scala 253:44]
              reg_dram_rdata <= io.dramPort.rdata @[Memory.scala 254:24]
              reg_dram_state <= UInt<2>("h3") @[Memory.scala 255:24]
        else :
          node _T_13 = asUInt(UInt<2>("h3")) @[Memory.scala 203:27]
          node _T_14 = asUInt(reg_dram_state) @[Memory.scala 203:27]
          node _T_15 = eq(_T_13, _T_14) @[Memory.scala 203:27]
          when _T_15 : @[Memory.scala 203:27]
            node _T_16 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 259:13]
            when _T_16 : @[Memory.scala 259:32]
              io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 260:25]
              node _io_dramPort_addr_T_5 = cat(reg_dram_addr, UInt<4>("h8")) @[Cat.scala 31:58]
              io.dramPort.addr <= _io_dramPort_addr_T_5 @[Memory.scala 261:26]
              reg_dram_state <= UInt<3>("h5") @[Memory.scala 262:24]
          else :
            node _T_17 = asUInt(UInt<3>("h4")) @[Memory.scala 203:27]
            node _T_18 = asUInt(reg_dram_state) @[Memory.scala 203:27]
            node _T_19 = eq(_T_17, _T_18) @[Memory.scala 203:27]
            when _T_19 : @[Memory.scala 203:27]
              when io.dramPort.rdata_valid : @[Memory.scala 266:38]
                reg_dram_rdata <= io.dramPort.rdata @[Memory.scala 267:24]
                reg_dram_state <= UInt<3>("h5") @[Memory.scala 268:24]
            else :
              node _T_20 = asUInt(UInt<3>("h5")) @[Memory.scala 203:27]
              node _T_21 = asUInt(reg_dram_state) @[Memory.scala 203:27]
              node _T_22 = eq(_T_20, _T_21) @[Memory.scala 203:27]
              when _T_22 : @[Memory.scala 203:27]
                when io.dramPort.rdata_valid : @[Memory.scala 272:38]
                  node _dram_rdata_T = cat(io.dramPort.rdata, reg_dram_rdata) @[Cat.scala 31:58]
                  dram_rdata <= _dram_rdata_T @[Memory.scala 275:20]
                  node _dram_i_rdata_valid_T = eq(reg_dram_di, UInt<1>("h1")) @[Memory.scala 276:44]
                  dram_i_rdata_valid <= _dram_i_rdata_valid_T @[Memory.scala 276:28]
                  node _dram_d_rdata_valid_T = eq(reg_dram_di, UInt<1>("h0")) @[Memory.scala 277:44]
                  dram_d_rdata_valid <= _dram_d_rdata_valid_T @[Memory.scala 277:28]
                  reg_dram_state <= UInt<1>("h0") @[Memory.scala 278:24]
    cmem i_tag_array : UInt<16>[1] [128] @[Memory.scala 283:24]
    reg icache_state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 285:29]
    wire _i_reg_tag_WIRE : UInt<16>[1] @[Memory.scala 286:34]
    _i_reg_tag_WIRE[0] <= UInt<16>("h0") @[Memory.scala 286:34]
    reg i_reg_tag : UInt<16>[1], clock with :
      reset => (reset, _i_reg_tag_WIRE) @[Memory.scala 286:26]
    reg i_reg_line : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Memory.scala 287:27]
    wire _i_reg_req_addr_WIRE : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 288:44]
    _i_reg_req_addr_WIRE.line_off <= UInt<5>("h0") @[Memory.scala 288:44]
    _i_reg_req_addr_WIRE.index <= UInt<7>("h0") @[Memory.scala 288:44]
    _i_reg_req_addr_WIRE.tag <= UInt<16>("h0") @[Memory.scala 288:44]
    reg i_reg_req_addr : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>}, clock with :
      reset => (reset, _i_reg_req_addr_WIRE) @[Memory.scala 288:31]
    wire _i_reg_next_addr_WIRE : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 289:45]
    _i_reg_next_addr_WIRE.line_off <= UInt<5>("h0") @[Memory.scala 289:45]
    _i_reg_next_addr_WIRE.index <= UInt<7>("h0") @[Memory.scala 289:45]
    _i_reg_next_addr_WIRE.tag <= UInt<16>("h0") @[Memory.scala 289:45]
    reg i_reg_next_addr : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>}, clock with :
      reset => (reset, _i_reg_next_addr_WIRE) @[Memory.scala 289:32]
    reg i_reg_valid_rdata : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Memory.scala 290:34]
    node _i_reg_cur_tag_index_T = mux(UInt<1>("h1"), UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 74:12]
    reg i_reg_cur_tag_index : UInt, clock with :
      reset => (reset, _i_reg_cur_tag_index_T) @[Memory.scala 291:36]
    reg i_reg_addr_match : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 292:33]
    wire dcache_snoop_en : UInt<1> @[Memory.scala 294:29]
    wire dcache_snoop_addr : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 295:31]
    wire dcache_snoop_status : UInt<2> @[Memory.scala 296:33]
    wire dcache_snoop_line : UInt<256> @[Memory.scala 297:31]
    io.imem.inst <= UInt<32>("hdeadbeef") @[Memory.scala 299:16]
    io.imem.valid <= UInt<1>("h0") @[Memory.scala 300:17]
    io.cache.ibusy <= UInt<1>("h1") @[Memory.scala 301:18]
    wire _i_reg_next_addr_WIRE_1 : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 302:43]
    wire _i_reg_next_addr_WIRE_2 : UInt<28>
    _i_reg_next_addr_WIRE_2 <= io.imem.addr
    node _i_reg_next_addr_T = bits(_i_reg_next_addr_WIRE_2, 4, 0) @[Memory.scala 302:43]
    _i_reg_next_addr_WIRE_1.line_off <= _i_reg_next_addr_T @[Memory.scala 302:43]
    node _i_reg_next_addr_T_1 = bits(_i_reg_next_addr_WIRE_2, 11, 5) @[Memory.scala 302:43]
    _i_reg_next_addr_WIRE_1.index <= _i_reg_next_addr_T_1 @[Memory.scala 302:43]
    node _i_reg_next_addr_T_2 = bits(_i_reg_next_addr_WIRE_2, 27, 12) @[Memory.scala 302:43]
    _i_reg_next_addr_WIRE_1.tag <= _i_reg_next_addr_T_2 @[Memory.scala 302:43]
    i_reg_next_addr.line_off <= _i_reg_next_addr_WIRE_1.line_off @[Memory.scala 302:19]
    i_reg_next_addr.index <= _i_reg_next_addr_WIRE_1.index @[Memory.scala 302:19]
    i_reg_next_addr.tag <= _i_reg_next_addr_WIRE_1.tag @[Memory.scala 302:19]
    dcache_snoop_en <= UInt<1>("h0") @[Memory.scala 303:19]
    dcache_snoop_addr.line_off is invalid @[Memory.scala 304:21]
    dcache_snoop_addr.index is invalid @[Memory.scala 304:21]
    dcache_snoop_addr.tag is invalid @[Memory.scala 304:21]
    dram_i_ren <= UInt<1>("h0") @[Memory.scala 305:14]
    dram_i_addr is invalid @[Memory.scala 306:15]
    io.icache.ren <= UInt<1>("h0") @[Memory.scala 307:17]
    io.icache.wen <= UInt<1>("h0") @[Memory.scala 308:17]
    io.icache.raddr is invalid @[Memory.scala 309:19]
    io.icache.waddr is invalid @[Memory.scala 310:19]
    io.icache.wdata is invalid @[Memory.scala 311:19]
    io.icache_valid.ren <= UInt<1>("h0") @[Memory.scala 312:23]
    io.icache_valid.wen <= UInt<1>("h0") @[Memory.scala 313:23]
    io.icache_valid.invalidate <= UInt<1>("h0") @[Memory.scala 314:30]
    io.icache_valid.addr is invalid @[Memory.scala 315:24]
    io.icache_valid.iaddr is invalid @[Memory.scala 316:25]
    io.icache_valid.wdata is invalid @[Memory.scala 317:25]
    io.icache_valid.idata is invalid @[Memory.scala 318:25]
    node _T_23 = asUInt(UInt<1>("h0")) @[Memory.scala 320:25]
    node _T_24 = asUInt(icache_state) @[Memory.scala 320:25]
    node _T_25 = eq(_T_23, _T_24) @[Memory.scala 320:25]
    when _T_25 : @[Memory.scala 320:25]
      io.cache.ibusy <= UInt<1>("h0") @[Memory.scala 322:22]
      wire req_addr : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 323:43]
      wire _req_addr_WIRE : UInt<28>
      _req_addr_WIRE <= io.imem.addr
      node _req_addr_T = bits(_req_addr_WIRE, 4, 0) @[Memory.scala 323:43]
      req_addr.line_off <= _req_addr_T @[Memory.scala 323:43]
      node _req_addr_T_1 = bits(_req_addr_WIRE, 11, 5) @[Memory.scala 323:43]
      req_addr.index <= _req_addr_T_1 @[Memory.scala 323:43]
      node _req_addr_T_2 = bits(_req_addr_WIRE, 27, 12) @[Memory.scala 323:43]
      req_addr.tag <= _req_addr_T_2 @[Memory.scala 323:43]
      i_reg_req_addr.line_off <= req_addr.line_off @[Memory.scala 324:22]
      i_reg_req_addr.index <= req_addr.index @[Memory.scala 324:22]
      i_reg_req_addr.tag <= req_addr.tag @[Memory.scala 324:22]
      when io.cache.iinvalidate : @[Memory.scala 325:35]
        io.icache_valid.invalidate <= UInt<1>("h1") @[Memory.scala 326:36]
        io.icache_valid.iaddr <= UInt<1>("h0") @[Memory.scala 327:31]
        io.icache_valid.idata <= UInt<64>("h0") @[Memory.scala 328:31]
        icache_state <= UInt<3>("h7") @[Memory.scala 329:22]
      else :
        when io.imem.en : @[Memory.scala 330:31]
          read mport MPORT = i_tag_array[req_addr.index], clock @[Memory.scala 331:38]
          i_reg_tag[0] <= MPORT[0] @[Memory.scala 331:19]
          io.icache.ren <= UInt<1>("h1") @[Memory.scala 332:23]
          node _io_icache_raddr_T = bits(req_addr.line_off, 4, 2) @[Memory.scala 333:65]
          node _io_icache_raddr_T_1 = cat(req_addr.index, _io_icache_raddr_T) @[Cat.scala 31:58]
          io.icache.raddr <= _io_icache_raddr_T_1 @[Memory.scala 333:25]
          io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 334:29]
          node _io_icache_valid_addr_T = bits(req_addr.index, 6, 1) @[Memory.scala 335:47]
          io.icache_valid.addr <= _io_icache_valid_addr_T @[Memory.scala 335:30]
          node _T_26 = cat(req_addr.tag, req_addr.index) @[Cat.scala 31:58]
          node _T_27 = eq(i_reg_cur_tag_index, _T_26) @[Memory.scala 336:35]
          when _T_27 : @[Memory.scala 336:74]
            icache_state <= UInt<2>("h2") @[Memory.scala 337:24]
          else :
            icache_state <= UInt<1>("h1") @[Memory.scala 339:24]
      i_reg_addr_match <= UInt<1>("h1") @[Memory.scala 342:24]
    else :
      node _T_28 = asUInt(UInt<1>("h1")) @[Memory.scala 320:25]
      node _T_29 = asUInt(icache_state) @[Memory.scala 320:25]
      node _T_30 = eq(_T_28, _T_29) @[Memory.scala 320:25]
      when _T_30 : @[Memory.scala 320:25]
        i_reg_valid_rdata <= io.icache_valid.rdata @[Memory.scala 345:25]
        wire i_next_addr : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 346:46]
        wire _i_next_addr_WIRE : UInt<28>
        _i_next_addr_WIRE <= io.imem.addr
        node _i_next_addr_T = bits(_i_next_addr_WIRE, 4, 0) @[Memory.scala 346:46]
        i_next_addr.line_off <= _i_next_addr_T @[Memory.scala 346:46]
        node _i_next_addr_T_1 = bits(_i_next_addr_WIRE, 11, 5) @[Memory.scala 346:46]
        i_next_addr.index <= _i_next_addr_T_1 @[Memory.scala 346:46]
        node _i_next_addr_T_2 = bits(_i_next_addr_WIRE, 27, 12) @[Memory.scala 346:46]
        i_next_addr.tag <= _i_next_addr_T_2 @[Memory.scala 346:46]
        node _i_reg_addr_match_T = bits(i_reg_req_addr.tag, 15, 0) @[Memory.scala 347:46]
        node _i_reg_addr_match_T_1 = bits(i_next_addr.tag, 15, 0) @[Memory.scala 347:88]
        node _i_reg_addr_match_T_2 = eq(_i_reg_addr_match_T, _i_reg_addr_match_T_1) @[Memory.scala 347:69]
        node _i_reg_addr_match_T_3 = eq(i_reg_req_addr.index, i_next_addr.index) @[Memory.scala 348:32]
        node _i_reg_addr_match_T_4 = and(_i_reg_addr_match_T_2, _i_reg_addr_match_T_3) @[Memory.scala 347:111]
        node _i_reg_addr_match_T_5 = bits(i_reg_req_addr.line_off, 4, 2) @[Memory.scala 349:34]
        node _i_reg_addr_match_T_6 = bits(i_next_addr.line_off, 4, 2) @[Memory.scala 349:81]
        node _i_reg_addr_match_T_7 = eq(_i_reg_addr_match_T_5, _i_reg_addr_match_T_6) @[Memory.scala 349:57]
        node _i_reg_addr_match_T_8 = and(_i_reg_addr_match_T_4, _i_reg_addr_match_T_7) @[Memory.scala 348:54]
        i_reg_addr_match <= _i_reg_addr_match_T_8 @[Memory.scala 347:24]
        node _T_31 = bits(i_reg_req_addr.index, 0, 0) @[Memory.scala 350:59]
        node _T_32 = dshr(io.icache_valid.rdata, _T_31) @[Memory.scala 350:36]
        node _T_33 = bits(_T_32, 0, 0) @[Memory.scala 350:94]
        node _T_34 = bits(_T_33, 0, 0) @[Memory.scala 350:98]
        node _T_35 = eq(i_reg_tag[0], i_reg_req_addr.tag) @[Memory.scala 350:121]
        node _T_36 = and(_T_34, _T_35) @[Memory.scala 350:105]
        when _T_36 : @[Memory.scala 350:145]
          io.icache.ren <= UInt<1>("h1") @[Memory.scala 351:23]
          node _io_icache_raddr_T_2 = bits(i_reg_req_addr.line_off, 4, 2) @[Memory.scala 352:77]
          node _io_icache_raddr_T_3 = cat(i_reg_req_addr.index, _io_icache_raddr_T_2) @[Cat.scala 31:58]
          io.icache.raddr <= _io_icache_raddr_T_3 @[Memory.scala 352:25]
          node _i_reg_cur_tag_index_T_1 = cat(i_reg_req_addr.tag, i_reg_req_addr.index) @[Cat.scala 31:58]
          i_reg_cur_tag_index <= _i_reg_cur_tag_index_T_1 @[Memory.scala 353:29]
          icache_state <= UInt<2>("h2") @[Memory.scala 354:22]
        else :
          icache_state <= UInt<3>("h4") @[Memory.scala 356:22]
      else :
        node _T_37 = asUInt(UInt<2>("h2")) @[Memory.scala 320:25]
        node _T_38 = asUInt(icache_state) @[Memory.scala 320:25]
        node _T_39 = eq(_T_37, _T_38) @[Memory.scala 320:25]
        when _T_39 : @[Memory.scala 320:25]
          io.imem.inst <= io.icache.rdata @[Memory.scala 360:20]
          when i_reg_addr_match : @[Memory.scala 361:31]
            io.imem.valid <= UInt<1>("h1") @[Memory.scala 362:23]
          io.cache.ibusy <= UInt<1>("h0") @[Memory.scala 364:22]
          wire req_addr_1 : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 365:43]
          wire _req_addr_WIRE_1 : UInt<28>
          _req_addr_WIRE_1 <= io.imem.addr
          node _req_addr_T_3 = bits(_req_addr_WIRE_1, 4, 0) @[Memory.scala 365:43]
          req_addr_1.line_off <= _req_addr_T_3 @[Memory.scala 365:43]
          node _req_addr_T_4 = bits(_req_addr_WIRE_1, 11, 5) @[Memory.scala 365:43]
          req_addr_1.index <= _req_addr_T_4 @[Memory.scala 365:43]
          node _req_addr_T_5 = bits(_req_addr_WIRE_1, 27, 12) @[Memory.scala 365:43]
          req_addr_1.tag <= _req_addr_T_5 @[Memory.scala 365:43]
          i_reg_req_addr.line_off <= req_addr_1.line_off @[Memory.scala 366:22]
          i_reg_req_addr.index <= req_addr_1.index @[Memory.scala 366:22]
          i_reg_req_addr.tag <= req_addr_1.tag @[Memory.scala 366:22]
          i_reg_addr_match <= UInt<1>("h1") @[Memory.scala 367:24]
          when io.cache.iinvalidate : @[Memory.scala 368:35]
            io.icache_valid.invalidate <= UInt<1>("h1") @[Memory.scala 369:36]
            io.icache_valid.iaddr <= UInt<1>("h0") @[Memory.scala 370:31]
            io.icache_valid.idata <= UInt<64>("h0") @[Memory.scala 371:31]
            icache_state <= UInt<3>("h7") @[Memory.scala 372:22]
          else :
            when io.imem.en : @[Memory.scala 373:31]
              read mport MPORT_1 = i_tag_array[req_addr_1.index], clock @[Memory.scala 374:38]
              i_reg_tag[0] <= MPORT_1[0] @[Memory.scala 374:19]
              io.icache.ren <= UInt<1>("h1") @[Memory.scala 375:23]
              node _io_icache_raddr_T_4 = bits(req_addr_1.line_off, 4, 2) @[Memory.scala 376:65]
              node _io_icache_raddr_T_5 = cat(req_addr_1.index, _io_icache_raddr_T_4) @[Cat.scala 31:58]
              io.icache.raddr <= _io_icache_raddr_T_5 @[Memory.scala 376:25]
              io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 377:29]
              node _io_icache_valid_addr_T_1 = bits(req_addr_1.index, 6, 1) @[Memory.scala 378:47]
              io.icache_valid.addr <= _io_icache_valid_addr_T_1 @[Memory.scala 378:30]
              node _T_40 = cat(req_addr_1.tag, req_addr_1.index) @[Cat.scala 31:58]
              node _T_41 = eq(i_reg_cur_tag_index, _T_40) @[Memory.scala 379:35]
              when _T_41 : @[Memory.scala 379:74]
                icache_state <= UInt<2>("h2") @[Memory.scala 380:24]
              else :
                icache_state <= UInt<1>("h1") @[Memory.scala 382:24]
            else :
              icache_state <= UInt<1>("h0") @[Memory.scala 385:22]
        else :
          node _T_42 = asUInt(UInt<3>("h4")) @[Memory.scala 320:25]
          node _T_43 = asUInt(icache_state) @[Memory.scala 320:25]
          node _T_44 = eq(_T_42, _T_43) @[Memory.scala 320:25]
          when _T_44 : @[Memory.scala 320:25]
            node _T_45 = asUInt(UInt<1>("h0")) @[Memory.scala 389:36]
            node _T_46 = asUInt(dcache_snoop_status) @[Memory.scala 389:36]
            node _T_47 = eq(_T_45, _T_46) @[Memory.scala 389:36]
            when _T_47 : @[Memory.scala 389:36]
              dcache_snoop_en <= UInt<1>("h1") @[Memory.scala 391:27]
              node dcache_snoop_addr_hi = cat(i_reg_req_addr.tag, i_reg_req_addr.index) @[Memory.scala 392:47]
              node _dcache_snoop_addr_T = cat(dcache_snoop_addr_hi, i_reg_req_addr.line_off) @[Memory.scala 392:47]
              wire _dcache_snoop_addr_WIRE : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 392:62]
              wire _dcache_snoop_addr_WIRE_1 : UInt<28>
              _dcache_snoop_addr_WIRE_1 <= _dcache_snoop_addr_T
              node _dcache_snoop_addr_T_1 = bits(_dcache_snoop_addr_WIRE_1, 4, 0) @[Memory.scala 392:62]
              _dcache_snoop_addr_WIRE.line_off <= _dcache_snoop_addr_T_1 @[Memory.scala 392:62]
              node _dcache_snoop_addr_T_2 = bits(_dcache_snoop_addr_WIRE_1, 11, 5) @[Memory.scala 392:62]
              _dcache_snoop_addr_WIRE.index <= _dcache_snoop_addr_T_2 @[Memory.scala 392:62]
              node _dcache_snoop_addr_T_3 = bits(_dcache_snoop_addr_WIRE_1, 27, 12) @[Memory.scala 392:62]
              _dcache_snoop_addr_WIRE.tag <= _dcache_snoop_addr_T_3 @[Memory.scala 392:62]
              dcache_snoop_addr.line_off <= _dcache_snoop_addr_WIRE.line_off @[Memory.scala 392:29]
              dcache_snoop_addr.index <= _dcache_snoop_addr_WIRE.index @[Memory.scala 392:29]
              dcache_snoop_addr.tag <= _dcache_snoop_addr_WIRE.tag @[Memory.scala 392:29]
            else :
              node _T_48 = asUInt(UInt<1>("h1")) @[Memory.scala 389:36]
              node _T_49 = asUInt(dcache_snoop_status) @[Memory.scala 389:36]
              node _T_50 = eq(_T_48, _T_49) @[Memory.scala 389:36]
              when _T_50 : @[Memory.scala 389:36]
                i_reg_line <= dcache_snoop_line @[Memory.scala 395:22]
                wire _WIRE : UInt<16>[1] @[Memory.scala 396:58]
                _WIRE[0] <= i_reg_req_addr.tag @[Memory.scala 396:58]
                write mport MPORT_2 = i_tag_array[i_reg_req_addr.index], clock
                MPORT_2[0] <= _WIRE[0]
                io.icache.wen <= UInt<1>("h1") @[Memory.scala 397:25]
                io.icache.waddr <= i_reg_req_addr.index @[Memory.scala 398:27]
                io.icache.wdata <= dcache_snoop_line @[Memory.scala 399:27]
                io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 400:31]
                io.icache_valid.wen <= UInt<1>("h1") @[Memory.scala 401:31]
                node _io_icache_valid_addr_T_2 = bits(i_reg_req_addr.index, 6, 1) @[Memory.scala 402:55]
                io.icache_valid.addr <= _io_icache_valid_addr_T_2 @[Memory.scala 402:32]
                node _icache_valid_wdata_T = bits(i_reg_req_addr.index, 0, 0) @[Memory.scala 403:85]
                node _icache_valid_wdata_T_1 = dshl(UInt<1>("h1"), _icache_valid_wdata_T) @[Memory.scala 403:62]
                node _icache_valid_wdata_T_2 = or(i_reg_valid_rdata, _icache_valid_wdata_T_1) @[Memory.scala 403:55]
                node icache_valid_wdata = bits(_icache_valid_wdata_T_2, 1, 0) @[Memory.scala 403:116]
                io.icache_valid.wdata <= icache_valid_wdata @[Memory.scala 404:33]
                node _i_reg_cur_tag_index_T_2 = cat(i_reg_req_addr.tag, i_reg_req_addr.index) @[Cat.scala 31:58]
                i_reg_cur_tag_index <= _i_reg_cur_tag_index_T_2 @[Memory.scala 405:31]
                i_reg_valid_rdata <= icache_valid_wdata @[Memory.scala 406:29]
                icache_state <= UInt<3>("h5") @[Memory.scala 407:24]
              else :
                node _T_51 = asUInt(UInt<2>("h2")) @[Memory.scala 389:36]
                node _T_52 = asUInt(dcache_snoop_status) @[Memory.scala 389:36]
                node _T_53 = eq(_T_51, _T_52) @[Memory.scala 389:36]
                when _T_53 : @[Memory.scala 389:36]
                  node _T_54 = eq(dram_i_busy, UInt<1>("h0")) @[Memory.scala 410:17]
                  when _T_54 : @[Memory.scala 410:31]
                    dram_i_ren <= UInt<1>("h1") @[Memory.scala 411:24]
                    node _dram_i_addr_T = bits(i_reg_req_addr.tag, 15, 0) @[Memory.scala 412:50]
                    node _dram_i_addr_T_1 = cat(_dram_i_addr_T, i_reg_req_addr.index) @[Cat.scala 31:58]
                    dram_i_addr <= _dram_i_addr_T_1 @[Memory.scala 412:25]
                    icache_state <= UInt<3>("h6") @[Memory.scala 413:26]
                  else :
                    icache_state <= UInt<2>("h3") @[Memory.scala 415:26]
          else :
            node _T_55 = asUInt(UInt<3>("h5")) @[Memory.scala 320:25]
            node _T_56 = asUInt(icache_state) @[Memory.scala 320:25]
            node _T_57 = eq(_T_55, _T_56) @[Memory.scala 320:25]
            when _T_57 : @[Memory.scala 320:25]
              node _io_imem_inst_T = bits(i_reg_next_addr.line_off, 4, 2) @[Memory.scala 421:66]
              node _io_imem_inst_T_1 = cat(_io_imem_inst_T, UInt<5>("h0")) @[Cat.scala 31:58]
              node _io_imem_inst_T_2 = dshr(i_reg_line, _io_imem_inst_T_1) @[Memory.scala 421:35]
              node _io_imem_inst_T_3 = bits(_io_imem_inst_T_2, 31, 0) @[Memory.scala 421:100]
              io.imem.inst <= _io_imem_inst_T_3 @[Memory.scala 421:20]
              node _T_58 = bits(i_reg_req_addr.tag, 15, 0) @[Memory.scala 422:31]
              node _T_59 = bits(i_reg_next_addr.tag, 15, 0) @[Memory.scala 422:77]
              node _T_60 = eq(_T_58, _T_59) @[Memory.scala 422:54]
              node _T_61 = eq(i_reg_req_addr.index, i_reg_next_addr.index) @[Memory.scala 423:32]
              node _T_62 = and(_T_60, _T_61) @[Memory.scala 422:100]
              when _T_62 : @[Memory.scala 423:59]
                io.imem.valid <= UInt<1>("h1") @[Memory.scala 424:23]
              wire req_addr_2 : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 426:43]
              wire _req_addr_WIRE_2 : UInt<28>
              _req_addr_WIRE_2 <= io.imem.addr
              node _req_addr_T_6 = bits(_req_addr_WIRE_2, 4, 0) @[Memory.scala 426:43]
              req_addr_2.line_off <= _req_addr_T_6 @[Memory.scala 426:43]
              node _req_addr_T_7 = bits(_req_addr_WIRE_2, 11, 5) @[Memory.scala 426:43]
              req_addr_2.index <= _req_addr_T_7 @[Memory.scala 426:43]
              node _req_addr_T_8 = bits(_req_addr_WIRE_2, 27, 12) @[Memory.scala 426:43]
              req_addr_2.tag <= _req_addr_T_8 @[Memory.scala 426:43]
              i_reg_req_addr.line_off <= req_addr_2.line_off @[Memory.scala 427:22]
              i_reg_req_addr.index <= req_addr_2.index @[Memory.scala 427:22]
              i_reg_req_addr.tag <= req_addr_2.tag @[Memory.scala 427:22]
              i_reg_addr_match <= UInt<1>("h1") @[Memory.scala 428:24]
              when io.imem.en : @[Memory.scala 429:25]
                read mport MPORT_3 = i_tag_array[req_addr_2.index], clock @[Memory.scala 430:38]
                i_reg_tag[0] <= MPORT_3[0] @[Memory.scala 430:19]
                io.icache.ren <= UInt<1>("h1") @[Memory.scala 431:23]
                node _io_icache_raddr_T_6 = bits(req_addr_2.line_off, 4, 2) @[Memory.scala 432:65]
                node _io_icache_raddr_T_7 = cat(req_addr_2.index, _io_icache_raddr_T_6) @[Cat.scala 31:58]
                io.icache.raddr <= _io_icache_raddr_T_7 @[Memory.scala 432:25]
                io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 433:29]
                node _io_icache_valid_addr_T_3 = bits(req_addr_2.index, 6, 1) @[Memory.scala 434:47]
                io.icache_valid.addr <= _io_icache_valid_addr_T_3 @[Memory.scala 434:30]
                node _T_63 = cat(req_addr_2.tag, req_addr_2.index) @[Cat.scala 31:58]
                node _T_64 = eq(i_reg_cur_tag_index, _T_63) @[Memory.scala 435:35]
                when _T_64 : @[Memory.scala 435:74]
                  icache_state <= UInt<2>("h2") @[Memory.scala 436:24]
                else :
                  icache_state <= UInt<1>("h1") @[Memory.scala 438:24]
              else :
                icache_state <= UInt<1>("h0") @[Memory.scala 441:22]
            else :
              node _T_65 = asUInt(UInt<2>("h3")) @[Memory.scala 320:25]
              node _T_66 = asUInt(icache_state) @[Memory.scala 320:25]
              node _T_67 = eq(_T_65, _T_66) @[Memory.scala 320:25]
              when _T_67 : @[Memory.scala 320:25]
                node _T_68 = eq(dram_i_busy, UInt<1>("h0")) @[Memory.scala 445:13]
                when _T_68 : @[Memory.scala 445:27]
                  dram_i_ren <= UInt<1>("h1") @[Memory.scala 446:20]
                  node _dram_i_addr_T_2 = bits(i_reg_req_addr.tag, 15, 0) @[Memory.scala 447:46]
                  node _dram_i_addr_T_3 = cat(_dram_i_addr_T_2, i_reg_req_addr.index) @[Cat.scala 31:58]
                  dram_i_addr <= _dram_i_addr_T_3 @[Memory.scala 447:21]
                  icache_state <= UInt<3>("h6") @[Memory.scala 448:22]
              else :
                node _T_69 = asUInt(UInt<3>("h6")) @[Memory.scala 320:25]
                node _T_70 = asUInt(icache_state) @[Memory.scala 320:25]
                node _T_71 = eq(_T_69, _T_70) @[Memory.scala 320:25]
                when _T_71 : @[Memory.scala 320:25]
                  when dram_i_rdata_valid : @[Memory.scala 452:33]
                    node _io_imem_inst_T_4 = bits(i_reg_next_addr.line_off, 4, 2) @[Memory.scala 454:62]
                    node _io_imem_inst_T_5 = cat(_io_imem_inst_T_4, UInt<5>("h0")) @[Cat.scala 31:58]
                    node _io_imem_inst_T_6 = dshr(dram_rdata, _io_imem_inst_T_5) @[Memory.scala 454:31]
                    node _io_imem_inst_T_7 = bits(_io_imem_inst_T_6, 31, 0) @[Memory.scala 454:96]
                    io.imem.inst <= _io_imem_inst_T_7 @[Memory.scala 454:22]
                    node _T_72 = bits(i_reg_req_addr.tag, 15, 0) @[Memory.scala 455:33]
                    node _T_73 = bits(i_reg_next_addr.tag, 15, 0) @[Memory.scala 455:79]
                    node _T_74 = eq(_T_72, _T_73) @[Memory.scala 455:56]
                    node _T_75 = eq(i_reg_req_addr.index, i_reg_next_addr.index) @[Memory.scala 456:34]
                    node _T_76 = and(_T_74, _T_75) @[Memory.scala 455:102]
                    when _T_76 : @[Memory.scala 456:61]
                      io.imem.valid <= UInt<1>("h1") @[Memory.scala 457:25]
                    wire _WIRE_1 : UInt<16>[1] @[Memory.scala 459:56]
                    _WIRE_1[0] <= i_reg_req_addr.tag @[Memory.scala 459:56]
                    write mport MPORT_4 = i_tag_array[i_reg_req_addr.index], clock
                    MPORT_4[0] <= _WIRE_1[0]
                    io.icache.wen <= UInt<1>("h1") @[Memory.scala 460:23]
                    io.icache.waddr <= i_reg_req_addr.index @[Memory.scala 461:25]
                    io.icache.wdata <= dram_rdata @[Memory.scala 462:25]
                    io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 463:29]
                    io.icache_valid.wen <= UInt<1>("h1") @[Memory.scala 464:29]
                    node _io_icache_valid_addr_T_4 = bits(i_reg_req_addr.index, 6, 1) @[Memory.scala 465:53]
                    io.icache_valid.addr <= _io_icache_valid_addr_T_4 @[Memory.scala 465:30]
                    node _icache_valid_wdata_T_3 = bits(i_reg_req_addr.index, 0, 0) @[Memory.scala 466:83]
                    node _icache_valid_wdata_T_4 = dshl(UInt<1>("h1"), _icache_valid_wdata_T_3) @[Memory.scala 466:60]
                    node _icache_valid_wdata_T_5 = or(i_reg_valid_rdata, _icache_valid_wdata_T_4) @[Memory.scala 466:53]
                    node icache_valid_wdata_1 = bits(_icache_valid_wdata_T_5, 1, 0) @[Memory.scala 466:114]
                    io.icache_valid.wdata <= icache_valid_wdata_1 @[Memory.scala 467:31]
                    node _i_reg_cur_tag_index_T_3 = cat(i_reg_req_addr.tag, i_reg_req_addr.index) @[Cat.scala 31:58]
                    i_reg_cur_tag_index <= _i_reg_cur_tag_index_T_3 @[Memory.scala 468:29]
                    i_reg_valid_rdata <= icache_valid_wdata_1 @[Memory.scala 469:27]
                    icache_state <= UInt<1>("h0") @[Memory.scala 470:22]
                else :
                  node _T_77 = asUInt(UInt<3>("h7")) @[Memory.scala 320:25]
                  node _T_78 = asUInt(icache_state) @[Memory.scala 320:25]
                  node _T_79 = eq(_T_77, _T_78) @[Memory.scala 320:25]
                  when _T_79 : @[Memory.scala 320:25]
                    io.cache.ibusy <= UInt<1>("h1") @[Memory.scala 474:22]
                    io.icache_valid.invalidate <= UInt<1>("h1") @[Memory.scala 475:34]
                    io.icache_valid.iaddr <= UInt<1>("h1") @[Memory.scala 476:29]
                    io.icache_valid.idata <= UInt<64>("h0") @[Memory.scala 477:29]
                    node _i_reg_cur_tag_index_T_4 = mux(UInt<1>("h1"), UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 74:12]
                    i_reg_cur_tag_index <= _i_reg_cur_tag_index_T_4 @[Memory.scala 478:27]
                    wire req_addr_3 : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 479:43]
                    wire _req_addr_WIRE_3 : UInt<28>
                    _req_addr_WIRE_3 <= io.imem.addr
                    node _req_addr_T_9 = bits(_req_addr_WIRE_3, 4, 0) @[Memory.scala 479:43]
                    req_addr_3.line_off <= _req_addr_T_9 @[Memory.scala 479:43]
                    node _req_addr_T_10 = bits(_req_addr_WIRE_3, 11, 5) @[Memory.scala 479:43]
                    req_addr_3.index <= _req_addr_T_10 @[Memory.scala 479:43]
                    node _req_addr_T_11 = bits(_req_addr_WIRE_3, 27, 12) @[Memory.scala 479:43]
                    req_addr_3.tag <= _req_addr_T_11 @[Memory.scala 479:43]
                    i_reg_req_addr.line_off <= req_addr_3.line_off @[Memory.scala 480:22]
                    i_reg_req_addr.index <= req_addr_3.index @[Memory.scala 480:22]
                    i_reg_req_addr.tag <= req_addr_3.tag @[Memory.scala 480:22]
                    i_reg_addr_match <= UInt<1>("h1") @[Memory.scala 481:24]
                    when io.imem.en : @[Memory.scala 482:25]
                      read mport MPORT_5 = i_tag_array[req_addr_3.index], clock @[Memory.scala 483:38]
                      i_reg_tag[0] <= MPORT_5[0] @[Memory.scala 483:19]
                      io.icache.ren <= UInt<1>("h1") @[Memory.scala 484:23]
                      node _io_icache_raddr_T_8 = bits(req_addr_3.line_off, 4, 2) @[Memory.scala 485:65]
                      node _io_icache_raddr_T_9 = cat(req_addr_3.index, _io_icache_raddr_T_8) @[Cat.scala 31:58]
                      io.icache.raddr <= _io_icache_raddr_T_9 @[Memory.scala 485:25]
                      io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 486:29]
                      node _io_icache_valid_addr_T_5 = bits(req_addr_3.index, 6, 1) @[Memory.scala 487:47]
                      io.icache_valid.addr <= _io_icache_valid_addr_T_5 @[Memory.scala 487:30]
                      icache_state <= UInt<2>("h2") @[Memory.scala 488:22]
                    else :
                      icache_state <= UInt<1>("h0") @[Memory.scala 490:22]
    cmem tag_array : UInt<16>[2] [128] @[Memory.scala 495:22]
    cmem lru_array : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} [128] @[Memory.scala 496:22]
    reg dcache_state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 498:29]
    wire _reg_tag_WIRE : UInt<16>[2] @[Memory.scala 499:32]
    _reg_tag_WIRE[0] <= UInt<16>("h0") @[Memory.scala 499:32]
    _reg_tag_WIRE[1] <= UInt<16>("h0") @[Memory.scala 499:32]
    reg reg_tag : UInt<16>[2], clock with :
      reset => (reset, _reg_tag_WIRE) @[Memory.scala 499:24]
    reg reg_line1 : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Memory.scala 500:26]
    reg reg_line2 : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Memory.scala 501:26]
    wire _reg_lru_WIRE : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 502:37]
    _reg_lru_WIRE.dirty2 <= UInt<1>("h0") @[Memory.scala 502:37]
    _reg_lru_WIRE.dirty1 <= UInt<1>("h0") @[Memory.scala 502:37]
    _reg_lru_WIRE.way_hot <= UInt<1>("h0") @[Memory.scala 502:37]
    reg reg_lru : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>}, clock with :
      reset => (reset, _reg_lru_WIRE) @[Memory.scala 502:24]
    wire _reg_req_addr_WIRE : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 503:42]
    _reg_req_addr_WIRE.line_off <= UInt<5>("h0") @[Memory.scala 503:42]
    _reg_req_addr_WIRE.index <= UInt<7>("h0") @[Memory.scala 503:42]
    _reg_req_addr_WIRE.tag <= UInt<16>("h0") @[Memory.scala 503:42]
    reg reg_req_addr : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>}, clock with :
      reset => (reset, _reg_req_addr_WIRE) @[Memory.scala 503:29]
    reg reg_wdata : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Memory.scala 504:26]
    reg reg_wstrb : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Memory.scala 505:26]
    reg reg_ren : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Memory.scala 506:24]
    reg reg_dcache_read : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 507:32]
    reg reg_read_word : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Memory.scala 508:30]
    io.cache.rready <= UInt<1>("h0") @[Memory.scala 510:19]
    io.cache.wready <= UInt<1>("h0") @[Memory.scala 511:19]
    io.cache.rvalid <= UInt<1>("h0") @[Memory.scala 512:19]
    io.cache.rdata is invalid @[Memory.scala 513:19]
    dram_d_ren <= UInt<1>("h0") @[Memory.scala 514:14]
    dram_d_wen <= UInt<1>("h0") @[Memory.scala 515:14]
    dram_d_addr is invalid @[Memory.scala 516:15]
    dram_d_wdata is invalid @[Memory.scala 517:16]
    io.cache_array1.en <= UInt<1>("h0") @[Memory.scala 518:25]
    io.cache_array1.we is invalid @[Memory.scala 519:25]
    io.cache_array1.addr is invalid @[Memory.scala 520:25]
    io.cache_array1.wdata is invalid @[Memory.scala 521:25]
    io.cache_array2.en <= UInt<1>("h0") @[Memory.scala 522:25]
    io.cache_array2.we is invalid @[Memory.scala 523:25]
    io.cache_array2.addr is invalid @[Memory.scala 524:25]
    io.cache_array2.wdata is invalid @[Memory.scala 525:25]
    reg_dcache_read <= UInt<1>("h0") @[Memory.scala 526:19]
    dcache_snoop_line is invalid @[Memory.scala 527:21]
    dcache_snoop_status <= UInt<1>("h0") @[Memory.scala 528:23]
    node _T_80 = asUInt(UInt<1>("h0")) @[Memory.scala 543:25]
    node _T_81 = asUInt(dcache_state) @[Memory.scala 543:25]
    node _T_82 = eq(_T_80, _T_81) @[Memory.scala 543:25]
    when _T_82 : @[Memory.scala 543:25]
      when dcache_snoop_en : @[Memory.scala 545:30]
        reg_req_addr.line_off <= dcache_snoop_addr.line_off @[Memory.scala 547:22]
        reg_req_addr.index <= dcache_snoop_addr.index @[Memory.scala 547:22]
        reg_req_addr.tag <= dcache_snoop_addr.tag @[Memory.scala 547:22]
        read mport MPORT_6 = tag_array[dcache_snoop_addr.index], clock @[Memory.scala 548:34]
        reg_tag[0] <= MPORT_6[0] @[Memory.scala 548:17]
        reg_tag[1] <= MPORT_6[1] @[Memory.scala 548:17]
        io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 549:28]
        io.cache_array1.addr <= dcache_snoop_addr.index @[Memory.scala 550:30]
        io.cache_array1.we <= UInt<1>("h0") @[Memory.scala 551:28]
        io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 552:28]
        io.cache_array2.addr <= dcache_snoop_addr.index @[Memory.scala 553:30]
        io.cache_array2.we <= UInt<1>("h0") @[Memory.scala 554:28]
        dcache_state <= UInt<1>("h1") @[Memory.scala 555:22]
      else :
        io.cache.rready <= UInt<1>("h1") @[Memory.scala 557:25]
        io.cache.wready <= UInt<1>("h1") @[Memory.scala 558:25]
        node _req_addr_T_12 = mux(io.cache.ren, io.cache.raddr, io.cache.waddr) @[Memory.scala 559:27]
        wire req_addr_4 : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 559:82]
        wire _req_addr_WIRE_4 : UInt<28>
        _req_addr_WIRE_4 <= _req_addr_T_12
        node _req_addr_T_13 = bits(_req_addr_WIRE_4, 4, 0) @[Memory.scala 559:82]
        req_addr_4.line_off <= _req_addr_T_13 @[Memory.scala 559:82]
        node _req_addr_T_14 = bits(_req_addr_WIRE_4, 11, 5) @[Memory.scala 559:82]
        req_addr_4.index <= _req_addr_T_14 @[Memory.scala 559:82]
        node _req_addr_T_15 = bits(_req_addr_WIRE_4, 27, 12) @[Memory.scala 559:82]
        req_addr_4.tag <= _req_addr_T_15 @[Memory.scala 559:82]
        reg_req_addr.line_off <= req_addr_4.line_off @[Memory.scala 560:22]
        reg_req_addr.index <= req_addr_4.index @[Memory.scala 560:22]
        reg_req_addr.tag <= req_addr_4.tag @[Memory.scala 560:22]
        reg_wdata <= io.cache.wdata @[Memory.scala 561:19]
        reg_wstrb <= io.cache.wstrb @[Memory.scala 562:19]
        reg_ren <= io.cache.ren @[Memory.scala 563:17]
        node _T_83 = or(io.cache.ren, io.cache.wen) @[Memory.scala 564:28]
        when _T_83 : @[Memory.scala 564:45]
          read mport MPORT_7 = tag_array[req_addr_4.index], clock @[Memory.scala 565:36]
          reg_tag[0] <= MPORT_7[0] @[Memory.scala 565:19]
          reg_tag[1] <= MPORT_7[1] @[Memory.scala 565:19]
          io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 566:30]
          io.cache_array1.addr <= req_addr_4.index @[Memory.scala 567:32]
          io.cache_array1.we <= UInt<1>("h0") @[Memory.scala 568:30]
          io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 569:30]
          io.cache_array2.addr <= req_addr_4.index @[Memory.scala 570:32]
          io.cache_array2.we <= UInt<1>("h0") @[Memory.scala 571:30]
          reg_dcache_read <= UInt<1>("h1") @[Memory.scala 572:27]
          read mport reg_lru_MPORT = lru_array[req_addr_4.index], clock @[Memory.scala 573:36]
          reg_lru.dirty2 <= reg_lru_MPORT.dirty2 @[Memory.scala 573:19]
          reg_lru.dirty1 <= reg_lru_MPORT.dirty1 @[Memory.scala 573:19]
          reg_lru.way_hot <= reg_lru_MPORT.way_hot @[Memory.scala 573:19]
          when io.cache.ren : @[Memory.scala 574:31]
            dcache_state <= UInt<2>("h2") @[Memory.scala 575:26]
          else :
            dcache_state <= UInt<2>("h3") @[Memory.scala 577:26]
    else :
      node _T_84 = asUInt(UInt<1>("h1")) @[Memory.scala 543:25]
      node _T_85 = asUInt(dcache_state) @[Memory.scala 543:25]
      node _T_86 = eq(_T_84, _T_85) @[Memory.scala 543:25]
      when _T_86 : @[Memory.scala 543:25]
        node _T_87 = eq(reg_tag[0], reg_req_addr.tag) @[Memory.scala 583:24]
        when _T_87 : @[Memory.scala 583:46]
          dcache_snoop_line <= io.cache_array1.rdata @[Memory.scala 584:27]
          dcache_snoop_status <= UInt<1>("h1") @[Memory.scala 585:29]
        else :
          node _T_88 = eq(reg_tag[1], reg_req_addr.tag) @[Memory.scala 586:30]
          when _T_88 : @[Memory.scala 586:52]
            dcache_snoop_line <= io.cache_array2.rdata @[Memory.scala 587:27]
            dcache_snoop_status <= UInt<1>("h1") @[Memory.scala 588:29]
          else :
            dcache_snoop_status <= UInt<2>("h2") @[Memory.scala 590:29]
        dcache_state <= UInt<1>("h0") @[Memory.scala 592:20]
      else :
        node _T_89 = asUInt(UInt<2>("h2")) @[Memory.scala 543:25]
        node _T_90 = asUInt(dcache_state) @[Memory.scala 543:25]
        node _T_91 = eq(_T_89, _T_90) @[Memory.scala 543:25]
        when _T_91 : @[Memory.scala 543:25]
          when reg_dcache_read : @[Memory.scala 595:30]
            reg_line1 <= io.cache_array1.rdata @[Memory.scala 596:19]
            reg_line2 <= io.cache_array2.rdata @[Memory.scala 597:19]
          node line1 = mux(reg_dcache_read, io.cache_array1.rdata, reg_line1) @[Memory.scala 599:22]
          node line2 = mux(reg_dcache_read, io.cache_array2.rdata, reg_line2) @[Memory.scala 600:22]
          node _T_92 = eq(reg_tag[0], reg_req_addr.tag) @[Memory.scala 601:24]
          when _T_92 : @[Memory.scala 601:46]
            node _reg_read_word_T = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 602:61]
            node _reg_read_word_T_1 = cat(_reg_read_word_T, UInt<5>("h0")) @[Cat.scala 31:58]
            node _reg_read_word_T_2 = dshr(line1, _reg_read_word_T_1) @[Memory.scala 602:33]
            node _reg_read_word_T_3 = bits(_reg_read_word_T_2, 31, 0) @[Memory.scala 602:95]
            reg_read_word <= _reg_read_word_T_3 @[Memory.scala 602:23]
            dcache_state <= UInt<3>("h4") @[Memory.scala 603:22]
          else :
            node _T_93 = eq(reg_tag[1], reg_req_addr.tag) @[Memory.scala 604:30]
            when _T_93 : @[Memory.scala 604:52]
              node _reg_read_word_T_4 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 605:61]
              node _reg_read_word_T_5 = cat(_reg_read_word_T_4, UInt<5>("h0")) @[Cat.scala 31:58]
              node _reg_read_word_T_6 = dshr(line2, _reg_read_word_T_5) @[Memory.scala 605:33]
              node _reg_read_word_T_7 = bits(_reg_read_word_T_6, 31, 0) @[Memory.scala 605:95]
              reg_read_word <= _reg_read_word_T_7 @[Memory.scala 605:23]
              dcache_state <= UInt<3>("h4") @[Memory.scala 606:22]
            else :
              node _T_94 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 607:36]
              node _T_95 = and(_T_94, reg_lru.dirty1) @[Memory.scala 607:44]
              node _T_96 = eq(reg_lru.way_hot, UInt<1>("h0")) @[Memory.scala 607:83]
              node _T_97 = and(_T_96, reg_lru.dirty2) @[Memory.scala 607:91]
              node _T_98 = or(_T_95, _T_97) @[Memory.scala 607:63]
              when _T_98 : @[Memory.scala 607:111]
                node _T_99 = eq(dram_d_busy, UInt<1>("h0")) @[Memory.scala 608:15]
                when _T_99 : @[Memory.scala 608:29]
                  dram_d_wen <= UInt<1>("h1") @[Memory.scala 609:22]
                  node _T_100 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 610:33]
                  when _T_100 : @[Memory.scala 610:42]
                    node _dram_d_addr_T = bits(reg_tag[0], 15, 0) @[Memory.scala 611:42]
                    node _dram_d_addr_T_1 = cat(_dram_d_addr_T, reg_req_addr.index) @[Cat.scala 31:58]
                    dram_d_addr <= _dram_d_addr_T_1 @[Memory.scala 611:25]
                    dram_d_wdata <= line1 @[Memory.scala 612:26]
                  else :
                    node _dram_d_addr_T_2 = bits(reg_tag[1], 15, 0) @[Memory.scala 614:42]
                    node _dram_d_addr_T_3 = cat(_dram_d_addr_T_2, reg_req_addr.index) @[Cat.scala 31:58]
                    dram_d_addr <= _dram_d_addr_T_3 @[Memory.scala 614:25]
                    dram_d_wdata <= line2 @[Memory.scala 615:26]
                  dcache_state <= UInt<3>("h5") @[Memory.scala 617:24]
              else :
                node _T_101 = eq(dram_d_busy, UInt<1>("h0")) @[Memory.scala 620:15]
                when _T_101 : @[Memory.scala 620:29]
                  dram_d_ren <= UInt<1>("h1") @[Memory.scala 621:22]
                  node _dram_d_addr_T_4 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 622:46]
                  node _dram_d_addr_T_5 = cat(_dram_d_addr_T_4, reg_req_addr.index) @[Cat.scala 31:58]
                  dram_d_addr <= _dram_d_addr_T_5 @[Memory.scala 622:23]
                  dcache_state <= UInt<3>("h6") @[Memory.scala 623:24]
        else :
          node _T_102 = asUInt(UInt<3>("h4")) @[Memory.scala 543:25]
          node _T_103 = asUInt(dcache_state) @[Memory.scala 543:25]
          node _T_104 = eq(_T_102, _T_103) @[Memory.scala 543:25]
          when _T_104 : @[Memory.scala 543:25]
            io.cache.rvalid <= UInt<1>("h1") @[Memory.scala 628:23]
            io.cache.rdata <= reg_read_word @[Memory.scala 629:23]
            when dcache_snoop_en : @[Memory.scala 630:30]
              reg_req_addr.line_off <= dcache_snoop_addr.line_off @[Memory.scala 632:22]
              reg_req_addr.index <= dcache_snoop_addr.index @[Memory.scala 632:22]
              reg_req_addr.tag <= dcache_snoop_addr.tag @[Memory.scala 632:22]
              read mport MPORT_8 = tag_array[dcache_snoop_addr.index], clock @[Memory.scala 633:34]
              reg_tag[0] <= MPORT_8[0] @[Memory.scala 633:17]
              reg_tag[1] <= MPORT_8[1] @[Memory.scala 633:17]
              io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 634:28]
              io.cache_array1.addr <= dcache_snoop_addr.index @[Memory.scala 635:30]
              io.cache_array1.we <= UInt<1>("h0") @[Memory.scala 636:28]
              io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 637:28]
              io.cache_array2.addr <= dcache_snoop_addr.index @[Memory.scala 638:30]
              io.cache_array2.we <= UInt<1>("h0") @[Memory.scala 639:28]
              dcache_state <= UInt<1>("h1") @[Memory.scala 640:22]
            else :
              io.cache.rready <= UInt<1>("h1") @[Memory.scala 642:25]
              io.cache.wready <= UInt<1>("h1") @[Memory.scala 643:25]
              node _req_addr_T_16 = mux(io.cache.ren, io.cache.raddr, io.cache.waddr) @[Memory.scala 644:27]
              wire req_addr_5 : { tag : UInt<16>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 644:82]
              wire _req_addr_WIRE_5 : UInt<28>
              _req_addr_WIRE_5 <= _req_addr_T_16
              node _req_addr_T_17 = bits(_req_addr_WIRE_5, 4, 0) @[Memory.scala 644:82]
              req_addr_5.line_off <= _req_addr_T_17 @[Memory.scala 644:82]
              node _req_addr_T_18 = bits(_req_addr_WIRE_5, 11, 5) @[Memory.scala 644:82]
              req_addr_5.index <= _req_addr_T_18 @[Memory.scala 644:82]
              node _req_addr_T_19 = bits(_req_addr_WIRE_5, 27, 12) @[Memory.scala 644:82]
              req_addr_5.tag <= _req_addr_T_19 @[Memory.scala 644:82]
              reg_req_addr.line_off <= req_addr_5.line_off @[Memory.scala 645:22]
              reg_req_addr.index <= req_addr_5.index @[Memory.scala 645:22]
              reg_req_addr.tag <= req_addr_5.tag @[Memory.scala 645:22]
              reg_wdata <= io.cache.wdata @[Memory.scala 646:19]
              reg_wstrb <= io.cache.wstrb @[Memory.scala 647:19]
              reg_ren <= io.cache.ren @[Memory.scala 648:17]
              node _T_105 = or(io.cache.ren, io.cache.wen) @[Memory.scala 649:28]
              when _T_105 : @[Memory.scala 649:45]
                read mport MPORT_9 = tag_array[req_addr_5.index], clock @[Memory.scala 650:36]
                reg_tag[0] <= MPORT_9[0] @[Memory.scala 650:19]
                reg_tag[1] <= MPORT_9[1] @[Memory.scala 650:19]
                io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 651:30]
                io.cache_array1.addr <= req_addr_5.index @[Memory.scala 652:32]
                io.cache_array1.we <= UInt<1>("h0") @[Memory.scala 653:30]
                io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 654:30]
                io.cache_array2.addr <= req_addr_5.index @[Memory.scala 655:32]
                io.cache_array2.we <= UInt<1>("h0") @[Memory.scala 656:30]
                reg_dcache_read <= UInt<1>("h1") @[Memory.scala 657:27]
                read mport reg_lru_MPORT_1 = lru_array[req_addr_5.index], clock @[Memory.scala 658:36]
                reg_lru.dirty2 <= reg_lru_MPORT_1.dirty2 @[Memory.scala 658:19]
                reg_lru.dirty1 <= reg_lru_MPORT_1.dirty1 @[Memory.scala 658:19]
                reg_lru.way_hot <= reg_lru_MPORT_1.way_hot @[Memory.scala 658:19]
                when io.cache.ren : @[Memory.scala 659:31]
                  dcache_state <= UInt<2>("h2") @[Memory.scala 660:26]
                else :
                  dcache_state <= UInt<2>("h3") @[Memory.scala 662:26]
              else :
                dcache_state <= UInt<1>("h0") @[Memory.scala 665:24]
          else :
            node _T_106 = asUInt(UInt<2>("h3")) @[Memory.scala 543:25]
            node _T_107 = asUInt(dcache_state) @[Memory.scala 543:25]
            node _T_108 = eq(_T_106, _T_107) @[Memory.scala 543:25]
            when _T_108 : @[Memory.scala 543:25]
              when reg_dcache_read : @[Memory.scala 670:30]
                reg_line1 <= io.cache_array1.rdata @[Memory.scala 671:19]
                reg_line2 <= io.cache_array2.rdata @[Memory.scala 672:19]
              node line1_1 = mux(reg_dcache_read, io.cache_array1.rdata, reg_line1) @[Memory.scala 674:22]
              node line2_1 = mux(reg_dcache_read, io.cache_array2.rdata, reg_line2) @[Memory.scala 675:22]
              node _T_109 = eq(reg_tag[0], reg_req_addr.tag) @[Memory.scala 676:24]
              when _T_109 : @[Memory.scala 676:46]
                node _wstrb_T = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 677:71]
                node _wstrb_T_1 = cat(_wstrb_T, UInt<2>("h0")) @[Cat.scala 31:58]
                node _wstrb_T_2 = mux(UInt<1>("h0"), UInt<28>("hfffffff"), UInt<28>("h0")) @[Bitwise.scala 74:12]
                node _wstrb_T_3 = cat(_wstrb_T_2, reg_wstrb) @[Memory.scala 537:37]
                node _wstrb_T_4 = dshl(_wstrb_T_3, _wstrb_T_1) @[Memory.scala 540:30]
                node wstrb = bits(_wstrb_T_4, 31, 0) @[Memory.scala 540:39]
                node _wdata_T = mux(UInt<1>("h0"), UInt<224>("hffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<224>("h0")) @[Bitwise.scala 74:12]
                node _wdata_T_1 = cat(_wdata_T, reg_wdata) @[Memory.scala 534:42]
                node _wdata_T_2 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 678:74]
                node _wdata_T_3 = cat(_wdata_T_2, UInt<5>("h0")) @[Cat.scala 31:58]
                node _wdata_T_4 = dshl(_wdata_T_1, _wdata_T_3) @[Memory.scala 678:46]
                node wdata = bits(_wdata_T_4, 255, 0) @[Memory.scala 678:108]
                io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 679:28]
                io.cache_array1.we <= wstrb @[Memory.scala 680:28]
                io.cache_array1.addr <= reg_req_addr.index @[Memory.scala 681:30]
                io.cache_array1.wdata <= wdata @[Memory.scala 682:31]
                node hi = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 31:58]
                node _T_110 = cat(hi, reg_lru.dirty2) @[Cat.scala 31:58]
                wire _WIRE_2 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 683:86]
                wire _WIRE_3 : UInt<3>
                _WIRE_3 <= _T_110
                node _T_111 = bits(_WIRE_3, 0, 0) @[Memory.scala 683:86]
                _WIRE_2.dirty2 <= _T_111 @[Memory.scala 683:86]
                node _T_112 = bits(_WIRE_3, 1, 1) @[Memory.scala 683:86]
                _WIRE_2.dirty1 <= _T_112 @[Memory.scala 683:86]
                node _T_113 = bits(_WIRE_3, 2, 2) @[Memory.scala 683:86]
                _WIRE_2.way_hot <= _T_113 @[Memory.scala 683:86]
                write mport MPORT_10 = lru_array[reg_req_addr.index], clock
                MPORT_10.dirty2 <= _WIRE_2.dirty2
                MPORT_10.dirty1 <= _WIRE_2.dirty1
                MPORT_10.way_hot <= _WIRE_2.way_hot
                dcache_state <= UInt<1>("h0") @[Memory.scala 684:22]
              else :
                node _T_114 = eq(reg_tag[1], reg_req_addr.tag) @[Memory.scala 685:30]
                when _T_114 : @[Memory.scala 685:52]
                  node _wstrb_T_5 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 686:71]
                  node _wstrb_T_6 = cat(_wstrb_T_5, UInt<2>("h0")) @[Cat.scala 31:58]
                  node _wstrb_T_7 = mux(UInt<1>("h0"), UInt<28>("hfffffff"), UInt<28>("h0")) @[Bitwise.scala 74:12]
                  node _wstrb_T_8 = cat(_wstrb_T_7, reg_wstrb) @[Memory.scala 537:37]
                  node _wstrb_T_9 = dshl(_wstrb_T_8, _wstrb_T_6) @[Memory.scala 540:30]
                  node wstrb_1 = bits(_wstrb_T_9, 31, 0) @[Memory.scala 540:39]
                  node _wdata_T_5 = mux(UInt<1>("h0"), UInt<224>("hffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<224>("h0")) @[Bitwise.scala 74:12]
                  node _wdata_T_6 = cat(_wdata_T_5, reg_wdata) @[Memory.scala 534:42]
                  node _wdata_T_7 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 687:73]
                  node _wdata_T_8 = cat(_wdata_T_7, UInt<5>("h0")) @[Cat.scala 31:58]
                  node wdata_1 = dshl(_wdata_T_6, _wdata_T_8) @[Memory.scala 687:45]
                  io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 688:28]
                  io.cache_array2.we <= wstrb_1 @[Memory.scala 689:28]
                  io.cache_array2.addr <= reg_req_addr.index @[Memory.scala 690:30]
                  io.cache_array2.wdata <= wdata_1 @[Memory.scala 691:31]
                  node hi_1 = cat(UInt<1>("h1"), reg_lru.dirty1) @[Cat.scala 31:58]
                  node _T_115 = cat(hi_1, UInt<1>("h1")) @[Cat.scala 31:58]
                  wire _WIRE_4 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 692:86]
                  wire _WIRE_5 : UInt<3>
                  _WIRE_5 <= _T_115
                  node _T_116 = bits(_WIRE_5, 0, 0) @[Memory.scala 692:86]
                  _WIRE_4.dirty2 <= _T_116 @[Memory.scala 692:86]
                  node _T_117 = bits(_WIRE_5, 1, 1) @[Memory.scala 692:86]
                  _WIRE_4.dirty1 <= _T_117 @[Memory.scala 692:86]
                  node _T_118 = bits(_WIRE_5, 2, 2) @[Memory.scala 692:86]
                  _WIRE_4.way_hot <= _T_118 @[Memory.scala 692:86]
                  write mport MPORT_11 = lru_array[reg_req_addr.index], clock
                  MPORT_11.dirty2 <= _WIRE_4.dirty2
                  MPORT_11.dirty1 <= _WIRE_4.dirty1
                  MPORT_11.way_hot <= _WIRE_4.way_hot
                  dcache_state <= UInt<1>("h0") @[Memory.scala 693:22]
                else :
                  node _T_119 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 694:36]
                  node _T_120 = and(_T_119, reg_lru.dirty1) @[Memory.scala 694:44]
                  node _T_121 = eq(reg_lru.way_hot, UInt<1>("h0")) @[Memory.scala 694:83]
                  node _T_122 = and(_T_121, reg_lru.dirty2) @[Memory.scala 694:91]
                  node _T_123 = or(_T_120, _T_122) @[Memory.scala 694:63]
                  when _T_123 : @[Memory.scala 694:111]
                    node _T_124 = eq(dram_d_busy, UInt<1>("h0")) @[Memory.scala 695:15]
                    when _T_124 : @[Memory.scala 695:29]
                      dram_d_wen <= UInt<1>("h1") @[Memory.scala 696:22]
                      node _T_125 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 697:33]
                      when _T_125 : @[Memory.scala 697:42]
                        node _dram_d_addr_T_6 = bits(reg_tag[0], 15, 0) @[Memory.scala 698:42]
                        node _dram_d_addr_T_7 = cat(_dram_d_addr_T_6, reg_req_addr.index) @[Cat.scala 31:58]
                        dram_d_addr <= _dram_d_addr_T_7 @[Memory.scala 698:25]
                        dram_d_wdata <= line1_1 @[Memory.scala 699:26]
                      else :
                        node _dram_d_addr_T_8 = bits(reg_tag[1], 15, 0) @[Memory.scala 701:42]
                        node _dram_d_addr_T_9 = cat(_dram_d_addr_T_8, reg_req_addr.index) @[Cat.scala 31:58]
                        dram_d_addr <= _dram_d_addr_T_9 @[Memory.scala 701:25]
                        dram_d_wdata <= line2_1 @[Memory.scala 702:26]
                      dcache_state <= UInt<3>("h5") @[Memory.scala 704:24]
                  else :
                    node _T_126 = eq(dram_d_busy, UInt<1>("h0")) @[Memory.scala 707:15]
                    when _T_126 : @[Memory.scala 707:29]
                      dram_d_ren <= UInt<1>("h1") @[Memory.scala 708:22]
                      node _dram_d_addr_T_10 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 709:46]
                      node _dram_d_addr_T_11 = cat(_dram_d_addr_T_10, reg_req_addr.index) @[Cat.scala 31:58]
                      dram_d_addr <= _dram_d_addr_T_11 @[Memory.scala 709:23]
                      dcache_state <= UInt<3>("h6") @[Memory.scala 710:24]
            else :
              node _T_127 = asUInt(UInt<3>("h5")) @[Memory.scala 543:25]
              node _T_128 = asUInt(dcache_state) @[Memory.scala 543:25]
              node _T_129 = eq(_T_127, _T_128) @[Memory.scala 543:25]
              when _T_129 : @[Memory.scala 543:25]
                node _T_130 = eq(dram_d_busy, UInt<1>("h0")) @[Memory.scala 715:13]
                when _T_130 : @[Memory.scala 715:27]
                  dram_d_ren <= UInt<1>("h1") @[Memory.scala 716:20]
                  node _dram_d_addr_T_12 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 717:44]
                  node _dram_d_addr_T_13 = cat(_dram_d_addr_T_12, reg_req_addr.index) @[Cat.scala 31:58]
                  dram_d_addr <= _dram_d_addr_T_13 @[Memory.scala 717:21]
                  dcache_state <= UInt<3>("h6") @[Memory.scala 718:22]
              else :
                node _T_131 = asUInt(UInt<3>("h6")) @[Memory.scala 543:25]
                node _T_132 = asUInt(dcache_state) @[Memory.scala 543:25]
                node _T_133 = eq(_T_131, _T_132) @[Memory.scala 543:25]
                when _T_133 : @[Memory.scala 543:25]
                  when dram_d_rdata_valid : @[Memory.scala 722:33]
                    io.cache.rready <= UInt<1>("h0") @[Memory.scala 724:25]
                    io.cache.wready <= UInt<1>("h0") @[Memory.scala 725:25]
                    node _io_cache_rdata_T = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 726:61]
                    node _io_cache_rdata_T_1 = cat(_io_cache_rdata_T, UInt<5>("h0")) @[Cat.scala 31:58]
                    node _io_cache_rdata_T_2 = dshr(dram_rdata, _io_cache_rdata_T_1) @[Memory.scala 726:33]
                    node _io_cache_rdata_T_3 = bits(_io_cache_rdata_T_2, 31, 0) @[Memory.scala 726:95]
                    io.cache.rdata <= _io_cache_rdata_T_3 @[Memory.scala 726:24]
                    when reg_ren : @[Memory.scala 727:87]
                      io.cache.rvalid <= UInt<1>("h1") @[Memory.scala 728:27]
                    node _T_134 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 730:31]
                    node _T_135 = and(_T_134, reg_ren) @[Memory.scala 730:39]
                    when _T_135 : @[Memory.scala 730:51]
                      wire _WIRE_6 : UInt<16>[2] @[Memory.scala 731:54]
                      _WIRE_6[0] <= reg_req_addr.tag @[Memory.scala 731:54]
                      _WIRE_6[1] <= reg_tag[1] @[Memory.scala 731:54]
                      write mport MPORT_12 = tag_array[reg_req_addr.index], clock
                      MPORT_12[0] <= _WIRE_6[0]
                      MPORT_12[1] <= _WIRE_6[1]
                      io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 732:30]
                      node _io_cache_array1_we_T = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                      io.cache_array1.we <= _io_cache_array1_we_T @[Memory.scala 733:30]
                      io.cache_array1.addr <= reg_req_addr.index @[Memory.scala 734:32]
                      io.cache_array1.wdata <= dram_rdata @[Memory.scala 735:33]
                      node hi_2 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 31:58]
                      node _T_136 = cat(hi_2, reg_lru.dirty2) @[Cat.scala 31:58]
                      wire _WIRE_7 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 736:89]
                      wire _WIRE_8 : UInt<3>
                      _WIRE_8 <= _T_136
                      node _T_137 = bits(_WIRE_8, 0, 0) @[Memory.scala 736:89]
                      _WIRE_7.dirty2 <= _T_137 @[Memory.scala 736:89]
                      node _T_138 = bits(_WIRE_8, 1, 1) @[Memory.scala 736:89]
                      _WIRE_7.dirty1 <= _T_138 @[Memory.scala 736:89]
                      node _T_139 = bits(_WIRE_8, 2, 2) @[Memory.scala 736:89]
                      _WIRE_7.way_hot <= _T_139 @[Memory.scala 736:89]
                      write mport MPORT_13 = lru_array[reg_req_addr.index], clock
                      MPORT_13.dirty2 <= _WIRE_7.dirty2
                      MPORT_13.dirty1 <= _WIRE_7.dirty1
                      MPORT_13.way_hot <= _WIRE_7.way_hot
                    else :
                      node _T_140 = eq(reg_lru.way_hot, UInt<1>("h0")) @[Memory.scala 737:37]
                      node _T_141 = and(_T_140, reg_ren) @[Memory.scala 737:45]
                      when _T_141 : @[Memory.scala 737:57]
                        wire _WIRE_9 : UInt<16>[2] @[Memory.scala 738:54]
                        _WIRE_9[0] <= reg_tag[0] @[Memory.scala 738:54]
                        _WIRE_9[1] <= reg_req_addr.tag @[Memory.scala 738:54]
                        write mport MPORT_14 = tag_array[reg_req_addr.index], clock
                        MPORT_14[0] <= _WIRE_9[0]
                        MPORT_14[1] <= _WIRE_9[1]
                        io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 739:30]
                        node _io_cache_array2_we_T = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                        io.cache_array2.we <= _io_cache_array2_we_T @[Memory.scala 740:30]
                        io.cache_array2.addr <= reg_req_addr.index @[Memory.scala 741:32]
                        io.cache_array2.wdata <= dram_rdata @[Memory.scala 742:33]
                        node hi_3 = cat(UInt<1>("h1"), reg_lru.dirty1) @[Cat.scala 31:58]
                        node _T_142 = cat(hi_3, UInt<1>("h0")) @[Cat.scala 31:58]
                        wire _WIRE_10 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 743:89]
                        wire _WIRE_11 : UInt<3>
                        _WIRE_11 <= _T_142
                        node _T_143 = bits(_WIRE_11, 0, 0) @[Memory.scala 743:89]
                        _WIRE_10.dirty2 <= _T_143 @[Memory.scala 743:89]
                        node _T_144 = bits(_WIRE_11, 1, 1) @[Memory.scala 743:89]
                        _WIRE_10.dirty1 <= _T_144 @[Memory.scala 743:89]
                        node _T_145 = bits(_WIRE_11, 2, 2) @[Memory.scala 743:89]
                        _WIRE_10.way_hot <= _T_145 @[Memory.scala 743:89]
                        write mport MPORT_15 = lru_array[reg_req_addr.index], clock
                        MPORT_15.dirty2 <= _WIRE_10.dirty2
                        MPORT_15.dirty1 <= _WIRE_10.dirty1
                        MPORT_15.way_hot <= _WIRE_10.way_hot
                      else :
                        node _wstrb_T_10 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 745:73]
                        node _wstrb_T_11 = cat(_wstrb_T_10, UInt<2>("h0")) @[Cat.scala 31:58]
                        node _wstrb_T_12 = mux(UInt<1>("h0"), UInt<28>("hfffffff"), UInt<28>("h0")) @[Bitwise.scala 74:12]
                        node _wstrb_T_13 = cat(_wstrb_T_12, reg_wstrb) @[Memory.scala 537:37]
                        node _wstrb_T_14 = dshl(_wstrb_T_13, _wstrb_T_11) @[Memory.scala 540:30]
                        node wstrb_2 = bits(_wstrb_T_14, 31, 0) @[Memory.scala 540:39]
                        node _wdata_T_9 = mux(UInt<1>("h0"), UInt<224>("hffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<224>("h0")) @[Bitwise.scala 74:12]
                        node _wdata_T_10 = cat(_wdata_T_9, reg_wdata) @[Memory.scala 534:42]
                        node _wdata_T_11 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 746:75]
                        node _wdata_T_12 = cat(_wdata_T_11, UInt<5>("h0")) @[Cat.scala 31:58]
                        node wdata_2 = dshl(_wdata_T_10, _wdata_T_12) @[Memory.scala 746:47]
                        node _T_146 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 747:33]
                        when _T_146 : @[Memory.scala 747:42]
                          wire _WIRE_12 : UInt<16>[2] @[Memory.scala 748:56]
                          _WIRE_12[0] <= reg_req_addr.tag @[Memory.scala 748:56]
                          _WIRE_12[1] <= reg_tag[1] @[Memory.scala 748:56]
                          write mport MPORT_16 = tag_array[reg_req_addr.index], clock
                          MPORT_16[0] <= _WIRE_12[0]
                          MPORT_16[1] <= _WIRE_12[1]
                          io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 749:32]
                          node _io_cache_array1_we_T_1 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                          io.cache_array1.we <= _io_cache_array1_we_T_1 @[Memory.scala 750:32]
                          io.cache_array1.addr <= reg_req_addr.index @[Memory.scala 751:34]
                          node _io_cache_array1_wdata_T = bits(wstrb_2, 0, 0) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_1 = bits(wdata_2, 7, 0) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_2 = bits(dram_rdata, 7, 0) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_3 = mux(_io_cache_array1_wdata_T, _io_cache_array1_wdata_T_1, _io_cache_array1_wdata_T_2) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_4 = bits(wstrb_2, 1, 1) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_5 = bits(wdata_2, 15, 8) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_6 = bits(dram_rdata, 15, 8) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_7 = mux(_io_cache_array1_wdata_T_4, _io_cache_array1_wdata_T_5, _io_cache_array1_wdata_T_6) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_8 = bits(wstrb_2, 2, 2) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_9 = bits(wdata_2, 23, 16) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_10 = bits(dram_rdata, 23, 16) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_11 = mux(_io_cache_array1_wdata_T_8, _io_cache_array1_wdata_T_9, _io_cache_array1_wdata_T_10) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_12 = bits(wstrb_2, 3, 3) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_13 = bits(wdata_2, 31, 24) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_14 = bits(dram_rdata, 31, 24) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_15 = mux(_io_cache_array1_wdata_T_12, _io_cache_array1_wdata_T_13, _io_cache_array1_wdata_T_14) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_16 = bits(wstrb_2, 4, 4) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_17 = bits(wdata_2, 39, 32) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_18 = bits(dram_rdata, 39, 32) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_19 = mux(_io_cache_array1_wdata_T_16, _io_cache_array1_wdata_T_17, _io_cache_array1_wdata_T_18) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_20 = bits(wstrb_2, 5, 5) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_21 = bits(wdata_2, 47, 40) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_22 = bits(dram_rdata, 47, 40) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_23 = mux(_io_cache_array1_wdata_T_20, _io_cache_array1_wdata_T_21, _io_cache_array1_wdata_T_22) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_24 = bits(wstrb_2, 6, 6) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_25 = bits(wdata_2, 55, 48) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_26 = bits(dram_rdata, 55, 48) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_27 = mux(_io_cache_array1_wdata_T_24, _io_cache_array1_wdata_T_25, _io_cache_array1_wdata_T_26) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_28 = bits(wstrb_2, 7, 7) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_29 = bits(wdata_2, 63, 56) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_30 = bits(dram_rdata, 63, 56) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_31 = mux(_io_cache_array1_wdata_T_28, _io_cache_array1_wdata_T_29, _io_cache_array1_wdata_T_30) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_32 = bits(wstrb_2, 8, 8) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_33 = bits(wdata_2, 71, 64) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_34 = bits(dram_rdata, 71, 64) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_35 = mux(_io_cache_array1_wdata_T_32, _io_cache_array1_wdata_T_33, _io_cache_array1_wdata_T_34) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_36 = bits(wstrb_2, 9, 9) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_37 = bits(wdata_2, 79, 72) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_38 = bits(dram_rdata, 79, 72) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_39 = mux(_io_cache_array1_wdata_T_36, _io_cache_array1_wdata_T_37, _io_cache_array1_wdata_T_38) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_40 = bits(wstrb_2, 10, 10) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_41 = bits(wdata_2, 87, 80) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_42 = bits(dram_rdata, 87, 80) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_43 = mux(_io_cache_array1_wdata_T_40, _io_cache_array1_wdata_T_41, _io_cache_array1_wdata_T_42) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_44 = bits(wstrb_2, 11, 11) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_45 = bits(wdata_2, 95, 88) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_46 = bits(dram_rdata, 95, 88) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_47 = mux(_io_cache_array1_wdata_T_44, _io_cache_array1_wdata_T_45, _io_cache_array1_wdata_T_46) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_48 = bits(wstrb_2, 12, 12) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_49 = bits(wdata_2, 103, 96) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_50 = bits(dram_rdata, 103, 96) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_51 = mux(_io_cache_array1_wdata_T_48, _io_cache_array1_wdata_T_49, _io_cache_array1_wdata_T_50) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_52 = bits(wstrb_2, 13, 13) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_53 = bits(wdata_2, 111, 104) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_54 = bits(dram_rdata, 111, 104) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_55 = mux(_io_cache_array1_wdata_T_52, _io_cache_array1_wdata_T_53, _io_cache_array1_wdata_T_54) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_56 = bits(wstrb_2, 14, 14) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_57 = bits(wdata_2, 119, 112) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_58 = bits(dram_rdata, 119, 112) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_59 = mux(_io_cache_array1_wdata_T_56, _io_cache_array1_wdata_T_57, _io_cache_array1_wdata_T_58) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_60 = bits(wstrb_2, 15, 15) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_61 = bits(wdata_2, 127, 120) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_62 = bits(dram_rdata, 127, 120) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_63 = mux(_io_cache_array1_wdata_T_60, _io_cache_array1_wdata_T_61, _io_cache_array1_wdata_T_62) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_64 = bits(wstrb_2, 16, 16) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_65 = bits(wdata_2, 135, 128) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_66 = bits(dram_rdata, 135, 128) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_67 = mux(_io_cache_array1_wdata_T_64, _io_cache_array1_wdata_T_65, _io_cache_array1_wdata_T_66) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_68 = bits(wstrb_2, 17, 17) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_69 = bits(wdata_2, 143, 136) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_70 = bits(dram_rdata, 143, 136) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_71 = mux(_io_cache_array1_wdata_T_68, _io_cache_array1_wdata_T_69, _io_cache_array1_wdata_T_70) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_72 = bits(wstrb_2, 18, 18) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_73 = bits(wdata_2, 151, 144) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_74 = bits(dram_rdata, 151, 144) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_75 = mux(_io_cache_array1_wdata_T_72, _io_cache_array1_wdata_T_73, _io_cache_array1_wdata_T_74) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_76 = bits(wstrb_2, 19, 19) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_77 = bits(wdata_2, 159, 152) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_78 = bits(dram_rdata, 159, 152) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_79 = mux(_io_cache_array1_wdata_T_76, _io_cache_array1_wdata_T_77, _io_cache_array1_wdata_T_78) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_80 = bits(wstrb_2, 20, 20) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_81 = bits(wdata_2, 167, 160) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_82 = bits(dram_rdata, 167, 160) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_83 = mux(_io_cache_array1_wdata_T_80, _io_cache_array1_wdata_T_81, _io_cache_array1_wdata_T_82) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_84 = bits(wstrb_2, 21, 21) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_85 = bits(wdata_2, 175, 168) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_86 = bits(dram_rdata, 175, 168) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_87 = mux(_io_cache_array1_wdata_T_84, _io_cache_array1_wdata_T_85, _io_cache_array1_wdata_T_86) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_88 = bits(wstrb_2, 22, 22) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_89 = bits(wdata_2, 183, 176) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_90 = bits(dram_rdata, 183, 176) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_91 = mux(_io_cache_array1_wdata_T_88, _io_cache_array1_wdata_T_89, _io_cache_array1_wdata_T_90) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_92 = bits(wstrb_2, 23, 23) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_93 = bits(wdata_2, 191, 184) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_94 = bits(dram_rdata, 191, 184) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_95 = mux(_io_cache_array1_wdata_T_92, _io_cache_array1_wdata_T_93, _io_cache_array1_wdata_T_94) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_96 = bits(wstrb_2, 24, 24) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_97 = bits(wdata_2, 199, 192) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_98 = bits(dram_rdata, 199, 192) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_99 = mux(_io_cache_array1_wdata_T_96, _io_cache_array1_wdata_T_97, _io_cache_array1_wdata_T_98) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_100 = bits(wstrb_2, 25, 25) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_101 = bits(wdata_2, 207, 200) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_102 = bits(dram_rdata, 207, 200) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_103 = mux(_io_cache_array1_wdata_T_100, _io_cache_array1_wdata_T_101, _io_cache_array1_wdata_T_102) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_104 = bits(wstrb_2, 26, 26) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_105 = bits(wdata_2, 215, 208) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_106 = bits(dram_rdata, 215, 208) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_107 = mux(_io_cache_array1_wdata_T_104, _io_cache_array1_wdata_T_105, _io_cache_array1_wdata_T_106) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_108 = bits(wstrb_2, 27, 27) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_109 = bits(wdata_2, 223, 216) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_110 = bits(dram_rdata, 223, 216) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_111 = mux(_io_cache_array1_wdata_T_108, _io_cache_array1_wdata_T_109, _io_cache_array1_wdata_T_110) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_112 = bits(wstrb_2, 28, 28) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_113 = bits(wdata_2, 231, 224) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_114 = bits(dram_rdata, 231, 224) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_115 = mux(_io_cache_array1_wdata_T_112, _io_cache_array1_wdata_T_113, _io_cache_array1_wdata_T_114) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_116 = bits(wstrb_2, 29, 29) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_117 = bits(wdata_2, 239, 232) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_118 = bits(dram_rdata, 239, 232) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_119 = mux(_io_cache_array1_wdata_T_116, _io_cache_array1_wdata_T_117, _io_cache_array1_wdata_T_118) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_120 = bits(wstrb_2, 30, 30) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_121 = bits(wdata_2, 247, 240) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_122 = bits(dram_rdata, 247, 240) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_123 = mux(_io_cache_array1_wdata_T_120, _io_cache_array1_wdata_T_121, _io_cache_array1_wdata_T_122) @[Memory.scala 753:18]
                          node _io_cache_array1_wdata_T_124 = bits(wstrb_2, 31, 31) @[Memory.scala 753:24]
                          node _io_cache_array1_wdata_T_125 = bits(wdata_2, 255, 248) @[Memory.scala 753:34]
                          node _io_cache_array1_wdata_T_126 = bits(dram_rdata, 255, 248) @[Memory.scala 753:52]
                          node _io_cache_array1_wdata_T_127 = mux(_io_cache_array1_wdata_T_124, _io_cache_array1_wdata_T_125, _io_cache_array1_wdata_T_126) @[Memory.scala 753:18]
                          node io_cache_array1_wdata_lo_lo_lo_lo = cat(_io_cache_array1_wdata_T_7, _io_cache_array1_wdata_T_3) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo_lo_hi = cat(_io_cache_array1_wdata_T_15, _io_cache_array1_wdata_T_11) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo_lo = cat(io_cache_array1_wdata_lo_lo_lo_hi, io_cache_array1_wdata_lo_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo_hi_lo = cat(_io_cache_array1_wdata_T_23, _io_cache_array1_wdata_T_19) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo_hi_hi = cat(_io_cache_array1_wdata_T_31, _io_cache_array1_wdata_T_27) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo_hi = cat(io_cache_array1_wdata_lo_lo_hi_hi, io_cache_array1_wdata_lo_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo = cat(io_cache_array1_wdata_lo_lo_hi, io_cache_array1_wdata_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_lo_lo = cat(_io_cache_array1_wdata_T_39, _io_cache_array1_wdata_T_35) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_lo_hi = cat(_io_cache_array1_wdata_T_47, _io_cache_array1_wdata_T_43) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_lo = cat(io_cache_array1_wdata_lo_hi_lo_hi, io_cache_array1_wdata_lo_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_hi_lo = cat(_io_cache_array1_wdata_T_55, _io_cache_array1_wdata_T_51) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_hi_hi = cat(_io_cache_array1_wdata_T_63, _io_cache_array1_wdata_T_59) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_hi = cat(io_cache_array1_wdata_lo_hi_hi_hi, io_cache_array1_wdata_lo_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi = cat(io_cache_array1_wdata_lo_hi_hi, io_cache_array1_wdata_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo = cat(io_cache_array1_wdata_lo_hi, io_cache_array1_wdata_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_lo_lo = cat(_io_cache_array1_wdata_T_71, _io_cache_array1_wdata_T_67) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_lo_hi = cat(_io_cache_array1_wdata_T_79, _io_cache_array1_wdata_T_75) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_lo = cat(io_cache_array1_wdata_hi_lo_lo_hi, io_cache_array1_wdata_hi_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_hi_lo = cat(_io_cache_array1_wdata_T_87, _io_cache_array1_wdata_T_83) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_hi_hi = cat(_io_cache_array1_wdata_T_95, _io_cache_array1_wdata_T_91) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_hi = cat(io_cache_array1_wdata_hi_lo_hi_hi, io_cache_array1_wdata_hi_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo = cat(io_cache_array1_wdata_hi_lo_hi, io_cache_array1_wdata_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_lo_lo = cat(_io_cache_array1_wdata_T_103, _io_cache_array1_wdata_T_99) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_lo_hi = cat(_io_cache_array1_wdata_T_111, _io_cache_array1_wdata_T_107) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_lo = cat(io_cache_array1_wdata_hi_hi_lo_hi, io_cache_array1_wdata_hi_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_hi_lo = cat(_io_cache_array1_wdata_T_119, _io_cache_array1_wdata_T_115) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_hi_hi = cat(_io_cache_array1_wdata_T_127, _io_cache_array1_wdata_T_123) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_hi = cat(io_cache_array1_wdata_hi_hi_hi_hi, io_cache_array1_wdata_hi_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi = cat(io_cache_array1_wdata_hi_hi_hi, io_cache_array1_wdata_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi = cat(io_cache_array1_wdata_hi_hi, io_cache_array1_wdata_hi_lo) @[Cat.scala 31:58]
                          node _io_cache_array1_wdata_T_128 = cat(io_cache_array1_wdata_hi, io_cache_array1_wdata_lo) @[Cat.scala 31:58]
                          io.cache_array1.wdata <= _io_cache_array1_wdata_T_128 @[Memory.scala 752:35]
                          node hi_4 = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 31:58]
                          node _T_147 = cat(hi_4, reg_lru.dirty2) @[Cat.scala 31:58]
                          wire _WIRE_13 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 755:90]
                          wire _WIRE_14 : UInt<3>
                          _WIRE_14 <= _T_147
                          node _T_148 = bits(_WIRE_14, 0, 0) @[Memory.scala 755:90]
                          _WIRE_13.dirty2 <= _T_148 @[Memory.scala 755:90]
                          node _T_149 = bits(_WIRE_14, 1, 1) @[Memory.scala 755:90]
                          _WIRE_13.dirty1 <= _T_149 @[Memory.scala 755:90]
                          node _T_150 = bits(_WIRE_14, 2, 2) @[Memory.scala 755:90]
                          _WIRE_13.way_hot <= _T_150 @[Memory.scala 755:90]
                          write mport MPORT_17 = lru_array[reg_req_addr.index], clock
                          MPORT_17.dirty2 <= _WIRE_13.dirty2
                          MPORT_17.dirty1 <= _WIRE_13.dirty1
                          MPORT_17.way_hot <= _WIRE_13.way_hot
                        else :
                          wire _WIRE_15 : UInt<16>[2] @[Memory.scala 757:56]
                          _WIRE_15[0] <= reg_tag[0] @[Memory.scala 757:56]
                          _WIRE_15[1] <= reg_req_addr.tag @[Memory.scala 757:56]
                          write mport MPORT_18 = tag_array[reg_req_addr.index], clock
                          MPORT_18[0] <= _WIRE_15[0]
                          MPORT_18[1] <= _WIRE_15[1]
                          io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 758:32]
                          node _io_cache_array2_we_T_1 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                          io.cache_array2.we <= _io_cache_array2_we_T_1 @[Memory.scala 759:32]
                          io.cache_array2.addr <= reg_req_addr.index @[Memory.scala 760:34]
                          node _io_cache_array2_wdata_T = bits(wstrb_2, 0, 0) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_1 = bits(wdata_2, 7, 0) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_2 = bits(dram_rdata, 7, 0) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_3 = mux(_io_cache_array2_wdata_T, _io_cache_array2_wdata_T_1, _io_cache_array2_wdata_T_2) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_4 = bits(wstrb_2, 1, 1) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_5 = bits(wdata_2, 15, 8) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_6 = bits(dram_rdata, 15, 8) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_7 = mux(_io_cache_array2_wdata_T_4, _io_cache_array2_wdata_T_5, _io_cache_array2_wdata_T_6) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_8 = bits(wstrb_2, 2, 2) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_9 = bits(wdata_2, 23, 16) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_10 = bits(dram_rdata, 23, 16) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_11 = mux(_io_cache_array2_wdata_T_8, _io_cache_array2_wdata_T_9, _io_cache_array2_wdata_T_10) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_12 = bits(wstrb_2, 3, 3) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_13 = bits(wdata_2, 31, 24) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_14 = bits(dram_rdata, 31, 24) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_15 = mux(_io_cache_array2_wdata_T_12, _io_cache_array2_wdata_T_13, _io_cache_array2_wdata_T_14) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_16 = bits(wstrb_2, 4, 4) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_17 = bits(wdata_2, 39, 32) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_18 = bits(dram_rdata, 39, 32) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_19 = mux(_io_cache_array2_wdata_T_16, _io_cache_array2_wdata_T_17, _io_cache_array2_wdata_T_18) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_20 = bits(wstrb_2, 5, 5) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_21 = bits(wdata_2, 47, 40) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_22 = bits(dram_rdata, 47, 40) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_23 = mux(_io_cache_array2_wdata_T_20, _io_cache_array2_wdata_T_21, _io_cache_array2_wdata_T_22) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_24 = bits(wstrb_2, 6, 6) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_25 = bits(wdata_2, 55, 48) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_26 = bits(dram_rdata, 55, 48) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_27 = mux(_io_cache_array2_wdata_T_24, _io_cache_array2_wdata_T_25, _io_cache_array2_wdata_T_26) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_28 = bits(wstrb_2, 7, 7) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_29 = bits(wdata_2, 63, 56) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_30 = bits(dram_rdata, 63, 56) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_31 = mux(_io_cache_array2_wdata_T_28, _io_cache_array2_wdata_T_29, _io_cache_array2_wdata_T_30) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_32 = bits(wstrb_2, 8, 8) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_33 = bits(wdata_2, 71, 64) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_34 = bits(dram_rdata, 71, 64) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_35 = mux(_io_cache_array2_wdata_T_32, _io_cache_array2_wdata_T_33, _io_cache_array2_wdata_T_34) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_36 = bits(wstrb_2, 9, 9) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_37 = bits(wdata_2, 79, 72) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_38 = bits(dram_rdata, 79, 72) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_39 = mux(_io_cache_array2_wdata_T_36, _io_cache_array2_wdata_T_37, _io_cache_array2_wdata_T_38) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_40 = bits(wstrb_2, 10, 10) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_41 = bits(wdata_2, 87, 80) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_42 = bits(dram_rdata, 87, 80) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_43 = mux(_io_cache_array2_wdata_T_40, _io_cache_array2_wdata_T_41, _io_cache_array2_wdata_T_42) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_44 = bits(wstrb_2, 11, 11) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_45 = bits(wdata_2, 95, 88) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_46 = bits(dram_rdata, 95, 88) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_47 = mux(_io_cache_array2_wdata_T_44, _io_cache_array2_wdata_T_45, _io_cache_array2_wdata_T_46) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_48 = bits(wstrb_2, 12, 12) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_49 = bits(wdata_2, 103, 96) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_50 = bits(dram_rdata, 103, 96) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_51 = mux(_io_cache_array2_wdata_T_48, _io_cache_array2_wdata_T_49, _io_cache_array2_wdata_T_50) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_52 = bits(wstrb_2, 13, 13) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_53 = bits(wdata_2, 111, 104) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_54 = bits(dram_rdata, 111, 104) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_55 = mux(_io_cache_array2_wdata_T_52, _io_cache_array2_wdata_T_53, _io_cache_array2_wdata_T_54) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_56 = bits(wstrb_2, 14, 14) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_57 = bits(wdata_2, 119, 112) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_58 = bits(dram_rdata, 119, 112) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_59 = mux(_io_cache_array2_wdata_T_56, _io_cache_array2_wdata_T_57, _io_cache_array2_wdata_T_58) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_60 = bits(wstrb_2, 15, 15) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_61 = bits(wdata_2, 127, 120) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_62 = bits(dram_rdata, 127, 120) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_63 = mux(_io_cache_array2_wdata_T_60, _io_cache_array2_wdata_T_61, _io_cache_array2_wdata_T_62) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_64 = bits(wstrb_2, 16, 16) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_65 = bits(wdata_2, 135, 128) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_66 = bits(dram_rdata, 135, 128) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_67 = mux(_io_cache_array2_wdata_T_64, _io_cache_array2_wdata_T_65, _io_cache_array2_wdata_T_66) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_68 = bits(wstrb_2, 17, 17) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_69 = bits(wdata_2, 143, 136) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_70 = bits(dram_rdata, 143, 136) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_71 = mux(_io_cache_array2_wdata_T_68, _io_cache_array2_wdata_T_69, _io_cache_array2_wdata_T_70) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_72 = bits(wstrb_2, 18, 18) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_73 = bits(wdata_2, 151, 144) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_74 = bits(dram_rdata, 151, 144) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_75 = mux(_io_cache_array2_wdata_T_72, _io_cache_array2_wdata_T_73, _io_cache_array2_wdata_T_74) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_76 = bits(wstrb_2, 19, 19) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_77 = bits(wdata_2, 159, 152) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_78 = bits(dram_rdata, 159, 152) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_79 = mux(_io_cache_array2_wdata_T_76, _io_cache_array2_wdata_T_77, _io_cache_array2_wdata_T_78) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_80 = bits(wstrb_2, 20, 20) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_81 = bits(wdata_2, 167, 160) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_82 = bits(dram_rdata, 167, 160) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_83 = mux(_io_cache_array2_wdata_T_80, _io_cache_array2_wdata_T_81, _io_cache_array2_wdata_T_82) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_84 = bits(wstrb_2, 21, 21) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_85 = bits(wdata_2, 175, 168) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_86 = bits(dram_rdata, 175, 168) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_87 = mux(_io_cache_array2_wdata_T_84, _io_cache_array2_wdata_T_85, _io_cache_array2_wdata_T_86) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_88 = bits(wstrb_2, 22, 22) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_89 = bits(wdata_2, 183, 176) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_90 = bits(dram_rdata, 183, 176) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_91 = mux(_io_cache_array2_wdata_T_88, _io_cache_array2_wdata_T_89, _io_cache_array2_wdata_T_90) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_92 = bits(wstrb_2, 23, 23) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_93 = bits(wdata_2, 191, 184) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_94 = bits(dram_rdata, 191, 184) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_95 = mux(_io_cache_array2_wdata_T_92, _io_cache_array2_wdata_T_93, _io_cache_array2_wdata_T_94) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_96 = bits(wstrb_2, 24, 24) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_97 = bits(wdata_2, 199, 192) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_98 = bits(dram_rdata, 199, 192) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_99 = mux(_io_cache_array2_wdata_T_96, _io_cache_array2_wdata_T_97, _io_cache_array2_wdata_T_98) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_100 = bits(wstrb_2, 25, 25) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_101 = bits(wdata_2, 207, 200) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_102 = bits(dram_rdata, 207, 200) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_103 = mux(_io_cache_array2_wdata_T_100, _io_cache_array2_wdata_T_101, _io_cache_array2_wdata_T_102) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_104 = bits(wstrb_2, 26, 26) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_105 = bits(wdata_2, 215, 208) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_106 = bits(dram_rdata, 215, 208) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_107 = mux(_io_cache_array2_wdata_T_104, _io_cache_array2_wdata_T_105, _io_cache_array2_wdata_T_106) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_108 = bits(wstrb_2, 27, 27) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_109 = bits(wdata_2, 223, 216) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_110 = bits(dram_rdata, 223, 216) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_111 = mux(_io_cache_array2_wdata_T_108, _io_cache_array2_wdata_T_109, _io_cache_array2_wdata_T_110) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_112 = bits(wstrb_2, 28, 28) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_113 = bits(wdata_2, 231, 224) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_114 = bits(dram_rdata, 231, 224) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_115 = mux(_io_cache_array2_wdata_T_112, _io_cache_array2_wdata_T_113, _io_cache_array2_wdata_T_114) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_116 = bits(wstrb_2, 29, 29) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_117 = bits(wdata_2, 239, 232) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_118 = bits(dram_rdata, 239, 232) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_119 = mux(_io_cache_array2_wdata_T_116, _io_cache_array2_wdata_T_117, _io_cache_array2_wdata_T_118) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_120 = bits(wstrb_2, 30, 30) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_121 = bits(wdata_2, 247, 240) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_122 = bits(dram_rdata, 247, 240) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_123 = mux(_io_cache_array2_wdata_T_120, _io_cache_array2_wdata_T_121, _io_cache_array2_wdata_T_122) @[Memory.scala 762:18]
                          node _io_cache_array2_wdata_T_124 = bits(wstrb_2, 31, 31) @[Memory.scala 762:24]
                          node _io_cache_array2_wdata_T_125 = bits(wdata_2, 255, 248) @[Memory.scala 762:34]
                          node _io_cache_array2_wdata_T_126 = bits(dram_rdata, 255, 248) @[Memory.scala 762:52]
                          node _io_cache_array2_wdata_T_127 = mux(_io_cache_array2_wdata_T_124, _io_cache_array2_wdata_T_125, _io_cache_array2_wdata_T_126) @[Memory.scala 762:18]
                          node io_cache_array2_wdata_lo_lo_lo_lo = cat(_io_cache_array2_wdata_T_7, _io_cache_array2_wdata_T_3) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo_lo_hi = cat(_io_cache_array2_wdata_T_15, _io_cache_array2_wdata_T_11) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo_lo = cat(io_cache_array2_wdata_lo_lo_lo_hi, io_cache_array2_wdata_lo_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo_hi_lo = cat(_io_cache_array2_wdata_T_23, _io_cache_array2_wdata_T_19) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo_hi_hi = cat(_io_cache_array2_wdata_T_31, _io_cache_array2_wdata_T_27) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo_hi = cat(io_cache_array2_wdata_lo_lo_hi_hi, io_cache_array2_wdata_lo_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo = cat(io_cache_array2_wdata_lo_lo_hi, io_cache_array2_wdata_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_lo_lo = cat(_io_cache_array2_wdata_T_39, _io_cache_array2_wdata_T_35) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_lo_hi = cat(_io_cache_array2_wdata_T_47, _io_cache_array2_wdata_T_43) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_lo = cat(io_cache_array2_wdata_lo_hi_lo_hi, io_cache_array2_wdata_lo_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_hi_lo = cat(_io_cache_array2_wdata_T_55, _io_cache_array2_wdata_T_51) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_hi_hi = cat(_io_cache_array2_wdata_T_63, _io_cache_array2_wdata_T_59) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_hi = cat(io_cache_array2_wdata_lo_hi_hi_hi, io_cache_array2_wdata_lo_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi = cat(io_cache_array2_wdata_lo_hi_hi, io_cache_array2_wdata_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo = cat(io_cache_array2_wdata_lo_hi, io_cache_array2_wdata_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_lo_lo = cat(_io_cache_array2_wdata_T_71, _io_cache_array2_wdata_T_67) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_lo_hi = cat(_io_cache_array2_wdata_T_79, _io_cache_array2_wdata_T_75) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_lo = cat(io_cache_array2_wdata_hi_lo_lo_hi, io_cache_array2_wdata_hi_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_hi_lo = cat(_io_cache_array2_wdata_T_87, _io_cache_array2_wdata_T_83) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_hi_hi = cat(_io_cache_array2_wdata_T_95, _io_cache_array2_wdata_T_91) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_hi = cat(io_cache_array2_wdata_hi_lo_hi_hi, io_cache_array2_wdata_hi_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo = cat(io_cache_array2_wdata_hi_lo_hi, io_cache_array2_wdata_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_lo_lo = cat(_io_cache_array2_wdata_T_103, _io_cache_array2_wdata_T_99) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_lo_hi = cat(_io_cache_array2_wdata_T_111, _io_cache_array2_wdata_T_107) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_lo = cat(io_cache_array2_wdata_hi_hi_lo_hi, io_cache_array2_wdata_hi_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_hi_lo = cat(_io_cache_array2_wdata_T_119, _io_cache_array2_wdata_T_115) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_hi_hi = cat(_io_cache_array2_wdata_T_127, _io_cache_array2_wdata_T_123) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_hi = cat(io_cache_array2_wdata_hi_hi_hi_hi, io_cache_array2_wdata_hi_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi = cat(io_cache_array2_wdata_hi_hi_hi, io_cache_array2_wdata_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi = cat(io_cache_array2_wdata_hi_hi, io_cache_array2_wdata_hi_lo) @[Cat.scala 31:58]
                          node _io_cache_array2_wdata_T_128 = cat(io_cache_array2_wdata_hi, io_cache_array2_wdata_lo) @[Cat.scala 31:58]
                          io.cache_array2.wdata <= _io_cache_array2_wdata_T_128 @[Memory.scala 761:35]
                          node hi_5 = cat(UInt<1>("h1"), reg_lru.dirty1) @[Cat.scala 31:58]
                          node _T_151 = cat(hi_5, UInt<1>("h1")) @[Cat.scala 31:58]
                          wire _WIRE_16 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 764:90]
                          wire _WIRE_17 : UInt<3>
                          _WIRE_17 <= _T_151
                          node _T_152 = bits(_WIRE_17, 0, 0) @[Memory.scala 764:90]
                          _WIRE_16.dirty2 <= _T_152 @[Memory.scala 764:90]
                          node _T_153 = bits(_WIRE_17, 1, 1) @[Memory.scala 764:90]
                          _WIRE_16.dirty1 <= _T_153 @[Memory.scala 764:90]
                          node _T_154 = bits(_WIRE_17, 2, 2) @[Memory.scala 764:90]
                          _WIRE_16.way_hot <= _T_154 @[Memory.scala 764:90]
                          write mport MPORT_19 = lru_array[reg_req_addr.index], clock
                          MPORT_19.dirty2 <= _WIRE_16.dirty2
                          MPORT_19.dirty1 <= _WIRE_16.dirty1
                          MPORT_19.way_hot <= _WIRE_16.way_hot
                    dcache_state <= UInt<1>("h0") @[Memory.scala 767:22]
    node _io_icache_state_T = asUInt(icache_state) @[Memory.scala 772:35]
    io.icache_state <= _io_icache_state_T @[Memory.scala 772:19]
    node _io_dram_state_T = asUInt(reg_dram_state) @[Memory.scala 773:35]
    io.dram_state <= _io_dram_state_T @[Memory.scala 773:17]
    node _T_155 = asUInt(icache_state) @[Memory.scala 798:45]
    node _T_156 = asUInt(reset) @[Memory.scala 798:9]
    node _T_157 = eq(_T_156, UInt<1>("h0")) @[Memory.scala 798:9]
    when _T_157 : @[Memory.scala 798:9]
      printf(clock, UInt<1>("h1"), "icache_state    : %d\n", _T_155) : printf @[Memory.scala 798:9]
    node _T_158 = asUInt(dcache_state) @[Memory.scala 799:45]
    node _T_159 = asUInt(reset) @[Memory.scala 799:9]
    node _T_160 = eq(_T_159, UInt<1>("h0")) @[Memory.scala 799:9]
    when _T_160 : @[Memory.scala 799:9]
      printf(clock, UInt<1>("h1"), "dcache_state    : %d\n", _T_158) : printf_1 @[Memory.scala 799:9]
    node _T_161 = asUInt(reg_dram_state) @[Memory.scala 800:47]
    node _T_162 = asUInt(reset) @[Memory.scala 800:9]
    node _T_163 = eq(_T_162, UInt<1>("h0")) @[Memory.scala 800:9]
    when _T_163 : @[Memory.scala 800:9]
      printf(clock, UInt<1>("h1"), "reg_dram_state  : %d\n", _T_161) : printf_2 @[Memory.scala 800:9]

  module BootRom :
    input clock : Clock
    input reset : Reset
    output io : { imem : { flip en : UInt<1>, flip addr : UInt<32>, inst : UInt<32>, valid : UInt<1>}, dmem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}}

    reg imem_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BootRom.scala 18:26]
    reg imem_rdata : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BootRom.scala 19:27]
    cmem imem : UInt<32> [512] @[BootRom.scala 26:17]
    when io.imem.en : @[BootRom.scala 29:21]
      node _imem_inst_T = bits(io.imem.addr, 10, 2) @[BootRom.scala 30:40]
      read mport imem_inst_MPORT = imem[_imem_inst_T], clock @[BootRom.scala 30:27]
      imem_inst <= imem_inst_MPORT @[BootRom.scala 30:15]
    io.imem.inst <= imem_inst @[BootRom.scala 32:16]
    reg io_imem_valid_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BootRom.scala 33:27]
    io_imem_valid_REG <= io.imem.en @[BootRom.scala 33:27]
    io.imem.valid <= io_imem_valid_REG @[BootRom.scala 33:17]
    node _rwaddr_T = mux(io.dmem.wen, io.dmem.waddr, io.dmem.raddr) @[BootRom.scala 35:19]
    node rwaddr = bits(_rwaddr_T, 10, 2) @[BootRom.scala 35:62]
    when io.dmem.wen : @[BootRom.scala 36:22]
      write mport MPORT = imem[rwaddr], clock
      MPORT <= io.dmem.wdata
    node _T = eq(io.dmem.wen, UInt<1>("h0")) @[BootRom.scala 39:9]
    node _T_1 = and(_T, io.dmem.ren) @[BootRom.scala 39:22]
    when _T_1 : @[BootRom.scala 39:38]
      read mport imem_rdata_MPORT = imem[rwaddr], clock @[BootRom.scala 40:28]
      imem_rdata <= imem_rdata_MPORT @[BootRom.scala 40:16]
    io.dmem.rdata <= imem_rdata @[BootRom.scala 42:17]
    reg io_dmem_rvalid_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BootRom.scala 43:28]
    io_dmem_rvalid_REG <= io.dmem.ren @[BootRom.scala 43:28]
    io.dmem.rvalid <= io_dmem_rvalid_REG @[BootRom.scala 43:18]
    io.dmem.wready <= UInt<1>("h1") @[BootRom.scala 44:18]

  extmodule SRAM :
    input clock : Clock
    input en : UInt<1>
    input we : UInt<32>
    input addr : UInt<7>
    input wdata : UInt<256>
    output rdata : UInt<256>
    defname = SRAM
    parameter NUM_COL = 32
    parameter COL_WIDTH = 8
    parameter ADDR_WIDTH = 7
    parameter DATA_WIDTH = 256

  extmodule SRAM_1 :
    input clock : Clock
    input en : UInt<1>
    input we : UInt<32>
    input addr : UInt<7>
    input wdata : UInt<256>
    output rdata : UInt<256>
    defname = SRAM
    parameter NUM_COL = 32
    parameter COL_WIDTH = 8
    parameter ADDR_WIDTH = 7
    parameter DATA_WIDTH = 256

  extmodule ICache :
    input clock : Clock
    input ren : UInt<1>
    input wen : UInt<1>
    input raddr : UInt<10>
    output rdata : UInt<32>
    input waddr : UInt<7>
    input wdata : UInt<256>
    defname = ICache
    parameter RDATA_WIDTH_BITS = 5
    parameter RADDR_WIDTH = 10
    parameter WDATA_WIDTH_BITS = 8
    parameter WADDR_WIDTH = 7

  extmodule ICacheValid :
    input clock : Clock
    input ren : UInt<1>
    input wen : UInt<1>
    input ien : UInt<1>
    input invalidate : UInt<1>
    input addr : UInt<6>
    input iaddr : UInt<1>
    output rdata : UInt<2>
    input wdata : UInt<2>
    input idata : UInt<64>
    output dummy_data : UInt<2>
    defname = ICacheValid
    parameter DATA_WIDTH_BITS = 1
    parameter ADDR_WIDTH = 6
    parameter INVALIDATE_WIDTH_BITS = 6
    parameter INVALIDATE_ADDR_WIDTH = 1

  module Gpio :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, gpio : UInt<32>}

    reg output : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Gpio.scala 15:23]
    io.gpio <= output @[Gpio.scala 16:11]
    io.mem.rdata <= UInt<32>("hdeadbeef") @[Gpio.scala 18:16]
    io.mem.rvalid <= UInt<1>("h1") @[Gpio.scala 19:17]
    io.mem.wready <= UInt<1>("h1") @[Gpio.scala 20:17]
    when io.mem.wen : @[Gpio.scala 21:20]
      output <= io.mem.wdata @[Gpio.scala 22:12]

  module UartTx :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, tx : UInt<1>}

    reg rateCounter : UInt<10>, clock with :
      reset => (reset, UInt<10>("h0")) @[Uart.scala 14:30]
    reg bitCounter : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Uart.scala 15:29]
    reg bits : UInt<1>[10], clock with :
      reset => (UInt<1>("h0"), bits) @[Uart.scala 16:19]
    node _io_tx_T = eq(bitCounter, UInt<1>("h0")) @[Uart.scala 18:25]
    node _io_tx_T_1 = or(_io_tx_T, bits[0]) @[Uart.scala 18:33]
    io.tx <= _io_tx_T_1 @[Uart.scala 18:11]
    node _io_in_ready_T = eq(bitCounter, UInt<1>("h0")) @[Uart.scala 19:31]
    io.in.ready <= _io_in_ready_T @[Uart.scala 19:17]
    node _T = and(io.in.valid, io.in.ready) @[Uart.scala 21:22]
    when _T : @[Uart.scala 21:38]
      node hi = cat(UInt<1>("h1"), io.in.bits) @[Cat.scala 31:58]
      node _T_1 = cat(hi, UInt<1>("h0")) @[Cat.scala 31:58]
      node _T_2 = bits(_T_1, 0, 0) @[Uart.scala 22:43]
      node _T_3 = bits(_T_1, 1, 1) @[Uart.scala 22:43]
      node _T_4 = bits(_T_1, 2, 2) @[Uart.scala 22:43]
      node _T_5 = bits(_T_1, 3, 3) @[Uart.scala 22:43]
      node _T_6 = bits(_T_1, 4, 4) @[Uart.scala 22:43]
      node _T_7 = bits(_T_1, 5, 5) @[Uart.scala 22:43]
      node _T_8 = bits(_T_1, 6, 6) @[Uart.scala 22:43]
      node _T_9 = bits(_T_1, 7, 7) @[Uart.scala 22:43]
      node _T_10 = bits(_T_1, 8, 8) @[Uart.scala 22:43]
      node _T_11 = bits(_T_1, 9, 9) @[Uart.scala 22:43]
      bits[0] <= _T_2 @[Uart.scala 22:14]
      bits[1] <= _T_3 @[Uart.scala 22:14]
      bits[2] <= _T_4 @[Uart.scala 22:14]
      bits[3] <= _T_5 @[Uart.scala 22:14]
      bits[4] <= _T_6 @[Uart.scala 22:14]
      bits[5] <= _T_7 @[Uart.scala 22:14]
      bits[6] <= _T_8 @[Uart.scala 22:14]
      bits[7] <= _T_9 @[Uart.scala 22:14]
      bits[8] <= _T_10 @[Uart.scala 22:14]
      bits[9] <= _T_11 @[Uart.scala 22:14]
      bitCounter <= UInt<4>("ha") @[Uart.scala 23:20]
      rateCounter <= UInt<10>("h363") @[Uart.scala 24:21]
    node _T_12 = gt(bitCounter, UInt<1>("h0")) @[Uart.scala 27:22]
    when _T_12 : @[Uart.scala 27:30]
      node _T_13 = eq(rateCounter, UInt<1>("h0")) @[Uart.scala 28:26]
      when _T_13 : @[Uart.scala 28:35]
        bits[0] <= bits[1] @[Uart.scala 30:54]
        bits[1] <= bits[2] @[Uart.scala 30:54]
        bits[2] <= bits[3] @[Uart.scala 30:54]
        bits[3] <= bits[4] @[Uart.scala 30:54]
        bits[4] <= bits[5] @[Uart.scala 30:54]
        bits[5] <= bits[6] @[Uart.scala 30:54]
        bits[6] <= bits[7] @[Uart.scala 30:54]
        bits[7] <= bits[8] @[Uart.scala 30:54]
        bits[8] <= bits[9] @[Uart.scala 30:54]
        node _bitCounter_T = sub(bitCounter, UInt<1>("h1")) @[Uart.scala 31:38]
        node _bitCounter_T_1 = tail(_bitCounter_T, 1) @[Uart.scala 31:38]
        bitCounter <= _bitCounter_T_1 @[Uart.scala 31:24]
        rateCounter <= UInt<10>("h363") @[Uart.scala 32:25]
      else :
        node _rateCounter_T = sub(rateCounter, UInt<1>("h1")) @[Uart.scala 34:40]
        node _rateCounter_T_1 = tail(_rateCounter_T, 1) @[Uart.scala 34:40]
        rateCounter <= _rateCounter_T_1 @[Uart.scala 34:25]

  module UartRx :
    input clock : Clock
    input reset : Reset
    output io : { out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, flip rx : UInt<1>, overrun : UInt<1>}

    reg rateCounter : UInt<11>, clock with :
      reset => (reset, UInt<11>("h0")) @[Uart.scala 46:30]
    reg bitCounter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Uart.scala 47:29]
    reg bits : UInt<1>[8], clock with :
      reset => (UInt<1>("h0"), bits) @[Uart.scala 48:19]
    wire _rxRegs_WIRE : UInt<1>[3] @[Uart.scala 49:33]
    _rxRegs_WIRE[0] <= UInt<1>("h0") @[Uart.scala 49:33]
    _rxRegs_WIRE[1] <= UInt<1>("h0") @[Uart.scala 49:33]
    _rxRegs_WIRE[2] <= UInt<1>("h0") @[Uart.scala 49:33]
    reg rxRegs : UInt<1>[3], clock with :
      reset => (reset, _rxRegs_WIRE) @[Uart.scala 49:25]
    reg overrun : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 50:26]
    reg running : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 51:26]
    reg outValid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 53:27]
    reg outBits : UInt<8>, clock with :
      reset => (UInt<1>("h0"), outBits) @[Uart.scala 54:22]
    wire outReady : UInt<1>
    outReady <= io.out.ready
    io.out.valid <= outValid @[Uart.scala 56:18]
    io.out.bits <= outBits @[Uart.scala 57:17]
    node _T = and(outValid, outReady) @[Uart.scala 59:19]
    when _T : @[Uart.scala 59:32]
      outValid <= UInt<1>("h0") @[Uart.scala 60:18]
    rxRegs[2] <= io.rx @[Uart.scala 64:26]
    rxRegs[0] <= rxRegs[1] @[Uart.scala 65:52]
    rxRegs[1] <= rxRegs[2] @[Uart.scala 65:52]
    io.overrun <= overrun @[Uart.scala 67:16]
    node _T_1 = eq(running, UInt<1>("h0")) @[Uart.scala 69:10]
    when _T_1 : @[Uart.scala 69:20]
      node _T_2 = eq(rxRegs[1], UInt<1>("h0")) @[Uart.scala 70:14]
      node _T_3 = and(_T_2, rxRegs[0]) @[Uart.scala 70:25]
      when _T_3 : @[Uart.scala 70:39]
        rateCounter <= UInt<11>("h515") @[Uart.scala 71:25]
        bitCounter <= UInt<3>("h7") @[Uart.scala 72:24]
        running <= UInt<1>("h1") @[Uart.scala 73:21]
    else :
      node _T_4 = eq(rateCounter, UInt<1>("h0")) @[Uart.scala 76:26]
      when _T_4 : @[Uart.scala 76:35]
        bits[7] <= rxRegs[0] @[Uart.scala 77:34]
        bits[0] <= bits[1] @[Uart.scala 78:58]
        bits[1] <= bits[2] @[Uart.scala 78:58]
        bits[2] <= bits[3] @[Uart.scala 78:58]
        bits[3] <= bits[4] @[Uart.scala 78:58]
        bits[4] <= bits[5] @[Uart.scala 78:58]
        bits[5] <= bits[6] @[Uart.scala 78:58]
        bits[6] <= bits[7] @[Uart.scala 78:58]
        node _T_5 = eq(bitCounter, UInt<1>("h0")) @[Uart.scala 79:29]
        when _T_5 : @[Uart.scala 79:38]
          outValid <= UInt<1>("h1") @[Uart.scala 80:26]
          node outBits_lo_hi = cat(bits[3], bits[2]) @[Cat.scala 31:58]
          node outBits_lo = cat(outBits_lo_hi, bits[1]) @[Cat.scala 31:58]
          node outBits_hi_lo = cat(bits[5], bits[4]) @[Cat.scala 31:58]
          node outBits_hi_hi = cat(bits[7], bits[6]) @[Cat.scala 31:58]
          node outBits_hi = cat(outBits_hi_hi, outBits_hi_lo) @[Cat.scala 31:58]
          node _outBits_T = cat(outBits_hi, outBits_lo) @[Cat.scala 31:58]
          node _outBits_T_1 = cat(rxRegs[0], _outBits_T) @[Cat.scala 31:58]
          outBits <= _outBits_T_1 @[Uart.scala 81:25]
          overrun <= outValid @[Uart.scala 82:25]
          running <= UInt<1>("h0") @[Uart.scala 83:25]
        else :
          rateCounter <= UInt<10>("h363") @[Uart.scala 85:29]
          node _bitCounter_T = sub(bitCounter, UInt<1>("h1")) @[Uart.scala 86:42]
          node _bitCounter_T_1 = tail(_bitCounter_T, 1) @[Uart.scala 86:42]
          bitCounter <= _bitCounter_T_1 @[Uart.scala 86:28]
      else :
        node _rateCounter_T = sub(rateCounter, UInt<1>("h1")) @[Uart.scala 89:40]
        node _rateCounter_T_1 = tail(_rateCounter_T, 1) @[Uart.scala 89:40]
        rateCounter <= _rateCounter_T_1 @[Uart.scala 89:25]

  module Uart :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, intr : UInt<1>, tx : UInt<1>, flip rx : UInt<1>}

    inst tx of UartTx @[Uart.scala 102:18]
    tx.clock <= clock
    tx.reset <= reset
    reg tx_empty : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Uart.scala 103:25]
    wire tx_ready : UInt<1>
    tx_ready <= tx.io.in.ready
    reg tx_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Uart.scala 105:24]
    reg tx_intr_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 106:27]
    node _tx_io_in_valid_T = eq(tx_empty, UInt<1>("h0")) @[Uart.scala 107:21]
    tx.io.in.valid <= _tx_io_in_valid_T @[Uart.scala 107:18]
    tx.io.in.bits <= tx_data @[Uart.scala 108:17]
    inst rx of UartRx @[Uart.scala 110:18]
    rx.clock <= clock
    rx.reset <= reset
    reg rx_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Uart.scala 111:24]
    reg rx_data_ready : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 112:30]
    reg rx_intr_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 113:27]
    rx.io.rx <= io.rx @[Uart.scala 114:12]
    node _rx_io_out_ready_T = eq(rx_data_ready, UInt<1>("h0")) @[Uart.scala 115:22]
    rx.io.out.ready <= _rx_io_out_ready_T @[Uart.scala 115:19]
    node _T = eq(rx_data_ready, UInt<1>("h0")) @[Uart.scala 116:28]
    node _T_1 = and(rx.io.out.valid, _T) @[Uart.scala 116:25]
    when _T_1 : @[Uart.scala 116:44]
      rx_data <= rx.io.out.bits @[Uart.scala 117:13]
      rx_data_ready <= UInt<1>("h1") @[Uart.scala 118:19]
    io.mem.rdata <= UInt<32>("hdeadbeef") @[Uart.scala 121:16]
    io.mem.rvalid <= UInt<1>("h1") @[Uart.scala 122:17]
    io.mem.wready <= UInt<1>("h1") @[Uart.scala 123:17]
    when io.mem.ren : @[Uart.scala 125:21]
      node _T_2 = bits(io.mem.raddr, 2, 2) @[Uart.scala 126:25]
      node _T_3 = eq(UInt<1>("h0"), _T_2) @[Uart.scala 126:33]
      when _T_3 : @[Uart.scala 126:33]
        node _io_mem_rdata_T = eq(tx_empty, UInt<1>("h0")) @[Uart.scala 128:85]
        node io_mem_rdata_lo_hi = cat(_io_mem_rdata_T, rx_intr_en) @[Cat.scala 31:58]
        node io_mem_rdata_lo = cat(io_mem_rdata_lo_hi, tx_intr_en) @[Cat.scala 31:58]
        node io_mem_rdata_hi_hi = cat(UInt<27>("h0"), rx.io.overrun) @[Cat.scala 31:58]
        node io_mem_rdata_hi = cat(io_mem_rdata_hi_hi, rx_data_ready) @[Cat.scala 31:58]
        node _io_mem_rdata_T_1 = cat(io_mem_rdata_hi, io_mem_rdata_lo) @[Cat.scala 31:58]
        io.mem.rdata <= _io_mem_rdata_T_1 @[Uart.scala 128:22]
      else :
        node _T_4 = eq(UInt<1>("h1"), _T_2) @[Uart.scala 126:33]
        when _T_4 : @[Uart.scala 126:33]
          io.mem.rdata <= rx_data @[Uart.scala 131:22]
          rx_data_ready <= UInt<1>("h0") @[Uart.scala 132:23]
    when io.mem.wen : @[Uart.scala 137:21]
      node _T_5 = bits(io.mem.waddr, 2, 2) @[Uart.scala 138:25]
      node _T_6 = eq(UInt<1>("h0"), _T_5) @[Uart.scala 138:33]
      when _T_6 : @[Uart.scala 138:33]
        node _tx_intr_en_T = bits(io.mem.wdata, 0, 0) @[Uart.scala 140:35]
        node _tx_intr_en_T_1 = bits(_tx_intr_en_T, 0, 0) @[Uart.scala 140:39]
        tx_intr_en <= _tx_intr_en_T_1 @[Uart.scala 140:20]
        node _rx_intr_en_T = bits(io.mem.wdata, 1, 1) @[Uart.scala 141:35]
        node _rx_intr_en_T_1 = bits(_rx_intr_en_T, 0, 0) @[Uart.scala 141:39]
        rx_intr_en <= _rx_intr_en_T_1 @[Uart.scala 141:20]
      else :
        node _T_7 = eq(UInt<1>("h1"), _T_5) @[Uart.scala 138:33]
        when _T_7 : @[Uart.scala 138:33]
          when tx_empty : @[Uart.scala 144:25]
            tx_empty <= UInt<1>("h0") @[Uart.scala 145:20]
            tx_data <= io.mem.wdata @[Uart.scala 146:19]
    node _T_8 = eq(tx_empty, UInt<1>("h0")) @[Uart.scala 152:8]
    node _T_9 = and(_T_8, tx_ready) @[Uart.scala 152:18]
    when _T_9 : @[Uart.scala 152:31]
      tx_empty <= UInt<1>("h1") @[Uart.scala 153:14]
    node _io_intr_T = and(tx_empty, tx_intr_en) @[Uart.scala 156:24]
    node _io_intr_T_1 = and(rx_data_ready, rx_intr_en) @[Uart.scala 156:57]
    node _io_intr_T_2 = or(_io_intr_T, _io_intr_T_1) @[Uart.scala 156:39]
    io.intr <= _io_intr_T_2 @[Uart.scala 156:11]
    io.tx <= tx.io.tx @[Uart.scala 157:9]
    rx.io.rx <= io.rx @[Uart.scala 158:9]

  module Sdc :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, sdc_port : { clk : UInt<1>, cmd_wrt : UInt<1>, cmd_out : UInt<1>, flip res_in : UInt<1>, dat_wrt : UInt<1>, dat_out : UInt<4>, flip dat_in : UInt<4>}, flip sdbuf : { flip ren1 : UInt<1>, flip wen1 : UInt<1>, flip addr1 : UInt<8>, rdata1 : UInt<32>, flip wdata1 : UInt<32>, flip ren2 : UInt<1>, flip wen2 : UInt<1>, flip addr2 : UInt<8>, rdata2 : UInt<32>, flip wdata2 : UInt<32>}, intr : UInt<1>}

    reg reg_power : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 89:26]
    reg reg_baud_divider : UInt<9>, clock with :
      reset => (reset, UInt<9>("h2")) @[Sdc.scala 90:33]
    reg reg_clk_counter : UInt<9>, clock with :
      reset => (reset, UInt<9>("h2")) @[Sdc.scala 91:32]
    reg reg_clk : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 92:24]
    when reg_power : @[Sdc.scala 93:20]
      node _T = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 94:27]
      when _T : @[Sdc.scala 94:36]
        reg_clk_counter <= reg_baud_divider @[Sdc.scala 95:23]
        node _reg_clk_T = eq(reg_clk, UInt<1>("h0")) @[Sdc.scala 96:18]
        reg_clk <= _reg_clk_T @[Sdc.scala 96:15]
      else :
        node _reg_clk_counter_T = sub(reg_clk_counter, UInt<1>("h1")) @[Sdc.scala 98:42]
        node _reg_clk_counter_T_1 = tail(_reg_clk_counter_T, 1) @[Sdc.scala 98:42]
        reg_clk_counter <= _reg_clk_counter_T_1 @[Sdc.scala 98:23]
    else :
      reg_clk <= UInt<1>("h0") @[Sdc.scala 101:13]
    io.sdc_port.clk <= reg_clk @[Sdc.scala 103:19]
    reg rx_res_in_progress : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 105:35]
    reg rx_res_counter : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Sdc.scala 106:31]
    reg rx_res_bits : UInt<1>[136], clock with :
      reset => (UInt<1>("h0"), rx_res_bits) @[Sdc.scala 107:24]
    reg rx_res_next : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 108:28]
    reg rx_res_type : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Sdc.scala 109:28]
    reg rx_res : UInt<136>, clock with :
      reset => (reset, UInt<136>("h0")) @[Sdc.scala 110:23]
    reg rx_res_ready : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 111:29]
    reg rx_res_intr_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 112:31]
    reg rx_res_crc : UInt<1>[7], clock with :
      reset => (UInt<1>("h0"), rx_res_crc) @[Sdc.scala 113:23]
    reg rx_res_crc_error : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 114:33]
    reg rx_res_crc_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 115:30]
    reg rx_res_timer : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Sdc.scala 116:29]
    reg rx_res_timeout : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 117:31]
    reg rx_res_read_counter : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Sdc.scala 118:36]
    reg tx_cmd_arg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Sdc.scala 119:27]
    reg tx_cmd : UInt<1>[48], clock with :
      reset => (UInt<1>("h0"), tx_cmd) @[Sdc.scala 120:19]
    reg tx_cmd_counter : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[Sdc.scala 121:31]
    reg tx_cmd_crc : UInt<1>[7], clock with :
      reset => (UInt<1>("h0"), tx_cmd_crc) @[Sdc.scala 122:23]
    reg tx_cmd_timer : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[Sdc.scala 123:29]
    reg reg_tx_cmd_wrt : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 124:31]
    reg reg_tx_cmd_out : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 125:31]
    reg rx_dat_in_progress : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 126:35]
    reg rx_dat_counter : UInt<11>, clock with :
      reset => (reset, UInt<11>("h0")) @[Sdc.scala 127:31]
    reg rx_dat_start_bit : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 128:33]
    reg rx_dat_bits : UInt<4>[8], clock with :
      reset => (UInt<1>("h0"), rx_dat_bits) @[Sdc.scala 129:24]
    reg rx_dat_next : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Sdc.scala 130:28]
    reg rx_dat_continuous : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 131:34]
    reg rx_dat_ready : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 132:29]
    reg rx_dat_intr_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 133:31]
    reg rx_dat_crc : UInt<4>[16], clock with :
      reset => (UInt<1>("h0"), rx_dat_crc) @[Sdc.scala 134:23]
    reg rx_dat_crc_error : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 135:33]
    reg rx_dat_timer : UInt<19>, clock with :
      reset => (reset, UInt<19>("h0")) @[Sdc.scala 136:29]
    reg rx_dat_timeout : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 137:31]
    reg rx_dat_overrun : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 138:31]
    reg rxtx_dat_counter : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Sdc.scala 140:33]
    reg rxtx_dat_index : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Sdc.scala 141:31]
    reg rx_busy_timer : UInt<19>, clock with :
      reset => (reset, UInt<19>("h0")) @[Sdc.scala 142:30]
    reg rx_busy_in_progress : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 143:36]
    reg rx_dat0_next : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Sdc.scala 144:29]
    reg rx_dat_buf_read : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 145:32]
    reg rx_dat_buf_cache : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Sdc.scala 146:33]
    reg reg_tx_dat_wrt : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 147:31]
    reg reg_tx_dat_out : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 148:31]
    reg tx_empty_intr_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 149:33]
    reg tx_end_intr_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 150:31]
    reg tx_dat_counter : UInt<11>, clock with :
      reset => (reset, UInt<11>("h0")) @[Sdc.scala 151:31]
    reg tx_dat_timer : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[Sdc.scala 152:29]
    reg tx_dat : UInt<4>[24], clock with :
      reset => (UInt<1>("h0"), tx_dat) @[Sdc.scala 153:19]
    reg tx_dat_crc : UInt<4>[16], clock with :
      reset => (UInt<1>("h0"), tx_dat_crc) @[Sdc.scala 154:23]
    reg tx_dat_prepared : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Sdc.scala 155:32]
    reg tx_dat_prepare_state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Sdc.scala 156:37]
    reg tx_dat_started : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 157:31]
    reg tx_dat_continuous : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 158:34]
    reg tx_dat_in_progress : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 159:35]
    reg tx_dat_end : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 160:27]
    reg tx_dat_read_sel : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Sdc.scala 161:32]
    reg tx_dat_write_sel : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Sdc.scala 162:33]
    reg tx_dat_read_sel_changed : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 163:40]
    reg tx_dat_write_sel_new : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 164:37]
    reg tx_dat_crc_status_counter : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Sdc.scala 165:42]
    reg tx_dat_crc_status_b : UInt<1>[3], clock with :
      reset => (UInt<1>("h0"), tx_dat_crc_status_b) @[Sdc.scala 166:32]
    reg tx_dat_crc_status : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Sdc.scala 167:34]
    reg tx_dat_prepared_read : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 168:37]
    node _T_1 = gt(rx_res_counter, UInt<1>("h0")) @[Sdc.scala 170:24]
    node _T_2 = eq(tx_cmd_counter, UInt<1>("h0")) @[Sdc.scala 170:48]
    node _T_3 = and(_T_1, _T_2) @[Sdc.scala 170:30]
    when _T_3 : @[Sdc.scala 170:57]
      rx_res_next <= io.sdc_port.res_in @[Sdc.scala 171:17]
      node _T_4 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 172:27]
      node _T_5 = and(_T_4, reg_clk) @[Sdc.scala 172:35]
      when _T_5 : @[Sdc.scala 172:47]
        node _T_6 = eq(rx_res_in_progress, UInt<1>("h0")) @[Sdc.scala 173:13]
        node _T_7 = and(_T_6, rx_res_next) @[Sdc.scala 173:33]
        when _T_7 : @[Sdc.scala 173:49]
          node _rx_res_timer_T = sub(rx_res_timer, UInt<1>("h1")) @[Sdc.scala 174:38]
          node _rx_res_timer_T_1 = tail(_rx_res_timer_T, 1) @[Sdc.scala 174:38]
          rx_res_timer <= _rx_res_timer_T_1 @[Sdc.scala 174:22]
          node _T_8 = eq(rx_res_timer, UInt<1>("h1")) @[Sdc.scala 175:28]
          when _T_8 : @[Sdc.scala 175:37]
            rx_res_counter <= UInt<1>("h0") @[Sdc.scala 176:26]
            rx_res <= UInt<1>("h0") @[Sdc.scala 177:18]
            rx_res_ready <= UInt<1>("h1") @[Sdc.scala 178:24]
            rx_res_timeout <= UInt<1>("h1") @[Sdc.scala 179:26]
        node _T_9 = eq(rx_res_next, UInt<1>("h0")) @[Sdc.scala 182:35]
        node _T_10 = or(rx_res_in_progress, _T_9) @[Sdc.scala 182:32]
        when _T_10 : @[Sdc.scala 182:49]
          rx_res_bits[1] <= rx_res_bits[0] @[Sdc.scala 183:61]
          rx_res_bits[2] <= rx_res_bits[1] @[Sdc.scala 183:61]
          rx_res_bits[3] <= rx_res_bits[2] @[Sdc.scala 183:61]
          rx_res_bits[4] <= rx_res_bits[3] @[Sdc.scala 183:61]
          rx_res_bits[5] <= rx_res_bits[4] @[Sdc.scala 183:61]
          rx_res_bits[6] <= rx_res_bits[5] @[Sdc.scala 183:61]
          rx_res_bits[7] <= rx_res_bits[6] @[Sdc.scala 183:61]
          rx_res_bits[8] <= rx_res_bits[7] @[Sdc.scala 183:61]
          rx_res_bits[9] <= rx_res_bits[8] @[Sdc.scala 183:61]
          rx_res_bits[10] <= rx_res_bits[9] @[Sdc.scala 183:61]
          rx_res_bits[11] <= rx_res_bits[10] @[Sdc.scala 183:61]
          rx_res_bits[12] <= rx_res_bits[11] @[Sdc.scala 183:61]
          rx_res_bits[13] <= rx_res_bits[12] @[Sdc.scala 183:61]
          rx_res_bits[14] <= rx_res_bits[13] @[Sdc.scala 183:61]
          rx_res_bits[15] <= rx_res_bits[14] @[Sdc.scala 183:61]
          rx_res_bits[16] <= rx_res_bits[15] @[Sdc.scala 183:61]
          rx_res_bits[17] <= rx_res_bits[16] @[Sdc.scala 183:61]
          rx_res_bits[18] <= rx_res_bits[17] @[Sdc.scala 183:61]
          rx_res_bits[19] <= rx_res_bits[18] @[Sdc.scala 183:61]
          rx_res_bits[20] <= rx_res_bits[19] @[Sdc.scala 183:61]
          rx_res_bits[21] <= rx_res_bits[20] @[Sdc.scala 183:61]
          rx_res_bits[22] <= rx_res_bits[21] @[Sdc.scala 183:61]
          rx_res_bits[23] <= rx_res_bits[22] @[Sdc.scala 183:61]
          rx_res_bits[24] <= rx_res_bits[23] @[Sdc.scala 183:61]
          rx_res_bits[25] <= rx_res_bits[24] @[Sdc.scala 183:61]
          rx_res_bits[26] <= rx_res_bits[25] @[Sdc.scala 183:61]
          rx_res_bits[27] <= rx_res_bits[26] @[Sdc.scala 183:61]
          rx_res_bits[28] <= rx_res_bits[27] @[Sdc.scala 183:61]
          rx_res_bits[29] <= rx_res_bits[28] @[Sdc.scala 183:61]
          rx_res_bits[30] <= rx_res_bits[29] @[Sdc.scala 183:61]
          rx_res_bits[31] <= rx_res_bits[30] @[Sdc.scala 183:61]
          rx_res_bits[32] <= rx_res_bits[31] @[Sdc.scala 183:61]
          rx_res_bits[33] <= rx_res_bits[32] @[Sdc.scala 183:61]
          rx_res_bits[34] <= rx_res_bits[33] @[Sdc.scala 183:61]
          rx_res_bits[35] <= rx_res_bits[34] @[Sdc.scala 183:61]
          rx_res_bits[36] <= rx_res_bits[35] @[Sdc.scala 183:61]
          rx_res_bits[37] <= rx_res_bits[36] @[Sdc.scala 183:61]
          rx_res_bits[38] <= rx_res_bits[37] @[Sdc.scala 183:61]
          rx_res_bits[39] <= rx_res_bits[38] @[Sdc.scala 183:61]
          rx_res_bits[40] <= rx_res_bits[39] @[Sdc.scala 183:61]
          rx_res_bits[41] <= rx_res_bits[40] @[Sdc.scala 183:61]
          rx_res_bits[42] <= rx_res_bits[41] @[Sdc.scala 183:61]
          rx_res_bits[43] <= rx_res_bits[42] @[Sdc.scala 183:61]
          rx_res_bits[44] <= rx_res_bits[43] @[Sdc.scala 183:61]
          rx_res_bits[45] <= rx_res_bits[44] @[Sdc.scala 183:61]
          rx_res_bits[46] <= rx_res_bits[45] @[Sdc.scala 183:61]
          rx_res_bits[47] <= rx_res_bits[46] @[Sdc.scala 183:61]
          rx_res_bits[48] <= rx_res_bits[47] @[Sdc.scala 183:61]
          rx_res_bits[49] <= rx_res_bits[48] @[Sdc.scala 183:61]
          rx_res_bits[50] <= rx_res_bits[49] @[Sdc.scala 183:61]
          rx_res_bits[51] <= rx_res_bits[50] @[Sdc.scala 183:61]
          rx_res_bits[52] <= rx_res_bits[51] @[Sdc.scala 183:61]
          rx_res_bits[53] <= rx_res_bits[52] @[Sdc.scala 183:61]
          rx_res_bits[54] <= rx_res_bits[53] @[Sdc.scala 183:61]
          rx_res_bits[55] <= rx_res_bits[54] @[Sdc.scala 183:61]
          rx_res_bits[56] <= rx_res_bits[55] @[Sdc.scala 183:61]
          rx_res_bits[57] <= rx_res_bits[56] @[Sdc.scala 183:61]
          rx_res_bits[58] <= rx_res_bits[57] @[Sdc.scala 183:61]
          rx_res_bits[59] <= rx_res_bits[58] @[Sdc.scala 183:61]
          rx_res_bits[60] <= rx_res_bits[59] @[Sdc.scala 183:61]
          rx_res_bits[61] <= rx_res_bits[60] @[Sdc.scala 183:61]
          rx_res_bits[62] <= rx_res_bits[61] @[Sdc.scala 183:61]
          rx_res_bits[63] <= rx_res_bits[62] @[Sdc.scala 183:61]
          rx_res_bits[64] <= rx_res_bits[63] @[Sdc.scala 183:61]
          rx_res_bits[65] <= rx_res_bits[64] @[Sdc.scala 183:61]
          rx_res_bits[66] <= rx_res_bits[65] @[Sdc.scala 183:61]
          rx_res_bits[67] <= rx_res_bits[66] @[Sdc.scala 183:61]
          rx_res_bits[68] <= rx_res_bits[67] @[Sdc.scala 183:61]
          rx_res_bits[69] <= rx_res_bits[68] @[Sdc.scala 183:61]
          rx_res_bits[70] <= rx_res_bits[69] @[Sdc.scala 183:61]
          rx_res_bits[71] <= rx_res_bits[70] @[Sdc.scala 183:61]
          rx_res_bits[72] <= rx_res_bits[71] @[Sdc.scala 183:61]
          rx_res_bits[73] <= rx_res_bits[72] @[Sdc.scala 183:61]
          rx_res_bits[74] <= rx_res_bits[73] @[Sdc.scala 183:61]
          rx_res_bits[75] <= rx_res_bits[74] @[Sdc.scala 183:61]
          rx_res_bits[76] <= rx_res_bits[75] @[Sdc.scala 183:61]
          rx_res_bits[77] <= rx_res_bits[76] @[Sdc.scala 183:61]
          rx_res_bits[78] <= rx_res_bits[77] @[Sdc.scala 183:61]
          rx_res_bits[79] <= rx_res_bits[78] @[Sdc.scala 183:61]
          rx_res_bits[80] <= rx_res_bits[79] @[Sdc.scala 183:61]
          rx_res_bits[81] <= rx_res_bits[80] @[Sdc.scala 183:61]
          rx_res_bits[82] <= rx_res_bits[81] @[Sdc.scala 183:61]
          rx_res_bits[83] <= rx_res_bits[82] @[Sdc.scala 183:61]
          rx_res_bits[84] <= rx_res_bits[83] @[Sdc.scala 183:61]
          rx_res_bits[85] <= rx_res_bits[84] @[Sdc.scala 183:61]
          rx_res_bits[86] <= rx_res_bits[85] @[Sdc.scala 183:61]
          rx_res_bits[87] <= rx_res_bits[86] @[Sdc.scala 183:61]
          rx_res_bits[88] <= rx_res_bits[87] @[Sdc.scala 183:61]
          rx_res_bits[89] <= rx_res_bits[88] @[Sdc.scala 183:61]
          rx_res_bits[90] <= rx_res_bits[89] @[Sdc.scala 183:61]
          rx_res_bits[91] <= rx_res_bits[90] @[Sdc.scala 183:61]
          rx_res_bits[92] <= rx_res_bits[91] @[Sdc.scala 183:61]
          rx_res_bits[93] <= rx_res_bits[92] @[Sdc.scala 183:61]
          rx_res_bits[94] <= rx_res_bits[93] @[Sdc.scala 183:61]
          rx_res_bits[95] <= rx_res_bits[94] @[Sdc.scala 183:61]
          rx_res_bits[96] <= rx_res_bits[95] @[Sdc.scala 183:61]
          rx_res_bits[97] <= rx_res_bits[96] @[Sdc.scala 183:61]
          rx_res_bits[98] <= rx_res_bits[97] @[Sdc.scala 183:61]
          rx_res_bits[99] <= rx_res_bits[98] @[Sdc.scala 183:61]
          rx_res_bits[100] <= rx_res_bits[99] @[Sdc.scala 183:61]
          rx_res_bits[101] <= rx_res_bits[100] @[Sdc.scala 183:61]
          rx_res_bits[102] <= rx_res_bits[101] @[Sdc.scala 183:61]
          rx_res_bits[103] <= rx_res_bits[102] @[Sdc.scala 183:61]
          rx_res_bits[104] <= rx_res_bits[103] @[Sdc.scala 183:61]
          rx_res_bits[105] <= rx_res_bits[104] @[Sdc.scala 183:61]
          rx_res_bits[106] <= rx_res_bits[105] @[Sdc.scala 183:61]
          rx_res_bits[107] <= rx_res_bits[106] @[Sdc.scala 183:61]
          rx_res_bits[108] <= rx_res_bits[107] @[Sdc.scala 183:61]
          rx_res_bits[109] <= rx_res_bits[108] @[Sdc.scala 183:61]
          rx_res_bits[110] <= rx_res_bits[109] @[Sdc.scala 183:61]
          rx_res_bits[111] <= rx_res_bits[110] @[Sdc.scala 183:61]
          rx_res_bits[112] <= rx_res_bits[111] @[Sdc.scala 183:61]
          rx_res_bits[113] <= rx_res_bits[112] @[Sdc.scala 183:61]
          rx_res_bits[114] <= rx_res_bits[113] @[Sdc.scala 183:61]
          rx_res_bits[115] <= rx_res_bits[114] @[Sdc.scala 183:61]
          rx_res_bits[116] <= rx_res_bits[115] @[Sdc.scala 183:61]
          rx_res_bits[117] <= rx_res_bits[116] @[Sdc.scala 183:61]
          rx_res_bits[118] <= rx_res_bits[117] @[Sdc.scala 183:61]
          rx_res_bits[119] <= rx_res_bits[118] @[Sdc.scala 183:61]
          rx_res_bits[120] <= rx_res_bits[119] @[Sdc.scala 183:61]
          rx_res_bits[121] <= rx_res_bits[120] @[Sdc.scala 183:61]
          rx_res_bits[122] <= rx_res_bits[121] @[Sdc.scala 183:61]
          rx_res_bits[123] <= rx_res_bits[122] @[Sdc.scala 183:61]
          rx_res_bits[124] <= rx_res_bits[123] @[Sdc.scala 183:61]
          rx_res_bits[125] <= rx_res_bits[124] @[Sdc.scala 183:61]
          rx_res_bits[126] <= rx_res_bits[125] @[Sdc.scala 183:61]
          rx_res_bits[127] <= rx_res_bits[126] @[Sdc.scala 183:61]
          rx_res_bits[128] <= rx_res_bits[127] @[Sdc.scala 183:61]
          rx_res_bits[129] <= rx_res_bits[128] @[Sdc.scala 183:61]
          rx_res_bits[130] <= rx_res_bits[129] @[Sdc.scala 183:61]
          rx_res_bits[131] <= rx_res_bits[130] @[Sdc.scala 183:61]
          rx_res_bits[132] <= rx_res_bits[131] @[Sdc.scala 183:61]
          rx_res_bits[133] <= rx_res_bits[132] @[Sdc.scala 183:61]
          rx_res_bits[134] <= rx_res_bits[133] @[Sdc.scala 183:61]
          rx_res_bits[135] <= rx_res_bits[134] @[Sdc.scala 183:61]
          rx_res_bits[0] <= rx_res_next @[Sdc.scala 184:24]
          node _rx_res_counter_T = sub(rx_res_counter, UInt<1>("h1")) @[Sdc.scala 185:42]
          node _rx_res_counter_T_1 = tail(_rx_res_counter_T, 1) @[Sdc.scala 185:42]
          rx_res_counter <= _rx_res_counter_T_1 @[Sdc.scala 185:24]
          rx_res_in_progress <= UInt<1>("h1") @[Sdc.scala 186:28]
          node _rx_res_crc_0_T = xor(rx_res_next, rx_res_crc[6]) @[Sdc.scala 188:38]
          rx_res_crc[0] <= _rx_res_crc_0_T @[Sdc.scala 188:23]
          rx_res_crc[1] <= rx_res_crc[0] @[Sdc.scala 189:23]
          rx_res_crc[2] <= rx_res_crc[1] @[Sdc.scala 190:23]
          node _rx_res_crc_3_T = xor(rx_res_crc[2], rx_res_crc[6]) @[Sdc.scala 191:40]
          rx_res_crc[3] <= _rx_res_crc_3_T @[Sdc.scala 191:23]
          rx_res_crc[4] <= rx_res_crc[3] @[Sdc.scala 192:23]
          rx_res_crc[5] <= rx_res_crc[4] @[Sdc.scala 193:23]
          rx_res_crc[6] <= rx_res_crc[5] @[Sdc.scala 194:23]
          node _T_11 = eq(rx_res_counter, UInt<1>("h1")) @[Sdc.scala 196:30]
          when _T_11 : @[Sdc.scala 196:39]
            rx_res_in_progress <= UInt<1>("h0") @[Sdc.scala 198:30]
            node rx_res_lo_lo_lo_lo_lo_lo = cat(rx_res_bits[1], rx_res_bits[0]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo_lo_hi = cat(rx_res_bits[3], rx_res_bits[2]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo_lo = cat(rx_res_lo_lo_lo_lo_lo_hi, rx_res_lo_lo_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo_hi_lo = cat(rx_res_bits[5], rx_res_bits[4]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo_hi_hi = cat(rx_res_bits[7], rx_res_bits[6]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo_hi = cat(rx_res_lo_lo_lo_lo_hi_hi, rx_res_lo_lo_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo = cat(rx_res_lo_lo_lo_lo_hi, rx_res_lo_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_lo_lo = cat(rx_res_bits[9], rx_res_bits[8]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_lo_hi = cat(rx_res_bits[11], rx_res_bits[10]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_lo = cat(rx_res_lo_lo_lo_hi_lo_hi, rx_res_lo_lo_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_hi_lo = cat(rx_res_bits[13], rx_res_bits[12]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_hi_hi_hi = cat(rx_res_bits[16], rx_res_bits[15]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_hi_hi = cat(rx_res_lo_lo_lo_hi_hi_hi_hi, rx_res_bits[14]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_hi = cat(rx_res_lo_lo_lo_hi_hi_hi, rx_res_lo_lo_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi = cat(rx_res_lo_lo_lo_hi_hi, rx_res_lo_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo = cat(rx_res_lo_lo_lo_hi, rx_res_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_lo_lo = cat(rx_res_bits[18], rx_res_bits[17]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_lo_hi = cat(rx_res_bits[20], rx_res_bits[19]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_lo = cat(rx_res_lo_lo_hi_lo_lo_hi, rx_res_lo_lo_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_hi_lo = cat(rx_res_bits[22], rx_res_bits[21]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_hi_hi = cat(rx_res_bits[24], rx_res_bits[23]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_hi = cat(rx_res_lo_lo_hi_lo_hi_hi, rx_res_lo_lo_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo = cat(rx_res_lo_lo_hi_lo_hi, rx_res_lo_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_lo_lo = cat(rx_res_bits[26], rx_res_bits[25]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_lo_hi = cat(rx_res_bits[28], rx_res_bits[27]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_lo = cat(rx_res_lo_lo_hi_hi_lo_hi, rx_res_lo_lo_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_hi_lo = cat(rx_res_bits[30], rx_res_bits[29]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_hi_hi_hi = cat(rx_res_bits[33], rx_res_bits[32]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_hi_hi = cat(rx_res_lo_lo_hi_hi_hi_hi_hi, rx_res_bits[31]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_hi = cat(rx_res_lo_lo_hi_hi_hi_hi, rx_res_lo_lo_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi = cat(rx_res_lo_lo_hi_hi_hi, rx_res_lo_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi = cat(rx_res_lo_lo_hi_hi, rx_res_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo = cat(rx_res_lo_lo_hi, rx_res_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_lo_lo = cat(rx_res_bits[35], rx_res_bits[34]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_lo_hi = cat(rx_res_bits[37], rx_res_bits[36]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_lo = cat(rx_res_lo_hi_lo_lo_lo_hi, rx_res_lo_hi_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_hi_lo = cat(rx_res_bits[39], rx_res_bits[38]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_hi_hi = cat(rx_res_bits[41], rx_res_bits[40]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_hi = cat(rx_res_lo_hi_lo_lo_hi_hi, rx_res_lo_hi_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo = cat(rx_res_lo_hi_lo_lo_hi, rx_res_lo_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_lo_lo = cat(rx_res_bits[43], rx_res_bits[42]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_lo_hi = cat(rx_res_bits[45], rx_res_bits[44]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_lo = cat(rx_res_lo_hi_lo_hi_lo_hi, rx_res_lo_hi_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_hi_lo = cat(rx_res_bits[47], rx_res_bits[46]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_hi_hi_hi = cat(rx_res_bits[50], rx_res_bits[49]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_hi_hi = cat(rx_res_lo_hi_lo_hi_hi_hi_hi, rx_res_bits[48]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_hi = cat(rx_res_lo_hi_lo_hi_hi_hi, rx_res_lo_hi_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi = cat(rx_res_lo_hi_lo_hi_hi, rx_res_lo_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo = cat(rx_res_lo_hi_lo_hi, rx_res_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_lo_lo = cat(rx_res_bits[52], rx_res_bits[51]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_lo_hi = cat(rx_res_bits[54], rx_res_bits[53]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_lo = cat(rx_res_lo_hi_hi_lo_lo_hi, rx_res_lo_hi_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_hi_lo = cat(rx_res_bits[56], rx_res_bits[55]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_hi_hi = cat(rx_res_bits[58], rx_res_bits[57]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_hi = cat(rx_res_lo_hi_hi_lo_hi_hi, rx_res_lo_hi_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo = cat(rx_res_lo_hi_hi_lo_hi, rx_res_lo_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_lo_lo = cat(rx_res_bits[60], rx_res_bits[59]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_lo_hi = cat(rx_res_bits[62], rx_res_bits[61]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_lo = cat(rx_res_lo_hi_hi_hi_lo_hi, rx_res_lo_hi_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_hi_lo = cat(rx_res_bits[64], rx_res_bits[63]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_hi_hi_hi = cat(rx_res_bits[67], rx_res_bits[66]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_hi_hi = cat(rx_res_lo_hi_hi_hi_hi_hi_hi, rx_res_bits[65]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_hi = cat(rx_res_lo_hi_hi_hi_hi_hi, rx_res_lo_hi_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi = cat(rx_res_lo_hi_hi_hi_hi, rx_res_lo_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi = cat(rx_res_lo_hi_hi_hi, rx_res_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi = cat(rx_res_lo_hi_hi, rx_res_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo = cat(rx_res_lo_hi, rx_res_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_lo_lo = cat(rx_res_bits[69], rx_res_bits[68]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_lo_hi = cat(rx_res_bits[71], rx_res_bits[70]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_lo = cat(rx_res_hi_lo_lo_lo_lo_hi, rx_res_hi_lo_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_hi_lo = cat(rx_res_bits[73], rx_res_bits[72]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_hi_hi = cat(rx_res_bits[75], rx_res_bits[74]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_hi = cat(rx_res_hi_lo_lo_lo_hi_hi, rx_res_hi_lo_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo = cat(rx_res_hi_lo_lo_lo_hi, rx_res_hi_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_lo_lo = cat(rx_res_bits[77], rx_res_bits[76]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_lo_hi = cat(rx_res_bits[79], rx_res_bits[78]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_lo = cat(rx_res_hi_lo_lo_hi_lo_hi, rx_res_hi_lo_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_hi_lo = cat(rx_res_bits[81], rx_res_bits[80]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_hi_hi_hi = cat(rx_res_bits[84], rx_res_bits[83]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_hi_hi = cat(rx_res_hi_lo_lo_hi_hi_hi_hi, rx_res_bits[82]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_hi = cat(rx_res_hi_lo_lo_hi_hi_hi, rx_res_hi_lo_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi = cat(rx_res_hi_lo_lo_hi_hi, rx_res_hi_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo = cat(rx_res_hi_lo_lo_hi, rx_res_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_lo_lo = cat(rx_res_bits[86], rx_res_bits[85]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_lo_hi = cat(rx_res_bits[88], rx_res_bits[87]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_lo = cat(rx_res_hi_lo_hi_lo_lo_hi, rx_res_hi_lo_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_hi_lo = cat(rx_res_bits[90], rx_res_bits[89]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_hi_hi = cat(rx_res_bits[92], rx_res_bits[91]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_hi = cat(rx_res_hi_lo_hi_lo_hi_hi, rx_res_hi_lo_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo = cat(rx_res_hi_lo_hi_lo_hi, rx_res_hi_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_lo_lo = cat(rx_res_bits[94], rx_res_bits[93]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_lo_hi = cat(rx_res_bits[96], rx_res_bits[95]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_lo = cat(rx_res_hi_lo_hi_hi_lo_hi, rx_res_hi_lo_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_hi_lo = cat(rx_res_bits[98], rx_res_bits[97]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_hi_hi_hi = cat(rx_res_bits[101], rx_res_bits[100]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_hi_hi = cat(rx_res_hi_lo_hi_hi_hi_hi_hi, rx_res_bits[99]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_hi = cat(rx_res_hi_lo_hi_hi_hi_hi, rx_res_hi_lo_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi = cat(rx_res_hi_lo_hi_hi_hi, rx_res_hi_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi = cat(rx_res_hi_lo_hi_hi, rx_res_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo = cat(rx_res_hi_lo_hi, rx_res_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_lo_lo = cat(rx_res_bits[103], rx_res_bits[102]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_lo_hi = cat(rx_res_bits[105], rx_res_bits[104]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_lo = cat(rx_res_hi_hi_lo_lo_lo_hi, rx_res_hi_hi_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_hi_lo = cat(rx_res_bits[107], rx_res_bits[106]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_hi_hi = cat(rx_res_bits[109], rx_res_bits[108]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_hi = cat(rx_res_hi_hi_lo_lo_hi_hi, rx_res_hi_hi_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo = cat(rx_res_hi_hi_lo_lo_hi, rx_res_hi_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_lo_lo = cat(rx_res_bits[111], rx_res_bits[110]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_lo_hi = cat(rx_res_bits[113], rx_res_bits[112]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_lo = cat(rx_res_hi_hi_lo_hi_lo_hi, rx_res_hi_hi_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_hi_lo = cat(rx_res_bits[115], rx_res_bits[114]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_hi_hi_hi = cat(rx_res_bits[118], rx_res_bits[117]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_hi_hi = cat(rx_res_hi_hi_lo_hi_hi_hi_hi, rx_res_bits[116]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_hi = cat(rx_res_hi_hi_lo_hi_hi_hi, rx_res_hi_hi_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi = cat(rx_res_hi_hi_lo_hi_hi, rx_res_hi_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo = cat(rx_res_hi_hi_lo_hi, rx_res_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_lo_lo = cat(rx_res_bits[120], rx_res_bits[119]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_lo_hi = cat(rx_res_bits[122], rx_res_bits[121]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_lo = cat(rx_res_hi_hi_hi_lo_lo_hi, rx_res_hi_hi_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_hi_lo = cat(rx_res_bits[124], rx_res_bits[123]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_hi_hi = cat(rx_res_bits[126], rx_res_bits[125]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_hi = cat(rx_res_hi_hi_hi_lo_hi_hi, rx_res_hi_hi_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo = cat(rx_res_hi_hi_hi_lo_hi, rx_res_hi_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_lo_lo = cat(rx_res_bits[128], rx_res_bits[127]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_lo_hi = cat(rx_res_bits[130], rx_res_bits[129]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_lo = cat(rx_res_hi_hi_hi_hi_lo_hi, rx_res_hi_hi_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_hi_lo = cat(rx_res_bits[132], rx_res_bits[131]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_hi_hi_hi = cat(rx_res_bits[135], rx_res_bits[134]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_hi_hi = cat(rx_res_hi_hi_hi_hi_hi_hi_hi, rx_res_bits[133]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_hi = cat(rx_res_hi_hi_hi_hi_hi_hi, rx_res_hi_hi_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi = cat(rx_res_hi_hi_hi_hi_hi, rx_res_hi_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi = cat(rx_res_hi_hi_hi_hi, rx_res_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi = cat(rx_res_hi_hi_hi, rx_res_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi = cat(rx_res_hi_hi, rx_res_hi_lo) @[Cat.scala 31:58]
            node _rx_res_T = cat(rx_res_hi, rx_res_lo) @[Cat.scala 31:58]
            node _rx_res_T_1 = cat(_rx_res_T, rx_res_next) @[Cat.scala 31:58]
            rx_res <= _rx_res_T_1 @[Sdc.scala 199:18]
            rx_res_ready <= UInt<1>("h1") @[Sdc.scala 200:24]
            node rx_res_crc_error_lo_hi = cat(rx_res_crc[4], rx_res_crc[5]) @[Cat.scala 31:58]
            node rx_res_crc_error_lo = cat(rx_res_crc_error_lo_hi, rx_res_crc[6]) @[Cat.scala 31:58]
            node rx_res_crc_error_hi_lo = cat(rx_res_crc[2], rx_res_crc[3]) @[Cat.scala 31:58]
            node rx_res_crc_error_hi_hi = cat(rx_res_crc[0], rx_res_crc[1]) @[Cat.scala 31:58]
            node rx_res_crc_error_hi = cat(rx_res_crc_error_hi_hi, rx_res_crc_error_hi_lo) @[Cat.scala 31:58]
            node _rx_res_crc_error_T = cat(rx_res_crc_error_hi, rx_res_crc_error_lo) @[Cat.scala 31:58]
            node _rx_res_crc_error_T_1 = neq(_rx_res_crc_error_T, UInt<1>("h0")) @[Sdc.scala 201:64]
            node _rx_res_crc_error_T_2 = and(rx_res_crc_en, _rx_res_crc_error_T_1) @[Sdc.scala 201:45]
            rx_res_crc_error <= _rx_res_crc_error_T_2 @[Sdc.scala 201:28]
            node _T_12 = eq(rx_res_type, UInt<4>("h5")) @[Sdc.scala 202:29]
            when _T_12 : @[Sdc.scala 202:47]
              rx_busy_timer <= UInt<19>("h7a120") @[Sdc.scala 203:27]
            tx_cmd_timer <= UInt<6>("h30") @[Sdc.scala 205:24]
    io.sdc_port.cmd_wrt <= reg_tx_cmd_wrt @[Sdc.scala 211:23]
    io.sdc_port.cmd_out <= reg_tx_cmd_out @[Sdc.scala 212:23]
    node _T_13 = neq(tx_cmd_timer, UInt<1>("h0")) @[Sdc.scala 214:22]
    node _T_14 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 214:49]
    node _T_15 = and(_T_13, _T_14) @[Sdc.scala 214:30]
    node _T_16 = and(_T_15, reg_clk) @[Sdc.scala 214:57]
    when _T_16 : @[Sdc.scala 214:69]
      node _tx_cmd_timer_T = sub(tx_cmd_timer, UInt<1>("h1")) @[Sdc.scala 215:34]
      node _tx_cmd_timer_T_1 = tail(_tx_cmd_timer_T, 1) @[Sdc.scala 215:34]
      tx_cmd_timer <= _tx_cmd_timer_T_1 @[Sdc.scala 215:18]
      reg_tx_cmd_wrt <= UInt<1>("h0") @[Sdc.scala 216:20]
      reg_tx_cmd_out is invalid @[Sdc.scala 217:20]
    else :
      node _T_17 = neq(rx_busy_timer, UInt<1>("h0")) @[Sdc.scala 218:29]
      node _T_18 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 218:56]
      node _T_19 = and(_T_17, _T_18) @[Sdc.scala 218:37]
      node _T_20 = and(_T_19, reg_clk) @[Sdc.scala 218:64]
      when _T_20 : @[Sdc.scala 218:76]
        reg_tx_cmd_wrt <= UInt<1>("h0") @[Sdc.scala 219:20]
        reg_tx_cmd_out is invalid @[Sdc.scala 220:20]
      else :
        node _T_21 = gt(tx_cmd_counter, UInt<1>("h0")) @[Sdc.scala 221:30]
        node _T_22 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 221:55]
        node _T_23 = and(_T_21, _T_22) @[Sdc.scala 221:36]
        node _T_24 = and(_T_23, reg_clk) @[Sdc.scala 221:63]
        when _T_24 : @[Sdc.scala 221:75]
          reg_tx_cmd_wrt <= UInt<1>("h1") @[Sdc.scala 222:20]
          reg_tx_cmd_out <= tx_cmd[0] @[Sdc.scala 223:20]
          tx_cmd[0] <= tx_cmd[1] @[Sdc.scala 224:48]
          tx_cmd[1] <= tx_cmd[2] @[Sdc.scala 224:48]
          tx_cmd[2] <= tx_cmd[3] @[Sdc.scala 224:48]
          tx_cmd[3] <= tx_cmd[4] @[Sdc.scala 224:48]
          tx_cmd[4] <= tx_cmd[5] @[Sdc.scala 224:48]
          tx_cmd[5] <= tx_cmd[6] @[Sdc.scala 224:48]
          tx_cmd[6] <= tx_cmd[7] @[Sdc.scala 224:48]
          tx_cmd[7] <= tx_cmd[8] @[Sdc.scala 224:48]
          tx_cmd[8] <= tx_cmd[9] @[Sdc.scala 224:48]
          tx_cmd[9] <= tx_cmd[10] @[Sdc.scala 224:48]
          tx_cmd[10] <= tx_cmd[11] @[Sdc.scala 224:48]
          tx_cmd[11] <= tx_cmd[12] @[Sdc.scala 224:48]
          tx_cmd[12] <= tx_cmd[13] @[Sdc.scala 224:48]
          tx_cmd[13] <= tx_cmd[14] @[Sdc.scala 224:48]
          tx_cmd[14] <= tx_cmd[15] @[Sdc.scala 224:48]
          tx_cmd[15] <= tx_cmd[16] @[Sdc.scala 224:48]
          tx_cmd[16] <= tx_cmd[17] @[Sdc.scala 224:48]
          tx_cmd[17] <= tx_cmd[18] @[Sdc.scala 224:48]
          tx_cmd[18] <= tx_cmd[19] @[Sdc.scala 224:48]
          tx_cmd[19] <= tx_cmd[20] @[Sdc.scala 224:48]
          tx_cmd[20] <= tx_cmd[21] @[Sdc.scala 224:48]
          tx_cmd[21] <= tx_cmd[22] @[Sdc.scala 224:48]
          tx_cmd[22] <= tx_cmd[23] @[Sdc.scala 224:48]
          tx_cmd[23] <= tx_cmd[24] @[Sdc.scala 224:48]
          tx_cmd[24] <= tx_cmd[25] @[Sdc.scala 224:48]
          tx_cmd[25] <= tx_cmd[26] @[Sdc.scala 224:48]
          tx_cmd[26] <= tx_cmd[27] @[Sdc.scala 224:48]
          tx_cmd[27] <= tx_cmd[28] @[Sdc.scala 224:48]
          tx_cmd[28] <= tx_cmd[29] @[Sdc.scala 224:48]
          tx_cmd[29] <= tx_cmd[30] @[Sdc.scala 224:48]
          tx_cmd[30] <= tx_cmd[31] @[Sdc.scala 224:48]
          tx_cmd[31] <= tx_cmd[32] @[Sdc.scala 224:48]
          tx_cmd[32] <= tx_cmd[33] @[Sdc.scala 224:48]
          tx_cmd[33] <= tx_cmd[34] @[Sdc.scala 224:48]
          tx_cmd[34] <= tx_cmd[35] @[Sdc.scala 224:48]
          tx_cmd[35] <= tx_cmd[36] @[Sdc.scala 224:48]
          tx_cmd[36] <= tx_cmd[37] @[Sdc.scala 224:48]
          tx_cmd[37] <= tx_cmd[38] @[Sdc.scala 224:48]
          tx_cmd[38] <= tx_cmd[39] @[Sdc.scala 224:48]
          tx_cmd[39] <= tx_cmd[40] @[Sdc.scala 224:48]
          tx_cmd[40] <= tx_cmd[41] @[Sdc.scala 224:48]
          tx_cmd[41] <= tx_cmd[42] @[Sdc.scala 224:48]
          tx_cmd[42] <= tx_cmd[43] @[Sdc.scala 224:48]
          tx_cmd[43] <= tx_cmd[44] @[Sdc.scala 224:48]
          tx_cmd[44] <= tx_cmd[45] @[Sdc.scala 224:48]
          tx_cmd[45] <= tx_cmd[46] @[Sdc.scala 224:48]
          tx_cmd[46] <= tx_cmd[47] @[Sdc.scala 224:48]
          node _tx_cmd_counter_T = sub(tx_cmd_counter, UInt<1>("h1")) @[Sdc.scala 225:38]
          node _tx_cmd_counter_T_1 = tail(_tx_cmd_counter_T, 1) @[Sdc.scala 225:38]
          tx_cmd_counter <= _tx_cmd_counter_T_1 @[Sdc.scala 225:20]
          node _crc_T = xor(tx_cmd[7], tx_cmd_crc[6]) @[Sdc.scala 228:17]
          node _crc_T_1 = xor(tx_cmd_crc[2], tx_cmd_crc[6]) @[Sdc.scala 231:21]
          wire crc : UInt<1>[7] @[Sdc.scala 227:22]
          crc[0] <= _crc_T @[Sdc.scala 227:22]
          crc[1] <= tx_cmd_crc[0] @[Sdc.scala 227:22]
          crc[2] <= tx_cmd_crc[1] @[Sdc.scala 227:22]
          crc[3] <= _crc_T_1 @[Sdc.scala 227:22]
          crc[4] <= tx_cmd_crc[3] @[Sdc.scala 227:22]
          crc[5] <= tx_cmd_crc[4] @[Sdc.scala 227:22]
          crc[6] <= tx_cmd_crc[5] @[Sdc.scala 227:22]
          tx_cmd_crc[0] <= crc[0] @[Sdc.scala 236:16]
          tx_cmd_crc[1] <= crc[1] @[Sdc.scala 236:16]
          tx_cmd_crc[2] <= crc[2] @[Sdc.scala 236:16]
          tx_cmd_crc[3] <= crc[3] @[Sdc.scala 236:16]
          tx_cmd_crc[4] <= crc[4] @[Sdc.scala 236:16]
          tx_cmd_crc[5] <= crc[5] @[Sdc.scala 236:16]
          tx_cmd_crc[6] <= crc[6] @[Sdc.scala 236:16]
          node _T_25 = eq(tx_cmd_counter, UInt<4>("h9")) @[Sdc.scala 239:26]
          when _T_25 : @[Sdc.scala 239:35]
            tx_cmd[0] <= crc[6] @[Sdc.scala 240:39]
            tx_cmd[1] <= crc[5] @[Sdc.scala 240:39]
            tx_cmd[2] <= crc[4] @[Sdc.scala 240:39]
            tx_cmd[3] <= crc[3] @[Sdc.scala 240:39]
            tx_cmd[4] <= crc[2] @[Sdc.scala 240:39]
            tx_cmd[5] <= crc[1] @[Sdc.scala 240:39]
            tx_cmd[6] <= crc[0] @[Sdc.scala 240:39]
        else :
          node _T_26 = eq(tx_cmd_counter, UInt<1>("h0")) @[Sdc.scala 243:30]
          node _T_27 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 243:57]
          node _T_28 = and(_T_26, _T_27) @[Sdc.scala 243:38]
          node _T_29 = and(_T_28, reg_clk) @[Sdc.scala 243:65]
          when _T_29 : @[Sdc.scala 243:77]
            reg_tx_cmd_wrt <= UInt<1>("h0") @[Sdc.scala 244:20]
            reg_tx_cmd_out is invalid @[Sdc.scala 245:20]
    io.sdc_port.dat_wrt <= reg_tx_dat_wrt @[Sdc.scala 248:23]
    io.sdc_port.dat_out <= reg_tx_dat_out @[Sdc.scala 249:23]
    io.sdbuf.ren1 <= UInt<1>("h0") @[Sdc.scala 251:17]
    io.sdbuf.wen1 <= UInt<1>("h0") @[Sdc.scala 252:17]
    io.sdbuf.addr1 <= rxtx_dat_index @[Sdc.scala 253:18]
    io.sdbuf.wdata1 is invalid @[Sdc.scala 254:19]
    io.sdbuf.ren2 <= UInt<1>("h0") @[Sdc.scala 255:17]
    io.sdbuf.wen2 <= UInt<1>("h0") @[Sdc.scala 256:17]
    io.sdbuf.addr2 <= rxtx_dat_counter @[Sdc.scala 257:18]
    io.sdbuf.wdata2 is invalid @[Sdc.scala 258:19]
    when rx_dat_buf_read : @[Sdc.scala 260:26]
      rx_dat_buf_cache <= io.sdbuf.rdata2 @[Sdc.scala 261:22]
      rx_dat_buf_read <= UInt<1>("h0") @[Sdc.scala 262:21]
    when tx_dat_prepared_read : @[Sdc.scala 264:31]
      tx_dat_prepared <= io.sdbuf.rdata1 @[Sdc.scala 265:21]
      tx_dat_prepared_read <= UInt<1>("h0") @[Sdc.scala 266:26]
    node _T_30 = gt(rx_dat_counter, UInt<1>("h0")) @[Sdc.scala 269:24]
    node _T_31 = eq(tx_cmd_counter, UInt<1>("h0")) @[Sdc.scala 269:48]
    node _T_32 = and(_T_30, _T_31) @[Sdc.scala 269:30]
    when _T_32 : @[Sdc.scala 269:57]
      rx_dat_next <= io.sdc_port.dat_in @[Sdc.scala 270:17]
      node _T_33 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 271:27]
      node _T_34 = and(_T_33, reg_clk) @[Sdc.scala 271:35]
      when _T_34 : @[Sdc.scala 271:47]
        node _T_35 = eq(rx_dat_in_progress, UInt<1>("h0")) @[Sdc.scala 272:13]
        node _T_36 = bits(rx_dat_next, 0, 0) @[Sdc.scala 272:47]
        node _T_37 = bits(_T_36, 0, 0) @[Sdc.scala 272:51]
        node _T_38 = and(_T_35, _T_37) @[Sdc.scala 272:33]
        when _T_38 : @[Sdc.scala 272:59]
          node _rx_dat_timer_T = sub(rx_dat_timer, UInt<1>("h1")) @[Sdc.scala 273:38]
          node _rx_dat_timer_T_1 = tail(_rx_dat_timer_T, 1) @[Sdc.scala 273:38]
          rx_dat_timer <= _rx_dat_timer_T_1 @[Sdc.scala 273:22]
          node _T_39 = eq(rx_dat_timer, UInt<1>("h1")) @[Sdc.scala 274:28]
          when _T_39 : @[Sdc.scala 274:37]
            rx_dat_counter <= UInt<1>("h0") @[Sdc.scala 275:26]
            rx_dat_ready <= UInt<1>("h1") @[Sdc.scala 276:24]
            rx_dat_timeout <= UInt<1>("h1") @[Sdc.scala 277:26]
            io.sdbuf.ren2 <= UInt<1>("h1") @[Sdc.scala 278:25]
            rx_dat_buf_read <= UInt<1>("h1") @[Sdc.scala 279:27]
            node _rxtx_dat_counter_T = add(rxtx_dat_counter, UInt<1>("h1")) @[Sdc.scala 280:48]
            node _rxtx_dat_counter_T_1 = tail(_rxtx_dat_counter_T, 1) @[Sdc.scala 280:48]
            rxtx_dat_counter <= _rxtx_dat_counter_T_1 @[Sdc.scala 280:28]
        else :
          node _T_40 = eq(rx_dat_in_progress, UInt<1>("h0")) @[Sdc.scala 282:19]
          node _T_41 = bits(rx_dat_next, 0, 0) @[Sdc.scala 282:54]
          node _T_42 = bits(_T_41, 0, 0) @[Sdc.scala 282:58]
          node _T_43 = eq(_T_42, UInt<1>("h0")) @[Sdc.scala 282:42]
          node _T_44 = and(_T_40, _T_43) @[Sdc.scala 282:39]
          when _T_44 : @[Sdc.scala 282:66]
            rx_dat_in_progress <= UInt<1>("h1") @[Sdc.scala 283:28]
          else :
            rx_dat_bits[1] <= rx_dat_bits[0] @[Sdc.scala 285:50]
            rx_dat_bits[2] <= rx_dat_bits[1] @[Sdc.scala 285:50]
            rx_dat_bits[3] <= rx_dat_bits[2] @[Sdc.scala 285:50]
            rx_dat_bits[4] <= rx_dat_bits[3] @[Sdc.scala 285:50]
            rx_dat_bits[5] <= rx_dat_bits[4] @[Sdc.scala 285:50]
            rx_dat_bits[6] <= rx_dat_bits[5] @[Sdc.scala 285:50]
            rx_dat_bits[7] <= rx_dat_bits[6] @[Sdc.scala 285:50]
            rx_dat_bits[0] <= rx_dat_next @[Sdc.scala 286:24]
            node _rx_dat_counter_T = sub(rx_dat_counter, UInt<1>("h1")) @[Sdc.scala 287:42]
            node _rx_dat_counter_T_1 = tail(_rx_dat_counter_T, 1) @[Sdc.scala 287:42]
            rx_dat_counter <= _rx_dat_counter_T_1 @[Sdc.scala 287:24]
            node _rx_dat_crc_0_T = xor(rx_dat_next, rx_dat_crc[15]) @[Sdc.scala 289:38]
            rx_dat_crc[0] <= _rx_dat_crc_0_T @[Sdc.scala 289:23]
            rx_dat_crc[1] <= rx_dat_crc[0] @[Sdc.scala 290:23]
            rx_dat_crc[2] <= rx_dat_crc[1] @[Sdc.scala 291:23]
            rx_dat_crc[3] <= rx_dat_crc[2] @[Sdc.scala 292:23]
            rx_dat_crc[4] <= rx_dat_crc[3] @[Sdc.scala 293:23]
            node _rx_dat_crc_5_T = xor(rx_dat_crc[4], rx_dat_crc[15]) @[Sdc.scala 294:40]
            rx_dat_crc[5] <= _rx_dat_crc_5_T @[Sdc.scala 294:23]
            rx_dat_crc[6] <= rx_dat_crc[5] @[Sdc.scala 295:23]
            rx_dat_crc[7] <= rx_dat_crc[6] @[Sdc.scala 296:23]
            rx_dat_crc[8] <= rx_dat_crc[7] @[Sdc.scala 297:23]
            rx_dat_crc[9] <= rx_dat_crc[8] @[Sdc.scala 298:23]
            rx_dat_crc[10] <= rx_dat_crc[9] @[Sdc.scala 299:24]
            rx_dat_crc[11] <= rx_dat_crc[10] @[Sdc.scala 300:24]
            node _rx_dat_crc_12_T = xor(rx_dat_crc[11], rx_dat_crc[15]) @[Sdc.scala 301:42]
            rx_dat_crc[12] <= _rx_dat_crc_12_T @[Sdc.scala 301:24]
            rx_dat_crc[13] <= rx_dat_crc[12] @[Sdc.scala 302:24]
            rx_dat_crc[14] <= rx_dat_crc[13] @[Sdc.scala 303:24]
            rx_dat_crc[15] <= rx_dat_crc[14] @[Sdc.scala 304:24]
            node _T_45 = bits(rx_dat_counter, 2, 0) @[Sdc.scala 305:29]
            node _T_46 = eq(_T_45, UInt<1>("h1")) @[Sdc.scala 305:36]
            node _T_47 = bits(rx_dat_counter, 10, 4) @[Sdc.scala 305:61]
            node _T_48 = neq(_T_47, UInt<1>("h0")) @[Sdc.scala 305:69]
            node _T_49 = and(_T_46, _T_48) @[Sdc.scala 305:44]
            when _T_49 : @[Sdc.scala 305:78]
              rx_dat_start_bit <= UInt<1>("h0") @[Sdc.scala 306:28]
              node _T_50 = eq(rx_dat_start_bit, UInt<1>("h0")) @[Sdc.scala 307:17]
              when _T_50 : @[Sdc.scala 307:36]
                node _rxtx_dat_index_T = add(rxtx_dat_index, UInt<1>("h1")) @[Sdc.scala 308:46]
                node _rxtx_dat_index_T_1 = tail(_rxtx_dat_index_T, 1) @[Sdc.scala 308:46]
                rxtx_dat_index <= _rxtx_dat_index_T_1 @[Sdc.scala 308:28]
                io.sdbuf.wen1 <= UInt<1>("h1") @[Sdc.scala 309:27]
                node io_sdbuf_wdata1_lo_lo = cat(rx_dat_bits[7], rx_dat_bits[6]) @[Cat.scala 31:58]
                node io_sdbuf_wdata1_lo_hi = cat(rx_dat_bits[5], rx_dat_bits[4]) @[Cat.scala 31:58]
                node io_sdbuf_wdata1_lo = cat(io_sdbuf_wdata1_lo_hi, io_sdbuf_wdata1_lo_lo) @[Cat.scala 31:58]
                node io_sdbuf_wdata1_hi_lo = cat(rx_dat_bits[3], rx_dat_bits[2]) @[Cat.scala 31:58]
                node io_sdbuf_wdata1_hi_hi = cat(rx_dat_bits[1], rx_dat_bits[0]) @[Cat.scala 31:58]
                node io_sdbuf_wdata1_hi = cat(io_sdbuf_wdata1_hi_hi, io_sdbuf_wdata1_hi_lo) @[Cat.scala 31:58]
                node _io_sdbuf_wdata1_T = cat(io_sdbuf_wdata1_hi, io_sdbuf_wdata1_lo) @[Cat.scala 31:58]
                io.sdbuf.wdata1 <= _io_sdbuf_wdata1_T @[Sdc.scala 310:29]
            node _T_51 = eq(rx_dat_counter, UInt<1>("h1")) @[Sdc.scala 324:30]
            when _T_51 : @[Sdc.scala 324:39]
              rx_dat_in_progress <= UInt<1>("h0") @[Sdc.scala 325:30]
              rx_dat_ready <= UInt<1>("h1") @[Sdc.scala 326:24]
              io.sdbuf.ren2 <= UInt<1>("h1") @[Sdc.scala 327:25]
              rx_dat_buf_read <= UInt<1>("h1") @[Sdc.scala 328:27]
              node _rxtx_dat_counter_T_2 = add(rxtx_dat_counter, UInt<1>("h1")) @[Sdc.scala 329:48]
              node _rxtx_dat_counter_T_3 = tail(_rxtx_dat_counter_T_2, 1) @[Sdc.scala 329:48]
              rxtx_dat_counter <= _rxtx_dat_counter_T_3 @[Sdc.scala 329:28]
              node crc_error_lo_lo_lo = cat(rx_dat_crc[14], rx_dat_crc[15]) @[Cat.scala 31:58]
              node crc_error_lo_lo_hi = cat(rx_dat_crc[12], rx_dat_crc[13]) @[Cat.scala 31:58]
              node crc_error_lo_lo = cat(crc_error_lo_lo_hi, crc_error_lo_lo_lo) @[Cat.scala 31:58]
              node crc_error_lo_hi_lo = cat(rx_dat_crc[10], rx_dat_crc[11]) @[Cat.scala 31:58]
              node crc_error_lo_hi_hi = cat(rx_dat_crc[8], rx_dat_crc[9]) @[Cat.scala 31:58]
              node crc_error_lo_hi = cat(crc_error_lo_hi_hi, crc_error_lo_hi_lo) @[Cat.scala 31:58]
              node crc_error_lo = cat(crc_error_lo_hi, crc_error_lo_lo) @[Cat.scala 31:58]
              node crc_error_hi_lo_lo = cat(rx_dat_crc[6], rx_dat_crc[7]) @[Cat.scala 31:58]
              node crc_error_hi_lo_hi = cat(rx_dat_crc[4], rx_dat_crc[5]) @[Cat.scala 31:58]
              node crc_error_hi_lo = cat(crc_error_hi_lo_hi, crc_error_hi_lo_lo) @[Cat.scala 31:58]
              node crc_error_hi_hi_lo = cat(rx_dat_crc[2], rx_dat_crc[3]) @[Cat.scala 31:58]
              node crc_error_hi_hi_hi = cat(rx_dat_crc[0], rx_dat_crc[1]) @[Cat.scala 31:58]
              node crc_error_hi_hi = cat(crc_error_hi_hi_hi, crc_error_hi_hi_lo) @[Cat.scala 31:58]
              node crc_error_hi = cat(crc_error_hi_hi, crc_error_hi_lo) @[Cat.scala 31:58]
              node _crc_error_T = cat(crc_error_hi, crc_error_lo) @[Cat.scala 31:58]
              node crc_error = neq(_crc_error_T, UInt<1>("h0")) @[Sdc.scala 330:43]
              rx_dat_crc_error <= crc_error @[Sdc.scala 331:28]
              rx_dat_overrun <= rx_dat_ready @[Sdc.scala 333:26]
              node _T_52 = eq(crc_error, UInt<1>("h0")) @[Sdc.scala 334:38]
              node _T_53 = and(rx_dat_continuous, _T_52) @[Sdc.scala 334:35]
              node _T_54 = eq(rx_dat_ready, UInt<1>("h0")) @[Sdc.scala 334:52]
              node _T_55 = and(_T_53, _T_54) @[Sdc.scala 334:49]
              when _T_55 : @[Sdc.scala 334:62]
                rx_dat_counter <= UInt<11>("h411") @[Sdc.scala 335:28]
                rx_dat_timer <= UInt<19>("h7a120") @[Sdc.scala 336:26]
                rx_dat_start_bit <= UInt<1>("h1") @[Sdc.scala 337:30]
                rx_dat_crc[0] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[1] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[2] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[3] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[4] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[5] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[6] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[7] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[8] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[9] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[10] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[11] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[12] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[13] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[14] <= UInt<1>("h0") @[Sdc.scala 338:24]
                rx_dat_crc[15] <= UInt<1>("h0") @[Sdc.scala 338:24]
    node _T_56 = neq(tx_dat_read_sel, tx_dat_write_sel) @[Sdc.scala 345:54]
    node _T_57 = and(tx_dat_read_sel_changed, _T_56) @[Sdc.scala 345:34]
    node _T_58 = or(_T_57, tx_dat_write_sel_new) @[Sdc.scala 345:77]
    when _T_58 : @[Sdc.scala 345:102]
      tx_dat_counter <= UInt<11>("h412") @[Sdc.scala 346:20]
      io.sdbuf.ren1 <= UInt<1>("h1") @[Sdc.scala 347:19]
      tx_dat_prepared_read <= UInt<1>("h1") @[Sdc.scala 348:26]
      node _rxtx_dat_index_T_2 = add(rxtx_dat_index, UInt<1>("h1")) @[Sdc.scala 350:38]
      node _rxtx_dat_index_T_3 = tail(_rxtx_dat_index_T_2, 1) @[Sdc.scala 350:38]
      rxtx_dat_index <= _rxtx_dat_index_T_3 @[Sdc.scala 350:20]
      tx_dat_prepare_state <= UInt<2>("h2") @[Sdc.scala 351:26]
      tx_dat_timer <= UInt<8>("hff") @[Sdc.scala 352:18]
      tx_dat_read_sel_changed <= UInt<1>("h0") @[Sdc.scala 353:29]
      tx_dat_write_sel_new <= UInt<1>("h0") @[Sdc.scala 354:26]
      tx_dat_in_progress <= UInt<1>("h1") @[Sdc.scala 355:24]
    node _T_59 = eq(tx_dat_read_sel, tx_dat_write_sel) @[Sdc.scala 357:53]
    node _T_60 = and(tx_dat_read_sel_changed, _T_59) @[Sdc.scala 357:33]
    when _T_60 : @[Sdc.scala 357:76]
      tx_dat_in_progress <= UInt<1>("h0") @[Sdc.scala 358:24]
    node _T_61 = gt(rx_busy_timer, UInt<1>("h0")) @[Sdc.scala 361:23]
    when _T_61 : @[Sdc.scala 361:30]
      node _rx_dat0_next_T = bits(io.sdc_port.dat_in, 0, 0) @[Sdc.scala 362:39]
      rx_dat0_next <= _rx_dat0_next_T @[Sdc.scala 362:18]
      node _T_62 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 363:27]
      node _T_63 = and(_T_62, reg_clk) @[Sdc.scala 363:35]
      when _T_63 : @[Sdc.scala 363:47]
        node _T_64 = eq(rx_busy_in_progress, UInt<1>("h0")) @[Sdc.scala 364:13]
        node _T_65 = and(_T_64, rx_dat0_next) @[Sdc.scala 364:34]
        when _T_65 : @[Sdc.scala 364:51]
          node _rx_busy_timer_T = sub(rx_busy_timer, UInt<1>("h1")) @[Sdc.scala 365:40]
          node _rx_busy_timer_T_1 = tail(_rx_busy_timer_T, 1) @[Sdc.scala 365:40]
          rx_busy_timer <= _rx_busy_timer_T_1 @[Sdc.scala 365:23]
        node _T_66 = eq(rx_dat0_next, UInt<1>("h0")) @[Sdc.scala 367:36]
        node _T_67 = or(rx_busy_in_progress, _T_66) @[Sdc.scala 367:33]
        when _T_67 : @[Sdc.scala 367:51]
          rx_busy_in_progress <= UInt<1>("h1") @[Sdc.scala 368:29]
          node _T_68 = gt(tx_dat_crc_status_counter, UInt<1>("h0")) @[Sdc.scala 369:41]
          when _T_68 : @[Sdc.scala 369:48]
            tx_dat_crc_status_b[1] <= tx_dat_crc_status_b[0] @[Sdc.scala 370:84]
            tx_dat_crc_status_b[2] <= tx_dat_crc_status_b[1] @[Sdc.scala 370:84]
            tx_dat_crc_status_b[0] <= rx_dat0_next @[Sdc.scala 371:34]
            node _tx_dat_crc_status_counter_T = sub(tx_dat_crc_status_counter, UInt<1>("h1")) @[Sdc.scala 372:66]
            node _tx_dat_crc_status_counter_T_1 = tail(_tx_dat_crc_status_counter_T, 1) @[Sdc.scala 372:66]
            tx_dat_crc_status_counter <= _tx_dat_crc_status_counter_T_1 @[Sdc.scala 372:37]
            node _T_69 = eq(tx_dat_crc_status_counter, UInt<2>("h2")) @[Sdc.scala 373:43]
            when _T_69 : @[Sdc.scala 373:52]
              node crc_status_hi = cat(tx_dat_crc_status_b[2], tx_dat_crc_status_b[1]) @[Cat.scala 31:58]
              node crc_status = cat(crc_status_hi, tx_dat_crc_status_b[0]) @[Cat.scala 31:58]
              node _tx_dat_crc_status_T = eq(crc_status, UInt<2>("h2")) @[Sdc.scala 376:27]
              node _tx_dat_crc_status_T_1 = eq(crc_status, UInt<3>("h5")) @[Sdc.scala 377:27]
              node _tx_dat_crc_status_T_2 = eq(crc_status, UInt<3>("h6")) @[Sdc.scala 378:27]
              node _tx_dat_crc_status_T_3 = mux(_tx_dat_crc_status_T_2, UInt<2>("h2"), UInt<2>("h3")) @[Mux.scala 101:16]
              node _tx_dat_crc_status_T_4 = mux(_tx_dat_crc_status_T_1, UInt<2>("h1"), _tx_dat_crc_status_T_3) @[Mux.scala 101:16]
              node _tx_dat_crc_status_T_5 = mux(_tx_dat_crc_status_T, UInt<2>("h0"), _tx_dat_crc_status_T_4) @[Mux.scala 101:16]
              tx_dat_crc_status <= _tx_dat_crc_status_T_5 @[Sdc.scala 375:31]
              node _T_70 = neq(crc_status, UInt<2>("h2")) @[Sdc.scala 380:30]
              when _T_70 : @[Sdc.scala 380:44]
                tx_dat_continuous <= UInt<1>("h0") @[Sdc.scala 381:33]
              node _tx_dat_read_sel_T = add(tx_dat_read_sel, UInt<1>("h1")) @[Sdc.scala 383:48]
              node _tx_dat_read_sel_T_1 = tail(_tx_dat_read_sel_T, 1) @[Sdc.scala 383:48]
              tx_dat_read_sel <= _tx_dat_read_sel_T_1 @[Sdc.scala 383:29]
              tx_dat_read_sel_changed <= UInt<1>("h1") @[Sdc.scala 384:37]
          else :
            when rx_dat0_next : @[Sdc.scala 387:31]
              rx_busy_in_progress <= UInt<1>("h0") @[Sdc.scala 388:33]
              rx_busy_timer <= UInt<1>("h0") @[Sdc.scala 389:27]
              node _T_71 = eq(tx_dat_in_progress, UInt<1>("h0")) @[Sdc.scala 390:37]
              node _T_72 = and(tx_dat_started, _T_71) @[Sdc.scala 390:34]
              when _T_72 : @[Sdc.scala 390:58]
                tx_dat_end <= UInt<1>("h1") @[Sdc.scala 391:26]
    node _T_73 = neq(tx_dat_read_sel, tx_dat_write_sel) @[Sdc.scala 399:54]
    node _T_74 = and(tx_dat_read_sel_changed, _T_73) @[Sdc.scala 399:34]
    node _T_75 = or(_T_74, tx_dat_write_sel_new) @[Sdc.scala 399:77]
    when _T_75 : @[Sdc.scala 399:102]
      tx_dat_end <= UInt<1>("h0") @[Sdc.scala 401:16]
    node _T_76 = neq(rx_busy_timer, UInt<1>("h0")) @[Sdc.scala 404:23]
    node _T_77 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 404:50]
    node _T_78 = and(_T_76, _T_77) @[Sdc.scala 404:31]
    node _T_79 = and(_T_78, reg_clk) @[Sdc.scala 404:58]
    when _T_79 : @[Sdc.scala 404:70]
      reg_tx_dat_wrt <= UInt<1>("h0") @[Sdc.scala 405:20]
      reg_tx_dat_out is invalid @[Sdc.scala 406:20]
    else :
      node _T_80 = neq(tx_dat_timer, UInt<1>("h0")) @[Sdc.scala 407:28]
      node _T_81 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 407:55]
      node _T_82 = and(_T_80, _T_81) @[Sdc.scala 407:36]
      node _T_83 = and(_T_82, reg_clk) @[Sdc.scala 407:63]
      when _T_83 : @[Sdc.scala 407:75]
        node _tx_dat_timer_T = sub(tx_dat_timer, UInt<1>("h1")) @[Sdc.scala 408:34]
        node _tx_dat_timer_T_1 = tail(_tx_dat_timer_T, 1) @[Sdc.scala 408:34]
        tx_dat_timer <= _tx_dat_timer_T_1 @[Sdc.scala 408:18]
        reg_tx_dat_wrt <= UInt<1>("h0") @[Sdc.scala 409:20]
        reg_tx_dat_out is invalid @[Sdc.scala 410:20]
      else :
        node _T_84 = neq(tx_dat_counter, UInt<1>("h0")) @[Sdc.scala 411:30]
        node _T_85 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 411:57]
        node _T_86 = and(_T_84, _T_85) @[Sdc.scala 411:38]
        node _T_87 = and(_T_86, reg_clk) @[Sdc.scala 411:65]
        when _T_87 : @[Sdc.scala 411:77]
          reg_tx_dat_wrt <= UInt<1>("h1") @[Sdc.scala 412:20]
          reg_tx_dat_out <= tx_dat[0] @[Sdc.scala 413:20]
          tx_dat[0] <= tx_dat[1] @[Sdc.scala 414:50]
          tx_dat[1] <= tx_dat[2] @[Sdc.scala 414:50]
          tx_dat[2] <= tx_dat[3] @[Sdc.scala 414:50]
          tx_dat[3] <= tx_dat[4] @[Sdc.scala 414:50]
          tx_dat[4] <= tx_dat[5] @[Sdc.scala 414:50]
          tx_dat[5] <= tx_dat[6] @[Sdc.scala 414:50]
          tx_dat[6] <= tx_dat[7] @[Sdc.scala 414:50]
          tx_dat[7] <= tx_dat[8] @[Sdc.scala 414:50]
          tx_dat[8] <= tx_dat[9] @[Sdc.scala 414:50]
          tx_dat[9] <= tx_dat[10] @[Sdc.scala 414:50]
          tx_dat[10] <= tx_dat[11] @[Sdc.scala 414:50]
          tx_dat[11] <= tx_dat[12] @[Sdc.scala 414:50]
          tx_dat[12] <= tx_dat[13] @[Sdc.scala 414:50]
          tx_dat[13] <= tx_dat[14] @[Sdc.scala 414:50]
          tx_dat[14] <= tx_dat[15] @[Sdc.scala 414:50]
          tx_dat[15] <= tx_dat[16] @[Sdc.scala 414:50]
          tx_dat[16] <= tx_dat[17] @[Sdc.scala 414:50]
          tx_dat[17] <= tx_dat[18] @[Sdc.scala 414:50]
          tx_dat[18] <= tx_dat[19] @[Sdc.scala 414:50]
          tx_dat[19] <= tx_dat[20] @[Sdc.scala 414:50]
          tx_dat[20] <= tx_dat[21] @[Sdc.scala 414:50]
          tx_dat[21] <= tx_dat[22] @[Sdc.scala 414:50]
          tx_dat[22] <= tx_dat[23] @[Sdc.scala 414:50]
          node _tx_dat_counter_T = sub(tx_dat_counter, UInt<1>("h1")) @[Sdc.scala 415:38]
          node _tx_dat_counter_T_1 = tail(_tx_dat_counter_T, 1) @[Sdc.scala 415:38]
          tx_dat_counter <= _tx_dat_counter_T_1 @[Sdc.scala 415:20]
          node _crc_T_2 = xor(tx_dat[16], tx_dat_crc[15]) @[Sdc.scala 418:18]
          node _crc_T_3 = xor(tx_dat_crc[4], tx_dat_crc[15]) @[Sdc.scala 423:21]
          node _crc_T_4 = xor(tx_dat_crc[11], tx_dat_crc[15]) @[Sdc.scala 430:22]
          wire crc_1 : UInt<4>[16] @[Sdc.scala 417:22]
          crc_1[0] <= _crc_T_2 @[Sdc.scala 417:22]
          crc_1[1] <= tx_dat_crc[0] @[Sdc.scala 417:22]
          crc_1[2] <= tx_dat_crc[1] @[Sdc.scala 417:22]
          crc_1[3] <= tx_dat_crc[2] @[Sdc.scala 417:22]
          crc_1[4] <= tx_dat_crc[3] @[Sdc.scala 417:22]
          crc_1[5] <= _crc_T_3 @[Sdc.scala 417:22]
          crc_1[6] <= tx_dat_crc[5] @[Sdc.scala 417:22]
          crc_1[7] <= tx_dat_crc[6] @[Sdc.scala 417:22]
          crc_1[8] <= tx_dat_crc[7] @[Sdc.scala 417:22]
          crc_1[9] <= tx_dat_crc[8] @[Sdc.scala 417:22]
          crc_1[10] <= tx_dat_crc[9] @[Sdc.scala 417:22]
          crc_1[11] <= tx_dat_crc[10] @[Sdc.scala 417:22]
          crc_1[12] <= _crc_T_4 @[Sdc.scala 417:22]
          crc_1[13] <= tx_dat_crc[12] @[Sdc.scala 417:22]
          crc_1[14] <= tx_dat_crc[13] @[Sdc.scala 417:22]
          crc_1[15] <= tx_dat_crc[14] @[Sdc.scala 417:22]
          tx_dat_crc[0] <= crc_1[0] @[Sdc.scala 435:16]
          tx_dat_crc[1] <= crc_1[1] @[Sdc.scala 435:16]
          tx_dat_crc[2] <= crc_1[2] @[Sdc.scala 435:16]
          tx_dat_crc[3] <= crc_1[3] @[Sdc.scala 435:16]
          tx_dat_crc[4] <= crc_1[4] @[Sdc.scala 435:16]
          tx_dat_crc[5] <= crc_1[5] @[Sdc.scala 435:16]
          tx_dat_crc[6] <= crc_1[6] @[Sdc.scala 435:16]
          tx_dat_crc[7] <= crc_1[7] @[Sdc.scala 435:16]
          tx_dat_crc[8] <= crc_1[8] @[Sdc.scala 435:16]
          tx_dat_crc[9] <= crc_1[9] @[Sdc.scala 435:16]
          tx_dat_crc[10] <= crc_1[10] @[Sdc.scala 435:16]
          tx_dat_crc[11] <= crc_1[11] @[Sdc.scala 435:16]
          tx_dat_crc[12] <= crc_1[12] @[Sdc.scala 435:16]
          tx_dat_crc[13] <= crc_1[13] @[Sdc.scala 435:16]
          tx_dat_crc[14] <= crc_1[14] @[Sdc.scala 435:16]
          tx_dat_crc[15] <= crc_1[15] @[Sdc.scala 435:16]
          node _T_88 = bits(tx_dat_counter, 10, 5) @[Sdc.scala 438:25]
          node _T_89 = neq(_T_88, UInt<1>("h0")) @[Sdc.scala 438:33]
          node _T_90 = bits(tx_dat_counter, 2, 0) @[Sdc.scala 438:58]
          node _T_91 = eq(_T_90, UInt<2>("h2")) @[Sdc.scala 438:65]
          node _T_92 = and(_T_89, _T_91) @[Sdc.scala 438:41]
          when _T_92 : @[Sdc.scala 438:74]
            io.sdbuf.ren1 <= UInt<1>("h1") @[Sdc.scala 439:21]
            tx_dat_prepared_read <= UInt<1>("h1") @[Sdc.scala 440:28]
            node _rxtx_dat_index_T_4 = add(rxtx_dat_index, UInt<1>("h1")) @[Sdc.scala 442:40]
            node _rxtx_dat_index_T_5 = tail(_rxtx_dat_index_T_4, 1) @[Sdc.scala 442:40]
            rxtx_dat_index <= _rxtx_dat_index_T_5 @[Sdc.scala 442:22]
            tx_dat_prepare_state <= UInt<1>("h1") @[Sdc.scala 443:28]
          else :
            node _T_93 = bits(tx_dat_counter, 10, 4) @[Sdc.scala 444:31]
            node _T_94 = eq(_T_93, UInt<1>("h1")) @[Sdc.scala 444:39]
            node _T_95 = bits(tx_dat_counter, 2, 0) @[Sdc.scala 444:64]
            node _T_96 = eq(_T_95, UInt<2>("h2")) @[Sdc.scala 444:71]
            node _T_97 = and(_T_94, _T_96) @[Sdc.scala 444:47]
            when _T_97 : @[Sdc.scala 444:80]
              tx_dat_prepared <= UInt<32>("h0") @[Sdc.scala 445:23]
              tx_dat_prepare_state <= UInt<1>("h1") @[Sdc.scala 446:28]
          node _T_98 = eq(tx_dat_counter, UInt<5>("h12")) @[Sdc.scala 448:26]
          when _T_98 : @[Sdc.scala 448:36]
            tx_dat[0] <= crc_1[15] @[Sdc.scala 449:40]
            tx_dat[1] <= crc_1[14] @[Sdc.scala 449:40]
            tx_dat[2] <= crc_1[13] @[Sdc.scala 449:40]
            tx_dat[3] <= crc_1[12] @[Sdc.scala 449:40]
            tx_dat[4] <= crc_1[11] @[Sdc.scala 449:40]
            tx_dat[5] <= crc_1[10] @[Sdc.scala 449:40]
            tx_dat[6] <= crc_1[9] @[Sdc.scala 449:40]
            tx_dat[7] <= crc_1[8] @[Sdc.scala 449:40]
            tx_dat[8] <= crc_1[7] @[Sdc.scala 449:40]
            tx_dat[9] <= crc_1[6] @[Sdc.scala 449:40]
            tx_dat[10] <= crc_1[5] @[Sdc.scala 449:40]
            tx_dat[11] <= crc_1[4] @[Sdc.scala 449:40]
            tx_dat[12] <= crc_1[3] @[Sdc.scala 449:40]
            tx_dat[13] <= crc_1[2] @[Sdc.scala 449:40]
            tx_dat[14] <= crc_1[1] @[Sdc.scala 449:40]
            tx_dat[15] <= crc_1[0] @[Sdc.scala 449:40]
            tx_dat[16] <= UInt<4>("hf") @[Sdc.scala 450:18]
          node _T_99 = eq(tx_dat_counter, UInt<1>("h1")) @[Sdc.scala 453:26]
          when _T_99 : @[Sdc.scala 453:35]
            reg_tx_dat_wrt <= UInt<1>("h0") @[Sdc.scala 454:22]
            reg_tx_dat_out is invalid @[Sdc.scala 455:22]
            rx_busy_timer <= UInt<19>("h7a120") @[Sdc.scala 456:21]
            tx_dat_crc_status_counter <= UInt<3>("h6") @[Sdc.scala 457:33]
    node _T_100 = eq(UInt<1>("h1"), tx_dat_prepare_state) @[Sdc.scala 461:33]
    when _T_100 : @[Sdc.scala 461:33]
      node _tx_dat_16_T = bits(tx_dat_prepared, 7, 4) @[Sdc.scala 463:36]
      tx_dat[16] <= _tx_dat_16_T @[Sdc.scala 463:18]
      node _tx_dat_17_T = bits(tx_dat_prepared, 3, 0) @[Sdc.scala 464:36]
      tx_dat[17] <= _tx_dat_17_T @[Sdc.scala 464:18]
      node _tx_dat_18_T = bits(tx_dat_prepared, 15, 12) @[Sdc.scala 465:36]
      tx_dat[18] <= _tx_dat_18_T @[Sdc.scala 465:18]
      node _tx_dat_19_T = bits(tx_dat_prepared, 11, 8) @[Sdc.scala 466:36]
      tx_dat[19] <= _tx_dat_19_T @[Sdc.scala 466:18]
      node _tx_dat_20_T = bits(tx_dat_prepared, 23, 20) @[Sdc.scala 467:36]
      tx_dat[20] <= _tx_dat_20_T @[Sdc.scala 467:18]
      node _tx_dat_21_T = bits(tx_dat_prepared, 19, 16) @[Sdc.scala 468:36]
      tx_dat[21] <= _tx_dat_21_T @[Sdc.scala 468:18]
      node _tx_dat_22_T = bits(tx_dat_prepared, 31, 28) @[Sdc.scala 469:36]
      tx_dat[22] <= _tx_dat_22_T @[Sdc.scala 469:18]
      node _tx_dat_23_T = bits(tx_dat_prepared, 27, 24) @[Sdc.scala 470:36]
      tx_dat[23] <= _tx_dat_23_T @[Sdc.scala 470:18]
      tx_dat_prepare_state <= UInt<1>("h0") @[Sdc.scala 471:28]
    else :
      node _T_101 = eq(UInt<2>("h2"), tx_dat_prepare_state) @[Sdc.scala 461:33]
      when _T_101 : @[Sdc.scala 461:33]
        tx_dat[0] <= UInt<4>("h0") @[Sdc.scala 474:17]
        node _tx_dat_1_T = bits(tx_dat_prepared, 7, 4) @[Sdc.scala 475:35]
        tx_dat[1] <= _tx_dat_1_T @[Sdc.scala 475:17]
        node _tx_dat_2_T = bits(tx_dat_prepared, 3, 0) @[Sdc.scala 476:35]
        tx_dat[2] <= _tx_dat_2_T @[Sdc.scala 476:17]
        node _tx_dat_3_T = bits(tx_dat_prepared, 15, 12) @[Sdc.scala 477:35]
        tx_dat[3] <= _tx_dat_3_T @[Sdc.scala 477:17]
        node _tx_dat_4_T = bits(tx_dat_prepared, 11, 8) @[Sdc.scala 478:35]
        tx_dat[4] <= _tx_dat_4_T @[Sdc.scala 478:17]
        node _tx_dat_5_T = bits(tx_dat_prepared, 23, 20) @[Sdc.scala 479:35]
        tx_dat[5] <= _tx_dat_5_T @[Sdc.scala 479:17]
        node _tx_dat_6_T = bits(tx_dat_prepared, 19, 16) @[Sdc.scala 480:35]
        tx_dat[6] <= _tx_dat_6_T @[Sdc.scala 480:17]
        node _tx_dat_7_T = bits(tx_dat_prepared, 31, 28) @[Sdc.scala 481:35]
        tx_dat[7] <= _tx_dat_7_T @[Sdc.scala 481:17]
        node _tx_dat_8_T = bits(tx_dat_prepared, 27, 24) @[Sdc.scala 482:35]
        tx_dat[8] <= _tx_dat_8_T @[Sdc.scala 482:17]
        io.sdbuf.ren1 <= UInt<1>("h1") @[Sdc.scala 483:21]
        tx_dat_prepared_read <= UInt<1>("h1") @[Sdc.scala 484:28]
        node _rxtx_dat_index_T_6 = add(rxtx_dat_index, UInt<1>("h1")) @[Sdc.scala 486:40]
        node _rxtx_dat_index_T_7 = tail(_rxtx_dat_index_T_6, 1) @[Sdc.scala 486:40]
        rxtx_dat_index <= _rxtx_dat_index_T_7 @[Sdc.scala 486:22]
        tx_dat_prepare_state <= UInt<2>("h3") @[Sdc.scala 487:28]
      else :
        node _T_102 = eq(UInt<2>("h3"), tx_dat_prepare_state) @[Sdc.scala 461:33]
        when _T_102 : @[Sdc.scala 461:33]
          node _tx_dat_9_T = bits(tx_dat_prepared, 7, 4) @[Sdc.scala 490:36]
          tx_dat[9] <= _tx_dat_9_T @[Sdc.scala 490:18]
          node _tx_dat_10_T = bits(tx_dat_prepared, 3, 0) @[Sdc.scala 491:36]
          tx_dat[10] <= _tx_dat_10_T @[Sdc.scala 491:18]
          node _tx_dat_11_T = bits(tx_dat_prepared, 15, 12) @[Sdc.scala 492:36]
          tx_dat[11] <= _tx_dat_11_T @[Sdc.scala 492:18]
          node _tx_dat_12_T = bits(tx_dat_prepared, 11, 8) @[Sdc.scala 493:36]
          tx_dat[12] <= _tx_dat_12_T @[Sdc.scala 493:18]
          node _tx_dat_13_T = bits(tx_dat_prepared, 23, 20) @[Sdc.scala 494:36]
          tx_dat[13] <= _tx_dat_13_T @[Sdc.scala 494:18]
          node _tx_dat_14_T = bits(tx_dat_prepared, 19, 16) @[Sdc.scala 495:36]
          tx_dat[14] <= _tx_dat_14_T @[Sdc.scala 495:18]
          node _tx_dat_15_T = bits(tx_dat_prepared, 31, 28) @[Sdc.scala 496:36]
          tx_dat[15] <= _tx_dat_15_T @[Sdc.scala 496:18]
          node _tx_dat_16_T_1 = bits(tx_dat_prepared, 27, 24) @[Sdc.scala 497:36]
          tx_dat[16] <= _tx_dat_16_T_1 @[Sdc.scala 497:18]
          tx_dat_prepare_state <= UInt<1>("h0") @[Sdc.scala 498:28]
    io.mem.rdata <= UInt<32>("hdeadbeef") @[Sdc.scala 502:16]
    io.mem.rvalid <= UInt<1>("h1") @[Sdc.scala 503:17]
    io.mem.wready <= UInt<1>("h1") @[Sdc.scala 504:17]
    when io.mem.wen : @[Sdc.scala 506:21]
      node addr = bits(io.mem.waddr, 3, 2) @[Sdc.scala 507:28]
      node _T_103 = eq(UInt<1>("h0"), addr) @[Sdc.scala 508:19]
      when _T_103 : @[Sdc.scala 508:19]
        node baud_divider = bits(io.mem.wdata, 8, 0) @[Sdc.scala 510:40]
        node _T_104 = neq(baud_divider, UInt<1>("h0")) @[Sdc.scala 511:28]
        when _T_104 : @[Sdc.scala 511:37]
          node _reg_power_T = bits(io.mem.wdata, 31, 31) @[Sdc.scala 512:36]
          reg_power <= _reg_power_T @[Sdc.scala 512:21]
          reg_baud_divider <= baud_divider @[Sdc.scala 513:28]
          reg_clk_counter <= baud_divider @[Sdc.scala 514:27]
        node _rx_res_intr_en_T = bits(io.mem.wdata, 16, 16) @[Sdc.scala 516:41]
        rx_res_intr_en <= _rx_res_intr_en_T @[Sdc.scala 516:26]
        node _rx_dat_intr_en_T = bits(io.mem.wdata, 17, 17) @[Sdc.scala 517:41]
        rx_dat_intr_en <= _rx_dat_intr_en_T @[Sdc.scala 517:26]
        node _tx_empty_intr_en_T = bits(io.mem.wdata, 18, 18) @[Sdc.scala 518:41]
        tx_empty_intr_en <= _tx_empty_intr_en_T @[Sdc.scala 518:26]
        node _tx_end_intr_en_T = bits(io.mem.wdata, 19, 19) @[Sdc.scala 519:41]
        tx_end_intr_en <= _tx_end_intr_en_T @[Sdc.scala 519:26]
      else :
        node _T_105 = eq(UInt<1>("h1"), addr) @[Sdc.scala 508:19]
        when _T_105 : @[Sdc.scala 508:19]
          node _T_106 = bits(io.mem.wdata, 11, 11) @[Sdc.scala 522:27]
          node _T_107 = bits(_T_106, 0, 0) @[Sdc.scala 522:32]
          when _T_107 : @[Sdc.scala 522:40]
            node _tx_cmd_val_T = bits(io.mem.wdata, 9, 4) @[Sdc.scala 523:54]
            node tx_cmd_val_lo_hi = cat(tx_cmd_arg, UInt<7>("h0")) @[Cat.scala 31:58]
            node tx_cmd_val_lo = cat(tx_cmd_val_lo_hi, UInt<1>("h1")) @[Cat.scala 31:58]
            node tx_cmd_val_hi_hi = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 31:58]
            node tx_cmd_val_hi = cat(tx_cmd_val_hi_hi, _tx_cmd_val_T) @[Cat.scala 31:58]
            node tx_cmd_val = cat(tx_cmd_val_hi, tx_cmd_val_lo) @[Cat.scala 31:58]
            node _T_108 = bits(tx_cmd_val, 0, 0) @[Sdc.scala 524:32]
            node _T_109 = bits(tx_cmd_val, 1, 1) @[Sdc.scala 524:32]
            node _T_110 = bits(tx_cmd_val, 2, 2) @[Sdc.scala 524:32]
            node _T_111 = bits(tx_cmd_val, 3, 3) @[Sdc.scala 524:32]
            node _T_112 = bits(tx_cmd_val, 4, 4) @[Sdc.scala 524:32]
            node _T_113 = bits(tx_cmd_val, 5, 5) @[Sdc.scala 524:32]
            node _T_114 = bits(tx_cmd_val, 6, 6) @[Sdc.scala 524:32]
            node _T_115 = bits(tx_cmd_val, 7, 7) @[Sdc.scala 524:32]
            node _T_116 = bits(tx_cmd_val, 8, 8) @[Sdc.scala 524:32]
            node _T_117 = bits(tx_cmd_val, 9, 9) @[Sdc.scala 524:32]
            node _T_118 = bits(tx_cmd_val, 10, 10) @[Sdc.scala 524:32]
            node _T_119 = bits(tx_cmd_val, 11, 11) @[Sdc.scala 524:32]
            node _T_120 = bits(tx_cmd_val, 12, 12) @[Sdc.scala 524:32]
            node _T_121 = bits(tx_cmd_val, 13, 13) @[Sdc.scala 524:32]
            node _T_122 = bits(tx_cmd_val, 14, 14) @[Sdc.scala 524:32]
            node _T_123 = bits(tx_cmd_val, 15, 15) @[Sdc.scala 524:32]
            node _T_124 = bits(tx_cmd_val, 16, 16) @[Sdc.scala 524:32]
            node _T_125 = bits(tx_cmd_val, 17, 17) @[Sdc.scala 524:32]
            node _T_126 = bits(tx_cmd_val, 18, 18) @[Sdc.scala 524:32]
            node _T_127 = bits(tx_cmd_val, 19, 19) @[Sdc.scala 524:32]
            node _T_128 = bits(tx_cmd_val, 20, 20) @[Sdc.scala 524:32]
            node _T_129 = bits(tx_cmd_val, 21, 21) @[Sdc.scala 524:32]
            node _T_130 = bits(tx_cmd_val, 22, 22) @[Sdc.scala 524:32]
            node _T_131 = bits(tx_cmd_val, 23, 23) @[Sdc.scala 524:32]
            node _T_132 = bits(tx_cmd_val, 24, 24) @[Sdc.scala 524:32]
            node _T_133 = bits(tx_cmd_val, 25, 25) @[Sdc.scala 524:32]
            node _T_134 = bits(tx_cmd_val, 26, 26) @[Sdc.scala 524:32]
            node _T_135 = bits(tx_cmd_val, 27, 27) @[Sdc.scala 524:32]
            node _T_136 = bits(tx_cmd_val, 28, 28) @[Sdc.scala 524:32]
            node _T_137 = bits(tx_cmd_val, 29, 29) @[Sdc.scala 524:32]
            node _T_138 = bits(tx_cmd_val, 30, 30) @[Sdc.scala 524:32]
            node _T_139 = bits(tx_cmd_val, 31, 31) @[Sdc.scala 524:32]
            node _T_140 = bits(tx_cmd_val, 32, 32) @[Sdc.scala 524:32]
            node _T_141 = bits(tx_cmd_val, 33, 33) @[Sdc.scala 524:32]
            node _T_142 = bits(tx_cmd_val, 34, 34) @[Sdc.scala 524:32]
            node _T_143 = bits(tx_cmd_val, 35, 35) @[Sdc.scala 524:32]
            node _T_144 = bits(tx_cmd_val, 36, 36) @[Sdc.scala 524:32]
            node _T_145 = bits(tx_cmd_val, 37, 37) @[Sdc.scala 524:32]
            node _T_146 = bits(tx_cmd_val, 38, 38) @[Sdc.scala 524:32]
            node _T_147 = bits(tx_cmd_val, 39, 39) @[Sdc.scala 524:32]
            node _T_148 = bits(tx_cmd_val, 40, 40) @[Sdc.scala 524:32]
            node _T_149 = bits(tx_cmd_val, 41, 41) @[Sdc.scala 524:32]
            node _T_150 = bits(tx_cmd_val, 42, 42) @[Sdc.scala 524:32]
            node _T_151 = bits(tx_cmd_val, 43, 43) @[Sdc.scala 524:32]
            node _T_152 = bits(tx_cmd_val, 44, 44) @[Sdc.scala 524:32]
            node _T_153 = bits(tx_cmd_val, 45, 45) @[Sdc.scala 524:32]
            node _T_154 = bits(tx_cmd_val, 46, 46) @[Sdc.scala 524:32]
            node _T_155 = bits(tx_cmd_val, 47, 47) @[Sdc.scala 524:32]
            tx_cmd[0] <= _T_155 @[Sdc.scala 524:18]
            tx_cmd[1] <= _T_154 @[Sdc.scala 524:18]
            tx_cmd[2] <= _T_153 @[Sdc.scala 524:18]
            tx_cmd[3] <= _T_152 @[Sdc.scala 524:18]
            tx_cmd[4] <= _T_151 @[Sdc.scala 524:18]
            tx_cmd[5] <= _T_150 @[Sdc.scala 524:18]
            tx_cmd[6] <= _T_149 @[Sdc.scala 524:18]
            tx_cmd[7] <= _T_148 @[Sdc.scala 524:18]
            tx_cmd[8] <= _T_147 @[Sdc.scala 524:18]
            tx_cmd[9] <= _T_146 @[Sdc.scala 524:18]
            tx_cmd[10] <= _T_145 @[Sdc.scala 524:18]
            tx_cmd[11] <= _T_144 @[Sdc.scala 524:18]
            tx_cmd[12] <= _T_143 @[Sdc.scala 524:18]
            tx_cmd[13] <= _T_142 @[Sdc.scala 524:18]
            tx_cmd[14] <= _T_141 @[Sdc.scala 524:18]
            tx_cmd[15] <= _T_140 @[Sdc.scala 524:18]
            tx_cmd[16] <= _T_139 @[Sdc.scala 524:18]
            tx_cmd[17] <= _T_138 @[Sdc.scala 524:18]
            tx_cmd[18] <= _T_137 @[Sdc.scala 524:18]
            tx_cmd[19] <= _T_136 @[Sdc.scala 524:18]
            tx_cmd[20] <= _T_135 @[Sdc.scala 524:18]
            tx_cmd[21] <= _T_134 @[Sdc.scala 524:18]
            tx_cmd[22] <= _T_133 @[Sdc.scala 524:18]
            tx_cmd[23] <= _T_132 @[Sdc.scala 524:18]
            tx_cmd[24] <= _T_131 @[Sdc.scala 524:18]
            tx_cmd[25] <= _T_130 @[Sdc.scala 524:18]
            tx_cmd[26] <= _T_129 @[Sdc.scala 524:18]
            tx_cmd[27] <= _T_128 @[Sdc.scala 524:18]
            tx_cmd[28] <= _T_127 @[Sdc.scala 524:18]
            tx_cmd[29] <= _T_126 @[Sdc.scala 524:18]
            tx_cmd[30] <= _T_125 @[Sdc.scala 524:18]
            tx_cmd[31] <= _T_124 @[Sdc.scala 524:18]
            tx_cmd[32] <= _T_123 @[Sdc.scala 524:18]
            tx_cmd[33] <= _T_122 @[Sdc.scala 524:18]
            tx_cmd[34] <= _T_121 @[Sdc.scala 524:18]
            tx_cmd[35] <= _T_120 @[Sdc.scala 524:18]
            tx_cmd[36] <= _T_119 @[Sdc.scala 524:18]
            tx_cmd[37] <= _T_118 @[Sdc.scala 524:18]
            tx_cmd[38] <= _T_117 @[Sdc.scala 524:18]
            tx_cmd[39] <= _T_116 @[Sdc.scala 524:18]
            tx_cmd[40] <= _T_115 @[Sdc.scala 524:18]
            tx_cmd[41] <= _T_114 @[Sdc.scala 524:18]
            tx_cmd[42] <= _T_113 @[Sdc.scala 524:18]
            tx_cmd[43] <= _T_112 @[Sdc.scala 524:18]
            tx_cmd[44] <= _T_111 @[Sdc.scala 524:18]
            tx_cmd[45] <= _T_110 @[Sdc.scala 524:18]
            tx_cmd[46] <= _T_109 @[Sdc.scala 524:18]
            tx_cmd[47] <= _T_108 @[Sdc.scala 524:18]
            tx_cmd_counter <= UInt<6>("h30") @[Sdc.scala 525:26]
            node _T_156 = bits(tx_cmd_val, 47, 41) @[Sdc.scala 526:35]
            node _T_157 = bits(_T_156, 0, 0) @[Sdc.scala 526:44]
            node _T_158 = bits(_T_156, 1, 1) @[Sdc.scala 526:44]
            node _T_159 = bits(_T_156, 2, 2) @[Sdc.scala 526:44]
            node _T_160 = bits(_T_156, 3, 3) @[Sdc.scala 526:44]
            node _T_161 = bits(_T_156, 4, 4) @[Sdc.scala 526:44]
            node _T_162 = bits(_T_156, 5, 5) @[Sdc.scala 526:44]
            node _T_163 = bits(_T_156, 6, 6) @[Sdc.scala 526:44]
            tx_cmd_crc[0] <= _T_157 @[Sdc.scala 526:22]
            tx_cmd_crc[1] <= _T_158 @[Sdc.scala 526:22]
            tx_cmd_crc[2] <= _T_159 @[Sdc.scala 526:22]
            tx_cmd_crc[3] <= _T_160 @[Sdc.scala 526:22]
            tx_cmd_crc[4] <= _T_161 @[Sdc.scala 526:22]
            tx_cmd_crc[5] <= _T_162 @[Sdc.scala 526:22]
            tx_cmd_crc[6] <= _T_163 @[Sdc.scala 526:22]
            node _rx_res_type_T = bits(io.mem.wdata, 3, 0) @[Sdc.scala 527:38]
            rx_res_type <= _rx_res_type_T @[Sdc.scala 527:23]
            rx_res_in_progress <= UInt<1>("h0") @[Sdc.scala 528:30]
            rx_res_ready <= UInt<1>("h0") @[Sdc.scala 529:24]
            rx_res_crc[0] <= UInt<1>("h0") @[Sdc.scala 530:22]
            rx_res_crc[1] <= UInt<1>("h0") @[Sdc.scala 530:22]
            rx_res_crc[2] <= UInt<1>("h0") @[Sdc.scala 530:22]
            rx_res_crc[3] <= UInt<1>("h0") @[Sdc.scala 530:22]
            rx_res_crc[4] <= UInt<1>("h0") @[Sdc.scala 530:22]
            rx_res_crc[5] <= UInt<1>("h0") @[Sdc.scala 530:22]
            rx_res_crc[6] <= UInt<1>("h0") @[Sdc.scala 530:22]
            rx_res_crc_error <= UInt<1>("h0") @[Sdc.scala 531:28]
            rx_res_crc_en <= UInt<1>("h1") @[Sdc.scala 532:25]
            rx_res_timer <= UInt<8>("hff") @[Sdc.scala 533:24]
            rx_res_timeout <= UInt<1>("h0") @[Sdc.scala 534:26]
            rx_res_read_counter <= UInt<1>("h0") @[Sdc.scala 535:31]
            node _T_164 = bits(io.mem.wdata, 3, 0) @[Sdc.scala 536:29]
            node _T_165 = eq(_T_164, UInt<4>("h0")) @[Sdc.scala 536:36]
            when _T_165 : @[Sdc.scala 536:55]
              rx_res_counter <= UInt<1>("h0") @[Sdc.scala 537:28]
            else :
              node _T_166 = bits(io.mem.wdata, 3, 0) @[Sdc.scala 538:35]
              node _T_167 = eq(_T_166, UInt<4>("h2")) @[Sdc.scala 538:42]
              when _T_167 : @[Sdc.scala 538:59]
                rx_res_counter <= UInt<8>("h88") @[Sdc.scala 539:28]
                rx_res_crc_en <= UInt<1>("h0") @[Sdc.scala 540:27]
              else :
                node _T_168 = bits(io.mem.wdata, 3, 0) @[Sdc.scala 541:35]
                node _T_169 = eq(_T_168, UInt<4>("h3")) @[Sdc.scala 541:42]
                when _T_169 : @[Sdc.scala 541:59]
                  rx_res_counter <= UInt<6>("h30") @[Sdc.scala 542:28]
                  rx_res_crc_en <= UInt<1>("h0") @[Sdc.scala 543:27]
                else :
                  rx_res_counter <= UInt<6>("h30") @[Sdc.scala 545:28]
            node _T_170 = bits(io.mem.wdata, 12, 12) @[Sdc.scala 547:29]
            node _T_171 = bits(_T_170, 0, 0) @[Sdc.scala 547:34]
            node _T_172 = bits(io.mem.wdata, 13, 13) @[Sdc.scala 547:56]
            node _T_173 = bits(_T_172, 0, 0) @[Sdc.scala 547:61]
            node _T_174 = or(_T_171, _T_173) @[Sdc.scala 547:41]
            when _T_174 : @[Sdc.scala 547:69]
              rx_dat_in_progress <= UInt<1>("h0") @[Sdc.scala 548:32]
              rx_dat_counter <= UInt<11>("h411") @[Sdc.scala 549:28]
              rx_dat_start_bit <= UInt<1>("h1") @[Sdc.scala 550:30]
              rx_dat_ready <= UInt<1>("h0") @[Sdc.scala 551:26]
              rx_dat_crc[0] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[1] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[2] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[3] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[4] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[5] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[6] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[7] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[8] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[9] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[10] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[11] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[12] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[13] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[14] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc[15] <= UInt<1>("h0") @[Sdc.scala 552:24]
              rx_dat_crc_error <= UInt<1>("h0") @[Sdc.scala 553:30]
              rx_dat_timer <= UInt<19>("h7a120") @[Sdc.scala 554:26]
              rx_dat_timeout <= UInt<1>("h0") @[Sdc.scala 555:28]
              node _rx_dat_continuous_T = bits(io.mem.wdata, 13, 13) @[Sdc.scala 556:46]
              node _rx_dat_continuous_T_1 = bits(_rx_dat_continuous_T, 0, 0) @[Sdc.scala 556:51]
              rx_dat_continuous <= _rx_dat_continuous_T_1 @[Sdc.scala 556:31]
              rx_dat_overrun <= UInt<1>("h0") @[Sdc.scala 557:28]
              rxtx_dat_index <= UInt<1>("h0") @[Sdc.scala 558:28]
              rxtx_dat_counter <= UInt<1>("h0") @[Sdc.scala 559:30]
            else :
              rx_dat_counter <= UInt<1>("h0") @[Sdc.scala 561:28]
              rx_dat_ready <= UInt<1>("h0") @[Sdc.scala 562:26]
            node _T_175 = bits(io.mem.wdata, 14, 14) @[Sdc.scala 564:29]
            node _T_176 = bits(_T_175, 0, 0) @[Sdc.scala 564:34]
            node _T_177 = bits(io.mem.wdata, 15, 15) @[Sdc.scala 564:56]
            node _T_178 = bits(_T_177, 0, 0) @[Sdc.scala 564:61]
            node _T_179 = or(_T_176, _T_178) @[Sdc.scala 564:41]
            when _T_179 : @[Sdc.scala 564:69]
              tx_dat_started <= UInt<1>("h1") @[Sdc.scala 565:28]
              node _tx_dat_continuous_T = bits(io.mem.wdata, 15, 15) @[Sdc.scala 566:46]
              node _tx_dat_continuous_T_1 = bits(_tx_dat_continuous_T, 0, 0) @[Sdc.scala 566:51]
              tx_dat_continuous <= _tx_dat_continuous_T_1 @[Sdc.scala 566:31]
              tx_dat_read_sel <= UInt<1>("h0") @[Sdc.scala 567:29]
              tx_dat_write_sel <= UInt<1>("h0") @[Sdc.scala 568:30]
              tx_dat_read_sel_changed <= UInt<1>("h0") @[Sdc.scala 569:37]
              tx_dat_write_sel_new <= UInt<1>("h0") @[Sdc.scala 570:34]
              tx_dat_in_progress <= UInt<1>("h0") @[Sdc.scala 571:32]
              tx_dat_end <= UInt<1>("h0") @[Sdc.scala 572:24]
              rxtx_dat_index <= UInt<1>("h0") @[Sdc.scala 573:28]
              rxtx_dat_counter <= UInt<1>("h0") @[Sdc.scala 574:30]
            else :
              tx_dat_started <= UInt<1>("h0") @[Sdc.scala 576:28]
              tx_dat_continuous <= UInt<1>("h0") @[Sdc.scala 577:31]
        else :
          node _T_180 = eq(UInt<2>("h2"), addr) @[Sdc.scala 508:19]
          when _T_180 : @[Sdc.scala 508:19]
            tx_cmd_arg <= io.mem.wdata @[Sdc.scala 582:20]
          else :
            node _T_181 = eq(UInt<2>("h3"), addr) @[Sdc.scala 508:19]
            when _T_181 : @[Sdc.scala 508:19]
              node _T_182 = xor(tx_dat_read_sel, tx_dat_write_sel) @[Sdc.scala 585:32]
              node _T_183 = neq(_T_182, UInt<2>("h2")) @[Sdc.scala 585:52]
              when _T_183 : @[Sdc.scala 585:65]
                node _rxtx_dat_counter_T_4 = add(rxtx_dat_counter, UInt<1>("h1")) @[Sdc.scala 586:48]
                node _rxtx_dat_counter_T_5 = tail(_rxtx_dat_counter_T_4, 1) @[Sdc.scala 586:48]
                rxtx_dat_counter <= _rxtx_dat_counter_T_5 @[Sdc.scala 586:28]
                io.sdbuf.wen2 <= UInt<1>("h1") @[Sdc.scala 587:25]
                io.sdbuf.wdata2 <= io.mem.wdata @[Sdc.scala 588:27]
              node _T_184 = bits(rxtx_dat_counter, 6, 0) @[Sdc.scala 591:31]
              node _T_185 = eq(_T_184, UInt<7>("h7f")) @[Sdc.scala 591:38]
              when _T_185 : @[Sdc.scala 591:49]
                node _tx_dat_write_sel_T = add(tx_dat_write_sel, UInt<1>("h1")) @[Sdc.scala 592:48]
                node _tx_dat_write_sel_T_1 = tail(_tx_dat_write_sel_T, 1) @[Sdc.scala 592:48]
                tx_dat_write_sel <= _tx_dat_write_sel_T_1 @[Sdc.scala 592:28]
                node _T_186 = eq(tx_dat_read_sel, tx_dat_write_sel) @[Sdc.scala 593:33]
                when _T_186 : @[Sdc.scala 593:55]
                  tx_dat_write_sel_new <= UInt<1>("h1") @[Sdc.scala 594:34]
    when io.mem.ren : @[Sdc.scala 600:21]
      node addr_1 = bits(io.mem.raddr, 3, 2) @[Sdc.scala 601:28]
      node _T_187 = eq(UInt<1>("h0"), addr_1) @[Sdc.scala 602:19]
      when _T_187 : @[Sdc.scala 602:19]
        node io_mem_rdata_lo_lo = cat(UInt<7>("h0"), reg_baud_divider) @[Cat.scala 31:58]
        node io_mem_rdata_lo_hi = cat(rx_dat_intr_en, rx_res_intr_en) @[Cat.scala 31:58]
        node io_mem_rdata_lo = cat(io_mem_rdata_lo_hi, io_mem_rdata_lo_lo) @[Cat.scala 31:58]
        node io_mem_rdata_hi_lo = cat(tx_end_intr_en, tx_empty_intr_en) @[Cat.scala 31:58]
        node io_mem_rdata_hi_hi = cat(reg_power, UInt<11>("h0")) @[Cat.scala 31:58]
        node io_mem_rdata_hi = cat(io_mem_rdata_hi_hi, io_mem_rdata_hi_lo) @[Cat.scala 31:58]
        node _io_mem_rdata_T = cat(io_mem_rdata_hi, io_mem_rdata_lo) @[Cat.scala 31:58]
        io.mem.rdata <= _io_mem_rdata_T @[Sdc.scala 604:22]
      else :
        node _T_188 = eq(UInt<1>("h1"), addr_1) @[Sdc.scala 602:19]
        when _T_188 : @[Sdc.scala 602:19]
          node _io_mem_rdata_T_1 = and(tx_dat_started, tx_dat_end) @[Sdc.scala 619:26]
          node _io_mem_rdata_T_2 = xor(tx_dat_read_sel, tx_dat_write_sel) @[Sdc.scala 620:47]
          node _io_mem_rdata_T_3 = eq(_io_mem_rdata_T_2, UInt<2>("h2")) @[Sdc.scala 620:67]
          node _io_mem_rdata_T_4 = and(tx_dat_started, _io_mem_rdata_T_3) @[Sdc.scala 620:26]
          node io_mem_rdata_lo_lo_hi = cat(rx_res_timeout, rx_res_crc_error) @[Cat.scala 31:58]
          node io_mem_rdata_lo_lo_1 = cat(io_mem_rdata_lo_lo_hi, rx_res_ready) @[Cat.scala 31:58]
          node io_mem_rdata_lo_hi_hi = cat(rx_dat_crc_error, rx_dat_ready) @[Cat.scala 31:58]
          node io_mem_rdata_lo_hi_1 = cat(io_mem_rdata_lo_hi_hi, UInt<13>("h0")) @[Cat.scala 31:58]
          node io_mem_rdata_lo_1 = cat(io_mem_rdata_lo_hi_1, io_mem_rdata_lo_lo_1) @[Cat.scala 31:58]
          node io_mem_rdata_hi_lo_hi = cat(_io_mem_rdata_T_4, rx_dat_overrun) @[Cat.scala 31:58]
          node io_mem_rdata_hi_lo_1 = cat(io_mem_rdata_hi_lo_hi, rx_dat_timeout) @[Cat.scala 31:58]
          node io_mem_rdata_hi_hi_hi = cat(UInt<8>("h0"), tx_dat_crc_status) @[Cat.scala 31:58]
          node io_mem_rdata_hi_hi_1 = cat(io_mem_rdata_hi_hi_hi, _io_mem_rdata_T_1) @[Cat.scala 31:58]
          node io_mem_rdata_hi_1 = cat(io_mem_rdata_hi_hi_1, io_mem_rdata_hi_lo_1) @[Cat.scala 31:58]
          node _io_mem_rdata_T_5 = cat(io_mem_rdata_hi_1, io_mem_rdata_lo_1) @[Cat.scala 31:58]
          io.mem.rdata <= _io_mem_rdata_T_5 @[Sdc.scala 616:22]
        else :
          node _T_189 = eq(UInt<2>("h2"), addr_1) @[Sdc.scala 602:19]
          when _T_189 : @[Sdc.scala 602:19]
            node _rx_res_read_counter_T = add(rx_res_read_counter, UInt<1>("h1")) @[Sdc.scala 632:52]
            node _rx_res_read_counter_T_1 = tail(_rx_res_read_counter_T, 1) @[Sdc.scala 632:52]
            rx_res_read_counter <= _rx_res_read_counter_T_1 @[Sdc.scala 632:29]
            node _T_190 = eq(rx_res_type, UInt<4>("h2")) @[Sdc.scala 633:27]
            when _T_190 : @[Sdc.scala 633:44]
              node _io_mem_rdata_T_6 = cat(rx_res_read_counter, UInt<5>("h0")) @[Cat.scala 31:58]
              node _io_mem_rdata_T_7 = dshr(rx_res, _io_mem_rdata_T_6) @[Sdc.scala 634:35]
              node _io_mem_rdata_T_8 = bits(_io_mem_rdata_T_7, 31, 0) @[Sdc.scala 634:73]
              io.mem.rdata <= _io_mem_rdata_T_8 @[Sdc.scala 634:24]
              node _T_191 = eq(rx_res_read_counter, UInt<2>("h3")) @[Sdc.scala 635:37]
              when _T_191 : @[Sdc.scala 635:46]
                rx_res_ready <= UInt<1>("h0") @[Sdc.scala 636:26]
            else :
              node _io_mem_rdata_T_9 = bits(rx_res, 39, 8) @[Sdc.scala 639:33]
              io.mem.rdata <= _io_mem_rdata_T_9 @[Sdc.scala 639:24]
              rx_res_ready <= UInt<1>("h0") @[Sdc.scala 640:24]
          else :
            node _T_192 = eq(UInt<2>("h3"), addr_1) @[Sdc.scala 602:19]
            when _T_192 : @[Sdc.scala 602:19]
              io.mem.rdata <= rx_dat_buf_cache @[Sdc.scala 644:22]
              when rx_dat_ready : @[Sdc.scala 645:29]
                node _rxtx_dat_counter_T_6 = add(rxtx_dat_counter, UInt<1>("h1")) @[Sdc.scala 646:48]
                node _rxtx_dat_counter_T_7 = tail(_rxtx_dat_counter_T_6, 1) @[Sdc.scala 646:48]
                rxtx_dat_counter <= _rxtx_dat_counter_T_7 @[Sdc.scala 646:28]
                io.sdbuf.ren2 <= UInt<1>("h1") @[Sdc.scala 647:25]
                rx_dat_buf_read <= UInt<1>("h1") @[Sdc.scala 648:27]
                node _T_193 = bits(rxtx_dat_counter, 6, 0) @[Sdc.scala 650:33]
                node _T_194 = eq(_T_193, UInt<7>("h7f")) @[Sdc.scala 650:40]
                when _T_194 : @[Sdc.scala 650:51]
                  rx_dat_ready <= UInt<1>("h0") @[Sdc.scala 651:26]
    node _io_intr_T = and(rx_res_intr_en, rx_res_ready) @[Sdc.scala 658:30]
    node _io_intr_T_1 = and(rx_dat_intr_en, rx_dat_ready) @[Sdc.scala 659:21]
    node _io_intr_T_2 = or(_io_intr_T, _io_intr_T_1) @[Sdc.scala 658:47]
    node _io_intr_T_3 = and(tx_empty_intr_en, tx_dat_started) @[Sdc.scala 660:23]
    node _io_intr_T_4 = xor(tx_dat_read_sel, tx_dat_write_sel) @[Sdc.scala 660:61]
    node _io_intr_T_5 = neq(_io_intr_T_4, UInt<2>("h2")) @[Sdc.scala 660:81]
    node _io_intr_T_6 = and(_io_intr_T_3, _io_intr_T_5) @[Sdc.scala 660:41]
    node _io_intr_T_7 = or(_io_intr_T_2, _io_intr_T_6) @[Sdc.scala 659:38]
    io.intr <= _io_intr_T_7 @[Sdc.scala 658:11]
    node _T_195 = and(tx_end_intr_en, tx_dat_started) @[Sdc.scala 661:21]
    node _T_196 = and(_T_195, tx_dat_end) @[Sdc.scala 661:39]
    node _T_197 = asUInt(reset) @[Sdc.scala 663:9]
    node _T_198 = eq(_T_197, UInt<1>("h0")) @[Sdc.scala 663:9]
    when _T_198 : @[Sdc.scala 663:9]
      printf(clock, UInt<1>("h1"), "sdc.clk           : 0x%x\n", reg_clk) : printf @[Sdc.scala 663:9]
    node _T_199 = asUInt(reset) @[Sdc.scala 664:9]
    node _T_200 = eq(_T_199, UInt<1>("h0")) @[Sdc.scala 664:9]
    when _T_200 : @[Sdc.scala 664:9]
      printf(clock, UInt<1>("h1"), "sdc.cmd_wrt       : 0x%x\n", io.sdc_port.cmd_wrt) : printf_1 @[Sdc.scala 664:9]
    node _T_201 = asUInt(reset) @[Sdc.scala 665:9]
    node _T_202 = eq(_T_201, UInt<1>("h0")) @[Sdc.scala 665:9]
    when _T_202 : @[Sdc.scala 665:9]
      printf(clock, UInt<1>("h1"), "sdc.cmd_out       : 0x%x\n", io.sdc_port.cmd_out) : printf_2 @[Sdc.scala 665:9]
    node _T_203 = asUInt(reset) @[Sdc.scala 666:9]
    node _T_204 = eq(_T_203, UInt<1>("h0")) @[Sdc.scala 666:9]
    when _T_204 : @[Sdc.scala 666:9]
      printf(clock, UInt<1>("h1"), "rx_res_counter    : 0x%x\n", rx_res_counter) : printf_3 @[Sdc.scala 666:9]
    node _T_205 = asUInt(reset) @[Sdc.scala 667:9]
    node _T_206 = eq(_T_205, UInt<1>("h0")) @[Sdc.scala 667:9]
    when _T_206 : @[Sdc.scala 667:9]
      printf(clock, UInt<1>("h1"), "rx_dat_counter    : 0x%x\n", rx_dat_counter) : printf_4 @[Sdc.scala 667:9]
    node _T_207 = asUInt(reset) @[Sdc.scala 668:9]
    node _T_208 = eq(_T_207, UInt<1>("h0")) @[Sdc.scala 668:9]
    when _T_208 : @[Sdc.scala 668:9]
      printf(clock, UInt<1>("h1"), "rx_dat_next       : 0x%x\n", rx_dat_next) : printf_5 @[Sdc.scala 668:9]
    node _T_209 = asUInt(reset) @[Sdc.scala 669:9]
    node _T_210 = eq(_T_209, UInt<1>("h0")) @[Sdc.scala 669:9]
    when _T_210 : @[Sdc.scala 669:9]
      printf(clock, UInt<1>("h1"), "tx_cmd_counter    : 0x%x\n", tx_cmd_counter) : printf_6 @[Sdc.scala 669:9]
    node _T_211 = asUInt(reset) @[Sdc.scala 670:9]
    node _T_212 = eq(_T_211, UInt<1>("h0")) @[Sdc.scala 670:9]
    when _T_212 : @[Sdc.scala 670:9]
      printf(clock, UInt<1>("h1"), "tx_dat_counter    : 0x%x\n", tx_dat_counter) : printf_7 @[Sdc.scala 670:9]
    node _T_213 = asUInt(reset) @[Sdc.scala 671:9]
    node _T_214 = eq(_T_213, UInt<1>("h0")) @[Sdc.scala 671:9]
    when _T_214 : @[Sdc.scala 671:9]
      printf(clock, UInt<1>("h1"), "tx_cmd_timer      : 0x%x\n", tx_cmd_timer) : printf_8 @[Sdc.scala 671:9]
    node _T_215 = asUInt(reset) @[Sdc.scala 672:9]
    node _T_216 = eq(_T_215, UInt<1>("h0")) @[Sdc.scala 672:9]
    when _T_216 : @[Sdc.scala 672:9]
      printf(clock, UInt<1>("h1"), "rx_busy_timer     : 0x%x\n", rx_busy_timer) : printf_9 @[Sdc.scala 672:9]
    node _T_217 = asUInt(reset) @[Sdc.scala 673:9]
    node _T_218 = eq(_T_217, UInt<1>("h0")) @[Sdc.scala 673:9]
    when _T_218 : @[Sdc.scala 673:9]
      printf(clock, UInt<1>("h1"), "tx_dat_read_sel   : 0x%x\n", tx_dat_read_sel) : printf_10 @[Sdc.scala 673:9]
    node _T_219 = asUInt(reset) @[Sdc.scala 674:9]
    node _T_220 = eq(_T_219, UInt<1>("h0")) @[Sdc.scala 674:9]
    when _T_220 : @[Sdc.scala 674:9]
      printf(clock, UInt<1>("h1"), "tx_dat_write_sel  : 0x%x\n", tx_dat_write_sel) : printf_11 @[Sdc.scala 674:9]
    node _T_221 = asUInt(reset) @[Sdc.scala 675:9]
    node _T_222 = eq(_T_221, UInt<1>("h0")) @[Sdc.scala 675:9]
    when _T_222 : @[Sdc.scala 675:9]
      printf(clock, UInt<1>("h1"), "tx_dat_started    : %d\n", tx_dat_started) : printf_12 @[Sdc.scala 675:9]
    node _T_223 = asUInt(reset) @[Sdc.scala 676:9]
    node _T_224 = eq(_T_223, UInt<1>("h0")) @[Sdc.scala 676:9]
    when _T_224 : @[Sdc.scala 676:9]
      printf(clock, UInt<1>("h1"), "tx_dat_in_progress: %d\n", tx_dat_in_progress) : printf_13 @[Sdc.scala 676:9]

  extmodule SdBuf :
    input clock : Clock
    input ren1 : UInt<1>
    input wen1 : UInt<1>
    input addr1 : UInt<8>
    input wdata1 : UInt<32>
    output rdata1 : UInt<32>
    input ren2 : UInt<1>
    input wen2 : UInt<1>
    input addr2 : UInt<8>
    input wdata2 : UInt<32>
    output rdata2 : UInt<32>
    defname = SdBuf
    parameter ADDR_WIDTH = 8
    parameter DATA_WIDTH = 32

  module InterruptController :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, flip intr_periferal : UInt<2>, intr_cpu : UInt<1>}

    reg reg_intr_enable : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[InterruptController.scala 22:34]
    reg reg_intr_asserted : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[InterruptController.scala 23:34]
    reg reg_intr_cpu : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[InterruptController.scala 24:34]
    node inter_asserted = and(io.intr_periferal, reg_intr_enable) @[InterruptController.scala 26:42]
    node _reg_intr_cpu_T = orr(inter_asserted) @[InterruptController.scala 27:34]
    reg_intr_cpu <= _reg_intr_cpu_T @[InterruptController.scala 27:16]
    reg_intr_asserted <= inter_asserted @[InterruptController.scala 28:21]
    io.intr_cpu <= reg_intr_cpu @[InterruptController.scala 30:15]
    io.mem.rdata <= UInt<32>("hdeadbeef") @[InterruptController.scala 32:16]
    io.mem.rvalid <= UInt<1>("h1") @[InterruptController.scala 33:17]
    io.mem.wready <= UInt<1>("h1") @[InterruptController.scala 34:17]
    when io.mem.ren : @[InterruptController.scala 36:21]
      node _T = bits(io.mem.raddr, 2, 2) @[InterruptController.scala 37:25]
      node _T_1 = eq(UInt<1>("h0"), _T) @[InterruptController.scala 37:33]
      when _T_1 : @[InterruptController.scala 37:33]
        io.mem.rdata <= reg_intr_enable @[InterruptController.scala 39:22]
      else :
        node _T_2 = eq(UInt<1>("h1"), _T) @[InterruptController.scala 37:33]
        when _T_2 : @[InterruptController.scala 37:33]
          io.mem.rdata <= reg_intr_asserted @[InterruptController.scala 42:22]
    when io.mem.wen : @[InterruptController.scala 47:21]
      reg_intr_enable <= io.mem.wdata @[InterruptController.scala 48:21]

  module Config :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}}

    node _io_mem_rdata_T = bits(io.mem.raddr, 2, 2) @[Top.scala 19:41]
    node _io_mem_rdata_T_1 = eq(UInt<1>("h1"), _io_mem_rdata_T) @[Mux.scala 81:61]
    node _io_mem_rdata_T_2 = mux(_io_mem_rdata_T_1, UInt<27>("h5f678fe"), UInt<25>("h1234567")) @[Mux.scala 81:58]
    io.mem.rdata <= _io_mem_rdata_T_2 @[Top.scala 19:16]
    io.mem.rvalid <= UInt<1>("h1") @[Top.scala 23:17]
    io.mem.wready <= UInt<1>("h1") @[Top.scala 24:17]

  module DMemDecoder :
    input clock : Clock
    input reset : Reset
    output io : { initiator : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, flip targets : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}[7]}

    wire rvalid : UInt<1>
    rvalid <= UInt<1>("h1")
    wire rdata : UInt<32>
    rdata <= UInt<32>("hdeadbeef")
    wire wready : UInt<1>
    wready <= UInt<1>("h0")
    io.initiator.rvalid <= rvalid @[Decoder.scala 18:23]
    io.initiator.rdata <= rdata @[Decoder.scala 19:22]
    io.initiator.wready <= wready @[Decoder.scala 20:23]
    wire raddr : UInt<32>
    raddr <= UInt<32>("h0")
    wire ren : UInt<1>
    ren <= UInt<1>("h0")
    wire waddr : UInt<32>
    waddr <= UInt<32>("h0")
    wire wen : UInt<1>
    wen <= UInt<1>("h0")
    wire wdata : UInt<32>
    wdata <= UInt<32>("hdeadbeef")
    wire wstrb : UInt<4>
    wstrb <= UInt<4>("hf")
    io.targets[0].raddr <= raddr @[Decoder.scala 33:18]
    io.targets[0].ren <= ren @[Decoder.scala 34:16]
    io.targets[0].waddr <= waddr @[Decoder.scala 35:18]
    io.targets[0].wen <= wen @[Decoder.scala 36:16]
    io.targets[0].wdata <= wdata @[Decoder.scala 37:18]
    io.targets[0].wstrb <= wstrb @[Decoder.scala 38:18]
    node _T = bits(io.initiator.raddr, 31, 11) @[Decoder.scala 40:59]
    node _T_1 = eq(UInt<21>("h10000"), _T) @[Decoder.scala 40:37]
    when _T_1 : @[Decoder.scala 40:79]
      node _raddr_T = bits(io.initiator.raddr, 10, 0) @[Decoder.scala 41:34]
      raddr <= _raddr_T @[Decoder.scala 41:13]
      ren <= io.initiator.ren @[Decoder.scala 42:11]
      rvalid <= io.targets[0].rvalid @[Decoder.scala 43:14]
      rdata <= io.targets[0].rdata @[Decoder.scala 44:13]
    node _T_2 = bits(io.initiator.waddr, 31, 11) @[Decoder.scala 46:59]
    node _T_3 = eq(UInt<21>("h10000"), _T_2) @[Decoder.scala 46:37]
    when _T_3 : @[Decoder.scala 46:79]
      node _waddr_T = bits(io.initiator.waddr, 10, 0) @[Decoder.scala 47:34]
      waddr <= _waddr_T @[Decoder.scala 47:13]
      wen <= io.initiator.wen @[Decoder.scala 48:11]
      wdata <= io.initiator.wdata @[Decoder.scala 49:13]
      wstrb <= io.initiator.wstrb @[Decoder.scala 50:13]
      wready <= io.targets[0].wready @[Decoder.scala 51:14]
    wire raddr_1 : UInt<32>
    raddr_1 <= UInt<32>("h0")
    wire ren_1 : UInt<1>
    ren_1 <= UInt<1>("h0")
    wire waddr_1 : UInt<32>
    waddr_1 <= UInt<32>("h0")
    wire wen_1 : UInt<1>
    wen_1 <= UInt<1>("h0")
    wire wdata_1 : UInt<32>
    wdata_1 <= UInt<32>("hdeadbeef")
    wire wstrb_1 : UInt<4>
    wstrb_1 <= UInt<4>("hf")
    io.targets[1].raddr <= raddr_1 @[Decoder.scala 33:18]
    io.targets[1].ren <= ren_1 @[Decoder.scala 34:16]
    io.targets[1].waddr <= waddr_1 @[Decoder.scala 35:18]
    io.targets[1].wen <= wen_1 @[Decoder.scala 36:16]
    io.targets[1].wdata <= wdata_1 @[Decoder.scala 37:18]
    io.targets[1].wstrb <= wstrb_1 @[Decoder.scala 38:18]
    node _T_4 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 40:59]
    node _T_5 = eq(UInt<26>("hc00000"), _T_4) @[Decoder.scala 40:37]
    when _T_5 : @[Decoder.scala 40:79]
      node _raddr_T_1 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 41:34]
      raddr_1 <= _raddr_T_1 @[Decoder.scala 41:13]
      ren_1 <= io.initiator.ren @[Decoder.scala 42:11]
      rvalid <= io.targets[1].rvalid @[Decoder.scala 43:14]
      rdata <= io.targets[1].rdata @[Decoder.scala 44:13]
    node _T_6 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 46:59]
    node _T_7 = eq(UInt<26>("hc00000"), _T_6) @[Decoder.scala 46:37]
    when _T_7 : @[Decoder.scala 46:79]
      node _waddr_T_1 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 47:34]
      waddr_1 <= _waddr_T_1 @[Decoder.scala 47:13]
      wen_1 <= io.initiator.wen @[Decoder.scala 48:11]
      wdata_1 <= io.initiator.wdata @[Decoder.scala 49:13]
      wstrb_1 <= io.initiator.wstrb @[Decoder.scala 50:13]
      wready <= io.targets[1].wready @[Decoder.scala 51:14]
    wire raddr_2 : UInt<32>
    raddr_2 <= UInt<32>("h0")
    wire ren_2 : UInt<1>
    ren_2 <= UInt<1>("h0")
    wire waddr_2 : UInt<32>
    waddr_2 <= UInt<32>("h0")
    wire wen_2 : UInt<1>
    wen_2 <= UInt<1>("h0")
    wire wdata_2 : UInt<32>
    wdata_2 <= UInt<32>("hdeadbeef")
    wire wstrb_2 : UInt<4>
    wstrb_2 <= UInt<4>("hf")
    io.targets[2].raddr <= raddr_2 @[Decoder.scala 33:18]
    io.targets[2].ren <= ren_2 @[Decoder.scala 34:16]
    io.targets[2].waddr <= waddr_2 @[Decoder.scala 35:18]
    io.targets[2].wen <= wen_2 @[Decoder.scala 36:16]
    io.targets[2].wdata <= wdata_2 @[Decoder.scala 37:18]
    io.targets[2].wstrb <= wstrb_2 @[Decoder.scala 38:18]
    node _T_8 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 40:59]
    node _T_9 = eq(UInt<26>("hc00040"), _T_8) @[Decoder.scala 40:37]
    when _T_9 : @[Decoder.scala 40:79]
      node _raddr_T_2 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 41:34]
      raddr_2 <= _raddr_T_2 @[Decoder.scala 41:13]
      ren_2 <= io.initiator.ren @[Decoder.scala 42:11]
      rvalid <= io.targets[2].rvalid @[Decoder.scala 43:14]
      rdata <= io.targets[2].rdata @[Decoder.scala 44:13]
    node _T_10 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 46:59]
    node _T_11 = eq(UInt<26>("hc00040"), _T_10) @[Decoder.scala 46:37]
    when _T_11 : @[Decoder.scala 46:79]
      node _waddr_T_2 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 47:34]
      waddr_2 <= _waddr_T_2 @[Decoder.scala 47:13]
      wen_2 <= io.initiator.wen @[Decoder.scala 48:11]
      wdata_2 <= io.initiator.wdata @[Decoder.scala 49:13]
      wstrb_2 <= io.initiator.wstrb @[Decoder.scala 50:13]
      wready <= io.targets[2].wready @[Decoder.scala 51:14]
    wire raddr_3 : UInt<32>
    raddr_3 <= UInt<32>("h0")
    wire ren_3 : UInt<1>
    ren_3 <= UInt<1>("h0")
    wire waddr_3 : UInt<32>
    waddr_3 <= UInt<32>("h0")
    wire wen_3 : UInt<1>
    wen_3 <= UInt<1>("h0")
    wire wdata_3 : UInt<32>
    wdata_3 <= UInt<32>("hdeadbeef")
    wire wstrb_3 : UInt<4>
    wstrb_3 <= UInt<4>("hf")
    io.targets[3].raddr <= raddr_3 @[Decoder.scala 33:18]
    io.targets[3].ren <= ren_3 @[Decoder.scala 34:16]
    io.targets[3].waddr <= waddr_3 @[Decoder.scala 35:18]
    io.targets[3].wen <= wen_3 @[Decoder.scala 36:16]
    io.targets[3].wdata <= wdata_3 @[Decoder.scala 37:18]
    io.targets[3].wstrb <= wstrb_3 @[Decoder.scala 38:18]
    node _T_12 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 40:59]
    node _T_13 = eq(UInt<26>("hc00080"), _T_12) @[Decoder.scala 40:37]
    when _T_13 : @[Decoder.scala 40:79]
      node _raddr_T_3 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 41:34]
      raddr_3 <= _raddr_T_3 @[Decoder.scala 41:13]
      ren_3 <= io.initiator.ren @[Decoder.scala 42:11]
      rvalid <= io.targets[3].rvalid @[Decoder.scala 43:14]
      rdata <= io.targets[3].rdata @[Decoder.scala 44:13]
    node _T_14 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 46:59]
    node _T_15 = eq(UInt<26>("hc00080"), _T_14) @[Decoder.scala 46:37]
    when _T_15 : @[Decoder.scala 46:79]
      node _waddr_T_3 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 47:34]
      waddr_3 <= _waddr_T_3 @[Decoder.scala 47:13]
      wen_3 <= io.initiator.wen @[Decoder.scala 48:11]
      wdata_3 <= io.initiator.wdata @[Decoder.scala 49:13]
      wstrb_3 <= io.initiator.wstrb @[Decoder.scala 50:13]
      wready <= io.targets[3].wready @[Decoder.scala 51:14]
    wire raddr_4 : UInt<32>
    raddr_4 <= UInt<32>("h0")
    wire ren_4 : UInt<1>
    ren_4 <= UInt<1>("h0")
    wire waddr_4 : UInt<32>
    waddr_4 <= UInt<32>("h0")
    wire wen_4 : UInt<1>
    wen_4 <= UInt<1>("h0")
    wire wdata_4 : UInt<32>
    wdata_4 <= UInt<32>("hdeadbeef")
    wire wstrb_4 : UInt<4>
    wstrb_4 <= UInt<4>("hf")
    io.targets[4].raddr <= raddr_4 @[Decoder.scala 33:18]
    io.targets[4].ren <= ren_4 @[Decoder.scala 34:16]
    io.targets[4].waddr <= waddr_4 @[Decoder.scala 35:18]
    io.targets[4].wen <= wen_4 @[Decoder.scala 36:16]
    io.targets[4].wdata <= wdata_4 @[Decoder.scala 37:18]
    io.targets[4].wstrb <= wstrb_4 @[Decoder.scala 38:18]
    node _T_16 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 40:59]
    node _T_17 = eq(UInt<26>("hc000c0"), _T_16) @[Decoder.scala 40:37]
    when _T_17 : @[Decoder.scala 40:79]
      node _raddr_T_4 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 41:34]
      raddr_4 <= _raddr_T_4 @[Decoder.scala 41:13]
      ren_4 <= io.initiator.ren @[Decoder.scala 42:11]
      rvalid <= io.targets[4].rvalid @[Decoder.scala 43:14]
      rdata <= io.targets[4].rdata @[Decoder.scala 44:13]
    node _T_18 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 46:59]
    node _T_19 = eq(UInt<26>("hc000c0"), _T_18) @[Decoder.scala 46:37]
    when _T_19 : @[Decoder.scala 46:79]
      node _waddr_T_4 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 47:34]
      waddr_4 <= _waddr_T_4 @[Decoder.scala 47:13]
      wen_4 <= io.initiator.wen @[Decoder.scala 48:11]
      wdata_4 <= io.initiator.wdata @[Decoder.scala 49:13]
      wstrb_4 <= io.initiator.wstrb @[Decoder.scala 50:13]
      wready <= io.targets[4].wready @[Decoder.scala 51:14]
    wire raddr_5 : UInt<32>
    raddr_5 <= UInt<32>("h0")
    wire ren_5 : UInt<1>
    ren_5 <= UInt<1>("h0")
    wire waddr_5 : UInt<32>
    waddr_5 <= UInt<32>("h0")
    wire wen_5 : UInt<1>
    wen_5 <= UInt<1>("h0")
    wire wdata_5 : UInt<32>
    wdata_5 <= UInt<32>("hdeadbeef")
    wire wstrb_5 : UInt<4>
    wstrb_5 <= UInt<4>("hf")
    io.targets[5].raddr <= raddr_5 @[Decoder.scala 33:18]
    io.targets[5].ren <= ren_5 @[Decoder.scala 34:16]
    io.targets[5].waddr <= waddr_5 @[Decoder.scala 35:18]
    io.targets[5].wen <= wen_5 @[Decoder.scala 36:16]
    io.targets[5].wdata <= wdata_5 @[Decoder.scala 37:18]
    io.targets[5].wstrb <= wstrb_5 @[Decoder.scala 38:18]
    node _T_20 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 40:59]
    node _T_21 = eq(UInt<26>("hc00100"), _T_20) @[Decoder.scala 40:37]
    when _T_21 : @[Decoder.scala 40:79]
      node _raddr_T_5 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 41:34]
      raddr_5 <= _raddr_T_5 @[Decoder.scala 41:13]
      ren_5 <= io.initiator.ren @[Decoder.scala 42:11]
      rvalid <= io.targets[5].rvalid @[Decoder.scala 43:14]
      rdata <= io.targets[5].rdata @[Decoder.scala 44:13]
    node _T_22 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 46:59]
    node _T_23 = eq(UInt<26>("hc00100"), _T_22) @[Decoder.scala 46:37]
    when _T_23 : @[Decoder.scala 46:79]
      node _waddr_T_5 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 47:34]
      waddr_5 <= _waddr_T_5 @[Decoder.scala 47:13]
      wen_5 <= io.initiator.wen @[Decoder.scala 48:11]
      wdata_5 <= io.initiator.wdata @[Decoder.scala 49:13]
      wstrb_5 <= io.initiator.wstrb @[Decoder.scala 50:13]
      wready <= io.targets[5].wready @[Decoder.scala 51:14]
    wire raddr_6 : UInt<32>
    raddr_6 <= UInt<32>("h0")
    wire ren_6 : UInt<1>
    ren_6 <= UInt<1>("h0")
    wire waddr_6 : UInt<32>
    waddr_6 <= UInt<32>("h0")
    wire wen_6 : UInt<1>
    wen_6 <= UInt<1>("h0")
    wire wdata_6 : UInt<32>
    wdata_6 <= UInt<32>("hdeadbeef")
    wire wstrb_6 : UInt<4>
    wstrb_6 <= UInt<4>("hf")
    io.targets[6].raddr <= raddr_6 @[Decoder.scala 33:18]
    io.targets[6].ren <= ren_6 @[Decoder.scala 34:16]
    io.targets[6].waddr <= waddr_6 @[Decoder.scala 35:18]
    io.targets[6].wen <= wen_6 @[Decoder.scala 36:16]
    io.targets[6].wdata <= wdata_6 @[Decoder.scala 37:18]
    io.targets[6].wstrb <= wstrb_6 @[Decoder.scala 38:18]
    node _T_24 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 40:59]
    node _T_25 = eq(UInt<26>("h1000000"), _T_24) @[Decoder.scala 40:37]
    when _T_25 : @[Decoder.scala 40:79]
      node _raddr_T_6 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 41:34]
      raddr_6 <= _raddr_T_6 @[Decoder.scala 41:13]
      ren_6 <= io.initiator.ren @[Decoder.scala 42:11]
      rvalid <= io.targets[6].rvalid @[Decoder.scala 43:14]
      rdata <= io.targets[6].rdata @[Decoder.scala 44:13]
    node _T_26 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 46:59]
    node _T_27 = eq(UInt<26>("h1000000"), _T_26) @[Decoder.scala 46:37]
    when _T_27 : @[Decoder.scala 46:79]
      node _waddr_T_6 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 47:34]
      waddr_6 <= _waddr_T_6 @[Decoder.scala 47:13]
      wen_6 <= io.initiator.wen @[Decoder.scala 48:11]
      wdata_6 <= io.initiator.wdata @[Decoder.scala 49:13]
      wstrb_6 <= io.initiator.wstrb @[Decoder.scala 50:13]
      wready <= io.targets[6].wready @[Decoder.scala 51:14]

  module IMemDecoder :
    input clock : Clock
    input reset : Reset
    output io : { initiator : { flip en : UInt<1>, flip addr : UInt<32>, inst : UInt<32>, valid : UInt<1>}, flip targets : { flip en : UInt<1>, flip addr : UInt<32>, inst : UInt<32>, valid : UInt<1>}[2]}

    wire valid : UInt<1>
    valid <= UInt<1>("h1")
    wire inst : UInt<32>
    inst <= UInt<32>("hdeadbeef")
    reg next_addr : UInt, clock with :
      reset => (UInt<1>("h0"), next_addr) @[Decoder.scala 64:26]
    next_addr <= io.initiator.addr @[Decoder.scala 64:26]
    io.initiator.valid <= valid @[Decoder.scala 66:22]
    io.initiator.inst <= inst @[Decoder.scala 67:21]
    wire addr : UInt<32>
    addr <= UInt<32>("h0")
    wire en : UInt<1>
    en <= UInt<1>("h0")
    io.targets[0].addr <= addr @[Decoder.scala 76:17]
    io.targets[0].en <= en @[Decoder.scala 77:15]
    node _T = bits(io.initiator.addr, 31, 11) @[Decoder.scala 79:58]
    node _T_1 = eq(UInt<21>("h10000"), _T) @[Decoder.scala 79:37]
    when _T_1 : @[Decoder.scala 79:78]
      node _addr_T = bits(io.initiator.addr, 10, 0) @[Decoder.scala 80:32]
      addr <= _addr_T @[Decoder.scala 80:12]
      en <= io.initiator.en @[Decoder.scala 81:10]
    node _T_2 = bits(next_addr, 31, 11) @[Decoder.scala 83:50]
    node _T_3 = eq(UInt<21>("h10000"), _T_2) @[Decoder.scala 83:37]
    when _T_3 : @[Decoder.scala 83:70]
      valid <= io.targets[0].valid @[Decoder.scala 84:13]
      inst <= io.targets[0].inst @[Decoder.scala 85:12]
    wire addr_1 : UInt<32>
    addr_1 <= UInt<32>("h0")
    wire en_1 : UInt<1>
    en_1 <= UInt<1>("h0")
    io.targets[1].addr <= addr_1 @[Decoder.scala 76:17]
    io.targets[1].en <= en_1 @[Decoder.scala 77:15]
    node _T_4 = bits(io.initiator.addr, 31, 28) @[Decoder.scala 79:58]
    node _T_5 = eq(UInt<4>("h2"), _T_4) @[Decoder.scala 79:37]
    when _T_5 : @[Decoder.scala 79:78]
      node _addr_T_1 = bits(io.initiator.addr, 27, 0) @[Decoder.scala 80:32]
      addr_1 <= _addr_T_1 @[Decoder.scala 80:12]
      en_1 <= io.initiator.en @[Decoder.scala 81:10]
    node _T_6 = bits(next_addr, 31, 28) @[Decoder.scala 83:50]
    node _T_7 = eq(UInt<4>("h2"), _T_6) @[Decoder.scala 83:37]
    when _T_7 : @[Decoder.scala 83:70]
      valid <= io.targets[1].valid @[Decoder.scala 84:13]
      inst <= io.targets[1].inst @[Decoder.scala 85:12]

  module RiscV :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip dram : { flip ren : UInt<1>, flip wen : UInt<1>, flip addr : UInt<28>, flip wdata : UInt<128>, flip wmask : UInt<16>, flip user_busy : UInt<1>, init_calib_complete : UInt<1>, rdata : UInt<128>, rdata_valid : UInt<1>, busy : UInt<1>}, gpio : UInt<8>, uart_tx : UInt<1>, flip uart_rx : UInt<1>, sdc_port : { clk : UInt<1>, cmd_wrt : UInt<1>, cmd_out : UInt<1>, flip res_in : UInt<1>, dat_wrt : UInt<1>, dat_out : UInt<4>, flip dat_in : UInt<4>}, debugSignals : { core : { ex2_reg_pc : UInt<32>, ex2_is_valid_inst : UInt<1>, me_intr : UInt<1>, mt_intr : UInt<1>, trap : UInt<1>, cycle_counter : UInt<48>, id_pc : UInt<32>, id_inst : UInt<32>, mem3_rdata : UInt<32>, mem3_rvalid : UInt<1>, rwaddr : UInt<32>}, ren : UInt<1>, wen : UInt<1>, wready : UInt<1>, wstrb : UInt<4>, wdata : UInt<32>, mem_icache_state : UInt<3>, mem_dram_state : UInt<3>, mem_imem_addr : UInt<16>}}

    inst core of Core @[Top.scala 78:20]
    core.clock <= clock
    core.reset <= reset
    inst memory of Memory @[Top.scala 80:22]
    memory.clock <= clock
    memory.reset <= reset
    inst boot_rom of BootRom @[Top.scala 81:24]
    boot_rom.clock <= clock
    boot_rom.reset <= reset
    inst sram1 of SRAM @[Top.scala 82:21]
    sram1.rdata is invalid
    sram1.wdata is invalid
    sram1.addr is invalid
    sram1.we is invalid
    sram1.en is invalid
    sram1.clock is invalid
    inst sram2 of SRAM_1 @[Top.scala 83:21]
    sram2.rdata is invalid
    sram2.wdata is invalid
    sram2.addr is invalid
    sram2.we is invalid
    sram2.en is invalid
    sram2.clock is invalid
    inst icache of ICache @[Top.scala 84:22]
    icache.wdata is invalid
    icache.waddr is invalid
    icache.rdata is invalid
    icache.raddr is invalid
    icache.wen is invalid
    icache.ren is invalid
    icache.clock is invalid
    inst icache_valid of ICacheValid @[Top.scala 85:28]
    icache_valid.dummy_data is invalid
    icache_valid.idata is invalid
    icache_valid.wdata is invalid
    icache_valid.rdata is invalid
    icache_valid.iaddr is invalid
    icache_valid.addr is invalid
    icache_valid.invalidate is invalid
    icache_valid.ien is invalid
    icache_valid.wen is invalid
    icache_valid.ren is invalid
    icache_valid.clock is invalid
    inst gpio of Gpio @[Top.scala 86:20]
    gpio.clock <= clock
    gpio.reset <= reset
    inst uart of Uart @[Top.scala 87:20]
    uart.clock <= clock
    uart.reset <= reset
    inst sdc of Sdc @[Top.scala 88:19]
    sdc.clock <= clock
    sdc.reset <= reset
    inst sdbuf of SdBuf @[Top.scala 89:21]
    sdbuf.rdata2 is invalid
    sdbuf.wdata2 is invalid
    sdbuf.addr2 is invalid
    sdbuf.wen2 is invalid
    sdbuf.ren2 is invalid
    sdbuf.rdata1 is invalid
    sdbuf.wdata1 is invalid
    sdbuf.addr1 is invalid
    sdbuf.wen1 is invalid
    sdbuf.ren1 is invalid
    sdbuf.clock is invalid
    inst intr of InterruptController @[Top.scala 90:20]
    intr.clock <= clock
    intr.reset <= reset
    inst config of Config @[Top.scala 91:22]
    config.clock <= clock
    config.reset <= reset
    inst dmem_decoder of DMemDecoder @[Top.scala 93:28]
    dmem_decoder.clock <= clock
    dmem_decoder.reset <= reset
    boot_rom.io.dmem.wdata <= dmem_decoder.io.targets[0].wdata @[Top.scala 103:30]
    boot_rom.io.dmem.wstrb <= dmem_decoder.io.targets[0].wstrb @[Top.scala 103:30]
    dmem_decoder.io.targets[0].wready <= boot_rom.io.dmem.wready @[Top.scala 103:30]
    boot_rom.io.dmem.wen <= dmem_decoder.io.targets[0].wen @[Top.scala 103:30]
    boot_rom.io.dmem.waddr <= dmem_decoder.io.targets[0].waddr @[Top.scala 103:30]
    dmem_decoder.io.targets[0].rvalid <= boot_rom.io.dmem.rvalid @[Top.scala 103:30]
    boot_rom.io.dmem.ren <= dmem_decoder.io.targets[0].ren @[Top.scala 103:30]
    dmem_decoder.io.targets[0].rdata <= boot_rom.io.dmem.rdata @[Top.scala 103:30]
    boot_rom.io.dmem.raddr <= dmem_decoder.io.targets[0].raddr @[Top.scala 103:30]
    gpio.io.mem.wdata <= dmem_decoder.io.targets[1].wdata @[Top.scala 105:30]
    gpio.io.mem.wstrb <= dmem_decoder.io.targets[1].wstrb @[Top.scala 105:30]
    dmem_decoder.io.targets[1].wready <= gpio.io.mem.wready @[Top.scala 105:30]
    gpio.io.mem.wen <= dmem_decoder.io.targets[1].wen @[Top.scala 105:30]
    gpio.io.mem.waddr <= dmem_decoder.io.targets[1].waddr @[Top.scala 105:30]
    dmem_decoder.io.targets[1].rvalid <= gpio.io.mem.rvalid @[Top.scala 105:30]
    gpio.io.mem.ren <= dmem_decoder.io.targets[1].ren @[Top.scala 105:30]
    dmem_decoder.io.targets[1].rdata <= gpio.io.mem.rdata @[Top.scala 105:30]
    gpio.io.mem.raddr <= dmem_decoder.io.targets[1].raddr @[Top.scala 105:30]
    uart.io.mem.wdata <= dmem_decoder.io.targets[2].wdata @[Top.scala 106:30]
    uart.io.mem.wstrb <= dmem_decoder.io.targets[2].wstrb @[Top.scala 106:30]
    dmem_decoder.io.targets[2].wready <= uart.io.mem.wready @[Top.scala 106:30]
    uart.io.mem.wen <= dmem_decoder.io.targets[2].wen @[Top.scala 106:30]
    uart.io.mem.waddr <= dmem_decoder.io.targets[2].waddr @[Top.scala 106:30]
    dmem_decoder.io.targets[2].rvalid <= uart.io.mem.rvalid @[Top.scala 106:30]
    uart.io.mem.ren <= dmem_decoder.io.targets[2].ren @[Top.scala 106:30]
    dmem_decoder.io.targets[2].rdata <= uart.io.mem.rdata @[Top.scala 106:30]
    uart.io.mem.raddr <= dmem_decoder.io.targets[2].raddr @[Top.scala 106:30]
    core.io.mtimer_mem.wdata <= dmem_decoder.io.targets[3].wdata @[Top.scala 107:30]
    core.io.mtimer_mem.wstrb <= dmem_decoder.io.targets[3].wstrb @[Top.scala 107:30]
    dmem_decoder.io.targets[3].wready <= core.io.mtimer_mem.wready @[Top.scala 107:30]
    core.io.mtimer_mem.wen <= dmem_decoder.io.targets[3].wen @[Top.scala 107:30]
    core.io.mtimer_mem.waddr <= dmem_decoder.io.targets[3].waddr @[Top.scala 107:30]
    dmem_decoder.io.targets[3].rvalid <= core.io.mtimer_mem.rvalid @[Top.scala 107:30]
    core.io.mtimer_mem.ren <= dmem_decoder.io.targets[3].ren @[Top.scala 107:30]
    dmem_decoder.io.targets[3].rdata <= core.io.mtimer_mem.rdata @[Top.scala 107:30]
    core.io.mtimer_mem.raddr <= dmem_decoder.io.targets[3].raddr @[Top.scala 107:30]
    sdc.io.mem.wdata <= dmem_decoder.io.targets[4].wdata @[Top.scala 108:30]
    sdc.io.mem.wstrb <= dmem_decoder.io.targets[4].wstrb @[Top.scala 108:30]
    dmem_decoder.io.targets[4].wready <= sdc.io.mem.wready @[Top.scala 108:30]
    sdc.io.mem.wen <= dmem_decoder.io.targets[4].wen @[Top.scala 108:30]
    sdc.io.mem.waddr <= dmem_decoder.io.targets[4].waddr @[Top.scala 108:30]
    dmem_decoder.io.targets[4].rvalid <= sdc.io.mem.rvalid @[Top.scala 108:30]
    sdc.io.mem.ren <= dmem_decoder.io.targets[4].ren @[Top.scala 108:30]
    dmem_decoder.io.targets[4].rdata <= sdc.io.mem.rdata @[Top.scala 108:30]
    sdc.io.mem.raddr <= dmem_decoder.io.targets[4].raddr @[Top.scala 108:30]
    intr.io.mem.wdata <= dmem_decoder.io.targets[5].wdata @[Top.scala 109:30]
    intr.io.mem.wstrb <= dmem_decoder.io.targets[5].wstrb @[Top.scala 109:30]
    dmem_decoder.io.targets[5].wready <= intr.io.mem.wready @[Top.scala 109:30]
    intr.io.mem.wen <= dmem_decoder.io.targets[5].wen @[Top.scala 109:30]
    intr.io.mem.waddr <= dmem_decoder.io.targets[5].waddr @[Top.scala 109:30]
    dmem_decoder.io.targets[5].rvalid <= intr.io.mem.rvalid @[Top.scala 109:30]
    intr.io.mem.ren <= dmem_decoder.io.targets[5].ren @[Top.scala 109:30]
    dmem_decoder.io.targets[5].rdata <= intr.io.mem.rdata @[Top.scala 109:30]
    intr.io.mem.raddr <= dmem_decoder.io.targets[5].raddr @[Top.scala 109:30]
    config.io.mem.wdata <= dmem_decoder.io.targets[6].wdata @[Top.scala 110:30]
    config.io.mem.wstrb <= dmem_decoder.io.targets[6].wstrb @[Top.scala 110:30]
    dmem_decoder.io.targets[6].wready <= config.io.mem.wready @[Top.scala 110:30]
    config.io.mem.wen <= dmem_decoder.io.targets[6].wen @[Top.scala 110:30]
    config.io.mem.waddr <= dmem_decoder.io.targets[6].waddr @[Top.scala 110:30]
    dmem_decoder.io.targets[6].rvalid <= config.io.mem.rvalid @[Top.scala 110:30]
    config.io.mem.ren <= dmem_decoder.io.targets[6].ren @[Top.scala 110:30]
    dmem_decoder.io.targets[6].rdata <= config.io.mem.rdata @[Top.scala 110:30]
    config.io.mem.raddr <= dmem_decoder.io.targets[6].raddr @[Top.scala 110:30]
    inst imem_decoder of IMemDecoder @[Top.scala 112:28]
    imem_decoder.clock <= clock
    imem_decoder.reset <= reset
    imem_decoder.io.targets[0].valid <= boot_rom.io.imem.valid @[Top.scala 116:30]
    imem_decoder.io.targets[0].inst <= boot_rom.io.imem.inst @[Top.scala 116:30]
    boot_rom.io.imem.addr <= imem_decoder.io.targets[0].addr @[Top.scala 116:30]
    boot_rom.io.imem.en <= imem_decoder.io.targets[0].en @[Top.scala 116:30]
    imem_decoder.io.targets[1].valid <= memory.io.imem.valid @[Top.scala 117:30]
    imem_decoder.io.targets[1].inst <= memory.io.imem.inst @[Top.scala 117:30]
    memory.io.imem.addr <= imem_decoder.io.targets[1].addr @[Top.scala 117:30]
    memory.io.imem.en <= imem_decoder.io.targets[1].en @[Top.scala 117:30]
    core.io.imem.valid <= imem_decoder.io.initiator.valid @[Top.scala 119:16]
    core.io.imem.inst <= imem_decoder.io.initiator.inst @[Top.scala 119:16]
    imem_decoder.io.initiator.addr <= core.io.imem.addr @[Top.scala 119:16]
    imem_decoder.io.initiator.en <= core.io.imem.en @[Top.scala 119:16]
    dmem_decoder.io.initiator.wdata <= core.io.dmem.wdata @[Top.scala 120:16]
    dmem_decoder.io.initiator.wstrb <= core.io.dmem.wstrb @[Top.scala 120:16]
    core.io.dmem.wready <= dmem_decoder.io.initiator.wready @[Top.scala 120:16]
    dmem_decoder.io.initiator.wen <= core.io.dmem.wen @[Top.scala 120:16]
    dmem_decoder.io.initiator.waddr <= core.io.dmem.waddr @[Top.scala 120:16]
    core.io.dmem.rvalid <= dmem_decoder.io.initiator.rvalid @[Top.scala 120:16]
    dmem_decoder.io.initiator.ren <= core.io.dmem.ren @[Top.scala 120:16]
    core.io.dmem.rdata <= dmem_decoder.io.initiator.rdata @[Top.scala 120:16]
    dmem_decoder.io.initiator.raddr <= core.io.dmem.raddr @[Top.scala 120:16]
    memory.io.cache.wdata <= core.io.cache.wdata @[Top.scala 122:17]
    memory.io.cache.wstrb <= core.io.cache.wstrb @[Top.scala 122:17]
    core.io.cache.wready <= memory.io.cache.wready @[Top.scala 122:17]
    memory.io.cache.wen <= core.io.cache.wen @[Top.scala 122:17]
    memory.io.cache.waddr <= core.io.cache.waddr @[Top.scala 122:17]
    core.io.cache.rready <= memory.io.cache.rready @[Top.scala 122:17]
    core.io.cache.rvalid <= memory.io.cache.rvalid @[Top.scala 122:17]
    memory.io.cache.ren <= core.io.cache.ren @[Top.scala 122:17]
    core.io.cache.rdata <= memory.io.cache.rdata @[Top.scala 122:17]
    memory.io.cache.raddr <= core.io.cache.raddr @[Top.scala 122:17]
    core.io.cache.ibusy <= memory.io.cache.ibusy @[Top.scala 122:17]
    memory.io.cache.iinvalidate <= core.io.cache.iinvalidate @[Top.scala 122:17]
    memory.io.dramPort.busy <= io.dram.busy @[Top.scala 125:11]
    memory.io.dramPort.rdata_valid <= io.dram.rdata_valid @[Top.scala 125:11]
    memory.io.dramPort.rdata <= io.dram.rdata @[Top.scala 125:11]
    memory.io.dramPort.init_calib_complete <= io.dram.init_calib_complete @[Top.scala 125:11]
    io.dram.user_busy <= memory.io.dramPort.user_busy @[Top.scala 125:11]
    io.dram.wmask <= memory.io.dramPort.wmask @[Top.scala 125:11]
    io.dram.wdata <= memory.io.dramPort.wdata @[Top.scala 125:11]
    io.dram.addr <= memory.io.dramPort.addr @[Top.scala 125:11]
    io.dram.wen <= memory.io.dramPort.wen @[Top.scala 125:11]
    io.dram.ren <= memory.io.dramPort.ren @[Top.scala 125:11]
    sram1.clock <= clock @[Top.scala 127:18]
    sram1.en <= memory.io.cache_array1.en @[Top.scala 128:15]
    sram1.we <= memory.io.cache_array1.we @[Top.scala 129:15]
    sram1.addr <= memory.io.cache_array1.addr @[Top.scala 130:17]
    sram1.wdata <= memory.io.cache_array1.wdata @[Top.scala 131:18]
    memory.io.cache_array1.rdata <= sram1.rdata @[Top.scala 132:32]
    sram2.clock <= clock @[Top.scala 133:18]
    sram2.en <= memory.io.cache_array2.en @[Top.scala 134:15]
    sram2.we <= memory.io.cache_array2.we @[Top.scala 135:15]
    sram2.addr <= memory.io.cache_array2.addr @[Top.scala 136:17]
    sram2.wdata <= memory.io.cache_array2.wdata @[Top.scala 137:18]
    memory.io.cache_array2.rdata <= sram2.rdata @[Top.scala 138:32]
    icache.clock <= clock @[Top.scala 140:19]
    icache.ren <= memory.io.icache.ren @[Top.scala 141:17]
    icache.wen <= memory.io.icache.wen @[Top.scala 142:17]
    icache.raddr <= memory.io.icache.raddr @[Top.scala 143:19]
    memory.io.icache.rdata <= icache.rdata @[Top.scala 144:26]
    icache.waddr <= memory.io.icache.waddr @[Top.scala 145:19]
    icache.wdata <= memory.io.icache.wdata @[Top.scala 146:19]
    icache_valid.clock <= clock @[Top.scala 148:25]
    icache_valid.ren <= memory.io.icache_valid.ren @[Top.scala 149:23]
    icache_valid.wen <= memory.io.icache_valid.wen @[Top.scala 150:23]
    icache_valid.invalidate <= memory.io.icache_valid.invalidate @[Top.scala 151:30]
    icache_valid.addr <= memory.io.icache_valid.addr @[Top.scala 152:24]
    icache_valid.iaddr <= memory.io.icache_valid.iaddr @[Top.scala 153:25]
    memory.io.icache_valid.rdata <= icache_valid.rdata @[Top.scala 154:32]
    icache_valid.wdata <= memory.io.icache_valid.wdata @[Top.scala 155:25]
    icache_valid.idata <= memory.io.icache_valid.idata @[Top.scala 156:25]
    icache_valid.ien <= memory.io.icache_valid.invalidate @[Top.scala 157:23]
    io.debugSignals.core.rwaddr <= core.io.debug_signal.rwaddr @[Top.scala 160:24]
    io.debugSignals.core.mem3_rvalid <= core.io.debug_signal.mem3_rvalid @[Top.scala 160:24]
    io.debugSignals.core.mem3_rdata <= core.io.debug_signal.mem3_rdata @[Top.scala 160:24]
    io.debugSignals.core.id_inst <= core.io.debug_signal.id_inst @[Top.scala 160:24]
    io.debugSignals.core.id_pc <= core.io.debug_signal.id_pc @[Top.scala 160:24]
    io.debugSignals.core.cycle_counter <= core.io.debug_signal.cycle_counter @[Top.scala 160:24]
    io.debugSignals.core.trap <= core.io.debug_signal.trap @[Top.scala 160:24]
    io.debugSignals.core.mt_intr <= core.io.debug_signal.mt_intr @[Top.scala 160:24]
    io.debugSignals.core.me_intr <= core.io.debug_signal.me_intr @[Top.scala 160:24]
    io.debugSignals.core.ex2_is_valid_inst <= core.io.debug_signal.ex2_is_valid_inst @[Top.scala 160:24]
    io.debugSignals.core.ex2_reg_pc <= core.io.debug_signal.ex2_reg_pc @[Top.scala 160:24]
    node _io_debugSignals_ren_T = or(core.io.dmem.ren, core.io.cache.ren) @[Top.scala 163:46]
    io.debugSignals.ren <= _io_debugSignals_ren_T @[Top.scala 163:26]
    io.debugSignals.wdata <= core.io.dmem.wdata @[Top.scala 166:26]
    node _io_debugSignals_wen_T = or(core.io.dmem.wen, core.io.cache.wen) @[Top.scala 167:46]
    io.debugSignals.wen <= _io_debugSignals_wen_T @[Top.scala 167:26]
    io.debugSignals.wready <= memory.io.cache.wready @[Top.scala 168:26]
    io.debugSignals.wstrb <= core.io.dmem.wstrb @[Top.scala 169:26]
    io.debugSignals.mem_icache_state <= memory.io.icache_state @[Top.scala 176:36]
    io.debugSignals.mem_dram_state <= memory.io.dram_state @[Top.scala 177:34]
    node _io_debugSignals_mem_imem_addr_T = bits(core.io.imem.addr, 15, 0) @[Top.scala 178:53]
    io.debugSignals.mem_imem_addr <= _io_debugSignals_mem_imem_addr_T @[Top.scala 178:33]
    io.gpio <= gpio.io.gpio @[Top.scala 194:11]
    io.uart_tx <= uart.io.tx @[Top.scala 195:14]
    uart.io.rx <= io.uart_rx @[Top.scala 196:14]
    sdc.io.sdc_port.dat_in <= io.sdc_port.dat_in @[Top.scala 197:15]
    io.sdc_port.dat_out <= sdc.io.sdc_port.dat_out @[Top.scala 197:15]
    io.sdc_port.dat_wrt <= sdc.io.sdc_port.dat_wrt @[Top.scala 197:15]
    sdc.io.sdc_port.res_in <= io.sdc_port.res_in @[Top.scala 197:15]
    io.sdc_port.cmd_out <= sdc.io.sdc_port.cmd_out @[Top.scala 197:15]
    io.sdc_port.cmd_wrt <= sdc.io.sdc_port.cmd_wrt @[Top.scala 197:15]
    io.sdc_port.clk <= sdc.io.sdc_port.clk @[Top.scala 197:15]
    node _intr_io_intr_periferal_T = cat(sdc.io.intr, uart.io.intr) @[Cat.scala 31:58]
    intr.io.intr_periferal <= _intr_io_intr_periferal_T @[Top.scala 199:26]
    core.io.intr <= intr.io.intr_cpu @[Top.scala 200:16]
    sdbuf.clock <= clock @[Top.scala 202:19]
    sdbuf.ren1 <= sdc.io.sdbuf.ren1 @[Top.scala 203:19]
    sdbuf.wen1 <= sdc.io.sdbuf.wen1 @[Top.scala 204:19]
    sdbuf.addr1 <= sdc.io.sdbuf.addr1 @[Top.scala 205:19]
    sdbuf.wdata1 <= sdc.io.sdbuf.wdata1 @[Top.scala 206:19]
    sdc.io.sdbuf.rdata1 <= sdbuf.rdata1 @[Top.scala 207:23]
    sdbuf.ren2 <= sdc.io.sdbuf.ren2 @[Top.scala 208:19]
    sdbuf.wen2 <= sdc.io.sdbuf.wen2 @[Top.scala 209:19]
    sdbuf.addr2 <= sdc.io.sdbuf.addr2 @[Top.scala 210:19]
    sdbuf.wdata2 <= sdc.io.sdbuf.wdata2 @[Top.scala 211:19]
    sdc.io.sdbuf.rdata2 <= sdbuf.rdata2 @[Top.scala 212:23]

