#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Sep 27 09:05:53 2016
# Process ID: 25703
# Current directory: /home/sabertazimi/Work/Source/dld/clock_report/clock_report.runs/synth_1
# Command line: vivado -log clock.vds -mode batch -messageDb vivado.pb -notrace -source clock.tcl
# Log file: /home/sabertazimi/Work/Source/dld/clock_report/clock_report.runs/synth_1/clock.vds
# Journal file: /home/sabertazimi/Work/Source/dld/clock_report/clock_report.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source clock.tcl -notrace
Command: synth_design -top clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.684 ; gain = 154.137 ; free physical = 2624 ; free virtual = 12302
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clock' [/home/sabertazimi/Work/Source/dld/clock_design/src/clock.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'range_divider' [/home/sabertazimi/Work/Source/dld/clock_design/src/range_divider.v:26]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 27'b101111101011110000100000000 
INFO: [Synth 8-256] done synthesizing module 'range_divider' (1#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/range_divider.v:26]
INFO: [Synth 8-638] synthesizing module 'tick_divider' [/home/sabertazimi/Work/Source/dld/clock_design/src/tick_divider.v:26]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tick_divider' (2#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/tick_divider.v:26]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (3#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
INFO: [Synth 8-638] synthesizing module 'timer__parameterized0' [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer__parameterized0' (3#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
INFO: [Synth 8-638] synthesizing module 'time_displayer' [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:31]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'time_to_segment' [/home/sabertazimi/Work/Source/dld/clock_design/src/time_to_segment.v:26]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'integer_to_bcd' [/home/sabertazimi/Work/Source/dld/clock_design/src/integer_to_bcd.v:27]
INFO: [Synth 8-256] done synthesizing module 'integer_to_bcd' (4#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/integer_to_bcd.v:27]
INFO: [Synth 8-638] synthesizing module 'bcd_to_segment' [/home/sabertazimi/Work/Source/dld/clock_design/src/bcd_to_segment.v:27]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_segment' (5#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/bcd_to_segment.v:27]
INFO: [Synth 8-256] done synthesizing module 'time_to_segment' (6#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/time_to_segment.v:26]
INFO: [Synth 8-226] default block is never used [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:75]
WARNING: [Synth 8-567] referenced signal 'sec_seg' should be on the sensitivity list [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:74]
WARNING: [Synth 8-567] referenced signal 'min_seg' should be on the sensitivity list [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:74]
WARNING: [Synth 8-567] referenced signal 'hour_seg' should be on the sensitivity list [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:74]
INFO: [Synth 8-256] done synthesizing module 'time_displayer' (7#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:31]
INFO: [Synth 8-638] synthesizing module 'ring' [/home/sabertazimi/Work/Source/dld/clock_design/src/ring.v:28]
	Parameter LEN bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ring' (8#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/ring.v:28]
INFO: [Synth 8-638] synthesizing module 'timing_clock' [/home/sabertazimi/Work/Source/dld/clock_design/src/timing_clock.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'timer__parameterized1' [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer__parameterized1' (8#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
INFO: [Synth 8-256] done synthesizing module 'timing_clock' (9#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/timing_clock.v:32]
INFO: [Synth 8-256] done synthesizing module 'clock' (10#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/clock.v:23]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[31]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[30]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[29]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[28]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[27]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[26]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[24]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[23]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[22]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[21]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[20]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[19]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[18]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[17]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[16]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[14]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[13]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[12]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[11]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[10]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[9]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[8]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[7]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[6]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[5]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[4]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[3]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[2]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[1]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.121 ; gain = 194.574 ; free physical = 2582 ; free virtual = 12260
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.121 ; gain = 194.574 ; free physical = 2581 ; free virtual = 12260
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sabertazimi/Work/Source/dld/clock_design/constrs/clock.xdc]
Finished Parsing XDC File [/home/sabertazimi/Work/Source/dld/clock_design/constrs/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sabertazimi/Work/Source/dld/clock_design/constrs/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1420.598 ; gain = 0.000 ; free physical = 2403 ; free virtual = 12078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1420.598 ; gain = 531.051 ; free physical = 2402 ; free virtual = 12077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1420.598 ; gain = 531.051 ; free physical = 2402 ; free virtual = 12077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1420.598 ; gain = 531.051 ; free physical = 2402 ; free virtual = 12077
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "alarm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.598 ; gain = 531.051 ; free physical = 2389 ; free virtual = 12064
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	  12 Input      8 Bit        Muxes := 12    
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 56    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module range_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module timer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module integer_to_bcd 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
Module bcd_to_segment 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
Module time_displayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module ring 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module timing_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.598 ; gain = 531.051 ; free physical = 2389 ; free virtual = 12064
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TIMING_SEC_TIMER/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TIMING_SEC_TIMER/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TIMING_MIN_TIMER/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TIMING_MIN_TIMER/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TIMING_HOUR_TIMER/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TIMING_HOUR_TIMER/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TIMING_RING/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TIMING_RING/alarm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RING/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RING/alarm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[31]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[30]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[29]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[28]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[27]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[26]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[24]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[23]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[22]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[21]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[20]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[19]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[18]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[17]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[16]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[14]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[13]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[12]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[11]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[10]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[9]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[8]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[7]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[6]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[5]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[4]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[3]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[2]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[1]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1420.598 ; gain = 531.051 ; free physical = 2389 ; free virtual = 12064
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1420.598 ; gain = 531.051 ; free physical = 2389 ; free virtual = 12064

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TIMING_CLOCK/\TIMING_MIN_TIMER/sig_end_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TIMING_CLOCK/\TIMING_SEC_TIMER/sig_end_reg )
WARNING: [Synth 8-3332] Sequential element (sig_end_reg) is unused and will be removed from module timer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (TIMING_SEC_TIMER/sig_end_reg) is unused and will be removed from module timing_clock.
WARNING: [Synth 8-3332] Sequential element (TIMING_MIN_TIMER/sig_end_reg) is unused and will be removed from module timing_clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[26]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[27]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[28]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[29]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[30]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[31]) is unused and will be removed from module clock.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1420.598 ; gain = 531.051 ; free physical = 2358 ; free virtual = 12032
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1420.598 ; gain = 531.051 ; free physical = 2358 ; free virtual = 12032

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1429.598 ; gain = 540.051 ; free physical = 2306 ; free virtual = 11979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1434.598 ; gain = 545.051 ; free physical = 2301 ; free virtual = 11975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1486.480 ; gain = 596.934 ; free physical = 2249 ; free virtual = 11923
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1486.480 ; gain = 596.934 ; free physical = 2249 ; free virtual = 11923

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1486.480 ; gain = 596.934 ; free physical = 2249 ; free virtual = 11923
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1486.480 ; gain = 596.934 ; free physical = 2246 ; free virtual = 11920
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1486.480 ; gain = 596.934 ; free physical = 2246 ; free virtual = 11920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1486.480 ; gain = 596.934 ; free physical = 2246 ; free virtual = 11920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1486.480 ; gain = 596.934 ; free physical = 2246 ; free virtual = 11920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1486.480 ; gain = 596.934 ; free physical = 2246 ; free virtual = 11920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1486.480 ; gain = 596.934 ; free physical = 2246 ; free virtual = 11920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     8|
|2     |CARRY4 |  1130|
|3     |LUT1   |   714|
|4     |LUT2   |   989|
|5     |LUT3   |  1369|
|6     |LUT4   |  1576|
|7     |LUT5   |   366|
|8     |LUT6   |  1477|
|9     |MUXF7  |    23|
|10    |MUXF8  |     8|
|11    |FDRE   |   326|
|12    |IBUF   |    11|
|13    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |  8015|
|2     |  DRANGE_DIVIDER      |range_divider         |   121|
|3     |  HOUR_TIMER          |timer__parameterized0 |   760|
|4     |  MIN_TIMER           |timer                 |   693|
|5     |  RING                |ring                  |    84|
|6     |  SEC_TIMER           |timer_0               |   690|
|7     |  SEG_SEVEN           |time_displayer        |  1073|
|8     |    HOUR_SEG          |time_to_segment_7     |   349|
|9     |      DECADE_BCD      |integer_to_bcd_11     |    82|
|10    |    MIN_SEG           |time_to_segment_8     |   343|
|11    |      DECADE_BCD      |integer_to_bcd_10     |    80|
|12    |    SEC_SEG           |time_to_segment_9     |   359|
|13    |      DECADE_BCD      |integer_to_bcd        |    82|
|14    |  TICK_DIVIDER        |tick_divider          |    61|
|15    |  TIMING_CLOCK        |timing_clock          |  3662|
|16    |    TIMING_HOUR_TIMER |timer__parameterized1 |   847|
|17    |    TIMING_MIN_TIMER  |timer_1               |   731|
|18    |    TIMING_RING       |ring_2                |    86|
|19    |    TIMING_SEC_TIMER  |timer_3               |   729|
|20    |    TIMING_SEG_SEVEN  |time_displayer_4      |  1267|
|21    |      HOUR_SEG        |time_to_segment       |   338|
|22    |      MIN_SEG         |time_to_segment_5     |   346|
|23    |      SEC_SEG         |time_to_segment_6     |   354|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1486.480 ; gain = 596.934 ; free physical = 2246 ; free virtual = 11920
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1486.480 ; gain = 173.316 ; free physical = 2246 ; free virtual = 11920
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1486.488 ; gain = 596.941 ; free physical = 2246 ; free virtual = 11920
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1486.488 ; gain = 522.387 ; free physical = 2248 ; free virtual = 11922
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1518.496 ; gain = 0.000 ; free physical = 2245 ; free virtual = 11921
INFO: [Common 17-206] Exiting Vivado at Tue Sep 27 09:06:41 2016...
