

================================================================
== Vitis HLS Report for 'xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s'
================================================================
* Date:           Sun Feb 25 01:46:33 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2091023|  2091023|  20.910 ms|  20.910 ms|  2091023|  2091023|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_448_1   |        3|        3|         1|          1|          1|     3|       yes|
        |- read_lines         |     5772|     5772|      1924|          -|          -|     3|        no|
        | + VITIS_LOOP_460_2  |     1921|     1921|         2|          1|          1|  1921|       yes|
        |- VITIS_LOOP_471_3   |     1922|     1922|         3|          1|          1|  1921|       yes|
        |- Row_Loop           |  2083320|  2083320|      1929|          -|          -|  1080|        no|
        | + Col_Loop          |     1926|     1926|         7|          1|          1|  1921|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    550|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    112|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    512|    -|
|Register         |        -|    -|     799|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     799|   1270|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_13_1_1_U96  |mux_32_13_1_1  |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U95   |mux_32_8_1_1   |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U97   |mux_32_8_1_1   |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U98   |mux_32_8_1_1   |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U99   |mux_32_8_1_1   |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U100  |mux_32_8_1_1   |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U101  |mux_32_8_1_1   |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U102  |mux_32_8_1_1   |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0| 112|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_V_0_U  |xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_V_0  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |buf_V_1_U  |xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_V_0  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |buf_V_2_U  |xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_V_0  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                             |        3|  0|   0|    0|  5760|   24|     3|        46080|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln456_fu_555_p2                  |         +|   0|  0|  71|          64|           1|
    |add_ln485_1_fu_608_p2                |         +|   0|  0|  12|          12|           1|
    |add_ln485_fu_603_p2                  |         +|   0|  0|  12|          12|           1|
    |col_V_5_fu_561_p2                    |         +|   0|  0|  12|          11|           1|
    |col_V_6_fu_537_p2                    |         +|   0|  0|  12|          11|           1|
    |col_V_8_fu_698_p2                    |         +|   0|  0|  12|          12|           1|
    |g_x_V_4_fu_965_p2                    |         +|   0|  0|  11|          11|          11|
    |g_y_V_fu_1010_p2                     |         +|   0|  0|  11|          11|          11|
    |init_row_ind_fu_476_p2               |         +|   0|  0|  10|           2|           1|
    |ret_1_fu_894_p2                      |         +|   0|  0|  14|           9|           9|
    |ret_2_fu_900_p2                      |         +|   0|  0|  14|           9|           9|
    |ret_3_fu_906_p2                      |         +|   0|  0|  14|           9|           9|
    |ret_fu_880_p2                        |         +|   0|  0|  14|           9|           9|
    |row_V_2_fu_1024_p2                   |         +|   0|  0|  12|          12|           1|
    |sub227_i_fu_593_p2                   |         +|   0|  0|  12|          12|           2|
    |g_x_V_3_fu_955_p2                    |         -|   0|  0|  13|          10|          10|
    |g_x_V_fu_971_p2                      |         -|   0|  0|  11|          11|          11|
    |g_y_V_3_fu_920_p2                    |         -|   0|  0|  13|          10|          10|
    |g_y_V_4_fu_1004_p2                   |         -|   0|  0|  11|          11|          11|
    |sub_i210_i_cast_fu_642_p2            |         -|   0|  0|  12|           2|          12|
    |sub_i_i227_i_fu_633_p2               |         -|   0|  0|  14|          13|          13|
    |and_ln203_fu_714_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp3_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op150_read_state14      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op231_write_state19     |       and|   0|  0|   2|           1|           1|
    |spec_select53_fu_672_p2              |       and|   0|  0|   2|           1|           1|
    |spec_select54_fu_684_p2              |       and|   0|  0|   2|           1|           1|
    |spec_select_fu_660_p2                |       and|   0|  0|   2|           1|           1|
    |cmp_i_i198_i_1_fu_666_p2             |      icmp|   0|  0|  12|          12|           1|
    |cmp_i_i198_i_2_fu_678_p2             |      icmp|   0|  0|  12|          13|           1|
    |cmp_i_i253_i_fu_628_p2               |      icmp|   0|  0|  12|          13|          13|
    |cmp_i_i283_i_fu_623_p2               |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln197_fu_704_p2                 |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln460_fu_543_p2                 |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln471_fu_567_p2                 |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln485_fu_618_p2                 |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln878_1_fu_525_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln878_2_fu_709_p2               |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln878_fu_491_p2                 |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln882_fu_737_p2                 |      icmp|   0|  0|  12|          12|           1|
    |ap_block_pp3_stage0_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_state19_pp3_stage0_iter6    |        or|   0|  0|   2|           1|           1|
    |arrayidx261_i534_load_0_2_fu_846_p3  |    select|   0|  0|   8|           1|           8|
    |src_buf_V_0_1_fu_860_p3              |    select|   0|  0|   8|           1|           8|
    |src_buf_V_0_2_fu_781_p3              |    select|   0|  0|   8|           1|           8|
    |src_buf_V_1_1_fu_853_p3              |    select|   0|  0|   8|           1|           8|
    |src_buf_V_1_2_fu_811_p3              |    select|   0|  0|   8|           1|           8|
    |src_buf_V_2_0_2_fu_867_p3            |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp1                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1              |       xor|   0|  0|   2|           2|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 550|         472|         353|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  65|         12|    1|         12|
    |ap_enable_reg_pp1_iter1                        |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                        |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter5                        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter6                        |  14|          3|    1|          3|
    |ap_phi_mux_col_V_7_phi_fu_363_p4               |   9|          2|   12|         24|
    |ap_phi_mux_col_V_phi_fu_295_p4                 |   9|          2|   11|         22|
    |ap_phi_mux_src_buf_V_0_0_0_phi_fu_422_p4       |   9|          2|    8|         16|
    |ap_phi_mux_src_buf_V_0_2_3_phi_fu_399_p4       |   9|          2|    8|         16|
    |ap_phi_mux_src_buf_V_1_0_0_phi_fu_457_p4       |   9|          2|    8|         16|
    |ap_phi_mux_src_buf_V_1_2_3_phi_fu_387_p4       |   9|          2|    8|         16|
    |ap_phi_mux_src_buf_V_2_0_0_phi_fu_411_p4       |   9|          2|    8|         16|
    |ap_phi_mux_src_buf_V_2_0_phi_fu_375_p4         |   9|          2|    8|         16|
    |ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_429  |   9|          2|    8|         16|
    |ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_464   |   9|          2|    8|         16|
    |ap_phi_reg_pp3_iter4_storemerge_reg_441        |   9|          2|    8|         16|
    |ap_phi_reg_pp3_iter5_src_buf_V_1_0_1_reg_464   |   9|          2|    8|         16|
    |buf_V_0_address0                               |  14|          3|   11|         33|
    |buf_V_0_address1                               |  20|          4|   11|         44|
    |buf_V_0_d1                                     |  14|          3|    8|         24|
    |buf_V_1_address0                               |  14|          3|   11|         33|
    |buf_V_1_address1                               |  14|          3|   11|         33|
    |buf_V_2_address0                               |  14|          3|   11|         33|
    |buf_V_2_address1                               |  14|          3|   11|         33|
    |col_V_4_reg_303                                |   9|          2|   11|         22|
    |col_V_7_reg_359                                |   9|          2|   12|         24|
    |col_V_reg_291                                  |   9|          2|   11|         22|
    |gaussian_mat_41_blk_n                          |   9|          2|    1|          2|
    |gradx_mat_42_blk_n                             |   9|          2|    1|          2|
    |grady_mat_45_blk_n                             |   9|          2|    1|          2|
    |init_buf_reg_281                               |   9|          2|   64|        128|
    |row_V_reg_347                                  |   9|          2|   12|         24|
    |row_ind_V_0_2_reg_270                          |   9|          2|    2|          4|
    |row_ind_V_0_reg_324                            |   9|          2|   13|         26|
    |row_ind_V_1_1_reg_314                          |   9|          2|   13|         26|
    |row_ind_V_2_reg_335                            |   9|          2|   13|         26|
    |src_buf_V_0_0_0_reg_418                        |   9|          2|    8|         16|
    |src_buf_V_0_0_11_reg_429                       |   9|          2|    8|         16|
    |src_buf_V_0_2_3_reg_395                        |   9|          2|    8|         16|
    |src_buf_V_1_0_0_reg_453                        |   9|          2|    8|         16|
    |src_buf_V_1_2_3_reg_383                        |   9|          2|    8|         16|
    |src_buf_V_2_0_0_reg_407                        |   9|          2|    8|         16|
    |src_buf_V_2_0_reg_371                          |   9|          2|    8|         16|
    |storemerge_reg_441                             |   9|          2|    8|         16|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 512|        110|  401|        899|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln485_1_reg_1175                           |  12|   0|   12|          0|
    |add_ln485_reg_1170                             |  12|   0|   12|          0|
    |and_ln203_reg_1235                             |   1|   0|    1|          0|
    |ap_CS_fsm                                      |  11|   0|   11|          0|
    |ap_enable_reg_pp1_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                        |   1|   0|    1|          0|
    |ap_phi_reg_pp3_iter1_src_buf_V_0_0_11_reg_429  |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter1_src_buf_V_1_0_1_reg_464   |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter1_storemerge_reg_441        |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter2_src_buf_V_0_0_11_reg_429  |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter2_src_buf_V_1_0_1_reg_464   |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter2_storemerge_reg_441        |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter3_src_buf_V_0_0_11_reg_429  |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter3_src_buf_V_1_0_1_reg_464   |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter3_storemerge_reg_441        |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_429  |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_464   |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter4_storemerge_reg_441        |   8|   0|    8|          0|
    |ap_phi_reg_pp3_iter5_src_buf_V_1_0_1_reg_464   |   8|   0|    8|          0|
    |buf_V_0_addr_reg_1138                          |  11|   0|   11|          0|
    |buf_V_0_addr_reg_1138_pp2_iter1_reg            |  11|   0|   11|          0|
    |cmp_i_i283_i_reg_1184                          |   1|   0|    1|          0|
    |col_V_4_reg_303                                |  11|   0|   11|          0|
    |col_V_6_reg_1115                               |  11|   0|   11|          0|
    |col_V_7_reg_359                                |  12|   0|   12|          0|
    |col_V_7_reg_359_pp3_iter1_reg                  |  12|   0|   12|          0|
    |col_V_8_reg_1219                               |  12|   0|   12|          0|
    |col_V_reg_291                                  |  11|   0|   11|          0|
    |empty_61_reg_1189                              |   2|   0|    2|          0|
    |g_x_V_reg_1297                                 |  11|   0|   11|          0|
    |g_y_V_3_reg_1292                               |  10|   0|   10|          0|
    |g_y_V_reg_1302                                 |  11|   0|   11|          0|
    |icmp_ln197_reg_1224                            |   1|   0|    1|          0|
    |icmp_ln460_reg_1120                            |   1|   0|    1|          0|
    |icmp_ln471_reg_1134                            |   1|   0|    1|          0|
    |icmp_ln471_reg_1134_pp2_iter1_reg              |   1|   0|    1|          0|
    |icmp_ln878_2_reg_1228                          |   1|   0|    1|          0|
    |icmp_ln882_reg_1257                            |   1|   0|    1|          0|
    |img_height_cast_reg_1159                       |  11|   0|   12|          1|
    |init_buf_reg_281                               |  64|   0|   64|          0|
    |ret_1_reg_1287                                 |   9|   0|    9|          0|
    |ret_reg_1282                                   |   9|   0|    9|          0|
    |row_V_reg_347                                  |  12|   0|   12|          0|
    |row_ind_V_0_0_fu_100                           |   2|   0|   13|         11|
    |row_ind_V_0_0_load_reg_1065                    |   2|   0|   13|         11|
    |row_ind_V_0_2_reg_270                          |   2|   0|    2|          0|
    |row_ind_V_0_reg_324                            |  13|   0|   13|          0|
    |row_ind_V_1_0_fu_104                           |   2|   0|   13|         11|
    |row_ind_V_1_0_load_reg_1070                    |   2|   0|   13|         11|
    |row_ind_V_1_1_reg_314                          |  13|   0|   13|          0|
    |row_ind_V_2_0_fu_108                           |   2|   0|   13|         11|
    |row_ind_V_2_0_load_reg_1077                    |   2|   0|   13|         11|
    |row_ind_V_2_reg_335                            |  13|   0|   13|          0|
    |sext_ln485_reg_1164                            |  13|   0|   13|          0|
    |spec_select53_reg_1199                         |   1|   0|    1|          0|
    |spec_select54_reg_1204                         |   1|   0|    1|          0|
    |spec_select_reg_1194                           |   1|   0|    1|          0|
    |src_buf_V_0_0_0_reg_418                        |   8|   0|    8|          0|
    |src_buf_V_0_0_11_reg_429                       |   8|   0|    8|          0|
    |src_buf_V_0_1_reg_1268                         |   8|   0|    8|          0|
    |src_buf_V_0_2_3_reg_395                        |   8|   0|    8|          0|
    |src_buf_V_0_2_3_reg_395_pp3_iter4_reg          |   8|   0|    8|          0|
    |src_buf_V_1_0_0_reg_453                        |   8|   0|    8|          0|
    |src_buf_V_1_0_1_reg_464                        |   8|   0|    8|          0|
    |src_buf_V_1_1_reg_1261                         |   8|   0|    8|          0|
    |src_buf_V_1_1_reg_1261_pp3_iter4_reg           |   8|   0|    8|          0|
    |src_buf_V_1_2_3_reg_383                        |   8|   0|    8|          0|
    |src_buf_V_2_0_0_reg_407                        |   8|   0|    8|          0|
    |src_buf_V_2_0_2_reg_1275                       |   8|   0|    8|          0|
    |src_buf_V_2_0_reg_371                          |   8|   0|    8|          0|
    |src_buf_V_2_0_reg_371_pp3_iter4_reg            |   8|   0|    8|          0|
    |storemerge_reg_441                             |   8|   0|    8|          0|
    |tmp_reg_1154                                   |   8|   0|    8|          0|
    |trunc_ln343_1_reg_1214                         |   2|   0|    2|          0|
    |trunc_ln343_reg_1209                           |   2|   0|    2|          0|
    |trunc_ln466_reg_1106                           |   2|   0|    2|          0|
    |trunc_ln480_reg_1110                           |   2|   0|    2|          0|
    |zext_ln1616_reg_1091                           |  11|   0|   12|          1|
    |zext_ln456_reg_1097                            |   2|   0|   64|         62|
    |icmp_ln197_reg_1224                            |  64|  32|    1|          0|
    |icmp_ln878_2_reg_1228                          |  64|  32|    1|          0|
    |icmp_ln882_reg_1257                            |  64|  32|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 799|  96|  740|        130|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>|  return value|
|gaussian_mat_41_dout     |   in|    8|     ap_fifo|                                                 gaussian_mat_41|       pointer|
|gaussian_mat_41_empty_n  |   in|    1|     ap_fifo|                                                 gaussian_mat_41|       pointer|
|gaussian_mat_41_read     |  out|    1|     ap_fifo|                                                 gaussian_mat_41|       pointer|
|gradx_mat_42_din         |  out|   16|     ap_fifo|                                                    gradx_mat_42|       pointer|
|gradx_mat_42_full_n      |   in|    1|     ap_fifo|                                                    gradx_mat_42|       pointer|
|gradx_mat_42_write       |  out|    1|     ap_fifo|                                                    gradx_mat_42|       pointer|
|grady_mat_45_din         |  out|   16|     ap_fifo|                                                    grady_mat_45|       pointer|
|grady_mat_45_full_n      |   in|    1|     ap_fifo|                                                    grady_mat_45|       pointer|
|grady_mat_45_write       |  out|    1|     ap_fifo|                                                    grady_mat_45|       pointer|
|img_height               |   in|   11|     ap_none|                                                      img_height|        scalar|
|img_width                |   in|   11|     ap_none|                                                       img_width|        scalar|
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-3 : II = 1, D = 7, States = { 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 8 
5 --> 7 6 
6 --> 5 
7 --> 4 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 20 19 
19 --> 13 
20 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%row_ind_V_0_0 = alloca i32 1"   --->   Operation 21 'alloca' 'row_ind_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%row_ind_V_1_0 = alloca i32 1"   --->   Operation 22 'alloca' 'row_ind_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%row_ind_V_2_0 = alloca i32 1"   --->   Operation 23 'alloca' 'row_ind_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gaussian_mat_41, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_42, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_45, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width"   --->   Operation 27 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_height"   --->   Operation 28 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%buf_V_0 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434]   --->   Operation 29 'alloca' 'buf_V_0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%buf_V_1 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434]   --->   Operation 30 'alloca' 'buf_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%buf_V_2 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434]   --->   Operation 31 'alloca' 'buf_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln440 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_0, i8 %buf_V_1, i8 %buf_V_2, i64 666, i64 25, i64 18446744073709551615" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:440]   --->   Operation 32 'specmemcore' 'specmemcore_ln440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln448 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448]   --->   Operation 33 'br' 'br_ln448' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%row_ind_V_0_2 = phi i2 0, void %arrayctor.loop2, i2 %init_row_ind, void %.split1420"   --->   Operation 34 'phi' 'row_ind_V_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.56ns)   --->   "%init_row_ind = add i2 %row_ind_V_0_2, i2 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448]   --->   Operation 35 'add' 'init_row_ind' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%row_ind_V_0_0_load = load i13 %row_ind_V_0_0"   --->   Operation 36 'load' 'row_ind_V_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%row_ind_V_1_0_load = load i13 %row_ind_V_1_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 37 'load' 'row_ind_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%row_ind_V_2_0_load = load i13 %row_ind_V_2_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 38 'load' 'row_ind_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln878 = icmp_eq  i2 %row_ind_V_0_2, i2 3"   --->   Operation 40 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln448 = br i1 %icmp_ln878, void %.split14, void %._crit_edge45.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448]   --->   Operation 41 'br' 'br_ln448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln448 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln448' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448]   --->   Operation 43 'specloopname' 'specloopname_ln448' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i2 %row_ind_V_0_2"   --->   Operation 44 'zext' 'zext_ln301' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.13ns)   --->   "%switch_ln452 = switch i2 %row_ind_V_0_2, void %branch5, i2 0, void %.split14..split1420_crit_edge, i2 1, void %branch4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 45 'switch' 'switch_ln452' <Predicate = (!icmp_ln878)> <Delay = 1.13>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln452 = store i13 %zext_ln301, i13 %row_ind_V_1_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 46 'store' 'store_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln452 = br void %.split1420" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 47 'br' 'br_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln452 = store i13 %zext_ln301, i13 %row_ind_V_0_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 48 'store' 'store_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln452 = br void %.split1420" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 49 'br' 'br_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 == 0)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln452 = store i13 %zext_ln301, i13 %row_ind_V_2_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 50 'store' 'store_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 != 0 & row_ind_V_0_2 != 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln452 = br void %.split1420" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 51 'br' 'br_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 != 0 & row_ind_V_0_2 != 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i13 %row_ind_V_1_0_load"   --->   Operation 53 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1616 = zext i11 %img_width_read"   --->   Operation 54 'zext' 'zext_ln1616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln456 = zext i13 %row_ind_V_2_0_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 55 'zext' 'zext_ln456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln456 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 56 'br' 'br_ln456' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%init_buf = phi i64 %add_ln456, void %._crit_edge33.loopexit, i64 %zext_ln534, void %._crit_edge45.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 57 'phi' 'init_buf' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.77ns)   --->   "%icmp_ln878_1 = icmp_slt  i64 %init_buf, i64 %zext_ln456"   --->   Operation 58 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln456 = br i1 %icmp_ln878_1, void %._crit_edge39.loopexit.preheader, void %.split12" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 59 'br' 'br_ln456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln456 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln456' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln456 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 61 'specloopname' 'specloopname_ln456' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln466 = trunc i64 %init_buf" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 62 'trunc' 'trunc_ln466' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln460 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:460]   --->   Operation 63 'br' 'br_ln460' <Predicate = (icmp_ln878_1)> <Delay = 1.58>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln480 = trunc i13 %row_ind_V_1_0_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 64 'trunc' 'trunc_ln480' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge39.loopexit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln878_1)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%col_V = phi i11 0, void %.split12, i11 %col_V_6, void %.split9120"   --->   Operation 66 'phi' 'col_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.63ns)   --->   "%col_V_6 = add i11 %col_V, i11 1"   --->   Operation 67 'add' 'col_V_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.88ns)   --->   "%icmp_ln460 = icmp_eq  i11 %col_V, i11 %img_width_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:460]   --->   Operation 68 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln460 = br i1 %icmp_ln460, void %.split9, void %._crit_edge33.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:460]   --->   Operation 69 'br' 'br_ln460' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.13ns)   --->   "%switch_ln466 = switch i2 %trunc_ln466, void %branch11, i2 0, void %branch9, i2 1, void %branch10" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 70 'switch' 'switch_ln466' <Predicate = (!icmp_ln460)> <Delay = 1.13>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln460)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln417 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 72 'specpipeline' 'specpipeline_ln417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln417 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1921, i64 1921, i64 1921" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 74 'specloopname' 'specloopname_ln417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (3.63ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %gaussian_mat_41" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln534_3 = zext i11 %col_V"   --->   Operation 76 'zext' 'zext_ln534_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%buf_V_0_addr_3 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 77 'getelementptr' 'buf_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 78 'getelementptr' 'buf_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 79 'getelementptr' 'buf_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln466 = store i8 %tmp_V, i11 %buf_V_1_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 80 'store' 'store_ln466' <Predicate = (trunc_ln466 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln466 = br void %.split9120" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 81 'br' 'br_ln466' <Predicate = (trunc_ln466 == 1)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln466 = store i8 %tmp_V, i11 %buf_V_0_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 82 'store' 'store_ln466' <Predicate = (trunc_ln466 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln466 = br void %.split9120" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 83 'br' 'br_ln466' <Predicate = (trunc_ln466 == 0)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln466 = store i8 %tmp_V, i11 %buf_V_2_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 84 'store' 'store_ln466' <Predicate = (trunc_ln466 != 0 & trunc_ln466 != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln466 = br void %.split9120" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 85 'br' 'br_ln466' <Predicate = (trunc_ln466 != 0 & trunc_ln466 != 1)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.52>
ST_7 : Operation 86 [1/1] (3.52ns)   --->   "%add_ln456 = add i64 %init_buf, i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 86 'add' 'add_ln456' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%col_V_4 = phi i11 %col_V_5, void %.split6, i11 0, void %._crit_edge39.loopexit.preheader"   --->   Operation 88 'phi' 'col_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.63ns)   --->   "%col_V_5 = add i11 %col_V_4, i11 1"   --->   Operation 89 'add' 'col_V_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.88ns)   --->   "%icmp_ln471 = icmp_eq  i11 %col_V_4, i11 %img_width_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:471]   --->   Operation 91 'icmp' 'icmp_ln471' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln471 = br i1 %icmp_ln471, void %.split6, void %._crit_edge27.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:471]   --->   Operation 92 'br' 'br_ln471' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%conv_i90 = zext i11 %col_V_4"   --->   Operation 93 'zext' 'conv_i90' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr i8 %buf_V_0, i64 0, i64 %conv_i90" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 94 'getelementptr' 'buf_V_0_addr' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (3.25ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 95 'load' 'buf_V_0_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%buf_V_1_addr_4 = getelementptr i8 %buf_V_1, i64 0, i64 %conv_i90" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 96 'getelementptr' 'buf_V_1_addr_4' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (3.25ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 97 'load' 'buf_V_1_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%buf_V_2_addr_3 = getelementptr i8 %buf_V_2, i64 0, i64 %conv_i90" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 98 'getelementptr' 'buf_V_2_addr_3' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (3.25ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 99 'load' 'buf_V_2_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 9 <SV = 5> <Delay = 4.96>
ST_9 : Operation 100 [1/2] (3.25ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 100 'load' 'buf_V_0_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 101 [1/2] (3.25ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 101 'load' 'buf_V_1_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 102 [1/2] (3.25ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 102 'load' 'buf_V_2_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 103 [1/1] (1.70ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %trunc_ln480" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 103 'mux' 'tmp' <Predicate = (!icmp_ln471)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln417 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1921, i64 1921, i64 1921" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln417' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 105 'specloopname' 'specloopname_ln417' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln480 = store i8 %tmp, i11 %buf_V_0_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 106 'store' 'store_ln480' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge39.loopexit"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!icmp_ln471)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.63>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%img_height_cast = zext i11 %img_height_read"   --->   Operation 108 'zext' 'img_height_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (1.63ns)   --->   "%sub227_i = add i12 %img_height_cast, i12 4095"   --->   Operation 109 'add' 'sub227_i' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln485 = sext i12 %sub227_i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 110 'sext' 'sext_ln485' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.63ns)   --->   "%add_ln485 = add i12 %zext_ln1616, i12 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 111 'add' 'add_ln485' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (1.63ns)   --->   "%add_ln485_1 = add i12 %img_height_cast, i12 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 112 'add' 'add_ln485_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (1.58ns)   --->   "%br_ln485 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 113 'br' 'br_ln485' <Predicate = true> <Delay = 1.58>

State 12 <SV = 6> <Delay = 6.06>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%row_ind_V_1_1 = phi i13 %row_ind_V_2_0_load, void %._crit_edge27.loopexit, i13 %row_ind_V_2, void %branch2"   --->   Operation 114 'phi' 'row_ind_V_1_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%row_ind_V_0 = phi i13 %row_ind_V_1_0_load, void %._crit_edge27.loopexit, i13 %row_ind_V_1_1, void %branch2"   --->   Operation 115 'phi' 'row_ind_V_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%row_ind_V_2 = phi i13 %row_ind_V_0_0_load, void %._crit_edge27.loopexit, i13 %row_ind_V_0, void %branch2"   --->   Operation 116 'phi' 'row_ind_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%row_V = phi i12 1, void %._crit_edge27.loopexit, i12 %row_V_2, void %branch2"   --->   Operation 117 'phi' 'row_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i12 %row_V"   --->   Operation 118 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (1.99ns)   --->   "%icmp_ln485 = icmp_eq  i12 %row_V, i12 %add_ln485_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 119 'icmp' 'icmp_ln485' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln485 = br i1 %icmp_ln485, void %.split3, void %._crit_edge.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 120 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln417 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln417' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 122 'specloopname' 'specloopname_ln417' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (1.99ns)   --->   "%cmp_i_i283_i = icmp_ult  i12 %row_V, i12 %img_height_cast"   --->   Operation 123 'icmp' 'cmp_i_i283_i' <Predicate = (!icmp_ln485)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (1.99ns)   --->   "%cmp_i_i253_i = icmp_sgt  i13 %zext_ln878, i13 %sext_ln485"   --->   Operation 124 'icmp' 'cmp_i_i253_i' <Predicate = (!icmp_ln485)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (1.54ns)   --->   "%sub_i_i227_i = sub i13 %zext_ln878, i13 %sext_ln485"   --->   Operation 125 'sub' 'sub_i_i227_i' <Predicate = (!icmp_ln485)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%empty = trunc i13 %sub_i_i227_i"   --->   Operation 126 'trunc' 'empty' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (1.54ns)   --->   "%sub_i210_i_cast = sub i12 2, i12 %empty"   --->   Operation 127 'sub' 'sub_i210_i_cast' <Predicate = (!icmp_ln485)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%empty_61 = trunc i12 %sub_i210_i_cast"   --->   Operation 128 'trunc' 'empty_61' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sub_i210_i_cast, i32 11"   --->   Operation 129 'bitselect' 'tmp_1' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.97ns)   --->   "%spec_select = and i1 %cmp_i_i253_i, i1 %tmp_1"   --->   Operation 130 'and' 'spec_select' <Predicate = (!icmp_ln485)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (1.99ns)   --->   "%cmp_i_i198_i_1 = icmp_slt  i12 %sub_i210_i_cast, i12 1"   --->   Operation 131 'icmp' 'cmp_i_i198_i_1' <Predicate = (!icmp_ln485)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.97ns)   --->   "%spec_select53 = and i1 %cmp_i_i253_i, i1 %cmp_i_i198_i_1"   --->   Operation 132 'and' 'spec_select53' <Predicate = (!icmp_ln485)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (2.09ns)   --->   "%cmp_i_i198_i_2 = icmp_sgt  i13 %sub_i_i227_i, i13 0"   --->   Operation 133 'icmp' 'cmp_i_i198_i_2' <Predicate = (!icmp_ln485)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.97ns)   --->   "%spec_select54 = and i1 %cmp_i_i253_i, i1 %cmp_i_i198_i_2"   --->   Operation 134 'and' 'spec_select54' <Predicate = (!icmp_ln485)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln343 = trunc i13 %row_ind_V_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343]   --->   Operation 135 'trunc' 'trunc_ln343' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln343_1 = trunc i13 %row_ind_V_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343]   --->   Operation 136 'trunc' 'trunc_ln343_1' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln197 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 137 'br' 'br_ln197' <Predicate = (!icmp_ln485)> <Delay = 1.58>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln508 = ret" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:508]   --->   Operation 138 'ret' 'ret_ln508' <Predicate = (icmp_ln485)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 2.96>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%col_V_7 = phi i12 0, void %.split3, i12 %col_V_8, void"   --->   Operation 139 'phi' 'col_V_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (1.54ns)   --->   "%col_V_8 = add i12 %col_V_7, i12 1"   --->   Operation 140 'add' 'col_V_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (1.99ns)   --->   "%icmp_ln197 = icmp_eq  i12 %col_V_7, i12 %add_ln485" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 141 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %.split, void %branch2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 142 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln197 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 143 'specpipeline' 'specpipeline_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln197 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1921, i64 1921, i64 1921" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 145 'specloopname' 'specloopname_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (1.99ns)   --->   "%icmp_ln878_2 = icmp_ult  i12 %col_V_7, i12 %zext_ln1616"   --->   Operation 146 'icmp' 'icmp_ln878_2' <Predicate = (!icmp_ln197)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.97ns)   --->   "%and_ln203 = and i1 %cmp_i_i283_i, i1 %icmp_ln878_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:203]   --->   Operation 147 'and' 'and_ln203' <Predicate = (!icmp_ln197)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %and_ln203, void %.split._crit_edge_ifconv, void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:203]   --->   Operation 148 'br' 'br_ln203' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln204 = br void %.split._crit_edge_ifconv" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 149 'br' 'br_ln204' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 6.88>
ST_14 : Operation 150 [1/1] (3.63ns)   --->   "%tmp_V_8 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %gaussian_mat_41" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 150 'read' 'tmp_V_8' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln534_4 = zext i12 %col_V_7"   --->   Operation 151 'zext' 'zext_ln534_4' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%buf_V_0_addr_4 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 152 'getelementptr' 'buf_V_0_addr_4' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%buf_V_1_addr_3 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 153 'getelementptr' 'buf_V_1_addr_3' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%buf_V_2_addr_2 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 154 'getelementptr' 'buf_V_2_addr_2' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%empty_62 = trunc i13 %row_ind_V_1_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 155 'trunc' 'empty_62' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (1.13ns)   --->   "%switch_ln204 = switch i2 %empty_62, void %branch8, i2 0, void %branch6, i2 1, void %branch7" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 156 'switch' 'switch_ln204' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 1.13>
ST_14 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln204 = store i8 %tmp_V_8, i11 %buf_V_1_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 157 'store' 'store_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln204 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 158 'br' 'br_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 == 1)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln204 = store i8 %tmp_V_8, i11 %buf_V_0_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 159 'store' 'store_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln204 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 160 'br' 'br_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 == 0)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln204 = store i8 %tmp_V_8, i11 %buf_V_2_addr_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 161 'store' 'store_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 != 0 & empty_62 != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln204 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 162 'br' 'br_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 != 0 & empty_62 != 1)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 3.25>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%conv_i152_i = zext i12 %col_V_7"   --->   Operation 163 'zext' 'conv_i152_i' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%buf_V_0_addr_5 = getelementptr i8 %buf_V_0, i64 0, i64 %conv_i152_i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 164 'getelementptr' 'buf_V_0_addr_5' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_15 : Operation 165 [2/2] (3.25ns)   --->   "%buf_V_0_load_1 = load i11 %buf_V_0_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 165 'load' 'buf_V_0_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%buf_V_1_addr_5 = getelementptr i8 %buf_V_1, i64 0, i64 %conv_i152_i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 166 'getelementptr' 'buf_V_1_addr_5' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (3.25ns)   --->   "%buf_V_1_load_1 = load i11 %buf_V_1_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 167 'load' 'buf_V_1_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%buf_V_2_addr_4 = getelementptr i8 %buf_V_2, i64 0, i64 %conv_i152_i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 168 'getelementptr' 'buf_V_2_addr_4' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_15 : Operation 169 [2/2] (3.25ns)   --->   "%buf_V_2_load_1 = load i11 %buf_V_2_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 169 'load' 'buf_V_2_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_15 : Operation 170 [1/1] (1.99ns)   --->   "%icmp_ln882 = icmp_eq  i12 %col_V_7, i12 0"   --->   Operation 170 'icmp' 'icmp_ln882' <Predicate = (!icmp_ln197)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 6.20>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%src_buf_V_2_0 = phi i8 0, void %.split3, i8 %src_buf_V_2_0_2, void"   --->   Operation 171 'phi' 'src_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%src_buf_V_1_2_3 = phi i8 0, void %.split3, i8 %src_buf_V_1_1, void"   --->   Operation 172 'phi' 'src_buf_V_1_2_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%src_buf_V_0_2_3 = phi i8 0, void %.split3, i8 %src_buf_V_0_1, void"   --->   Operation 173 'phi' 'src_buf_V_0_2_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (1.70ns)   --->   "%tmp_3 = mux i13 @_ssdm_op_Mux.ap_auto.3i13.i2, i13 %row_ind_V_2, i13 %row_ind_V_0, i13 %row_ind_V_1_1, i2 %empty_61"   --->   Operation 174 'mux' 'tmp_3' <Predicate = (!icmp_ln197)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i13 %tmp_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 175 'trunc' 'trunc_ln341' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_16 : Operation 176 [1/2] (3.25ns)   --->   "%buf_V_0_load_1 = load i11 %buf_V_0_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 176 'load' 'buf_V_0_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_16 : Operation 177 [1/2] (3.25ns)   --->   "%buf_V_1_load_1 = load i11 %buf_V_1_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 177 'load' 'buf_V_1_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_16 : Operation 178 [1/2] (3.25ns)   --->   "%buf_V_2_load_1 = load i11 %buf_V_2_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 178 'load' 'buf_V_2_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_16 : Operation 179 [1/1] (1.70ns)   --->   "%tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %trunc_ln341" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 179 'mux' 'tmp_4' <Predicate = (!icmp_ln197 & spec_select & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (1.70ns)   --->   "%tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %trunc_ln343_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343]   --->   Operation 180 'mux' 'tmp_5' <Predicate = (!icmp_ln197 & !spec_select & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node src_buf_V_0_1)   --->   "%src_buf_V_0_2 = select i1 %spec_select, i8 %tmp_4, i8 %tmp_5"   --->   Operation 181 'select' 'src_buf_V_0_2' <Predicate = (!icmp_ln197 & icmp_ln878_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (1.70ns)   --->   "%tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %trunc_ln341" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 182 'mux' 'tmp_6' <Predicate = (!icmp_ln197 & spec_select53 & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (1.70ns)   --->   "%tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %trunc_ln343" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343]   --->   Operation 183 'mux' 'tmp_7' <Predicate = (!icmp_ln197 & !spec_select53 & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node src_buf_V_1_1)   --->   "%src_buf_V_1_2 = select i1 %spec_select53, i8 %tmp_6, i8 %tmp_7"   --->   Operation 184 'select' 'src_buf_V_1_2' <Predicate = (!icmp_ln197 & icmp_ln878_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (1.70ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %trunc_ln341" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 185 'mux' 'tmp_8' <Predicate = (!icmp_ln197 & spec_select54 & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%empty_63 = trunc i13 %row_ind_V_1_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 186 'trunc' 'empty_63' <Predicate = (!icmp_ln197 & !spec_select54 & icmp_ln878_2)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (1.70ns)   --->   "%tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %empty_63" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343]   --->   Operation 187 'mux' 'tmp_9' <Predicate = (!icmp_ln197 & !spec_select54 & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node src_buf_V_2_0_2)   --->   "%arrayidx261_i534_load_0_2 = select i1 %spec_select54, i8 %tmp_8, i8 %tmp_9"   --->   Operation 188 'select' 'arrayidx261_i534_load_0_2' <Predicate = (!icmp_ln197 & icmp_ln878_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (1.24ns) (out node of the LUT)   --->   "%src_buf_V_1_1 = select i1 %icmp_ln878_2, i8 %src_buf_V_1_2, i8 %src_buf_V_1_2_3"   --->   Operation 189 'select' 'src_buf_V_1_1' <Predicate = (!icmp_ln197)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (1.24ns) (out node of the LUT)   --->   "%src_buf_V_0_1 = select i1 %icmp_ln878_2, i8 %src_buf_V_0_2, i8 %src_buf_V_0_2_3"   --->   Operation 190 'select' 'src_buf_V_0_1' <Predicate = (!icmp_ln197)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (1.24ns) (out node of the LUT)   --->   "%src_buf_V_2_0_2 = select i1 %icmp_ln878_2, i8 %arrayidx261_i534_load_0_2, i8 %src_buf_V_2_0"   --->   Operation 191 'select' 'src_buf_V_2_0_2' <Predicate = (!icmp_ln197)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!icmp_ln197 & !icmp_ln882)> <Delay = 1.58>

State 17 <SV = 11> <Delay = 3.73>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%src_buf_V_2_0_0 = phi i8 0, void %.split3, i8 %storemerge, void"   --->   Operation 193 'phi' 'src_buf_V_2_0_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%src_buf_V_0_0_0 = phi i8 0, void %.split3, i8 %src_buf_V_0_0_11, void"   --->   Operation 194 'phi' 'src_buf_V_0_0_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i8 %src_buf_V_0_1"   --->   Operation 195 'zext' 'zext_ln1346' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i8 %src_buf_V_2_0_2"   --->   Operation 196 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (1.91ns)   --->   "%ret = add i9 %zext_ln1346_1, i9 %zext_ln1346"   --->   Operation 197 'add' 'ret' <Predicate = (!icmp_ln197)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1346_2 = zext i8 %src_buf_V_0_0_0"   --->   Operation 198 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1346_3 = zext i8 %src_buf_V_2_0_0"   --->   Operation 199 'zext' 'zext_ln1346_3' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (1.91ns)   --->   "%ret_1 = add i9 %zext_ln1346_3, i9 %zext_ln1346_2"   --->   Operation 200 'add' 'ret_1' <Predicate = (!icmp_ln197)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (1.91ns)   --->   "%ret_2 = add i9 %zext_ln1346_3, i9 %zext_ln1346_1"   --->   Operation 201 'add' 'ret_2' <Predicate = (!icmp_ln197)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (1.91ns)   --->   "%ret_3 = add i9 %zext_ln1346_2, i9 %zext_ln1346"   --->   Operation 202 'add' 'ret_3' <Predicate = (!icmp_ln197)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %ret_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:121]   --->   Operation 203 'zext' 'zext_ln121' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i9 %ret_3"   --->   Operation 204 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (1.82ns)   --->   "%g_y_V_3 = sub i10 %zext_ln121, i10 %zext_ln69_1"   --->   Operation 205 'sub' 'g_y_V_3' <Predicate = (!icmp_ln197)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (1.58ns)   --->   "%br_ln365 = br i1 %icmp_ln882, void, void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:365]   --->   Operation 206 'br' 'br_ln365' <Predicate = (!icmp_ln197)> <Delay = 1.58>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%src_buf_V_0_0_11 = phi i8 %src_buf_V_0_2_3, void, i8 %src_buf_V_0_1, void %.split._crit_edge_ifconv"   --->   Operation 207 'phi' 'src_buf_V_0_0_11' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %src_buf_V_2_0, void, i8 %src_buf_V_2_0_2, void %.split._crit_edge_ifconv"   --->   Operation 208 'phi' 'storemerge' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 18 <SV = 12> <Delay = 5.57>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%src_buf_V_1_0_0 = phi i8 0, void %.split3, i8 %src_buf_V_1_0_1, void"   --->   Operation 209 'phi' 'src_buf_V_1_0_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%r = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_1_0_0, i1 0"   --->   Operation 210 'bitconcatenate' 'r' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i9 %r"   --->   Operation 211 'zext' 'zext_ln1497' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%r_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_1_1, i1 0"   --->   Operation 212 'bitconcatenate' 'r_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1497_1 = zext i9 %r_1"   --->   Operation 213 'zext' 'zext_ln1497_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i9 %ret" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:100]   --->   Operation 214 'zext' 'zext_ln100' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i9 %ret_1"   --->   Operation 215 'zext' 'zext_ln69' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (1.82ns)   --->   "%g_x_V_3 = sub i10 %zext_ln1497_1, i10 %zext_ln1497"   --->   Operation 216 'sub' 'g_x_V_3' <Predicate = (!icmp_ln197)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i10 %g_x_V_3"   --->   Operation 217 'sext' 'sext_ln69' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%g_x_V_4 = add i11 %sext_ln69, i11 %zext_ln100"   --->   Operation 218 'add' 'g_x_V_4' <Predicate = (!icmp_ln197)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 219 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%g_x_V = sub i11 %g_x_V_4, i11 %zext_ln69"   --->   Operation 219 'sub' 'g_x_V' <Predicate = (!icmp_ln197)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%r_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_0_2_3, i1 0"   --->   Operation 220 'bitconcatenate' 'r_2' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1497_2 = zext i9 %r_2"   --->   Operation 221 'zext' 'zext_ln1497_2' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%r_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_2_0, i1 0"   --->   Operation 222 'bitconcatenate' 'r_3' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1497_3 = zext i9 %r_3"   --->   Operation 223 'zext' 'zext_ln1497_3' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i10 %g_y_V_3"   --->   Operation 224 'sext' 'sext_ln69_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%g_y_V_4 = sub i11 %sext_ln69_1, i11 %zext_ln1497_2"   --->   Operation 225 'sub' 'g_y_V_4' <Predicate = (!icmp_ln197)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 226 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%g_y_V = add i11 %g_y_V_4, i11 %zext_ln1497_3"   --->   Operation 226 'add' 'g_y_V' <Predicate = (!icmp_ln197)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%src_buf_V_1_0_1 = phi i8 %src_buf_V_1_2_3, void, i8 %src_buf_V_1_1, void %.split._crit_edge_ifconv"   --->   Operation 227 'phi' 'src_buf_V_1_0_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 3.63>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i11 %g_x_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:100]   --->   Operation 229 'sext' 'sext_ln100' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i11 %g_y_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:121]   --->   Operation 230 'sext' 'sext_ln121' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %gradx_mat_42, i16 %sext_ln100" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = (!icmp_ln197 & !icmp_ln882)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_19 : Operation 232 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %grady_mat_45, i16 %sext_ln121" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 232 'write' 'write_ln174' <Predicate = (!icmp_ln197 & !icmp_ln882)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 20 <SV = 13> <Delay = 1.54>
ST_20 : Operation 233 [1/1] (1.54ns)   --->   "%row_V_2 = add i12 %row_V, i12 1"   --->   Operation 233 'add' 'row_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gaussian_mat_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gradx_mat_42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grady_mat_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_ind_V_0_0             (alloca           ) [ 001000000000000000000]
row_ind_V_1_0             (alloca           ) [ 001000000000000000000]
row_ind_V_2_0             (alloca           ) [ 001000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000]
img_width_read            (read             ) [ 001111111110000000000]
img_height_read           (read             ) [ 001111111111000000000]
buf_V_0                   (alloca           ) [ 001111111111111111111]
buf_V_1                   (alloca           ) [ 001111111111111111111]
buf_V_2                   (alloca           ) [ 001111111111111111111]
specmemcore_ln440         (specmemcore      ) [ 000000000000000000000]
br_ln448                  (br               ) [ 011000000000000000000]
row_ind_V_0_2             (phi              ) [ 001000000000000000000]
init_row_ind              (add              ) [ 011000000000000000000]
row_ind_V_0_0_load        (load             ) [ 000111111111111111111]
row_ind_V_1_0_load        (load             ) [ 000111111111111111111]
row_ind_V_2_0_load        (load             ) [ 000111111111111111111]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000]
icmp_ln878                (icmp             ) [ 001000000000000000000]
br_ln448                  (br               ) [ 000000000000000000000]
speclooptripcount_ln448   (speclooptripcount) [ 000000000000000000000]
specloopname_ln448        (specloopname     ) [ 000000000000000000000]
zext_ln301                (zext             ) [ 000000000000000000000]
switch_ln452              (switch           ) [ 000000000000000000000]
store_ln452               (store            ) [ 000000000000000000000]
br_ln452                  (br               ) [ 000000000000000000000]
store_ln452               (store            ) [ 000000000000000000000]
br_ln452                  (br               ) [ 000000000000000000000]
store_ln452               (store            ) [ 000000000000000000000]
br_ln452                  (br               ) [ 000000000000000000000]
br_ln0                    (br               ) [ 011000000000000000000]
zext_ln534                (zext             ) [ 000111110000000000000]
zext_ln1616               (zext             ) [ 000011111111111111111]
zext_ln456                (zext             ) [ 000011110000000000000]
br_ln456                  (br               ) [ 000111110000000000000]
init_buf                  (phi              ) [ 000011110000000000000]
icmp_ln878_1              (icmp             ) [ 000011111110000000000]
br_ln456                  (br               ) [ 000000000000000000000]
speclooptripcount_ln456   (speclooptripcount) [ 000000000000000000000]
specloopname_ln456        (specloopname     ) [ 000000000000000000000]
trunc_ln466               (trunc            ) [ 000001100000000000000]
br_ln460                  (br               ) [ 000011110000000000000]
trunc_ln480               (trunc            ) [ 000000001110000000000]
br_ln0                    (br               ) [ 000011111110000000000]
col_V                     (phi              ) [ 000001100000000000000]
col_V_6                   (add              ) [ 000011110000000000000]
icmp_ln460                (icmp             ) [ 000011110000000000000]
br_ln460                  (br               ) [ 000000000000000000000]
switch_ln466              (switch           ) [ 000000000000000000000]
br_ln0                    (br               ) [ 000011110000000000000]
specpipeline_ln417        (specpipeline     ) [ 000000000000000000000]
speclooptripcount_ln417   (speclooptripcount) [ 000000000000000000000]
specloopname_ln417        (specloopname     ) [ 000000000000000000000]
tmp_V                     (read             ) [ 000000000000000000000]
zext_ln534_3              (zext             ) [ 000000000000000000000]
buf_V_0_addr_3            (getelementptr    ) [ 000000000000000000000]
buf_V_1_addr              (getelementptr    ) [ 000000000000000000000]
buf_V_2_addr              (getelementptr    ) [ 000000000000000000000]
store_ln466               (store            ) [ 000000000000000000000]
br_ln466                  (br               ) [ 000000000000000000000]
store_ln466               (store            ) [ 000000000000000000000]
br_ln466                  (br               ) [ 000000000000000000000]
store_ln466               (store            ) [ 000000000000000000000]
br_ln466                  (br               ) [ 000000000000000000000]
add_ln456                 (add              ) [ 000111110000000000000]
br_ln0                    (br               ) [ 000111110000000000000]
col_V_4                   (phi              ) [ 000000001000000000000]
col_V_5                   (add              ) [ 000010001110000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000]
icmp_ln471                (icmp             ) [ 000000001110000000000]
br_ln471                  (br               ) [ 000000000000000000000]
conv_i90                  (zext             ) [ 000000000000000000000]
buf_V_0_addr              (getelementptr    ) [ 000000001110000000000]
buf_V_1_addr_4            (getelementptr    ) [ 000000001100000000000]
buf_V_2_addr_3            (getelementptr    ) [ 000000001100000000000]
buf_V_0_load              (load             ) [ 000000000000000000000]
buf_V_1_load              (load             ) [ 000000000000000000000]
buf_V_2_load              (load             ) [ 000000000000000000000]
tmp                       (mux              ) [ 000000001010000000000]
speclooptripcount_ln417   (speclooptripcount) [ 000000000000000000000]
specloopname_ln417        (specloopname     ) [ 000000000000000000000]
store_ln480               (store            ) [ 000000000000000000000]
br_ln0                    (br               ) [ 000010001110000000000]
img_height_cast           (zext             ) [ 000000000000111111111]
sub227_i                  (add              ) [ 000000000000000000000]
sext_ln485                (sext             ) [ 000000000000111111111]
add_ln485                 (add              ) [ 000000000000111111111]
add_ln485_1               (add              ) [ 000000000000111111111]
br_ln485                  (br               ) [ 000000000001111111111]
row_ind_V_1_1             (phi              ) [ 000000000001111111111]
row_ind_V_0               (phi              ) [ 000000000001111111111]
row_ind_V_2               (phi              ) [ 000000000001111111111]
row_V                     (phi              ) [ 000000000000111111111]
zext_ln878                (zext             ) [ 000000000000000000000]
icmp_ln485                (icmp             ) [ 000000000000111111111]
br_ln485                  (br               ) [ 000000000000000000000]
speclooptripcount_ln417   (speclooptripcount) [ 000000000000000000000]
specloopname_ln417        (specloopname     ) [ 000000000000000000000]
cmp_i_i283_i              (icmp             ) [ 000000000000011111110]
cmp_i_i253_i              (icmp             ) [ 000000000000000000000]
sub_i_i227_i              (sub              ) [ 000000000000000000000]
empty                     (trunc            ) [ 000000000000000000000]
sub_i210_i_cast           (sub              ) [ 000000000000000000000]
empty_61                  (trunc            ) [ 000000000000011111110]
tmp_1                     (bitselect        ) [ 000000000000000000000]
spec_select               (and              ) [ 000000000000011111110]
cmp_i_i198_i_1            (icmp             ) [ 000000000000000000000]
spec_select53             (and              ) [ 000000000000011111110]
cmp_i_i198_i_2            (icmp             ) [ 000000000000000000000]
spec_select54             (and              ) [ 000000000000011111110]
trunc_ln343               (trunc            ) [ 000000000000011111110]
trunc_ln343_1             (trunc            ) [ 000000000000011111110]
br_ln197                  (br               ) [ 000000000000111111111]
ret_ln508                 (ret              ) [ 000000000000000000000]
col_V_7                   (phi              ) [ 000000000000011100010]
col_V_8                   (add              ) [ 000000000000111111111]
icmp_ln197                (icmp             ) [ 000000000000111111111]
br_ln197                  (br               ) [ 000000000000000000000]
specpipeline_ln197        (specpipeline     ) [ 000000000000000000000]
speclooptripcount_ln197   (speclooptripcount) [ 000000000000000000000]
specloopname_ln197        (specloopname     ) [ 000000000000000000000]
icmp_ln878_2              (icmp             ) [ 000000000000011110000]
and_ln203                 (and              ) [ 000000000000111111111]
br_ln203                  (br               ) [ 000000000000000000000]
br_ln204                  (br               ) [ 000000000000000000000]
tmp_V_8                   (read             ) [ 000000000000000000000]
zext_ln534_4              (zext             ) [ 000000000000000000000]
buf_V_0_addr_4            (getelementptr    ) [ 000000000000000000000]
buf_V_1_addr_3            (getelementptr    ) [ 000000000000000000000]
buf_V_2_addr_2            (getelementptr    ) [ 000000000000000000000]
empty_62                  (trunc            ) [ 000000000000111111111]
switch_ln204              (switch           ) [ 000000000000000000000]
store_ln204               (store            ) [ 000000000000000000000]
br_ln204                  (br               ) [ 000000000000000000000]
store_ln204               (store            ) [ 000000000000000000000]
br_ln204                  (br               ) [ 000000000000000000000]
store_ln204               (store            ) [ 000000000000000000000]
br_ln204                  (br               ) [ 000000000000000000000]
conv_i152_i               (zext             ) [ 000000000000000000000]
buf_V_0_addr_5            (getelementptr    ) [ 000000000000010010000]
buf_V_1_addr_5            (getelementptr    ) [ 000000000000010010000]
buf_V_2_addr_4            (getelementptr    ) [ 000000000000010010000]
icmp_ln882                (icmp             ) [ 000000000000010011110]
src_buf_V_2_0             (phi              ) [ 000000000000011111110]
src_buf_V_1_2_3           (phi              ) [ 000000000000011111110]
src_buf_V_0_2_3           (phi              ) [ 000000000000011111110]
tmp_3                     (mux              ) [ 000000000000000000000]
trunc_ln341               (trunc            ) [ 000000000000000000000]
buf_V_0_load_1            (load             ) [ 000000000000000000000]
buf_V_1_load_1            (load             ) [ 000000000000000000000]
buf_V_2_load_1            (load             ) [ 000000000000000000000]
tmp_4                     (mux              ) [ 000000000000000000000]
tmp_5                     (mux              ) [ 000000000000000000000]
src_buf_V_0_2             (select           ) [ 000000000000000000000]
tmp_6                     (mux              ) [ 000000000000000000000]
tmp_7                     (mux              ) [ 000000000000000000000]
src_buf_V_1_2             (select           ) [ 000000000000000000000]
tmp_8                     (mux              ) [ 000000000000000000000]
empty_63                  (trunc            ) [ 000000000000000000000]
tmp_9                     (mux              ) [ 000000000000000000000]
arrayidx261_i534_load_0_2 (select           ) [ 000000000000000000000]
src_buf_V_1_1             (select           ) [ 000000000000111111111]
src_buf_V_0_1             (select           ) [ 000000000000111111111]
src_buf_V_2_0_2           (select           ) [ 000000000000111111111]
br_ln0                    (br               ) [ 000000000000111111111]
src_buf_V_2_0_0           (phi              ) [ 000000000000011111010]
src_buf_V_0_0_0           (phi              ) [ 000000000000011111010]
zext_ln1346               (zext             ) [ 000000000000000000000]
zext_ln1346_1             (zext             ) [ 000000000000000000000]
ret                       (add              ) [ 000000000000010000100]
zext_ln1346_2             (zext             ) [ 000000000000000000000]
zext_ln1346_3             (zext             ) [ 000000000000000000000]
ret_1                     (add              ) [ 000000000000010000100]
ret_2                     (add              ) [ 000000000000000000000]
ret_3                     (add              ) [ 000000000000000000000]
zext_ln121                (zext             ) [ 000000000000000000000]
zext_ln69_1               (zext             ) [ 000000000000000000000]
g_y_V_3                   (sub              ) [ 000000000000010000100]
br_ln365                  (br               ) [ 000000000000111111111]
src_buf_V_0_0_11          (phi              ) [ 000000000000110001101]
storemerge                (phi              ) [ 000000000000110001101]
src_buf_V_1_0_0           (phi              ) [ 000000000000011111110]
r                         (bitconcatenate   ) [ 000000000000000000000]
zext_ln1497               (zext             ) [ 000000000000000000000]
r_1                       (bitconcatenate   ) [ 000000000000000000000]
zext_ln1497_1             (zext             ) [ 000000000000000000000]
zext_ln100                (zext             ) [ 000000000000000000000]
zext_ln69                 (zext             ) [ 000000000000000000000]
g_x_V_3                   (sub              ) [ 000000000000000000000]
sext_ln69                 (sext             ) [ 000000000000000000000]
g_x_V_4                   (add              ) [ 000000000000000000000]
g_x_V                     (sub              ) [ 000000000000010000010]
r_2                       (bitconcatenate   ) [ 000000000000000000000]
zext_ln1497_2             (zext             ) [ 000000000000000000000]
r_3                       (bitconcatenate   ) [ 000000000000000000000]
zext_ln1497_3             (zext             ) [ 000000000000000000000]
sext_ln69_1               (sext             ) [ 000000000000000000000]
g_y_V_4                   (sub              ) [ 000000000000000000000]
g_y_V                     (add              ) [ 000000000000010000010]
src_buf_V_1_0_1           (phi              ) [ 000000000000110000101]
br_ln0                    (br               ) [ 000000000000111111111]
sext_ln100                (sext             ) [ 000000000000000000000]
sext_ln121                (sext             ) [ 000000000000000000000]
write_ln174               (write            ) [ 000000000000000000000]
write_ln174               (write            ) [ 000000000000000000000]
row_V_2                   (add              ) [ 000000000001111111111]
br_ln0                    (br               ) [ 000000000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gaussian_mat_41">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gaussian_mat_41"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gradx_mat_42">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx_mat_42"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="grady_mat_45">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grady_mat_45"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i13.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="row_ind_V_0_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_0_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="row_ind_V_1_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_1_0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="row_ind_V_2_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_2_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_V_0_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buf_V_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_V_2_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="img_width_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="11" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="img_height_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="0"/>
<pin id="133" dir="1" index="2" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/6 tmp_V_8/14 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln174_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="0" index="2" bw="11" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/19 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln174_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="11" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/19 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buf_V_0_addr_3_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_0_addr_3/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buf_V_1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="11" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buf_V_2_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="11" slack="0"/>
<pin id="180" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
<pin id="182" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln466/6 buf_V_1_load/8 store_ln204/14 buf_V_1_load_1/15 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="11" slack="0"/>
<pin id="191" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
<pin id="193" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln466/6 buf_V_0_load/8 store_ln480/10 store_ln204/14 buf_V_0_load_1/15 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="201" dir="0" index="4" bw="11" slack="0"/>
<pin id="202" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
<pin id="204" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln466/6 buf_V_2_load/8 store_ln204/14 buf_V_2_load_1/15 "/>
</bind>
</comp>

<comp id="207" class="1004" name="buf_V_0_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_0_addr/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="buf_V_1_addr_4_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr_4/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="buf_V_2_addr_3_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="11" slack="0"/>
<pin id="225" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr_3/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="buf_V_0_addr_4_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="12" slack="0"/>
<pin id="232" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_0_addr_4/14 "/>
</bind>
</comp>

<comp id="234" class="1004" name="buf_V_1_addr_3_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="12" slack="0"/>
<pin id="238" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr_3/14 "/>
</bind>
</comp>

<comp id="240" class="1004" name="buf_V_2_addr_2_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="12" slack="0"/>
<pin id="244" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr_2/14 "/>
</bind>
</comp>

<comp id="249" class="1004" name="buf_V_0_addr_5_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="12" slack="0"/>
<pin id="253" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_0_addr_5/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="buf_V_1_addr_5_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="12" slack="0"/>
<pin id="260" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr_5/15 "/>
</bind>
</comp>

<comp id="263" class="1004" name="buf_V_2_addr_4_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="12" slack="0"/>
<pin id="267" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr_4/15 "/>
</bind>
</comp>

<comp id="270" class="1005" name="row_ind_V_0_2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="1"/>
<pin id="272" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_0_2 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="row_ind_V_0_2_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="2" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_0_2/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="init_buf_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="2"/>
<pin id="283" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="init_buf (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="init_buf_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="13" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="init_buf/4 "/>
</bind>
</comp>

<comp id="291" class="1005" name="col_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="1"/>
<pin id="293" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_V (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="col_V_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="11" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_V/5 "/>
</bind>
</comp>

<comp id="303" class="1005" name="col_V_4_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="1"/>
<pin id="305" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_V_4 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="col_V_4_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_V_4/8 "/>
</bind>
</comp>

<comp id="314" class="1005" name="row_ind_V_1_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="13" slack="0"/>
<pin id="316" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="row_ind_V_1_1_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="5"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="13" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_1_1/12 "/>
</bind>
</comp>

<comp id="324" class="1005" name="row_ind_V_0_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_0 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="row_ind_V_0_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="13" slack="5"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="13" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_0/12 "/>
</bind>
</comp>

<comp id="335" class="1005" name="row_ind_V_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="13" slack="0"/>
<pin id="337" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_2 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="row_ind_V_2_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="13" slack="5"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="13" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_2/12 "/>
</bind>
</comp>

<comp id="347" class="1005" name="row_V_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="1"/>
<pin id="349" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_V (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="row_V_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="12" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_V/12 "/>
</bind>
</comp>

<comp id="359" class="1005" name="col_V_7_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="1"/>
<pin id="361" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="col_V_7 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="col_V_7_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="12" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_V_7/13 "/>
</bind>
</comp>

<comp id="371" class="1005" name="src_buf_V_2_0_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_V_2_0 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="src_buf_V_2_0_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="4"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_2_0/16 "/>
</bind>
</comp>

<comp id="383" class="1005" name="src_buf_V_1_2_3_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="2"/>
<pin id="385" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_buf_V_1_2_3 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="src_buf_V_1_2_3_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="4"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="8" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_1_2_3/16 "/>
</bind>
</comp>

<comp id="395" class="1005" name="src_buf_V_0_2_3_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_V_0_2_3 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="src_buf_V_0_2_3_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="4"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_0_2_3/16 "/>
</bind>
</comp>

<comp id="407" class="1005" name="src_buf_V_2_0_0_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="5"/>
<pin id="409" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_buf_V_2_0_0 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="src_buf_V_2_0_0_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="5"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="8" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_2_0_0/17 "/>
</bind>
</comp>

<comp id="418" class="1005" name="src_buf_V_0_0_0_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="5"/>
<pin id="420" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_buf_V_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="src_buf_V_0_0_0_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="5"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_0_0_0/17 "/>
</bind>
</comp>

<comp id="429" class="1005" name="src_buf_V_0_0_11_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_0_0_11 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="src_buf_V_0_0_11_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="8" slack="1"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_0_0_11/17 "/>
</bind>
</comp>

<comp id="441" class="1005" name="storemerge_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="storemerge_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="8" slack="1"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/17 "/>
</bind>
</comp>

<comp id="453" class="1005" name="src_buf_V_1_0_0_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="6"/>
<pin id="455" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_buf_V_1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="src_buf_V_1_0_0_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="6"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="8" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_1_0_0/18 "/>
</bind>
</comp>

<comp id="464" class="1005" name="src_buf_V_1_0_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_1_0_1 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="src_buf_V_1_0_1_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="2"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="8" slack="2"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_1_0_1/18 "/>
</bind>
</comp>

<comp id="476" class="1004" name="init_row_ind_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="init_row_ind/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="row_ind_V_0_0_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="13" slack="1"/>
<pin id="484" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_0_0_load/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="row_ind_V_1_0_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="1"/>
<pin id="487" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_1_0_load/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="row_ind_V_2_0_load_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="13" slack="1"/>
<pin id="490" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_2_0_load/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln878_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln301_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln452_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="0" index="1" bw="13" slack="1"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln452/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln452_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="13" slack="1"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln452/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln452_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="0" index="1" bw="13" slack="1"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln452/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln534_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="13" slack="1"/>
<pin id="518" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln1616_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="2"/>
<pin id="521" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1616/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln456_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="13" slack="1"/>
<pin id="524" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln456/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln878_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="0" index="1" bw="64" slack="1"/>
<pin id="528" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_1/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln466_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln466/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln480_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="13" slack="2"/>
<pin id="536" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln480/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="col_V_6_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V_6/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln460_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="0" index="1" bw="11" slack="4"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln534_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_3/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln456_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="2"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln456/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="col_V_5_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="11" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V_5/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln471_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="11" slack="0"/>
<pin id="569" dir="0" index="1" bw="11" slack="4"/>
<pin id="570" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln471/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="conv_i90_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i90/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="0" index="2" bw="8" slack="0"/>
<pin id="583" dir="0" index="3" bw="8" slack="0"/>
<pin id="584" dir="0" index="4" bw="2" slack="2"/>
<pin id="585" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="img_height_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="5"/>
<pin id="592" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="img_height_cast/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sub227_i_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub227_i/11 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln485_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="12" slack="0"/>
<pin id="601" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln485/11 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln485_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="3"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln485/11 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln485_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln485_1/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln878_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="0"/>
<pin id="616" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/12 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln485_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="12" slack="0"/>
<pin id="620" dir="0" index="1" bw="12" slack="1"/>
<pin id="621" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln485/12 "/>
</bind>
</comp>

<comp id="623" class="1004" name="cmp_i_i283_i_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="12" slack="0"/>
<pin id="625" dir="0" index="1" bw="12" slack="1"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i283_i/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="cmp_i_i253_i_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="12" slack="0"/>
<pin id="630" dir="0" index="1" bw="12" slack="1"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i253_i/12 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sub_i_i227_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="12" slack="0"/>
<pin id="635" dir="0" index="1" bw="12" slack="1"/>
<pin id="636" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i227_i/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="empty_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="13" slack="0"/>
<pin id="640" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sub_i210_i_cast_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="0" index="1" bw="12" slack="0"/>
<pin id="645" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i210_i_cast/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="empty_61_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="0"/>
<pin id="650" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_61/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="12" slack="0"/>
<pin id="655" dir="0" index="2" bw="5" slack="0"/>
<pin id="656" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="spec_select_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="spec_select/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="cmp_i_i198_i_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="0"/>
<pin id="668" dir="0" index="1" bw="12" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i198_i_1/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="spec_select53_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="spec_select53/12 "/>
</bind>
</comp>

<comp id="678" class="1004" name="cmp_i_i198_i_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="13" slack="0"/>
<pin id="680" dir="0" index="1" bw="13" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i198_i_2/12 "/>
</bind>
</comp>

<comp id="684" class="1004" name="spec_select54_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="spec_select54/12 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln343_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="13" slack="0"/>
<pin id="692" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln343/12 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln343_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="13" slack="0"/>
<pin id="696" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln343_1/12 "/>
</bind>
</comp>

<comp id="698" class="1004" name="col_V_8_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="12" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V_8/13 "/>
</bind>
</comp>

<comp id="704" class="1004" name="icmp_ln197_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="0" index="1" bw="12" slack="2"/>
<pin id="707" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/13 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln878_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="12" slack="0"/>
<pin id="711" dir="0" index="1" bw="12" slack="5"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_2/13 "/>
</bind>
</comp>

<comp id="714" class="1004" name="and_ln203_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/13 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln534_4_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="1"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_4/14 "/>
</bind>
</comp>

<comp id="726" class="1004" name="empty_62_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="2"/>
<pin id="728" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_62/14 "/>
</bind>
</comp>

<comp id="730" class="1004" name="conv_i152_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="12" slack="2"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i152_i/15 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln882_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="12" slack="2"/>
<pin id="739" dir="0" index="1" bw="12" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/15 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="13" slack="0"/>
<pin id="745" dir="0" index="1" bw="13" slack="4"/>
<pin id="746" dir="0" index="2" bw="13" slack="4"/>
<pin id="747" dir="0" index="3" bw="13" slack="4"/>
<pin id="748" dir="0" index="4" bw="2" slack="4"/>
<pin id="749" dir="1" index="5" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="754" class="1004" name="trunc_ln341_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="13" slack="0"/>
<pin id="756" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln341/16 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="8" slack="0"/>
<pin id="761" dir="0" index="2" bw="8" slack="0"/>
<pin id="762" dir="0" index="3" bw="8" slack="0"/>
<pin id="763" dir="0" index="4" bw="2" slack="0"/>
<pin id="764" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/16 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_5_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="0"/>
<pin id="773" dir="0" index="2" bw="8" slack="0"/>
<pin id="774" dir="0" index="3" bw="8" slack="0"/>
<pin id="775" dir="0" index="4" bw="2" slack="4"/>
<pin id="776" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="781" class="1004" name="src_buf_V_0_2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="4"/>
<pin id="783" dir="0" index="1" bw="8" slack="0"/>
<pin id="784" dir="0" index="2" bw="8" slack="0"/>
<pin id="785" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_buf_V_0_2/16 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_6_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="0" index="2" bw="8" slack="0"/>
<pin id="792" dir="0" index="3" bw="8" slack="0"/>
<pin id="793" dir="0" index="4" bw="2" slack="0"/>
<pin id="794" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/16 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_7_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="0"/>
<pin id="803" dir="0" index="2" bw="8" slack="0"/>
<pin id="804" dir="0" index="3" bw="8" slack="0"/>
<pin id="805" dir="0" index="4" bw="2" slack="4"/>
<pin id="806" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/16 "/>
</bind>
</comp>

<comp id="811" class="1004" name="src_buf_V_1_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="4"/>
<pin id="813" dir="0" index="1" bw="8" slack="0"/>
<pin id="814" dir="0" index="2" bw="8" slack="0"/>
<pin id="815" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_buf_V_1_2/16 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_8_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="8" slack="0"/>
<pin id="821" dir="0" index="2" bw="8" slack="0"/>
<pin id="822" dir="0" index="3" bw="8" slack="0"/>
<pin id="823" dir="0" index="4" bw="2" slack="0"/>
<pin id="824" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/16 "/>
</bind>
</comp>

<comp id="830" class="1004" name="empty_63_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="13" slack="4"/>
<pin id="832" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_63/16 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_9_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="0"/>
<pin id="837" dir="0" index="2" bw="8" slack="0"/>
<pin id="838" dir="0" index="3" bw="8" slack="0"/>
<pin id="839" dir="0" index="4" bw="2" slack="0"/>
<pin id="840" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/16 "/>
</bind>
</comp>

<comp id="846" class="1004" name="arrayidx261_i534_load_0_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="4"/>
<pin id="848" dir="0" index="1" bw="8" slack="0"/>
<pin id="849" dir="0" index="2" bw="8" slack="0"/>
<pin id="850" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayidx261_i534_load_0_2/16 "/>
</bind>
</comp>

<comp id="853" class="1004" name="src_buf_V_1_1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="3"/>
<pin id="855" dir="0" index="1" bw="8" slack="0"/>
<pin id="856" dir="0" index="2" bw="8" slack="0"/>
<pin id="857" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_buf_V_1_1/16 "/>
</bind>
</comp>

<comp id="860" class="1004" name="src_buf_V_0_1_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="3"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="0" index="2" bw="8" slack="0"/>
<pin id="864" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_buf_V_0_1/16 "/>
</bind>
</comp>

<comp id="867" class="1004" name="src_buf_V_2_0_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="3"/>
<pin id="869" dir="0" index="1" bw="8" slack="0"/>
<pin id="870" dir="0" index="2" bw="8" slack="0"/>
<pin id="871" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_buf_V_2_0_2/16 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln1346_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="1"/>
<pin id="876" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346/17 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln1346_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="1"/>
<pin id="879" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_1/17 "/>
</bind>
</comp>

<comp id="880" class="1004" name="ret_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/17 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln1346_2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_2/17 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln1346_3_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_3/17 "/>
</bind>
</comp>

<comp id="894" class="1004" name="ret_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_1/17 "/>
</bind>
</comp>

<comp id="900" class="1004" name="ret_2_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_2/17 "/>
</bind>
</comp>

<comp id="906" class="1004" name="ret_3_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="0"/>
<pin id="909" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_3/17 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln121_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="9" slack="0"/>
<pin id="914" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln69_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="9" slack="0"/>
<pin id="918" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/17 "/>
</bind>
</comp>

<comp id="920" class="1004" name="g_y_V_3_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="9" slack="0"/>
<pin id="922" dir="0" index="1" bw="9" slack="0"/>
<pin id="923" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="g_y_V_3/17 "/>
</bind>
</comp>

<comp id="926" class="1004" name="r_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="9" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="0"/>
<pin id="929" dir="0" index="2" bw="1" slack="0"/>
<pin id="930" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r/18 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln1497_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="9" slack="0"/>
<pin id="936" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/18 "/>
</bind>
</comp>

<comp id="938" class="1004" name="r_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="9" slack="0"/>
<pin id="940" dir="0" index="1" bw="8" slack="2"/>
<pin id="941" dir="0" index="2" bw="1" slack="0"/>
<pin id="942" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_1/18 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln1497_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="9" slack="0"/>
<pin id="947" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497_1/18 "/>
</bind>
</comp>

<comp id="949" class="1004" name="zext_ln100_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="9" slack="1"/>
<pin id="951" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/18 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln69_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="9" slack="1"/>
<pin id="954" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/18 "/>
</bind>
</comp>

<comp id="955" class="1004" name="g_x_V_3_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="9" slack="0"/>
<pin id="957" dir="0" index="1" bw="9" slack="0"/>
<pin id="958" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="g_x_V_3/18 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln69_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="10" slack="0"/>
<pin id="963" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/18 "/>
</bind>
</comp>

<comp id="965" class="1004" name="g_x_V_4_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="0"/>
<pin id="967" dir="0" index="1" bw="9" slack="0"/>
<pin id="968" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="g_x_V_4/18 "/>
</bind>
</comp>

<comp id="971" class="1004" name="g_x_V_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="11" slack="0"/>
<pin id="973" dir="0" index="1" bw="9" slack="0"/>
<pin id="974" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="g_x_V/18 "/>
</bind>
</comp>

<comp id="977" class="1004" name="r_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="9" slack="0"/>
<pin id="979" dir="0" index="1" bw="8" slack="2"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_2/18 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln1497_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="9" slack="0"/>
<pin id="987" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497_2/18 "/>
</bind>
</comp>

<comp id="989" class="1004" name="r_3_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="9" slack="0"/>
<pin id="991" dir="0" index="1" bw="8" slack="2"/>
<pin id="992" dir="0" index="2" bw="1" slack="0"/>
<pin id="993" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_3/18 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln1497_3_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="9" slack="0"/>
<pin id="999" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497_3/18 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sext_ln69_1_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="1"/>
<pin id="1003" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_1/18 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="g_y_V_4_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="10" slack="0"/>
<pin id="1006" dir="0" index="1" bw="9" slack="0"/>
<pin id="1007" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="g_y_V_4/18 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="g_y_V_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="11" slack="0"/>
<pin id="1012" dir="0" index="1" bw="9" slack="0"/>
<pin id="1013" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="g_y_V/18 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln100_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="11" slack="1"/>
<pin id="1018" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/19 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="sext_ln121_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="1"/>
<pin id="1022" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln121/19 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="row_V_2_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="12" slack="7"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V_2/20 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="row_ind_V_0_0_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="13" slack="1"/>
<pin id="1032" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_0_0 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="row_ind_V_1_0_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="13" slack="1"/>
<pin id="1038" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_1_0 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="row_ind_V_2_0_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="13" slack="1"/>
<pin id="1044" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_2_0 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="img_width_read_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="11" slack="2"/>
<pin id="1050" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="1055" class="1005" name="img_height_read_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="11" slack="5"/>
<pin id="1057" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="1060" class="1005" name="init_row_ind_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="2" slack="0"/>
<pin id="1062" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="init_row_ind "/>
</bind>
</comp>

<comp id="1065" class="1005" name="row_ind_V_0_0_load_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="13" slack="5"/>
<pin id="1067" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="row_ind_V_0_0_load "/>
</bind>
</comp>

<comp id="1070" class="1005" name="row_ind_V_1_0_load_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="13" slack="1"/>
<pin id="1072" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_1_0_load "/>
</bind>
</comp>

<comp id="1077" class="1005" name="row_ind_V_2_0_load_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="13" slack="1"/>
<pin id="1079" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_2_0_load "/>
</bind>
</comp>

<comp id="1086" class="1005" name="zext_ln534_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="64" slack="1"/>
<pin id="1088" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="zext_ln1616_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="12" slack="3"/>
<pin id="1093" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1616 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="zext_ln456_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="64" slack="1"/>
<pin id="1099" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln456 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="icmp_ln878_1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="1"/>
<pin id="1104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="trunc_ln466_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="2" slack="1"/>
<pin id="1108" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln466 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="trunc_ln480_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="2" slack="2"/>
<pin id="1112" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln480 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="col_V_6_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="11" slack="0"/>
<pin id="1117" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_V_6 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="icmp_ln460_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln460 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="add_ln456_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="64" slack="1"/>
<pin id="1126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln456 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="col_V_5_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="11" slack="0"/>
<pin id="1131" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_V_5 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="icmp_ln471_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="1"/>
<pin id="1136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln471 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="buf_V_0_addr_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="11" slack="1"/>
<pin id="1140" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_0_addr "/>
</bind>
</comp>

<comp id="1144" class="1005" name="buf_V_1_addr_4_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="11" slack="1"/>
<pin id="1146" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_addr_4 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="buf_V_2_addr_3_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="11" slack="1"/>
<pin id="1151" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_2_addr_3 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="1"/>
<pin id="1156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1159" class="1005" name="img_height_cast_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="12" slack="1"/>
<pin id="1161" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_height_cast "/>
</bind>
</comp>

<comp id="1164" class="1005" name="sext_ln485_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="13" slack="1"/>
<pin id="1166" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln485 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="add_ln485_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="12" slack="2"/>
<pin id="1172" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln485 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="add_ln485_1_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="12" slack="1"/>
<pin id="1177" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln485_1 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="icmp_ln485_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln485 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="cmp_i_i283_i_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i283_i "/>
</bind>
</comp>

<comp id="1189" class="1005" name="empty_61_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="2" slack="4"/>
<pin id="1191" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="empty_61 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="spec_select_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="4"/>
<pin id="1196" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="spec_select "/>
</bind>
</comp>

<comp id="1199" class="1005" name="spec_select53_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="4"/>
<pin id="1201" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="spec_select53 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="spec_select54_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="4"/>
<pin id="1206" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="spec_select54 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="trunc_ln343_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="2" slack="4"/>
<pin id="1211" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln343 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="trunc_ln343_1_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="2" slack="4"/>
<pin id="1216" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln343_1 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="col_V_8_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="12" slack="0"/>
<pin id="1221" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="col_V_8 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="icmp_ln197_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="1"/>
<pin id="1226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="icmp_ln878_2_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="3"/>
<pin id="1230" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln878_2 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="and_ln203_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="1"/>
<pin id="1237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln203 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="buf_V_0_addr_5_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="11" slack="1"/>
<pin id="1244" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_0_addr_5 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="buf_V_1_addr_5_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="11" slack="1"/>
<pin id="1249" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_addr_5 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="buf_V_2_addr_4_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="11" slack="1"/>
<pin id="1254" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_2_addr_4 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="icmp_ln882_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="src_buf_V_1_1_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="8" slack="0"/>
<pin id="1263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_1_1 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="src_buf_V_0_1_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="0"/>
<pin id="1270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_0_1 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="src_buf_V_2_0_2_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="0"/>
<pin id="1277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_2_0_2 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="ret_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="9" slack="1"/>
<pin id="1284" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="1287" class="1005" name="ret_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="9" slack="1"/>
<pin id="1289" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="g_y_V_3_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="10" slack="1"/>
<pin id="1294" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="g_y_V_3 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="g_x_V_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="11" slack="1"/>
<pin id="1299" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="g_x_V "/>
</bind>
</comp>

<comp id="1302" class="1005" name="g_y_V_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="11" slack="1"/>
<pin id="1304" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="g_y_V "/>
</bind>
</comp>

<comp id="1307" class="1005" name="row_V_2_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="12" slack="1"/>
<pin id="1309" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="98" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="98" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="183"><net_src comp="136" pin="2"/><net_sink comp="174" pin=4"/></net>

<net id="184"><net_src comp="162" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="194"><net_src comp="136" pin="2"/><net_sink comp="185" pin=4"/></net>

<net id="195"><net_src comp="156" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="205"><net_src comp="136" pin="2"/><net_sink comp="196" pin=4"/></net>

<net id="206"><net_src comp="168" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="212"><net_src comp="64" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="207" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="214" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="226"><net_src comp="64" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="221" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="233"><net_src comp="64" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="247"><net_src comp="228" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="290"><net_src comp="284" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="323"><net_src comp="317" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="333"><net_src comp="314" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="334"><net_src comp="327" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="345"><net_src comp="324" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="346"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="362"><net_src comp="86" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="374"><net_src comp="90" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="386"><net_src comp="90" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="90" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="90" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="429" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="439"><net_src comp="395" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="433" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="451"><net_src comp="371" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="445" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="456"><net_src comp="90" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="474"><net_src comp="383" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="468" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="480"><net_src comp="274" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="495"><net_src comp="274" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="42" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="274" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="497" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="497" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="529"><net_src comp="284" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="284" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="295" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="56" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="295" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="291" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="559"><net_src comp="281" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="22" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="307" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="56" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="307" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="307" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="586"><net_src comp="66" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="185" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="174" pin="3"/><net_sink comp="579" pin=2"/></net>

<net id="589"><net_src comp="196" pin="3"/><net_sink comp="579" pin=3"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="70" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="72" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="590" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="351" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="351" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="351" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="614" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="614" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="78" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="80" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="642" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="82" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="628" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="652" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="642" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="72" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="628" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="633" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="84" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="628" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="327" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="339" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="363" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="72" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="363" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="363" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="359" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="729"><net_src comp="314" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="359" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="741"><net_src comp="359" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="86" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="750"><net_src comp="92" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="335" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="324" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="753"><net_src comp="314" pin="1"/><net_sink comp="743" pin=3"/></net>

<net id="757"><net_src comp="743" pin="5"/><net_sink comp="754" pin=0"/></net>

<net id="765"><net_src comp="66" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="185" pin="3"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="174" pin="3"/><net_sink comp="758" pin=2"/></net>

<net id="768"><net_src comp="196" pin="3"/><net_sink comp="758" pin=3"/></net>

<net id="769"><net_src comp="754" pin="1"/><net_sink comp="758" pin=4"/></net>

<net id="777"><net_src comp="66" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="185" pin="3"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="174" pin="3"/><net_sink comp="770" pin=2"/></net>

<net id="780"><net_src comp="196" pin="3"/><net_sink comp="770" pin=3"/></net>

<net id="786"><net_src comp="758" pin="5"/><net_sink comp="781" pin=1"/></net>

<net id="787"><net_src comp="770" pin="5"/><net_sink comp="781" pin=2"/></net>

<net id="795"><net_src comp="66" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="185" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="174" pin="3"/><net_sink comp="788" pin=2"/></net>

<net id="798"><net_src comp="196" pin="3"/><net_sink comp="788" pin=3"/></net>

<net id="799"><net_src comp="754" pin="1"/><net_sink comp="788" pin=4"/></net>

<net id="807"><net_src comp="66" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="185" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="174" pin="3"/><net_sink comp="800" pin=2"/></net>

<net id="810"><net_src comp="196" pin="3"/><net_sink comp="800" pin=3"/></net>

<net id="816"><net_src comp="788" pin="5"/><net_sink comp="811" pin=1"/></net>

<net id="817"><net_src comp="800" pin="5"/><net_sink comp="811" pin=2"/></net>

<net id="825"><net_src comp="66" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="185" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="174" pin="3"/><net_sink comp="818" pin=2"/></net>

<net id="828"><net_src comp="196" pin="3"/><net_sink comp="818" pin=3"/></net>

<net id="829"><net_src comp="754" pin="1"/><net_sink comp="818" pin=4"/></net>

<net id="833"><net_src comp="314" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="841"><net_src comp="66" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="185" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="174" pin="3"/><net_sink comp="834" pin=2"/></net>

<net id="844"><net_src comp="196" pin="3"/><net_sink comp="834" pin=3"/></net>

<net id="845"><net_src comp="830" pin="1"/><net_sink comp="834" pin=4"/></net>

<net id="851"><net_src comp="818" pin="5"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="834" pin="5"/><net_sink comp="846" pin=2"/></net>

<net id="858"><net_src comp="811" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="859"><net_src comp="387" pin="4"/><net_sink comp="853" pin=2"/></net>

<net id="865"><net_src comp="781" pin="3"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="399" pin="4"/><net_sink comp="860" pin=2"/></net>

<net id="872"><net_src comp="846" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="873"><net_src comp="375" pin="4"/><net_sink comp="867" pin=2"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="874" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="422" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="411" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="886" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="890" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="877" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="886" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="874" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="900" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="906" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="912" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="916" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="931"><net_src comp="94" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="457" pin="4"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="96" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="926" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="943"><net_src comp="94" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="96" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="948"><net_src comp="938" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="959"><net_src comp="945" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="934" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="955" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="961" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="949" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="952" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="982"><net_src comp="94" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="395" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="96" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="988"><net_src comp="977" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="994"><net_src comp="94" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="371" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="96" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1000"><net_src comp="989" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1008"><net_src comp="1001" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="985" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="997" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1019"><net_src comp="1016" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1023"><net_src comp="1020" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="1028"><net_src comp="347" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="72" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="100" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1039"><net_src comp="104" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1045"><net_src comp="108" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1051"><net_src comp="124" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1054"><net_src comp="1048" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1058"><net_src comp="130" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1063"><net_src comp="476" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1068"><net_src comp="482" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1073"><net_src comp="485" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1076"><net_src comp="1070" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1080"><net_src comp="488" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1089"><net_src comp="516" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1094"><net_src comp="519" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1100"><net_src comp="522" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1105"><net_src comp="525" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="530" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="534" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="579" pin=4"/></net>

<net id="1118"><net_src comp="537" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1123"><net_src comp="543" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="555" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1132"><net_src comp="561" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1137"><net_src comp="567" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="207" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1147"><net_src comp="214" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1152"><net_src comp="221" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1157"><net_src comp="579" pin="5"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="185" pin=4"/></net>

<net id="1162"><net_src comp="590" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1167"><net_src comp="599" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1173"><net_src comp="603" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1178"><net_src comp="608" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1183"><net_src comp="618" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="623" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1192"><net_src comp="648" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="743" pin=4"/></net>

<net id="1197"><net_src comp="660" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1202"><net_src comp="672" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1207"><net_src comp="684" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1212"><net_src comp="690" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="800" pin=4"/></net>

<net id="1217"><net_src comp="694" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="770" pin=4"/></net>

<net id="1222"><net_src comp="698" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1227"><net_src comp="704" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="709" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1234"><net_src comp="1228" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1238"><net_src comp="714" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1245"><net_src comp="249" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1250"><net_src comp="256" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1255"><net_src comp="263" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1260"><net_src comp="737" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1264"><net_src comp="853" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1267"><net_src comp="1261" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1271"><net_src comp="860" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1274"><net_src comp="1268" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1278"><net_src comp="867" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1281"><net_src comp="1275" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1285"><net_src comp="880" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1290"><net_src comp="894" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1295"><net_src comp="920" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1300"><net_src comp="971" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1305"><net_src comp="1010" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1310"><net_src comp="1024" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="351" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gaussian_mat_41 | {}
	Port: gradx_mat_42 | {19 }
	Port: grady_mat_45 | {19 }
 - Input state : 
	Port: xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> : gaussian_mat_41 | {6 14 }
	Port: xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> : gradx_mat_42 | {}
	Port: xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> : grady_mat_45 | {}
	Port: xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> : img_height | {1 }
	Port: xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> : img_width | {1 }
  - Chain level:
	State 1
		specmemcore_ln440 : 1
	State 2
		init_row_ind : 1
		icmp_ln878 : 1
		br_ln448 : 2
		zext_ln301 : 1
		switch_ln452 : 1
		store_ln452 : 2
		store_ln452 : 2
		store_ln452 : 2
	State 3
	State 4
		icmp_ln878_1 : 1
		br_ln456 : 2
		trunc_ln466 : 1
	State 5
		col_V_6 : 1
		icmp_ln460 : 1
		br_ln460 : 2
	State 6
		buf_V_0_addr_3 : 1
		buf_V_1_addr : 1
		buf_V_2_addr : 1
		store_ln466 : 2
		store_ln466 : 2
		store_ln466 : 2
	State 7
	State 8
		col_V_5 : 1
		icmp_ln471 : 1
		br_ln471 : 2
		conv_i90 : 1
		buf_V_0_addr : 2
		buf_V_0_load : 3
		buf_V_1_addr_4 : 2
		buf_V_1_load : 3
		buf_V_2_addr_3 : 2
		buf_V_2_load : 3
	State 9
		tmp : 1
	State 10
	State 11
		sub227_i : 1
		sext_ln485 : 2
		add_ln485_1 : 1
	State 12
		zext_ln878 : 1
		icmp_ln485 : 1
		br_ln485 : 2
		cmp_i_i283_i : 1
		cmp_i_i253_i : 2
		sub_i_i227_i : 2
		empty : 3
		sub_i210_i_cast : 4
		empty_61 : 5
		tmp_1 : 5
		spec_select : 6
		cmp_i_i198_i_1 : 5
		spec_select53 : 6
		cmp_i_i198_i_2 : 3
		spec_select54 : 4
		trunc_ln343 : 1
		trunc_ln343_1 : 1
	State 13
		col_V_8 : 1
		icmp_ln197 : 1
		br_ln197 : 2
		icmp_ln878_2 : 1
		and_ln203 : 2
		br_ln203 : 2
	State 14
		buf_V_0_addr_4 : 1
		buf_V_1_addr_3 : 1
		buf_V_2_addr_2 : 1
		switch_ln204 : 1
		store_ln204 : 2
		store_ln204 : 2
		store_ln204 : 2
	State 15
		buf_V_0_addr_5 : 1
		buf_V_0_load_1 : 2
		buf_V_1_addr_5 : 1
		buf_V_1_load_1 : 2
		buf_V_2_addr_4 : 1
		buf_V_2_load_1 : 2
	State 16
		trunc_ln341 : 1
		tmp_4 : 2
		tmp_5 : 1
		src_buf_V_0_2 : 3
		tmp_6 : 2
		tmp_7 : 1
		src_buf_V_1_2 : 3
		tmp_8 : 2
		tmp_9 : 1
		arrayidx261_i534_load_0_2 : 3
		src_buf_V_1_1 : 4
		src_buf_V_0_1 : 4
		src_buf_V_2_0_2 : 4
	State 17
		ret : 1
		zext_ln1346_2 : 1
		zext_ln1346_3 : 1
		ret_1 : 2
		ret_2 : 2
		ret_3 : 2
		zext_ln121 : 3
		zext_ln69_1 : 3
		g_y_V_3 : 4
		src_buf_V_0_0_11 : 1
		storemerge : 1
	State 18
		r : 1
		zext_ln1497 : 2
		zext_ln1497_1 : 1
		g_x_V_3 : 3
		sext_ln69 : 4
		g_x_V_4 : 5
		g_x_V : 6
		zext_ln1497_2 : 1
		zext_ln1497_3 : 1
		g_y_V_4 : 2
		g_y_V : 3
	State 19
		write_ln174 : 1
		write_ln174 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |        init_row_ind_fu_476       |    0    |    10   |
|          |          col_V_6_fu_537          |    0    |    12   |
|          |         add_ln456_fu_555         |    0    |    71   |
|          |          col_V_5_fu_561          |    0    |    12   |
|          |          sub227_i_fu_593         |    0    |    12   |
|          |         add_ln485_fu_603         |    0    |    12   |
|          |        add_ln485_1_fu_608        |    0    |    12   |
|    add   |          col_V_8_fu_698          |    0    |    12   |
|          |            ret_fu_880            |    0    |    15   |
|          |           ret_1_fu_894           |    0    |    15   |
|          |           ret_2_fu_900           |    0    |    15   |
|          |           ret_3_fu_906           |    0    |    15   |
|          |          g_x_V_4_fu_965          |    0    |    11   |
|          |           g_y_V_fu_1010          |    0    |    11   |
|          |          row_V_2_fu_1024         |    0    |    12   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln878_fu_491        |    0    |    8    |
|          |        icmp_ln878_1_fu_525       |    0    |    29   |
|          |         icmp_ln460_fu_543        |    0    |    11   |
|          |         icmp_ln471_fu_567        |    0    |    11   |
|          |         icmp_ln485_fu_618        |    0    |    12   |
|   icmp   |        cmp_i_i283_i_fu_623       |    0    |    12   |
|          |        cmp_i_i253_i_fu_628       |    0    |    12   |
|          |       cmp_i_i198_i_1_fu_666      |    0    |    12   |
|          |       cmp_i_i198_i_2_fu_678      |    0    |    12   |
|          |         icmp_ln197_fu_704        |    0    |    12   |
|          |        icmp_ln878_2_fu_709       |    0    |    12   |
|          |         icmp_ln882_fu_737        |    0    |    12   |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_579            |    0    |    14   |
|          |           tmp_3_fu_743           |    0    |    14   |
|          |           tmp_4_fu_758           |    0    |    14   |
|    mux   |           tmp_5_fu_770           |    0    |    14   |
|          |           tmp_6_fu_788           |    0    |    14   |
|          |           tmp_7_fu_800           |    0    |    14   |
|          |           tmp_8_fu_818           |    0    |    14   |
|          |           tmp_9_fu_834           |    0    |    14   |
|----------|----------------------------------|---------|---------|
|          |        sub_i_i227_i_fu_633       |    0    |    12   |
|          |      sub_i210_i_cast_fu_642      |    0    |    12   |
|    sub   |          g_y_V_3_fu_920          |    0    |    14   |
|          |          g_x_V_3_fu_955          |    0    |    14   |
|          |           g_x_V_fu_971           |    0    |    11   |
|          |          g_y_V_4_fu_1004         |    0    |    11   |
|----------|----------------------------------|---------|---------|
|          |       src_buf_V_0_2_fu_781       |    0    |    8    |
|          |       src_buf_V_1_2_fu_811       |    0    |    8    |
|  select  | arrayidx261_i534_load_0_2_fu_846 |    0    |    8    |
|          |       src_buf_V_1_1_fu_853       |    0    |    8    |
|          |       src_buf_V_0_1_fu_860       |    0    |    8    |
|          |      src_buf_V_2_0_2_fu_867      |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |        spec_select_fu_660        |    0    |    2    |
|    and   |       spec_select53_fu_672       |    0    |    2    |
|          |       spec_select54_fu_684       |    0    |    2    |
|          |         and_ln203_fu_714         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |    img_width_read_read_fu_124    |    0    |    0    |
|   read   |    img_height_read_read_fu_130   |    0    |    0    |
|          |          grp_read_fu_136         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln174_write_fu_142     |    0    |    0    |
|          |     write_ln174_write_fu_149     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln301_fu_497        |    0    |    0    |
|          |         zext_ln534_fu_516        |    0    |    0    |
|          |        zext_ln1616_fu_519        |    0    |    0    |
|          |         zext_ln456_fu_522        |    0    |    0    |
|          |        zext_ln534_3_fu_548       |    0    |    0    |
|          |          conv_i90_fu_572         |    0    |    0    |
|          |      img_height_cast_fu_590      |    0    |    0    |
|          |         zext_ln878_fu_614        |    0    |    0    |
|          |        zext_ln534_4_fu_719       |    0    |    0    |
|          |        conv_i152_i_fu_730        |    0    |    0    |
|   zext   |        zext_ln1346_fu_874        |    0    |    0    |
|          |       zext_ln1346_1_fu_877       |    0    |    0    |
|          |       zext_ln1346_2_fu_886       |    0    |    0    |
|          |       zext_ln1346_3_fu_890       |    0    |    0    |
|          |         zext_ln121_fu_912        |    0    |    0    |
|          |        zext_ln69_1_fu_916        |    0    |    0    |
|          |        zext_ln1497_fu_934        |    0    |    0    |
|          |       zext_ln1497_1_fu_945       |    0    |    0    |
|          |         zext_ln100_fu_949        |    0    |    0    |
|          |         zext_ln69_fu_952         |    0    |    0    |
|          |       zext_ln1497_2_fu_985       |    0    |    0    |
|          |       zext_ln1497_3_fu_997       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln466_fu_530        |    0    |    0    |
|          |        trunc_ln480_fu_534        |    0    |    0    |
|          |           empty_fu_638           |    0    |    0    |
|          |          empty_61_fu_648         |    0    |    0    |
|   trunc  |        trunc_ln343_fu_690        |    0    |    0    |
|          |       trunc_ln343_1_fu_694       |    0    |    0    |
|          |          empty_62_fu_726         |    0    |    0    |
|          |        trunc_ln341_fu_754        |    0    |    0    |
|          |          empty_63_fu_830         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         sext_ln485_fu_599        |    0    |    0    |
|          |         sext_ln69_fu_961         |    0    |    0    |
|   sext   |        sext_ln69_1_fu_1001       |    0    |    0    |
|          |        sext_ln100_fu_1016        |    0    |    0    |
|          |        sext_ln121_fu_1020        |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|           tmp_1_fu_652           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |             r_fu_926             |    0    |    0    |
|bitconcatenate|            r_1_fu_938            |    0    |    0    |
|          |            r_2_fu_977            |    0    |    0    |
|          |            r_3_fu_989            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   644   |
|----------|----------------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|buf_V_0|    1   |    0   |    0   |
|buf_V_1|    1   |    0   |    0   |
|buf_V_2|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    3   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln456_reg_1124    |   64   |
|    add_ln485_1_reg_1175   |   12   |
|     add_ln485_reg_1170    |   12   |
|     and_ln203_reg_1235    |    1   |
|  buf_V_0_addr_5_reg_1242  |   11   |
|   buf_V_0_addr_reg_1138   |   11   |
|  buf_V_1_addr_4_reg_1144  |   11   |
|  buf_V_1_addr_5_reg_1247  |   11   |
|  buf_V_2_addr_3_reg_1149  |   11   |
|  buf_V_2_addr_4_reg_1252  |   11   |
|   cmp_i_i283_i_reg_1184   |    1   |
|      col_V_4_reg_303      |   11   |
|      col_V_5_reg_1129     |   11   |
|      col_V_6_reg_1115     |   11   |
|      col_V_7_reg_359      |   12   |
|      col_V_8_reg_1219     |   12   |
|       col_V_reg_291       |   11   |
|     empty_61_reg_1189     |    2   |
|       g_x_V_reg_1297      |   11   |
|      g_y_V_3_reg_1292     |   10   |
|       g_y_V_reg_1302      |   11   |
|    icmp_ln197_reg_1224    |    1   |
|    icmp_ln460_reg_1120    |    1   |
|    icmp_ln471_reg_1134    |    1   |
|    icmp_ln485_reg_1180    |    1   |
|   icmp_ln878_1_reg_1102   |    1   |
|   icmp_ln878_2_reg_1228   |    1   |
|    icmp_ln882_reg_1257    |    1   |
|  img_height_cast_reg_1159 |   12   |
|  img_height_read_reg_1055 |   11   |
|  img_width_read_reg_1048  |   11   |
|      init_buf_reg_281     |   64   |
|   init_row_ind_reg_1060   |    2   |
|       ret_1_reg_1287      |    9   |
|        ret_reg_1282       |    9   |
|      row_V_2_reg_1307     |   12   |
|       row_V_reg_347       |   12   |
|row_ind_V_0_0_load_reg_1065|   13   |
|   row_ind_V_0_0_reg_1030  |   13   |
|   row_ind_V_0_2_reg_270   |    2   |
|    row_ind_V_0_reg_324    |   13   |
|row_ind_V_1_0_load_reg_1070|   13   |
|   row_ind_V_1_0_reg_1036  |   13   |
|   row_ind_V_1_1_reg_314   |   13   |
|row_ind_V_2_0_load_reg_1077|   13   |
|   row_ind_V_2_0_reg_1042  |   13   |
|    row_ind_V_2_reg_335    |   13   |
|    sext_ln485_reg_1164    |   13   |
|   spec_select53_reg_1199  |    1   |
|   spec_select54_reg_1204  |    1   |
|    spec_select_reg_1194   |    1   |
|  src_buf_V_0_0_0_reg_418  |    8   |
|  src_buf_V_0_0_11_reg_429 |    8   |
|   src_buf_V_0_1_reg_1268  |    8   |
|  src_buf_V_0_2_3_reg_395  |    8   |
|  src_buf_V_1_0_0_reg_453  |    8   |
|  src_buf_V_1_0_1_reg_464  |    8   |
|   src_buf_V_1_1_reg_1261  |    8   |
|  src_buf_V_1_2_3_reg_383  |    8   |
|  src_buf_V_2_0_0_reg_407  |    8   |
|  src_buf_V_2_0_2_reg_1275 |    8   |
|   src_buf_V_2_0_reg_371   |    8   |
|     storemerge_reg_441    |    8   |
|        tmp_reg_1154       |    8   |
|   trunc_ln343_1_reg_1214  |    2   |
|    trunc_ln343_reg_1209   |    2   |
|    trunc_ln466_reg_1106   |    2   |
|    trunc_ln480_reg_1110   |    2   |
|    zext_ln1616_reg_1091   |   12   |
|    zext_ln456_reg_1097    |   64   |
|    zext_ln534_reg_1086    |   64   |
+---------------------------+--------+
|           Total           |   794  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_174    |  p0  |   4  |  11  |   44   ||    20   |
|    grp_access_fu_174    |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_185    |  p0  |   4  |  11  |   44   ||    20   |
|    grp_access_fu_185    |  p2  |   3  |   0  |    0   ||    14   |
|    grp_access_fu_185    |  p4  |   2  |  11  |   22   ||    9    |
|    grp_access_fu_196    |  p0  |   4  |  11  |   44   ||    20   |
|    grp_access_fu_196    |  p2  |   2  |   0  |    0   ||    9    |
|      col_V_reg_291      |  p0  |   2  |  11  |   22   ||    9    |
|      row_V_reg_347      |  p0  |   2  |  12  |   24   ||    9    |
|     col_V_7_reg_359     |  p0  |   2  |  12  |   24   ||    9    |
|  src_buf_V_2_0_reg_371  |  p0  |   2  |   8  |   16   ||    9    |
| src_buf_V_1_2_3_reg_383 |  p0  |   2  |   8  |   16   ||    9    |
| src_buf_V_0_2_3_reg_395 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   272  || 21.4791 ||   155   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   644  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |   21   |    -   |   155  |
|  Register |    -   |    -   |   794  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   21   |   794  |   799  |
+-----------+--------+--------+--------+--------+
