,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/osresearch/pixel-wrangler.git,2023-02-16 21:33:36+00:00,HDMI to whatever adapter,1,osresearch/pixel-wrangler,602750227,Verilog,pixel-wrangler,6495,101,2024-03-25 20:39:00+00:00,[],None
1,https://github.com/ShashankSirohiya/100DaysOfRtl.git,2023-02-13 04:55:38+00:00,I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.,5,ShashankSirohiya/100DaysOfRtl,600973813,Verilog,100DaysOfRtl,354,20,2024-03-15 02:05:19+00:00,[],None
2,https://github.com/youknowwhom/FPGA-FigureRecognition.git,2023-02-20 14:57:26+00:00,ÂêåÊµéÂ§ßÂ≠¶Êï∞Â≠óÈÄªËæëÁªºÂêà‰Ωú‰∏ö,0,youknowwhom/FPGA-FigureRecognition,604204453,Verilog,FPGA-FigureRecognition,2177,18,2024-03-16 06:38:28+00:00,[],https://api.github.com/licenses/mit
3,https://github.com/nour176yj/FIR-LPF-Digital-Design-.git,2023-02-09 14:26:28+00:00,A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ,1,nour176yj/FIR-LPF-Digital-Design-,599619391,Verilog,FIR-LPF-Digital-Design-,1204,13,2023-08-28 13:34:37+00:00,[],None
4,https://github.com/yaseensalah/Digital-Design-of-FIR-Filter.git,2023-02-16 03:01:18+00:00,Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Verilog RTL Design and Simulink Testing with .wav audio files.,2,yaseensalah/Digital-Design-of-FIR-Filter,602356210,Verilog,Digital-Design-of-FIR-Filter,4041,13,2024-01-30 15:03:45+00:00,[],None
5,https://github.com/jge162/verilog_compiler.git,2023-02-16 16:31:40+00:00,"Verilog_Compiler is now available in GitHub Marketplace! This tool can quickly compile Verilog code and check for errors, making it an essential tool for developers.",0,jge162/verilog_compiler,602641156,Verilog,verilog_compiler,479,13,2024-02-27 10:01:29+00:00,"['compiler', 'fast', 'github-action', 'verilog', 'verilog-code', 'verilog-hdl', 'verilog-compiler', 'verilog-scanner']",https://api.github.com/licenses/gpl-3.0
6,https://github.com/zmsbruce/HIT_CS32213_lab.git,2023-02-15 05:08:37+00:00,ÂìàÂ∞îÊª®Â∑•‰∏öÂ§ßÂ≠¶ ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑÂÆûÈ™åËØæ‰ª£Á†Å,0,zmsbruce/HIT_CS32213_lab,601915521,Verilog,HIT_CS32213_lab,12219,9,2024-04-10 06:28:24+00:00,[],None
7,https://github.com/zxc31070109/ICLAB2022FALL.git,2023-02-11 05:57:36+00:00,ÂúãÁ´ãÈôΩÊòé‰∫§ÈÄöÂ§ßÂ≠∏ ÈõªÂ≠êÊâÄ Á©çÈ´îÈõªË∑ØË®≠Ë®àÂØ¶È©ó ÊùéÈéÆÂÆúÊïôÊéà,0,zxc31070109/ICLAB2022FALL,600323376,Verilog,ICLAB2022FALL,47008,9,2024-03-09 11:37:09+00:00,[],None
8,https://github.com/FatemehAhsan/CRYSTALS-Dilithium_Key-Generation_Verilog.git,2023-02-07 06:21:45+00:00,Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems over module lattices.,1,FatemehAhsan/CRYSTALS-Dilithium_Key-Generation_Verilog,598455453,Verilog,CRYSTALS-Dilithium_Key-Generation_Verilog,47,7,2024-04-09 07:28:21+00:00,"['cryptography', 'lattice-based-cryptography', 'post-quantum', 'post-quantum-cryptography', 'key-generation-algorithms']",https://api.github.com/licenses/gpl-3.0
9,https://github.com/HaoderO/Edge_Detection.git,2023-02-15 14:10:21+00:00,Âü∫‰∫éSobelÁÆóÂ≠êÁöÑÈùôÊÄÅÂõæÂÉèËæπÁºòÊ£ÄÊµã„ÄÇÔºàÂä®ÊÄÅÂÆûÊó∂ËæπÁºòÊ£ÄÊµãÂêéÁª≠Êõ¥Êñ∞Ôºâ,0,HaoderO/Edge_Detection,602107422,Verilog,Edge_Detection,66670,6,2024-02-20 06:27:35+00:00,[],None
10,https://github.com/secworks/ascon.git,2023-02-07 21:24:02+00:00,Verilog implementation of the ASCON lightweight  authenticated encryption and hashing algorithm,1,secworks/ascon,598814039,Verilog,ascon,41,6,2024-03-26 11:04:30+00:00,[],https://api.github.com/licenses/mit
11,https://github.com/Nikhil201ec131/FFT_for_OFDM.git,2023-02-04 09:20:29+00:00,The objective of the project is to design a 64-point Fast Fourier Transform chip using Verilog. The 64-point FFT is realized by decomposing it into a two-dimensional structure of 8-point FFTs.,0,Nikhil201ec131/FFT_for_OFDM,597351451,Verilog,FFT_for_OFDM,4828,5,2024-01-10 13:59:12+00:00,[],None
12,https://github.com/dennisgookyi/Exploring-Gemmini.git,2023-02-08 10:22:38+00:00,,0,dennisgookyi/Exploring-Gemmini,599038736,Verilog,Exploring-Gemmini,49420,5,2024-03-28 06:53:20+00:00,[],None
13,https://github.com/houfm/SUSTech_CS207_Digital_Logic.git,2023-02-13 08:14:08+00:00,"ÂçóÊñπÁßëÊäÄÂ§ßÂ≠¶Êï∞Â≠óÈÄªËæëËØæÁ®ãËµÑÊñô: notes, assignments and project ",1,houfm/SUSTech_CS207_Digital_Logic,601032278,Verilog,SUSTech_CS207_Digital_Logic,103982,4,2023-12-02 13:18:47+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/endeneer/azpr-soc.git,2023-02-19 10:57:10+00:00,"AZPR SoC from the book„ÄäCPUËá™‰ΩúÂÖ•ÈñÄ„Äã, ported to Quartus, ModelSim, and Cyclone II (EP2C5T144C8).",0,endeneer/azpr-soc,603710444,Verilog,azpr-soc,14858,4,2024-01-02 15:08:59+00:00,[],
15,https://github.com/ad-astra-et-ultra/RiscV-core-with-Approximate-Arithmetic-Circuits.git,2023-02-12 19:34:11+00:00,GeAr low latency adder implementation and error analysis,1,ad-astra-et-ultra/RiscV-core-with-Approximate-Arithmetic-Circuits,600851972,Verilog,RiscV-core-with-Approximate-Arithmetic-Circuits,406,4,2023-10-23 10:56:27+00:00,"['approximate-computing', 'risc-v', 'vivado']",https://api.github.com/licenses/apache-2.0
16,https://github.com/syedimaduddin/msvsd4bituc.git,2023-02-04 05:25:46+00:00,VSD Mixed-signal PD Research Program,3,syedimaduddin/msvsd4bituc,597301612,Verilog,msvsd4bituc,22294,4,2024-02-13 19:45:16+00:00,[],None
17,https://github.com/MoonOutCloudBack/SEUCSE_OS_design_full_version.git,2023-02-20 13:49:30+00:00,‰∏úÂçóÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫Â≠¶Èô¢ | Â§ßÂõõÁªºÂêàËØæÁ®ãËÆæËÆ° | OS ËØæÈ¢ò | ÂÆåÊï¥Áâà,0,MoonOutCloudBack/SEUCSE_OS_design_full_version,604175225,Verilog,SEUCSE_OS_design_full_version,11532,4,2023-11-12 06:34:28+00:00,[],None
18,https://github.com/The8BitEnthusiast/apple-1-video-terminal-on-fpga.git,2023-02-03 15:48:28+00:00,Apple 1 Video Terminal on FPGA,0,The8BitEnthusiast/apple-1-video-terminal-on-fpga,597087248,Verilog,apple-1-video-terminal-on-fpga,14807,3,2024-03-13 16:54:18+00:00,[],None
19,https://github.com/Archfx/ice40lib.git,2023-02-11 21:36:16+00:00,Peripheral library üìö for open source FPGAs based on iCE40.  (Configured for ICESugar-Nano),0,Archfx/ice40lib,600560607,Verilog,ice40lib,227273,3,2023-11-23 14:44:46+00:00,"['ice40', 'icesugar-nano', 'nextpnr', 'nextpnr-ice40', 'fpga', 'st7735']",None
20,https://github.com/UyJZ/CO.git,2023-02-06 11:46:49+00:00,,0,UyJZ/CO,598095565,Verilog,CO,4095,3,2024-01-15 01:52:56+00:00,[],None
21,https://github.com/alxlcv/differential_manchester.git,2023-02-14 20:39:17+00:00,Simple and compact differential manchester encoder/decoder,0,alxlcv/differential_manchester,601792241,Verilog,differential_manchester,19,3,2024-02-15 16:16:55+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/gyn/icestick-oifs.git,2023-02-19 03:28:24+00:00,ft2232 oifs interface,0,gyn/icestick-oifs,603613331,Verilog,icestick-oifs,17,2,2023-03-03 01:31:54+00:00,[],https://api.github.com/licenses/apache-2.0
23,https://github.com/sicajc/vivado_design_flow.git,2023-02-19 10:14:22+00:00,,0,sicajc/vivado_design_flow,603699741,Verilog,vivado_design_flow,2964,2,2023-03-12 13:01:34+00:00,[],None
24,https://github.com/EslamAsHhraf/Pipelined-Processor.git,2023-02-07 00:34:42+00:00,"üß† Pipelined Processor is to design, implement and test a Harvard (separate memories for data and instructions), RISC-like, five-stages pipeline processor.",0,EslamAsHhraf/Pipelined-Processor,598366562,Verilog,Pipelined-Processor,885,2,2023-02-07 11:03:00+00:00,"['cufe-2024', 'processor', 'python', 'verilog', 'computer-architecture', 'instrumentation', 'pipline', 'pipline-operators', 'control-unit', 'registers', 'execution-unit', 'memory', 'program-counter', 'state-machine', 'buffers', 'pipelined-processor']",https://api.github.com/licenses/mit
25,https://github.com/etemeskutCEO/Whack-a-mole-game.git,2023-02-04 08:34:07+00:00,Designed a whack-a-mole game in verilog HDL using BASYS 2 ,0,etemeskutCEO/Whack-a-mole-game,597340988,Verilog,Whack-a-mole-game,12,2,2023-02-04 09:18:21+00:00,[],None
26,https://github.com/ashok8367/50daysRTLcode.git,2023-02-07 12:04:12+00:00,,0,ashok8367/50daysRTLcode,598580455,Verilog,50daysRTLcode,171,2,2023-11-25 06:13:41+00:00,[],None
27,https://github.com/Timicasto/QuantumCore.git,2023-02-18 14:38:24+00:00,An MCU project implements RV32GC ,0,Timicasto/QuantumCore,603445673,Verilog,QuantumCore,2175,2,2023-06-06 23:55:13+00:00,[],https://api.github.com/licenses/apache-2.0
28,https://github.com/MiiKiyoshi/HDLbits_solution.git,2023-02-17 05:53:02+00:00,Î≤†Î¶¥Î°úÍ∑∏ Í≥µÎ∂Ä,0,MiiKiyoshi/HDLbits_solution,602874839,Verilog,HDLbits_solution,895,2,2024-03-12 15:37:56+00:00,[],None
29,https://github.com/Visruat/VSD-HDP.git,2023-02-11 15:07:46+00:00,all material for the VSD-HDP program ,2,Visruat/VSD-HDP,600459714,Verilog,VSD-HDP,2144,2,2024-02-22 10:20:21+00:00,[],None
30,https://github.com/xobs/caravel-r8051.git,2023-02-20 07:38:18+00:00,R8051 processor in silicon,0,xobs/caravel-r8051,604034346,Verilog,caravel-r8051,63459,2,2023-10-29 15:41:02+00:00,[],https://api.github.com/licenses/apache-2.0
31,https://github.com/wxjHits/my1942Game.git,2023-02-09 11:00:09+00:00,,0,wxjHits/my1942Game,599538984,Verilog,my1942Game,552287,2,2024-03-13 15:07:50+00:00,[],None
32,https://github.com/KonstantinBee/Verilog-Sine.git,2023-02-04 09:25:52+00:00,Sin(x) with Verilog,0,KonstantinBee/Verilog-Sine,597352785,Verilog,Verilog-Sine,6,2,2024-02-26 01:34:54+00:00,[],None
33,https://github.com/vnay01/MasterThesis.git,2023-02-13 14:43:54+00:00,repo contains code for Framework for Automatic Generation of Assertion,0,vnay01/MasterThesis,601184388,Verilog,MasterThesis,2815,2,2023-08-20 20:57:06+00:00,[],None
34,https://github.com/EECS150/fpga_project_sp23.git,2023-02-20 20:03:10+00:00,,1,EECS150/fpga_project_sp23,604318549,Verilog,fpga_project_sp23,14973,2,2023-08-11 11:35:38+00:00,[],None
35,https://github.com/txzing/i2c_slave.git,2023-02-15 05:23:18+00:00,‰ΩøÁî®FPGAÂÆûÁé∞ÁöÑ‰∏Ä‰∏™I2C‰ªéÊú∫Ê®°ÂùóÔºåÂèØËØªÂèØÂÜôÔºåÂèØÊîπËÆæÂ§áÂú∞ÂùÄÔºåÂèØÊâ©Â±ïÔºåÊ®°ÊãüÊëÑÂÉèÂ§¥ÂÜÖÈÉ®ÁöÑsensor,1,txzing/i2c_slave,601919242,Verilog,i2c_slave,7108,2,2023-08-02 08:28:02+00:00,[],None
36,https://github.com/b224hisl/hehe_eda.git,2023-02-16 09:28:07+00:00,,0,b224hisl/hehe_eda,602470848,Verilog,hehe_eda,359,2,2024-03-14 08:31:07+00:00,[],None
37,https://github.com/MQ37/transistortobrowser.git,2023-02-14 11:19:38+00:00,From the transistor to web browser,0,MQ37/transistortobrowser,601579275,Verilog,transistortobrowser,18,2,2024-03-20 08:17:29+00:00,[],None
38,https://github.com/Dara-O/instruction_cache.git,2023-02-10 05:21:59+00:00,Four-way set associative blocking cache with 16 sets and a block size of 16 words per block. Best-case miss penalty of 5 cycles. Physical Design and Static Timing Analysis performed using OpenLane and SKY130 PDK. Post-layout timing closed at 33.3 Mhz.,0,Dara-O/instruction_cache,599891984,Verilog,instruction_cache,1165,2,2024-03-22 16:06:38+00:00,[],None
39,https://github.com/Taelee216/IDEC_I2C.git,2023-02-09 05:54:05+00:00,,0,Taelee216/IDEC_I2C,599433908,Verilog,IDEC_I2C,300,2,2023-02-20 02:27:19+00:00,[],None
40,https://github.com/ZFXS55/FIR-filter-based-on-the-FPGA.git,2023-02-08 08:51:28+00:00,Âü∫‰∫éFPGAÁöÑFIRÊª§Ê≥¢Âô®,0,ZFXS55/FIR-filter-based-on-the-FPGA,599004075,Verilog,FIR-filter-based-on-the-FPGA,6033,2,2024-03-29 13:12:18+00:00,[],None
41,https://github.com/Divyajyotipatra10/NERV-RSSS.git,2023-02-19 15:25:03+00:00,Railway Storage Security System,0,Divyajyotipatra10/NERV-RSSS,603788413,,NERV-RSSS,1370,2,2023-03-10 03:24:46+00:00,[],None
42,https://github.com/noxomix/vping.git,2023-02-20 16:46:30+00:00,"Ping (icmp) Library for Vlang (vlang.io) Language. It uses native ""ping"" command on Linux + Windows | Im new to Vlang so please lemme know if sth is in bad practice :)",0,noxomix/vping,604249737,Verilog,vping,38,2,2023-06-10 22:23:46+00:00,[],https://api.github.com/licenses/mit
43,https://github.com/ZephyrLabs/8bit_cpu.git,2023-02-05 09:55:13+00:00,A moderate attempt at designing my own CPU with an 8 bit ALU at the core,0,ZephyrLabs/8bit_cpu,597679397,Verilog,8bit_cpu,369,2,2023-02-05 10:19:53+00:00,[],None
44,https://github.com/HuaHenry/MazeCity.git,2023-02-18 15:29:05+00:00,ÂêåÊµéÂ§ßÂ≠¶Êï∞Â≠óÈÄªËæëÂ§ß‰Ωú‰∏öÔºöÂü∫‰∫éMP3„ÄÅVGAÂíåÈîÆÁõòÂÆûÁé∞ÁöÑËø∑ÂÆ´Ê∏∏Êàè,0,HuaHenry/MazeCity,603460386,Verilog,MazeCity,4671,2,2024-02-06 10:52:56+00:00,[],None
45,https://github.com/SoumyadeepChatterjee/ASIC-Neural-Network.git,2023-02-06 13:34:31+00:00,Verilog implementation of a CNN Module in a Neural Network Chip; synthesized fully in Synopsys,0,SoumyadeepChatterjee/ASIC-Neural-Network,598136727,Verilog,ASIC-Neural-Network,795,2,2023-10-10 18:49:25+00:00,[],None
46,https://github.com/PrakharRaiBEEE/TREE-MULTIPLIERS.git,2023-02-08 17:58:14+00:00,RTL Design of TREE based Multipliers,0,PrakharRaiBEEE/TREE-MULTIPLIERS,599225771,Verilog,TREE-MULTIPLIERS,5,2,2023-02-09 13:04:01+00:00,[],None
47,https://github.com/ml-inory/NJU_digital_logic.git,2023-02-05 10:02:53+00:00,‰∏ÄÁîü‰∏ÄËäØ Êï∞Â≠óÁîµË∑ØÂü∫Á°ÄÂÆûÈ™å https://nju-projectn.github.io/dlco-lecture-note/exp/01.html#,0,ml-inory/NJU_digital_logic,597680947,Verilog,NJU_digital_logic,15,2,2024-01-05 08:20:02+00:00,[],https://api.github.com/licenses/cc0-1.0
48,https://github.com/kulya97/FPGA_Hdmi2LCD.git,2023-02-15 17:04:53+00:00,hdmiËΩ¨lcdÔºå‰ΩøÁî®ssd1289ÂÅöÂâØÂ±è,0,kulya97/FPGA_Hdmi2LCD,602181109,Verilog,FPGA_Hdmi2LCD,787,1,2023-10-01 17:52:39+00:00,[],None
49,https://github.com/wu1564/ComputerOrginization.git,2023-02-08 10:52:51+00:00,,0,wu1564/ComputerOrginization,599050218,Verilog,ComputerOrginization,914,1,2023-12-20 14:54:34+00:00,[],None
50,https://github.com/RezaKhoshzaban/LBIST-for-RISCV-processor.git,2023-02-08 13:56:14+00:00,Logic Built-in Self Test designed for the RISCV processor,0,RezaKhoshzaban/LBIST-for-RISCV-processor,599122082,Verilog,LBIST-for-RISCV-processor,24640,1,2024-04-05 15:56:05+00:00,[],None
51,https://github.com/HiccupHan/CS_M152A.git,2023-02-06 05:38:54+00:00,UCLA CS M152A projects from winter 2023,0,HiccupHan/CS_M152A,597973205,Verilog,CS_M152A,897,1,2023-10-19 18:25:48+00:00,[],None
52,https://github.com/zqh0429/SUSTech-2022F-CS207.git,2023-02-15 07:13:22+00:00,Á∫™Âøµ‰∏Ä‰∏ãËÇù‰∫ÜÂæà‰πÖÁöÑÊï∞Â≠óÈÄªËæëproject,0,zqh0429/SUSTech-2022F-CS207,601951653,Verilog,SUSTech-2022F-CS207,233,1,2023-11-19 13:33:28+00:00,[],None
53,https://github.com/oriod-malo/DE10_Lite_SONAR.git,2023-02-10 19:10:16+00:00,A DE10 Lite based FPGA SONAR mini-project connecting  a HC-SR04 ultrasonic sensor as well as generating the image in VGA.,0,oriod-malo/DE10_Lite_SONAR,600181072,Verilog,DE10_Lite_SONAR,6022,1,2024-01-01 04:15:55+00:00,[],None
54,https://github.com/cornell-c2s2/butterfly-unit.git,2023-02-11 05:40:46+00:00,,0,cornell-c2s2/butterfly-unit,600319964,Verilog,butterfly-unit,25,1,2023-11-17 01:59:39+00:00,[],None
55,https://github.com/fatemahh/7LEDCalculator.git,2023-02-12 14:38:18+00:00,"Calculator that showcases on Basys3 Board two numbers, and with input buttons, shows their sum, difference, multiplication or division",0,fatemahh/7LEDCalculator,600766051,Verilog,7LEDCalculator,4,1,2023-12-06 22:42:46+00:00,[],None
56,https://github.com/Perumaltuty/Generic_fifo.git,2023-02-07 03:36:17+00:00,,0,Perumaltuty/Generic_fifo,598411533,Verilog,Generic_fifo,95,1,2023-02-17 15:17:31+00:00,[],None
57,https://github.com/fsiddiqui85/IPPro.git,2023-02-14 11:19:33+00:00,"The IPPro is a 16-bit signed fixed-point, five-stage balanced pipelined RISC architecture that exploits the DSP48E1 features and provides balance among performance, latency and efficient resource utilization. ",1,fsiddiqui85/IPPro,601579242,Verilog,IPPro,232,1,2023-11-01 15:41:21+00:00,"['datapath', 'fpga', 'hardware-acceleration', 'image-processing', 'microprocessor', 'pipelined-processors', 'processor', 'risc', 'softcore', 'xilinx-zynq', 'ippro']",https://api.github.com/licenses/bsd-3-clause
58,https://github.com/AliaaNabil305/Computer-Architecture-APB-UART-GPIO-Project.git,2023-02-12 15:15:05+00:00,,0,AliaaNabil305/Computer-Architecture-APB-UART-GPIO-Project,600776934,Verilog,Computer-Architecture-APB-UART-GPIO-Project,298,1,2023-02-13 18:05:12+00:00,[],None
59,https://github.com/santosh2407/RTL-to-GDS-flow-of-16-bit-Parity-generator-and-checker.git,2023-02-18 18:49:25+00:00,,0,santosh2407/RTL-to-GDS-flow-of-16-bit-Parity-generator-and-checker,603517051,Verilog,RTL-to-GDS-flow-of-16-bit-Parity-generator-and-checker,1170,1,2023-03-13 14:03:11+00:00,[],None
60,https://github.com/AlexCHLo/Verilog-and-SystemVerilog-Games.git,2023-02-08 06:04:36+00:00,This is a repository containing games made using Verilog or System Verilog.,0,AlexCHLo/Verilog-and-SystemVerilog-Games,598949173,Verilog,Verilog-and-SystemVerilog-Games,11170,1,2023-02-24 03:46:05+00:00,[],None
61,https://github.com/marwan-ramzi/MIPS-pipelined.git,2023-02-10 14:49:35+00:00,,1,marwan-ramzi/MIPS-pipelined,600084069,Verilog,MIPS-pipelined,1581,1,2023-02-11 21:49:27+00:00,[],None
62,https://github.com/Youssefmdany/MIPS32.git,2023-02-10 12:15:06+00:00,Single-cycle MIPS processor implementation,0,Youssefmdany/MIPS32,600024607,Verilog,MIPS32,576,1,2023-09-21 15:38:32+00:00,[],None
63,https://github.com/sshhaawwnn111/Tetris-Final-Project.git,2023-02-14 06:55:46+00:00,,0,sshhaawwnn111/Tetris-Final-Project,601485411,Verilog,Tetris-Final-Project,27,1,2023-08-23 15:05:50+00:00,[],None
64,https://github.com/nfrederikfhf/ACA2023.git,2023-02-14 12:02:03+00:00,,1,nfrederikfhf/ACA2023,601593981,Verilog,ACA2023,364,1,2023-05-13 10:13:54+00:00,[],None
65,https://github.com/Desrep/simple_fpu.git,2023-02-04 03:12:17+00:00,"Fpu RTL for the IEEE 754 single precision standard, it includes addition, multiplication, division, square root and fp compare. It has some exception management.",0,Desrep/simple_fpu,597276493,Verilog,simple_fpu,131,1,2023-10-12 00:28:41+00:00,[],https://api.github.com/licenses/apache-2.0
66,https://github.com/Glucose-180/rt1.git,2023-02-20 10:35:00+00:00,,0,Glucose-180/rt1,604100015,Verilog,rt1,2,1,2023-04-25 15:13:00+00:00,[],None
67,https://github.com/kirkster96/verilog-fundamentals.git,2023-02-17 03:13:36+00:00,,0,kirkster96/verilog-fundamentals,602835431,Verilog,verilog-fundamentals,56,1,2023-06-02 17:19:49+00:00,[],None
68,https://github.com/vishwajeetkumar9631/3-Axis-Accelerometer-.git,2023-02-15 05:29:30+00:00,this is a 3-axis accelerometer using  which is made up of the FPGA using the NEXsys 4 ,0,vishwajeetkumar9631/3-Axis-Accelerometer-,601920889,Verilog,3-Axis-Accelerometer-,814,1,2023-04-13 13:52:21+00:00,[],None
69,https://github.com/alokvishwa10/Elevator-design-using-FSM.git,2023-02-19 18:43:49+00:00,Design and simulation of FSM based Elevator in Xilinx Vivado,0,alokvishwa10/Elevator-design-using-FSM,603849847,Verilog,Elevator-design-using-FSM,4,1,2023-12-27 10:38:58+00:00,[],None
70,https://github.com/saadnzee/projectVerilog.git,2023-02-08 06:50:27+00:00,Processor similar to MIPS (using VHDL),0,saadnzee/projectVerilog,598962810,Verilog,projectVerilog,5,1,2024-03-15 15:30:00+00:00,[],None
71,https://github.com/NouraMedhat28/Adders.git,2023-02-04 18:29:44+00:00,,0,NouraMedhat28/Adders,597498545,Verilog,Adders,4,1,2023-05-19 19:14:42+00:00,[],None
72,https://github.com/pha123661/Arcade-Dart-Board-Verilog.git,2023-02-15 11:06:55+00:00,Áî± Verilog Êí∞ÂØ´ÁöÑÈõªÂ≠êÈ£õÈè¢Ê©üÔºåÂØ¶‰Ωú‰∫Ü 01 ÈÅäÊà≤,0,pha123661/Arcade-Dart-Board-Verilog,602034296,Verilog,Arcade-Dart-Board-Verilog,1293,1,2023-03-25 16:22:25+00:00,"['arcade-machine', 'verilog-project']",None
73,https://github.com/johnathan-convertino-afrl/ft245_sync_to_axis.git,2023-02-13 16:00:21+00:00,,0,johnathan-convertino-afrl/ft245_sync_to_axis,601218370,Verilog,ft245_sync_to_axis,1030,1,2023-08-21 05:06:02+00:00,[],https://api.github.com/licenses/mit
74,https://github.com/BoChen-Ye/RISC-V-five-stage-CPU.git,2023-02-14 17:14:48+00:00,This is a project base on book 'Digital design and computer architure RISC-V edition'. I use Verilog to build RISC-V CPU.,0,BoChen-Ye/RISC-V-five-stage-CPU,601720786,Verilog,RISC-V-five-stage-CPU,426,1,2024-01-21 20:27:47+00:00,"['cpu', 'risc-v', 'verilog']",https://api.github.com/licenses/mit
75,https://github.com/Bhaduanil/RAM_ROM-design-using-Verilog.git,2023-02-06 14:29:07+00:00,,0,Bhaduanil/RAM_ROM-design-using-Verilog,598159567,Verilog,RAM_ROM-design-using-Verilog,132,1,2024-03-23 07:11:51+00:00,[],None
76,https://github.com/jungho-song-cse/CNN-Accelerator.git,2023-02-08 02:51:51+00:00,,0,jungho-song-cse/CNN-Accelerator,598899209,Verilog,CNN-Accelerator,621,1,2023-09-12 08:45:54+00:00,[],None
77,https://github.com/ameelleea/reti_logiche_2223.git,2023-02-03 20:41:34+00:00,,0,ameelleea/reti_logiche_2223,597191190,Verilog,reti_logiche_2223,834,1,2024-01-24 23:30:20+00:00,[],None
78,https://github.com/icii-arcticfox/Sandbox.git,2023-02-20 09:18:15+00:00,This repo serves as a sandbox to test Arctic Fox automations,0,icii-arcticfox/Sandbox,604070644,Verilog,Sandbox,86,1,2023-03-01 17:14:52+00:00,[],https://api.github.com/licenses/bsd-3-clause
79,https://github.com/OsamaKhaled9/ATM.git,2023-02-17 09:49:36+00:00,"The project aims at practicing the complete ASIC flow by implementing the core of the bank ATM design as well as verification environment. The student should assume all auxiliary devices like card handling, money counting, and timers exist. As well as assume account information like passwords, account numbers and balances.",0,OsamaKhaled9/ATM,602951919,Verilog,ATM,27,1,2023-02-24 08:34:00+00:00,[],None
80,https://github.com/cornell-ece5745/example-method-ifcs.git,2023-02-17 20:04:26+00:00,Example of using method-based interfaces in Verilog with Python wrappers,0,cornell-ece5745/example-method-ifcs,603188958,Verilog,example-method-ifcs,37,1,2023-04-18 08:46:20+00:00,[],None
81,https://github.com/MarkDannemiller/TTU-Lab1-BC5.git,2023-02-03 03:22:13+00:00,Robotics Project Lab 1 repository for Boat Crew 5 (Team 5) and Team Resources.  Here is a compilation of our code and resources that we used as well as the our Wiki to explain the design process and usage of resources distributed to other teams.,0,MarkDannemiller/TTU-Lab1-BC5,596843670,Verilog,TTU-Lab1-BC5,208477,1,2023-10-30 01:58:50+00:00,[],None
82,https://github.com/guzelbaris/FPGA-QOS.git,2023-02-06 06:27:23+00:00,Quality of Service and VGA Display Module Implementation on FPGA with Verilog HDL,0,guzelbaris/FPGA-QOS,597986121,Verilog,FPGA-QOS,19,1,2024-03-11 16:30:12+00:00,[],https://api.github.com/licenses/mpl-2.0
83,https://github.com/prernamittal/HardwareDesignAndModelling.git,2023-02-10 08:07:02+00:00,Codes for Hardware Design and Modelling,0,prernamittal/HardwareDesignAndModelling,599939691,Verilog,HardwareDesignAndModelling,164,1,2024-03-17 00:36:34+00:00,"['verilog', 'systemverilog']",None
84,https://github.com/kareemelsaed/Pipelined-MIPS-Processor.git,2023-02-08 23:14:07+00:00,,0,kareemelsaed/Pipelined-MIPS-Processor,599332147,Verilog,Pipelined-MIPS-Processor,10,1,2023-02-11 21:56:05+00:00,[],None
85,https://github.com/AsheshPangma/msvsdaa.git,2023-02-04 02:41:07+00:00,,0,AsheshPangma/msvsdaa,597270252,Verilog,msvsdaa,28572,1,2023-03-10 20:18:34+00:00,[],https://api.github.com/licenses/apache-2.0
86,https://github.com/SuchithraM008/HDL-code-for-Y-A-TB-using-only-one-MAC.git,2023-02-13 06:06:26+00:00,A^T*B using only one MAC,0,SuchithraM008/HDL-code-for-Y-A-TB-using-only-one-MAC,600992244,Verilog,HDL-code-for-Y-A-TB-using-only-one-MAC,17,1,2023-09-20 10:03:31+00:00,"['verilog-hdl', 'vlsi']",https://api.github.com/licenses/apache-2.0
87,https://github.com/arsity/CSC3050-Projects.git,2023-02-19 17:05:09+00:00,Implementation of CSC3050 projects in Spring 2022,0,arsity/CSC3050-Projects,603820090,Verilog,CSC3050-Projects,4283,1,2023-08-19 03:34:18+00:00,[],None
88,https://github.com/coder-gx/Digital_logic_final_assignment.git,2023-02-19 08:15:52+00:00,ÂêåÊµéÊï∞Â≠óÈÄªËæëÂ§ß‰Ωú‰∏ö‚Äî‚ÄîÂ§öÊ®°ÂºèÊóãËΩ¨Èü≥‰πêÂ∞èÊ∏∏Êàè,0,coder-gx/Digital_logic_final_assignment,603671835,Verilog,Digital_logic_final_assignment,1526,1,2023-12-29 09:43:24+00:00,[],https://api.github.com/licenses/mit
89,https://github.com/jwesterinen/basys3-8bit-workshop.git,2023-02-03 01:40:48+00:00,Basys3 versions of 8 Bit Workshop VGA projects,0,jwesterinen/basys3-8bit-workshop,596819072,Verilog,basys3-8bit-workshop,403,1,2023-06-02 08:47:42+00:00,[],None
90,https://github.com/giorgosv12/mips-processor.git,2023-02-11 19:08:32+00:00,,0,giorgosv12/mips-processor,600526932,Verilog,mips-processor,3610,1,2023-02-11 19:15:37+00:00,"['mips-architecture', 'verilog']",https://api.github.com/licenses/mit
91,https://github.com/dg2300/AXI_WB_TB.git,2023-02-18 09:02:32+00:00,Basic UVM Testbench to verify AXI stream spec design. Added a wishbone BFM to mimic Wishbone design. ,0,dg2300/AXI_WB_TB,603356495,Verilog,AXI_WB_TB,317,1,2023-11-30 04:51:39+00:00,"['bfm', 'design-verification', 'system-verilog', 'uvm-verification']",None
92,https://github.com/rpatinyo/iLogic.git,2023-02-15 10:50:16+00:00,,1,rpatinyo/iLogic,602028286,Verilog,iLogic,447,1,2024-01-29 13:39:05+00:00,[],https://api.github.com/licenses/agpl-3.0
93,https://github.com/ejchao/ECE564.git,2023-02-07 22:47:42+00:00,Deep Neural Network,0,ejchao/ECE564,598838336,Verilog,ECE564,840,1,2024-03-24 06:26:36+00:00,[],None
94,https://github.com/sg61189/SRC.git,2023-02-09 06:40:12+00:00,,1,sg61189/SRC,599448022,Verilog,SRC,269735,1,2023-10-04 11:43:13+00:00,[],None
95,https://github.com/MATHYBALA-02/Verilog-Codes-for-the-VHDL-code.git,2023-02-18 05:19:33+00:00,Types of Synchronizer,0,MATHYBALA-02/Verilog-Codes-for-the-VHDL-code,603307361,Verilog,Verilog-Codes-for-the-VHDL-code,806,1,2023-04-28 11:11:50+00:00,[],None
96,https://github.com/ibrahim0moakkit/FIFO.git,2023-02-19 13:05:58+00:00,,0,ibrahim0moakkit/FIFO,603745186,Verilog,FIFO,13,1,2023-09-13 12:25:40+00:00,[],None
97,https://github.com/aditya-167/CSC2231H.git,2023-02-11 19:16:19+00:00,MLAE - Machine Learning Accelerator At the Edge,0,aditya-167/CSC2231H,600528769,Verilog,CSC2231H,7,1,2023-07-04 21:41:03+00:00,[],None
98,https://github.com/clanktron/CSM152A.git,2023-02-14 22:49:02+00:00,,0,clanktron/CSM152A,601826756,Verilog,CSM152A,1947,1,2023-03-05 07:12:00+00:00,[],None
99,https://github.com/SoroushCu/Digital-Logic-Design.git,2023-02-09 19:52:51+00:00,In this repository I have included all of the Digital Logic Design assignments and projects I've worked on and completed.,0,SoroushCu/Digital-Logic-Design,599747983,Verilog,Digital-Logic-Design,23229,1,2023-02-09 20:50:16+00:00,[],None
100,https://github.com/momalab/modular-multipliers.git,2023-02-03 15:48:37+00:00,,0,momalab/modular-multipliers,597087294,Verilog,modular-multipliers,930,1,2024-03-01 22:19:01+00:00,[],https://api.github.com/licenses/gpl-3.0
101,https://github.com/QCL-PKNU/ReQUSA.git,2023-02-10 07:09:31+00:00,ReRAM-based Hardware Accelerator for Quantum Computer Simulation ,0,QCL-PKNU/ReQUSA,599921769,Verilog,ReQUSA,514,1,2023-09-05 02:19:07+00:00,[],None
102,https://github.com/yuuuuuuan/FPGA_tanchishe.git,2023-02-11 14:44:54+00:00,,0,yuuuuuuan/FPGA_tanchishe,600452906,Verilog,FPGA_tanchishe,1239,1,2023-08-02 13:43:27+00:00,[],None
103,https://github.com/Arenile/memristive-pim.git,2023-02-20 21:15:04+00:00,,0,Arenile/memristive-pim,604340374,Verilog,memristive-pim,37,1,2024-03-11 01:28:39+00:00,[],None
104,https://github.com/benlcb/date23_yosys_benchmarks.git,2023-02-09 14:40:00+00:00,,0,benlcb/date23_yosys_benchmarks,599625238,Verilog,date23_yosys_benchmarks,26279,1,2023-04-18 19:29:32+00:00,[],
105,https://github.com/tomverbeure/yosys_split_ops.git,2023-02-03 06:28:17+00:00,Yosys techmaps to split operations on large vectors into multiple smaller ones.,0,tomverbeure/yosys_split_ops,596889260,Verilog,yosys_split_ops,7,1,2023-04-18 01:09:44+00:00,[],https://api.github.com/licenses/bsd-2-clause
106,https://github.com/SoroushCu/Computer-Architecture.git,2023-02-09 19:27:57+00:00,In this repository I have included all of the Computer Architecture assignments and projects I've worked on and completed.,0,SoroushCu/Computer-Architecture,599739453,Verilog,Computer-Architecture,5556,1,2023-02-09 20:50:17+00:00,[],None
107,https://github.com/cmy76/booth_multiplier.git,2023-02-17 04:46:38+00:00,8‰ΩçÂü∫4Â∏ÉÊñØ‰πòÊ≥ïÂô®,0,cmy76/booth_multiplier,602858150,Verilog,booth_multiplier,3,1,2023-02-28 01:52:31+00:00,[],None
108,https://github.com/Gnodaij819/BUAA_CO_2022.git,2023-02-16 14:20:51+00:00,,0,Gnodaij819/BUAA_CO_2022,602584322,Verilog,BUAA_CO_2022,18300,1,2024-01-03 14:10:03+00:00,[],None
109,https://github.com/BMWTree/BMWTree.git,2023-02-15 05:22:18+00:00,,0,BMWTree/BMWTree,601918963,Verilog,BMWTree,11,1,2024-03-26 08:32:12+00:00,[],None
110,https://github.com/nueroscience/LabOnChip_MixedSignal.git,2023-02-19 06:30:20+00:00,Lab On Chip for Neuroscience Research,0,nueroscience/LabOnChip_MixedSignal,603648502,Verilog,LabOnChip_MixedSignal,177695,1,2024-03-31 10:45:17+00:00,[],https://api.github.com/licenses/apache-2.0
111,https://github.com/mohamedhazem511/UART.git,2023-02-04 05:16:22+00:00,,0,mohamedhazem511/UART,597299822,Verilog,UART,1188,1,2023-09-11 21:02:51+00:00,[],None
112,https://github.com/ATESAM-ABDULLAH/Verilog.git,2023-02-13 10:32:27+00:00,,0,ATESAM-ABDULLAH/Verilog,601083199,Verilog,Verilog,26,1,2023-02-13 10:35:21+00:00,[],None
113,https://github.com/ONQLin/GNN_755.git,2023-02-16 07:32:00+00:00,,0,ONQLin/GNN_755,602430018,Verilog,GNN_755,93338,1,2023-10-17 15:37:05+00:00,[],None
114,https://github.com/jaknowa2000/Threefish_FPGA.git,2023-02-15 13:08:05+00:00,Threefish block cipher implemened in FPGA.,0,jaknowa2000/Threefish_FPGA,602080905,Verilog,Threefish_FPGA,10,1,2023-02-15 17:14:14+00:00,[],None
115,https://github.com/MudasirTariq/Caravel_Project.git,2023-02-07 16:44:05+00:00,My first attempt at Caravel Project,0,MudasirTariq/Caravel_Project,598705474,Verilog,Caravel_Project,2173,1,2024-01-30 14:40:03+00:00,[],https://api.github.com/licenses/apache-2.0
116,https://github.com/singhDnaveen45/Vending_Machine.git,2023-02-03 03:09:10+00:00,,0,singhDnaveen45/Vending_Machine,596840421,Verilog,Vending_Machine,64,0,2023-02-03 03:20:54+00:00,[],https://api.github.com/licenses/mit
117,https://github.com/amirRafati/ELEC374.git,2023-02-03 19:19:46+00:00,,0,amirRafati/ELEC374,597166355,Verilog,ELEC374,11,0,2023-02-03 19:22:40+00:00,[],None
118,https://github.com/Hetsoni2002/Booth_multiplier.git,2023-02-05 17:43:04+00:00,,0,Hetsoni2002/Booth_multiplier,597807297,Verilog,Booth_multiplier,3082,0,2023-02-05 17:52:15+00:00,[],None
119,https://github.com/Christopher-Hoag/Simple-Processor.git,2023-02-08 09:19:38+00:00,16-bit RISC MIPS Processor,0,Christopher-Hoag/Simple-Processor,599014434,Verilog,Simple-Processor,249,0,2023-02-08 09:57:56+00:00,[],None
120,https://github.com/Lavanyamurugan2001/FIFO-SC-DC.git,2023-02-06 16:37:07+00:00,,0,Lavanyamurugan2001/FIFO-SC-DC,598214804,Verilog,FIFO-SC-DC,7,0,2023-03-02 04:19:09+00:00,[],None
121,https://github.com/vedantbitsp/CompArchLabs_iverilog.git,2023-02-06 16:37:19+00:00,,0,vedantbitsp/CompArchLabs_iverilog,598214881,Verilog,CompArchLabs_iverilog,33,0,2023-02-10 15:53:00+00:00,[],None
122,https://github.com/anselherndon/Verilog.git,2023-02-07 06:25:58+00:00,Project portfolio from Digital Systems Design,0,anselherndon/Verilog,598456805,Verilog,Verilog,199,0,2023-02-07 22:26:42+00:00,[],None
123,https://github.com/Sreekeshr/Adders_for_ALU.git,2023-02-07 10:36:00+00:00,,0,Sreekeshr/Adders_for_ALU,598546438,Verilog,Adders_for_ALU,22,0,2023-02-08 07:36:08+00:00,[],None
124,https://github.com/rajapaksha-rmpap/RISC-V_processorDesign_finalDemo.git,2023-02-13 04:14:11+00:00,"The finalized documents for EN3030 - Circuit and System Design, RISC-V Processor Design Project",0,rajapaksha-rmpap/RISC-V_processorDesign_finalDemo,600964100,Verilog,RISC-V_processorDesign_finalDemo,10,0,2023-02-13 04:15:30+00:00,[],None
125,https://github.com/johnathan-convertino-afrl/util_helper.git,2023-02-13 16:01:19+00:00,,0,johnathan-convertino-afrl/util_helper,601218737,Verilog,util_helper,4,0,2023-02-13 16:01:47+00:00,[],https://api.github.com/licenses/mit
126,https://github.com/noam003/Logic-Design-Project.git,2023-02-15 11:02:36+00:00,,0,noam003/Logic-Design-Project,602032778,Verilog,Logic-Design-Project,2403,0,2023-02-15 11:06:20+00:00,[],None
127,https://github.com/matiasilva/mips-cpu.git,2023-02-16 11:29:09+00:00,A simple implementation of a MIPS CPU in Verilog based on 4F14 course material,0,matiasilva/mips-cpu,602515954,Verilog,mips-cpu,7,0,2023-03-01 21:52:09+00:00,[],https://api.github.com/licenses/mit
128,https://github.com/YAO-WEN-CHENG/Vehicle-path-tracking.git,2023-02-16 04:36:16+00:00,,0,YAO-WEN-CHENG/Vehicle-path-tracking,602379527,Verilog,Vehicle-path-tracking,10,0,2023-02-16 04:57:59+00:00,[],None
129,https://github.com/chetanyagoyal/codes.git,2023-02-16 18:41:46+00:00,miscellaneous backups of codes,0,chetanyagoyal/codes,602692586,Verilog,codes,83,0,2023-02-16 18:55:04+00:00,[],None
130,https://github.com/brianshih95/Computer-Organization.git,2023-02-17 12:25:00+00:00,NYCU 2023 Spring Semester by Professor ÊùéÊØÖÈÉé,0,brianshih95/Computer-Organization,603007660,Verilog,Computer-Organization,4946,0,2023-08-02 08:07:58+00:00,[],None
131,https://github.com/tatsuya999/synth.git,2023-02-14 07:48:16+00:00,,0,tatsuya999/synth,601502470,Verilog,synth,413,0,2023-06-06 06:43:04+00:00,[],None
132,https://github.com/momoisgoodforhealth/Verilog_LogicDesignClass.git,2023-02-10 12:33:33+00:00,EEL 3705L Logic Design Lab,0,momoisgoodforhealth/Verilog_LogicDesignClass,600031131,Verilog,Verilog_LogicDesignClass,1,0,2023-02-10 12:36:35+00:00,[],None
133,https://github.com/Perumaltuty/Amba_Assignment.git,2023-02-10 04:31:18+00:00,,0,Perumaltuty/Amba_Assignment,599880285,Verilog,Amba_Assignment,7,0,2023-02-10 04:32:35+00:00,[],None
134,https://github.com/gagana-05/Caravel_Basics.git,2023-02-10 09:15:54+00:00,,0,gagana-05/Caravel_Basics,599963019,Verilog,Caravel_Basics,51429,0,2023-02-10 09:16:12+00:00,[],https://api.github.com/licenses/apache-2.0
135,https://github.com/mcaralimarad/Myverilogcodes.git,2023-02-08 04:44:12+00:00,My verilog class  codes are uploaded here,0,mcaralimarad/Myverilogcodes,598927830,Verilog,Myverilogcodes,20,0,2023-02-08 04:49:47+00:00,[],None
136,https://github.com/thanavignesh/generic-fifo.git,2023-02-08 03:30:31+00:00,,0,thanavignesh/generic-fifo,598909224,Verilog,generic-fifo,7,0,2023-02-08 03:34:37+00:00,[],None
137,https://github.com/entropicemergence/RISC-V.git,2023-02-10 11:50:55+00:00,"For now, RISC-V assembly ",0,entropicemergence/RISC-V,600015946,Verilog,RISC-V,16506,0,2023-02-13 06:40:37+00:00,[],None
138,https://github.com/Precision-Innovations/opensta_power_example.git,2023-02-14 17:58:56+00:00,,0,Precision-Innovations/opensta_power_example,601737783,Verilog,opensta_power_example,10200,0,2023-04-15 12:53:51+00:00,[],https://api.github.com/licenses/bsd-3-clause
139,https://github.com/icii-arcticfox/GettingStartedTutorial1.git,2023-02-19 00:46:33+00:00,The first tutorial in our getting started series for Arctic Fox.,0,icii-arcticfox/GettingStartedTutorial1,603587914,Verilog,GettingStartedTutorial1,18,0,2023-03-01 18:25:00+00:00,[],https://api.github.com/licenses/bsd-3-clause
140,https://github.com/Perumaltuty/VHDL---VERILOG.git,2023-02-20 05:11:36+00:00,,0,Perumaltuty/VHDL---VERILOG,603991390,Verilog,VHDL---VERILOG,22,0,2023-02-20 05:14:43+00:00,[],None
141,https://github.com/kamalgupta1995/Kamal.git,2023-02-20 09:57:26+00:00,,0,kamalgupta1995/Kamal,604085879,Verilog,Kamal,2514,0,2023-02-20 09:57:51+00:00,[],None
142,https://github.com/imoghul/FIFO_Flush.git,2023-02-17 22:17:59+00:00,Creating a Fifo block with flush capabilities,0,imoghul/FIFO_Flush,603227168,Verilog,FIFO_Flush,292,0,2023-02-17 22:23:01+00:00,[],None
143,https://github.com/melihcgn/mcagan_TermProject.git,2023-02-20 22:08:40+00:00,4 floor elevator design with Vivado,0,melihcgn/mcagan_TermProject,604354980,Verilog,mcagan_TermProject,206,0,2023-02-20 22:12:31+00:00,[],None
144,https://github.com/Suriya2882002/VHDL-TO-VERILOG.git,2023-02-19 05:04:26+00:00,,0,Suriya2882002/VHDL-TO-VERILOG,603631139,Verilog,VHDL-TO-VERILOG,7,0,2023-02-19 05:05:16+00:00,[],None
145,https://github.com/pkyprivate/-.git,2023-02-19 14:15:08+00:00,,0,pkyprivate/-,603766168,Verilog,-,590,0,2023-07-19 13:23:15+00:00,[],None
146,https://github.com/alexm610/Deep_Neural_Network.git,2023-02-16 18:21:05+00:00,A DNN for image classification,0,alexm610/Deep_Neural_Network,602685064,Verilog,Deep_Neural_Network,14865,0,2023-02-16 18:37:42+00:00,[],None
147,https://github.com/ULTIMATE-Mystery/LSI-Logic-Design-HCMUT-Semester-222.git,2023-02-15 06:32:09+00:00,LSI Logic Design HCMUT Semester 222,0,ULTIMATE-Mystery/LSI-Logic-Design-HCMUT-Semester-222,601938743,Verilog,LSI-Logic-Design-HCMUT-Semester-222,8475,0,2024-04-08 16:08:51+00:00,[],None
148,https://github.com/SuperMB/ArcticFox_Intro_1_Tutorial.git,2023-02-04 04:28:50+00:00,Arctic Fox tutorial that covers the basics of using Arctic Fox,0,SuperMB/ArcticFox_Intro_1_Tutorial,597290957,Verilog,ArcticFox_Intro_1_Tutorial,10,0,2023-02-04 06:11:25+00:00,[],https://api.github.com/licenses/bsd-3-clause
149,https://github.com/Lavanyamurugan2001/100-RTL.git,2023-02-04 09:05:45+00:00,,0,Lavanyamurugan2001/100-RTL,597347978,Verilog,100-RTL,276,0,2023-03-27 04:57:08+00:00,[],None
150,https://github.com/rkdaudgus94/Verilog-clock-system.git,2023-02-05 02:53:55+00:00,,0,rkdaudgus94/Verilog-clock-system,597599649,Verilog,Verilog-clock-system,12508,0,2023-10-10 04:29:56+00:00,[],None
151,https://github.com/josevaltersilvacarneiro/full_adder.git,2023-02-13 22:03:56+00:00,,0,josevaltersilvacarneiro/full_adder,601350675,Verilog,full_adder,16,0,2023-02-13 22:42:52+00:00,[],https://api.github.com/licenses/gpl-3.0
152,https://github.com/Shivaprasadm02/mass.git,2023-02-14 02:42:29+00:00,,0,Shivaprasadm02/mass,601419134,Verilog,mass,3,0,2023-02-14 02:46:35+00:00,[],None
153,https://github.com/ukalla1/cnn_accel.git,2023-02-16 17:21:43+00:00,,0,ukalla1/cnn_accel,602662044,Verilog,cnn_accel,7,0,2023-02-16 17:28:09+00:00,[],None
154,https://github.com/hushenwei2000/riosclass-final.git,2023-02-06 13:34:01+00:00,,0,hushenwei2000/riosclass-final,598136558,Verilog,riosclass-final,91217,0,2023-02-06 13:34:50+00:00,[],None
155,https://github.com/HalaAshraf/GPIO-APB.git,2023-02-08 18:18:12+00:00,,0,HalaAshraf/GPIO-APB,599234117,Verilog,GPIO-APB,3,0,2023-02-08 19:16:59+00:00,[],None
156,https://github.com/JakeVigeant12/ECE350.git,2023-02-08 20:34:42+00:00,,0,JakeVigeant12/ECE350,599285103,Verilog,ECE350,328,0,2023-02-08 20:34:49+00:00,[],None
157,https://github.com/wu1564/RISC_CPU.git,2023-02-08 11:23:56+00:00,,0,wu1564/RISC_CPU,599061599,Verilog,RISC_CPU,372,0,2023-02-08 11:26:37+00:00,[],None
158,https://github.com/JaishreeJ/FIFO.git,2023-02-08 01:00:38+00:00,,0,JaishreeJ/FIFO,598870883,Verilog,FIFO,19,0,2023-02-08 01:08:28+00:00,[],None
159,https://github.com/number-of-sheep/AFEE-Digital-Controller-Design-Study.git,2023-02-09 11:36:32+00:00,"2022-winter, UNIST AFEE's Digital Controller Design Study.",0,number-of-sheep/AFEE-Digital-Controller-Design-Study,599552256,Verilog,AFEE-Digital-Controller-Design-Study,33,0,2023-02-09 11:49:59+00:00,[],None
160,https://github.com/Shubha289/100-days-of-RTL.git,2023-02-06 16:50:39+00:00,I will try to code for 100Days and add the snippets to it,0,Shubha289/100-days-of-RTL,598220198,Verilog,100-days-of-RTL,57,0,2023-02-06 17:05:31+00:00,[],None
161,https://github.com/SinsIsHere/bound-flahser.git,2023-02-11 09:48:17+00:00,,0,SinsIsHere/bound-flahser,600375763,Verilog,bound-flahser,948,0,2023-02-11 09:54:08+00:00,[],None
162,https://github.com/BoChen-Ye/Digital_IC_Project_Verilog-SystemVerilog.git,2023-02-12 19:09:20+00:00,This is a repo of practicing digital IC by using Verilog HDL and SystemVerilog.,0,BoChen-Ye/Digital_IC_Project_Verilog-SystemVerilog,600845291,Verilog,Digital_IC_Project_Verilog-SystemVerilog,22,0,2023-07-04 19:29:47+00:00,[],https://api.github.com/licenses/mit
163,https://github.com/johnathan-convertino-afrl/axis_data_width_converter.git,2023-02-13 15:41:46+00:00,,0,johnathan-convertino-afrl/axis_data_width_converter,601210504,Verilog,axis_data_width_converter,1059,0,2023-02-13 15:42:25+00:00,[],https://api.github.com/licenses/mit
164,https://github.com/M-Mashreghi/MIPS.git,2023-02-10 13:59:17+00:00,,1,M-Mashreghi/MIPS,600063832,Verilog,MIPS,10159,0,2023-02-13 11:19:34+00:00,[],https://api.github.com/licenses/mit
165,https://github.com/MihaiHMO/mpw_vsdmemsoc.git,2023-02-10 19:53:06+00:00,,0,MihaiHMO/mpw_vsdmemsoc,600194463,Verilog,mpw_vsdmemsoc,2194,0,2023-02-10 19:53:23+00:00,[],https://api.github.com/licenses/apache-2.0
166,https://github.com/kchristin22/UART-LED.git,2023-02-13 13:08:10+00:00,Display of values of a sensor on LEDs by the use of UART communication and a LED driver,0,kchristin22/UART-LED,601141941,Verilog,UART-LED,9,0,2023-02-13 15:53:26+00:00,[],None
167,https://github.com/stevenhong629/Benchmark_Translator.git,2023-02-15 14:07:33+00:00,,0,stevenhong629/Benchmark_Translator,602106137,Verilog,Benchmark_Translator,435,0,2023-02-15 14:11:50+00:00,[],None
168,https://github.com/Desrep/async_fifo.git,2023-02-05 02:55:25+00:00,A simple asynchronous fifo using a gray counter,0,Desrep/async_fifo,597599878,Verilog,async_fifo,17,0,2024-02-01 05:16:10+00:00,"['fifo', 'rtl', 'syncrhonization', 'vlsi']",https://api.github.com/licenses/apache-2.0
169,https://github.com/wh-lh/hitegg_verilog_HDL.git,2023-02-03 03:13:25+00:00,Verilog_HDL Project,0,wh-lh/hitegg_verilog_HDL,596841453,Verilog,hitegg_verilog_HDL,711,0,2023-02-03 03:59:39+00:00,[],None
170,https://github.com/jxyang777/ALU.git,2023-02-03 09:45:03+00:00,1bit and 8bit ALU,0,jxyang777/ALU,596952593,Verilog,ALU,1605,0,2023-02-03 09:46:14+00:00,[],None
171,https://github.com/sthurston99/comparch.git,2023-02-03 21:30:49+00:00,My semester long processor project from CompArch,0,sthurston99/comparch,597204612,Verilog,comparch,14951,0,2023-02-06 14:51:52+00:00,[],None
172,https://github.com/iamlale/digital-logic-design-project.git,2023-02-08 19:27:40+00:00,"to design and implement a processor which supports instruction set: (SUB, ADD, AND, OR, XOR, ADDI, SUBI, ANDI, ORI, XORI, LD, ST, JUMP, PUSH, POP, BE, BNE). Processor will have 10 bits address width and 20 bits data width.",0,iamlale/digital-logic-design-project,599260759,Verilog,digital-logic-design-project,1063,0,2023-02-08 19:28:49+00:00,[],None
173,https://github.com/Ipouyall/Computer-Architecture-Course.git,2023-02-13 04:42:19+00:00,,0,Ipouyall/Computer-Architecture-Course,600970707,Verilog,Computer-Architecture-Course,5569,0,2023-02-14 18:20:14+00:00,[],https://api.github.com/licenses/mit
174,https://github.com/Anderson991288/RISC-V_CPU_Verilog_Simulation.git,2023-02-05 04:02:30+00:00,,0,Anderson991288/RISC-V_CPU_Verilog_Simulation,597610960,Verilog,RISC-V_CPU_Verilog_Simulation,84,0,2023-02-06 13:38:40+00:00,[],None
175,https://github.com/shtsno24/Verilator_Test.git,2023-02-05 07:40:50+00:00,,0,shtsno24/Verilator_Test,597650815,Verilog,Verilator_Test,178,0,2023-02-05 07:41:51+00:00,[],None
176,https://github.com/ycshan0415/2022_NCTU_CO.git,2023-02-05 08:45:25+00:00,,0,ycshan0415/2022_NCTU_CO,597664004,Verilog,2022_NCTU_CO,5784,0,2023-02-05 08:46:19+00:00,[],None
177,https://github.com/Samaa-Hazem2001/Architecture_Labs.git,2023-02-12 08:27:16+00:00,Here is the solutions of all required lab for Architecture course,0,Samaa-Hazem2001/Architecture_Labs,600676561,Verilog,Architecture_Labs,4,0,2023-02-12 09:03:02+00:00,[],None
178,https://github.com/exoticplayer/complier-architecture.git,2023-02-15 04:19:17+00:00,,0,exoticplayer/complier-architecture,601903786,Verilog,complier-architecture,8239,0,2023-02-15 04:21:09+00:00,[],None
179,https://github.com/VELIDIPRADEEPKUMAR/caravel_user_project.git,2023-02-15 11:01:18+00:00,,0,VELIDIPRADEEPKUMAR/caravel_user_project,602032312,Verilog,caravel_user_project,2173,0,2023-02-15 11:01:32+00:00,[],https://api.github.com/licenses/apache-2.0
180,https://github.com/balajiakurathi/tuitorial.git,2023-02-18 18:22:29+00:00,fifo(asynchronous),0,balajiakurathi/tuitorial,603509979,Verilog,tuitorial,0,0,2023-02-18 18:24:32+00:00,[],None
181,https://github.com/AdamPudil/verilog-modules.git,2023-02-12 16:46:58+00:00,Basic modules for building digital circuits,0,AdamPudil/verilog-modules,600804213,Verilog,verilog-modules,16,0,2023-02-12 19:35:43+00:00,[],https://api.github.com/licenses/gpl-3.0
182,https://github.com/harshanabandara/CO224-ComputerArchitecture-building-a-simple-processor.git,2023-02-11 07:43:09+00:00,"Design and development of an 8 bit single cycle processor with ALU, a register file, and control logic using Verilog HDL.",0,harshanabandara/CO224-ComputerArchitecture-building-a-simple-processor,600346159,Verilog,CO224-ComputerArchitecture-building-a-simple-processor,585,0,2023-02-11 07:57:04+00:00,[],None
183,https://github.com/20cja/374-lab.git,2023-02-11 21:33:39+00:00,,1,20cja/374-lab,600560048,Verilog,374-lab,244,0,2023-02-11 21:38:17+00:00,[],None
184,https://github.com/xuantungbrian/Computing-systems.git,2023-02-16 06:32:29+00:00,,0,xuantungbrian/Computing-systems,602411220,Verilog,Computing-systems,517,0,2023-08-17 15:25:12+00:00,[],None
185,https://github.com/Beiyouanxiang/test.git,2023-02-19 07:47:59+00:00,first try it,0,Beiyouanxiang/test,603665477,Verilog,test,4,0,2023-02-19 08:31:25+00:00,[],None
186,https://github.com/Hargen1/Base_band_IC-Lab.git,2023-02-19 07:21:16+00:00,,0,Hargen1/Base_band_IC-Lab,603659655,Verilog,Base_band_IC-Lab,315,0,2023-02-19 07:28:37+00:00,[],None
187,https://github.com/Btremaine/Basys_3_LFSR_BD.git,2023-02-19 19:04:40+00:00,Basys 3 Dev Board project for LFSR using Vivado Block Design,0,Btremaine/Basys_3_LFSR_BD,603855683,Verilog,Basys_3_LFSR_BD,1287,0,2023-02-19 19:17:03+00:00,[],None
188,https://github.com/SuperMB/UpdatedVsCodeExtensionTest.git,2023-02-17 04:25:13+00:00,,0,SuperMB/UpdatedVsCodeExtensionTest,602853194,Verilog,UpdatedVsCodeExtensionTest,1415,0,2023-02-18 03:17:24+00:00,[],https://api.github.com/licenses/bsd-3-clause
189,https://github.com/suvankarpioneer/verilog.git,2023-02-17 06:28:10+00:00,,0,suvankarpioneer/verilog,602885232,Verilog,verilog,28,0,2023-02-17 06:40:57+00:00,[],None
190,https://github.com/Vinupriya-2502/Verilog_assignment.git,2023-02-18 09:11:28+00:00,,0,Vinupriya-2502/Verilog_assignment,603358851,Verilog,Verilog_assignment,1042,0,2023-02-18 09:12:20+00:00,[],None
191,https://github.com/kamalgupta1995/Shubhi.git,2023-02-20 10:04:55+00:00,,0,kamalgupta1995/Shubhi,604088669,Verilog,Shubhi,1562,0,2023-02-20 10:05:13+00:00,[],None
192,https://github.com/Callum-Welsh/Photon_Time_Tagger.git,2023-02-20 21:46:54+00:00,,0,Callum-Welsh/Photon_Time_Tagger,604349010,Verilog,Photon_Time_Tagger,23416,0,2023-02-20 21:59:54+00:00,[],None
193,https://github.com/Joyal-babu/system-design-through-verilog-and-vhdl.git,2023-02-20 16:55:25+00:00,contains all the codes from the course 'system design through verilog' (NPTEL),0,Joyal-babu/system-design-through-verilog-and-vhdl,604253379,Verilog,system-design-through-verilog-and-vhdl,211,0,2023-05-18 09:19:19+00:00,[],None
194,https://github.com/GWU-Tzaphqiel/6250_HW.git,2023-02-09 19:40:48+00:00,,0,GWU-Tzaphqiel/6250_HW,599743880,Verilog,6250_HW,1057,0,2023-02-09 19:54:32+00:00,[],None
195,https://github.com/madrat01/ECE554_Class.git,2023-02-07 20:37:45+00:00,"Class Exercises, Mini Labs and Exploration Stuff",0,madrat01/ECE554_Class,598798411,Verilog,ECE554_Class,2360,0,2023-02-07 20:46:49+00:00,[],None
196,https://github.com/Pacific-Feng-Studuies/IC-Contest.git,2023-02-05 16:09:20+00:00,The implementation of IC contest ,0,Pacific-Feng-Studuies/IC-Contest,597779500,Verilog,IC-Contest,10851,0,2023-11-16 17:12:08+00:00,[],None
197,https://github.com/mesharyachoudhary/Verilog.git,2023-02-11 18:36:48+00:00,This repository contains verilog assignments done as part of CS221 Digital Design course at IIT Guwahati,0,mesharyachoudhary/Verilog,600519063,Verilog,Verilog,3514,0,2024-02-10 16:28:32+00:00,[],None
198,https://github.com/EmilyBecher/ECE271.git,2023-02-03 20:33:04+00:00,Digital Logic Design Coursework,0,EmilyBecher/ECE271,597188676,Verilog,ECE271,7383,0,2023-02-03 20:44:09+00:00,[],None
199,https://github.com/Boucii/chisel-template---ladder_be.git,2023-02-03 10:15:26+00:00,,0,Boucii/chisel-template---ladder_be,596963181,Verilog,chisel-template---ladder_be,1891,0,2023-02-04 04:07:32+00:00,[],https://api.github.com/licenses/unlicense
200,https://github.com/DeliveryPickle/ELEC_374_Labs.git,2023-02-10 15:51:01+00:00,,0,DeliveryPickle/ELEC_374_Labs,600108553,Verilog,ELEC_374_Labs,2636,0,2023-02-10 16:01:51+00:00,[],None
201,https://github.com/athira123nair/Verilog.git,2023-02-12 16:01:25+00:00,,0,athira123nair/Verilog,600790697,Verilog,Verilog,4,0,2023-02-12 16:14:42+00:00,[],None
202,https://github.com/Jayanth2209/BTP-EE4900.git,2023-02-13 06:02:28+00:00,Undergraduate Thesis,0,Jayanth2209/BTP-EE4900,600991017,Verilog,BTP-EE4900,12350,0,2023-04-14 11:21:42+00:00,[],None
203,https://github.com/Nemsun/single-cycle-processor.git,2023-02-06 17:39:21+00:00,,0,Nemsun/single-cycle-processor,598239753,Verilog,single-cycle-processor,18,0,2023-02-06 17:40:14+00:00,[],None
204,https://github.com/willyao0904/final_caravel_user_project.git,2023-02-07 03:07:37+00:00,riosclass_final,0,willyao0904/final_caravel_user_project,598404560,Verilog,final_caravel_user_project,2173,0,2023-02-07 03:07:54+00:00,[],https://api.github.com/licenses/apache-2.0
205,https://github.com/zilin2000/Tetris-game-in-Verilog.git,2023-02-07 06:29:52+00:00,,0,zilin2000/Tetris-game-in-Verilog,598458012,Verilog,Tetris-game-in-Verilog,23,0,2023-02-07 06:37:22+00:00,[],None
206,https://github.com/Bhaduanil/Automatic-Washing-Machine-using-Verilog.git,2023-02-07 11:53:06+00:00,,0,Bhaduanil/Automatic-Washing-Machine-using-Verilog,598576075,Verilog,Automatic-Washing-Machine-using-Verilog,238,0,2023-02-07 12:16:28+00:00,[],None
207,https://github.com/johnathan-convertino-afrl/axis_1553_decoder.git,2023-02-13 15:37:08+00:00,,0,johnathan-convertino-afrl/axis_1553_decoder,601208589,Verilog,axis_1553_decoder,35,0,2023-02-13 15:38:42+00:00,[],https://api.github.com/licenses/mit
208,https://github.com/SinsIsHere/simple-processor.git,2023-02-11 03:44:49+00:00,"A processor module mimicking that of MIPS processor, using Verilog.",0,SinsIsHere/simple-processor,600297812,Verilog,simple-processor,509,0,2023-02-11 03:54:06+00:00,[],None
209,https://github.com/taylptrsn/test_userspace.git,2023-02-14 15:51:03+00:00,,0,taylptrsn/test_userspace,601687324,Verilog,test_userspace,2173,0,2023-02-14 15:51:19+00:00,[],https://api.github.com/licenses/apache-2.0
210,https://github.com/onecholas/delay-research.git,2023-02-15 16:00:45+00:00,,0,onecholas/delay-research,602155263,Verilog,delay-research,11471,0,2023-03-02 06:15:02+00:00,[],None
211,https://github.com/ahmedkha2/Garage-Door-Controller.git,2023-02-15 20:46:20+00:00,Automatic Garage Door Controller that control both up and down motors.,0,ahmedkha2/Garage-Door-Controller,602260723,Verilog,Garage-Door-Controller,45,0,2023-02-15 21:03:49+00:00,[],None
212,https://github.com/ahmedkha2/UART-verilog.git,2023-02-15 20:22:10+00:00,Simple 8-bit UART realization on Verilog HDL.,0,ahmedkha2/UART-verilog,602253156,Verilog,UART-verilog,10,0,2023-02-15 20:43:50+00:00,[],None
213,https://github.com/nikaemami/32-bit-floating-point-multiplier.git,2023-02-11 11:28:50+00:00,"Design and implementation of a 32-bit floating-point multiplier that uses the IEEE 754-2019 Floating-Point standard, in a hierarchical fashion.",0,nikaemami/32-bit-floating-point-multiplier,600400389,Verilog,32-bit-floating-point-multiplier,12,0,2023-02-11 11:51:05+00:00,[],None
214,https://github.com/bsrimann/RISC_V-Implementation.git,2023-02-20 17:53:54+00:00,my first git rep,0,bsrimann/RISC_V-Implementation,604275366,Verilog,RISC_V-Implementation,326,0,2023-09-11 05:09:01+00:00,[],None
215,https://github.com/lrburle/test.git,2023-02-16 13:24:44+00:00,,0,lrburle/test,602560196,Verilog,test,2174,0,2023-02-16 13:25:03+00:00,[],https://api.github.com/licenses/apache-2.0
216,https://github.com/shreya-markhedkar/Adders_verilog.git,2023-02-16 05:11:06+00:00,,0,shreya-markhedkar/Adders_verilog,602388335,Verilog,Adders_verilog,3,0,2023-02-16 05:12:21+00:00,[],None
217,https://github.com/KathShruti/Digital-System-Design-Projects.git,2023-02-18 17:31:51+00:00,,0,KathShruti/Digital-System-Design-Projects,603496028,Verilog,Digital-System-Design-Projects,5463,0,2023-02-19 14:03:31+00:00,[],None
218,https://github.com/birdyberth/camtohdmi.git,2023-02-07 16:58:05+00:00,Affichage du signal d'une cam√©ra vers un port hdmi au moyen d'un FPGA DE10-nano,0,birdyberth/camtohdmi,598711528,Verilog,camtohdmi,44,0,2023-02-07 17:21:25+00:00,[],None
219,https://github.com/Jpz-sdju/Proxima.git,2023-02-10 14:14:16+00:00,fork from xiaohe,0,Jpz-sdju/Proxima,600069878,Verilog,Proxima,10746,0,2023-04-22 06:19:49+00:00,[],
220,https://github.com/TStefan44/Tiny_RISC_V.git,2023-02-07 15:39:23+00:00,A Tiny RISC_V implementation in verilog,0,TStefan44/Tiny_RISC_V,598676378,Verilog,Tiny_RISC_V,154,0,2023-02-07 15:41:33+00:00,[],None
221,https://github.com/123deepikap/examplee.git,2023-02-07 10:35:51+00:00,,0,123deepikap/examplee,598546367,Verilog,examplee,0,0,2023-02-07 10:40:12+00:00,[],None
222,https://github.com/vetalottes/keyboard_simulator_verilog.git,2023-02-08 05:02:29+00:00,keyboard typer verilog!,0,vetalottes/keyboard_simulator_verilog,598932551,Verilog,keyboard_simulator_verilog,1401,0,2023-07-25 08:10:51+00:00,[],None
223,https://github.com/LinCheYu1128/2022_NYCU_ICLab_Fall.git,2023-02-07 18:04:58+00:00,,0,LinCheYu1128/2022_NYCU_ICLab_Fall,598739993,Verilog,2022_NYCU_ICLab_Fall,931,0,2023-02-07 18:29:13+00:00,[],None
224,https://github.com/Eragbiscool/UART.git,2023-02-10 12:45:38+00:00,UART from zero to infinity using verilog,0,Eragbiscool/UART,600035424,Verilog,UART,4,0,2023-02-10 13:44:12+00:00,[],None
225,https://github.com/pahanmendis/RISCV-Communication_1.git,2023-02-12 00:48:58+00:00,,0,pahanmendis/RISCV-Communication_1,600594169,Verilog,RISCV-Communication_1,16,0,2023-02-12 00:52:53+00:00,[],None
226,https://github.com/skygreat/train1.git,2023-02-11 14:15:07+00:00,for training,0,skygreat/train1,600444507,Verilog,train1,2173,0,2023-02-11 14:15:23+00:00,[],https://api.github.com/licenses/apache-2.0
227,https://github.com/espi3000/rply_temp_sens_sky130nm.git,2023-02-10 15:19:08+00:00,,0,espi3000/rply_temp_sens_sky130nm,600096008,Verilog,rply_temp_sens_sky130nm,1187,0,2023-04-13 17:39:44+00:00,[],None
228,https://github.com/Jsbadhon/Verilog_Projects.git,2023-02-08 14:47:46+00:00,Here I will be sharing the verilog projects I will be doing from now on.,0,Jsbadhon/Verilog_Projects,599145100,Verilog,Verilog_Projects,0,0,2023-02-08 14:58:00+00:00,[],None
229,https://github.com/allnonye/DualCoreCpu.git,2023-02-03 18:21:06+00:00,,0,allnonye/DualCoreCpu,597145802,Verilog,DualCoreCpu,31968,0,2023-02-04 01:20:17+00:00,[],None
230,https://github.com/Quote023/IF675_Sistemas_Digitais.git,2023-02-03 14:57:02+00:00,IF675_Sistemas_Digitais,0,Quote023/IF675_Sistemas_Digitais,597066698,Verilog,IF675_Sistemas_Digitais,22255,0,2023-04-17 14:33:19+00:00,[],None
231,https://github.com/wngalles/Test2.git,2023-02-05 18:38:48+00:00,,0,wngalles/Test2,597823183,Verilog,Test2,2173,0,2023-02-05 18:39:05+00:00,[],https://api.github.com/licenses/apache-2.0
232,https://github.com/phuvg/dma_controller.git,2023-02-05 00:58:56+00:00,,0,phuvg/dma_controller,597581766,Verilog,dma_controller,2109,0,2023-07-15 08:08:02+00:00,[],None
233,https://github.com/KereMath/MemoryImplementation.git,2023-02-09 18:53:00+00:00,,0,KereMath/MemoryImplementation,599726900,Verilog,MemoryImplementation,2414,0,2023-02-09 18:53:42+00:00,[],None
234,https://github.com/rflickinger/247_Calculator.git,2023-02-03 01:49:45+00:00,,0,rflickinger/247_Calculator,596821149,Verilog,247_Calculator,20,0,2023-03-05 17:26:57+00:00,[],None
235,https://github.com/GevinduGanganath/32-Bit-Single-Cycle-Processor.git,2023-02-12 19:30:37+00:00,,0,GevinduGanganath/32-Bit-Single-Cycle-Processor,600851013,Verilog,32-Bit-Single-Cycle-Processor,36,0,2023-02-12 19:31:27+00:00,[],None
236,https://github.com/TheSilentVoice/FPGA-based-video-game-console.git,2023-02-13 16:38:40+00:00,Final University project,0,TheSilentVoice/FPGA-based-video-game-console,601234795,Verilog,FPGA-based-video-game-console,34,0,2023-02-13 20:15:41+00:00,[],https://api.github.com/licenses/gpl-3.0
237,https://github.com/farzinlize/fuzzycpu.git,2023-02-20 14:26:13+00:00,"fuzzycpu architecture - single cycle, pipeline and parallel modes are in seperated branches",0,farzinlize/fuzzycpu,604190813,Verilog,fuzzycpu,24,0,2023-02-20 14:35:18+00:00,[],None
238,https://github.com/kirolos100/Single-Mips.git,2023-02-17 16:24:48+00:00,Single Mips using verilog,0,kirolos100/Single-Mips,603107574,Verilog,Single-Mips,4,0,2023-02-17 16:25:16+00:00,[],None
239,https://github.com/justajoke-1211/32-Bit-Floarting-Point-Multiplier.git,2023-02-14 04:52:16+00:00,,0,justajoke-1211/32-Bit-Floarting-Point-Multiplier,601451089,Verilog,32-Bit-Floarting-Point-Multiplier,7,0,2023-02-14 04:56:06+00:00,[],None
240,https://github.com/TonyHo722/my_chip.git,2023-02-15 06:18:48+00:00,,0,TonyHo722/my_chip,601934784,Verilog,my_chip,56283,0,2023-02-15 06:31:40+00:00,[],https://api.github.com/licenses/apache-2.0
241,https://github.com/zznjupt/GRU_AI_Accelerator.git,2023-02-15 02:37:42+00:00,"The sigmiod and tanh functions in GRU are inspired by ""A CORDIC-Based Architecture with Adjustable Precision and Flexible Scalability to Implement Sigmoid and Tanh Functions, IEEE International Symposium on Circuits and Systems (ISCAS 2021)"", NJU",0,zznjupt/GRU_AI_Accelerator,601879356,Verilog,GRU_AI_Accelerator,7674,0,2023-03-15 06:08:14+00:00,[],https://api.github.com/licenses/mit
242,https://github.com/PCH73/Lab05-MatrixMultiplication-with-SystolicArray.git,2023-02-17 09:17:51+00:00,,0,PCH73/Lab05-MatrixMultiplication-with-SystolicArray,602940262,Verilog,Lab05-MatrixMultiplication-with-SystolicArray,671,0,2023-02-17 09:19:01+00:00,[],None
243,https://github.com/Neffrex/EC_Prac1.git,2023-02-16 07:56:46+00:00,,0,Neffrex/EC_Prac1,602437934,Verilog,EC_Prac1,70,0,2023-02-16 08:21:29+00:00,[],None
244,https://github.com/Kirchoffs/verilog-demo.git,2023-02-15 10:06:45+00:00,,0,Kirchoffs/verilog-demo,602012051,Verilog,verilog-demo,3,0,2023-02-15 10:16:29+00:00,[],None
245,https://github.com/PCH73/Lab02-TrainTour.git,2023-02-17 09:05:38+00:00,,0,PCH73/Lab02-TrainTour,602935727,Verilog,Lab02-TrainTour,553,0,2023-02-17 09:06:34+00:00,[],None
246,https://github.com/SoniyaPoudel/Biomedical-Image-Processing-using-FPGA.git,2023-02-19 19:08:36+00:00,,0,SoniyaPoudel/Biomedical-Image-Processing-using-FPGA,603856859,Verilog,Biomedical-Image-Processing-using-FPGA,497,0,2023-02-19 19:43:54+00:00,[],None
247,https://github.com/LittleGreenYuan/-VerilogQuickUseModule.git,2023-02-20 12:37:31+00:00,"A series of personal summary hardware description languages will be stored in this warehouse, making it possible to use them out of the box and simplifying the development of FPGA.",0,LittleGreenYuan/-VerilogQuickUseModule,604145917,Verilog,-VerilogQuickUseModule,5,0,2023-02-20 12:40:46+00:00,[],https://api.github.com/licenses/bsd-3-clause
248,https://github.com/AviralK98/ArcadePong_VErilog.git,2023-02-20 09:06:59+00:00,,0,AviralK98/ArcadePong_VErilog,604066197,Verilog,ArcadePong_VErilog,2116,0,2023-02-20 09:14:25+00:00,[],None
249,https://github.com/ArcyCola/ECE385.git,2023-02-16 00:58:16+00:00,ECE 385 lab code created by Arcy and Emily for the Spring 2023 semester ,0,ArcyCola/ECE385,602325058,Verilog,ECE385,52895,0,2023-09-28 22:29:09+00:00,[],None
250,https://github.com/adrianvirlan200/IC-design-for-Steganography.git,2023-02-16 12:59:25+00:00,,0,adrianvirlan200/IC-design-for-Steganography,602549809,Verilog,IC-design-for-Steganography,1087,0,2023-12-21 18:37:36+00:00,[],None
251,https://github.com/MixedMatched/fourbeecpu.git,2023-02-18 12:58:36+00:00,very simple 4-bit cpu powered by tiny bees,0,MixedMatched/fourbeecpu,603417793,Verilog,fourbeecpu,27,0,2024-01-11 20:30:04+00:00,[],https://api.github.com/licenses/gpl-3.0
252,https://github.com/PerkyElixir22/spis_verilog.git,2023-02-18 17:03:40+00:00,A Verilog implementation of a simple processor,0,PerkyElixir22/spis_verilog,603488102,Verilog,spis_verilog,17,0,2023-02-18 17:41:24+00:00,['verilog'],https://api.github.com/licenses/mit
253,https://github.com/PCH73/Lab06-UnixTime-Converter.git,2023-02-17 09:19:26+00:00,,0,PCH73/Lab06-UnixTime-Converter,602940801,Verilog,Lab06-UnixTime-Converter,376,0,2023-02-17 09:23:53+00:00,[],None
254,https://github.com/NSDN/NSCPU.git,2023-02-20 13:09:48+00:00,,0,NSDN/NSCPU,604158753,Verilog,NSCPU,44,0,2023-02-20 13:11:57+00:00,[],None
255,https://github.com/Timaisneh/ImageProcessingVerilog.git,2023-02-17 03:19:16+00:00,,0,Timaisneh/ImageProcessingVerilog,602836909,Verilog,ImageProcessingVerilog,14,0,2023-02-17 03:22:36+00:00,[],None
256,https://github.com/hydrenoid/CaesarsCipher.git,2023-02-09 16:28:58+00:00,,0,hydrenoid/CaesarsCipher,599671387,Verilog,CaesarsCipher,269405,0,2023-04-28 23:58:19+00:00,[],None
257,https://github.com/Dycley/pipeline_cpu.git,2023-02-11 05:53:46+00:00,,0,Dycley/pipeline_cpu,600322563,Verilog,pipeline_cpu,11334,0,2023-03-03 11:59:32+00:00,[],None
258,https://github.com/Shuvro-Ahmed/Four-Bit-ALU.git,2023-02-10 18:17:49+00:00,,0,Shuvro-Ahmed/Four-Bit-ALU,600163249,Verilog,Four-Bit-ALU,368,0,2023-02-10 18:25:05+00:00,[],https://api.github.com/licenses/mit
259,https://github.com/Beer-and-Skittles/EE3020-Integrated-Circuit-Design.git,2023-02-10 03:24:14+00:00,,0,Beer-and-Skittles/EE3020-Integrated-Circuit-Design,599864737,Verilog,EE3020-Integrated-Circuit-Design,1904,0,2023-02-10 03:35:21+00:00,[],None
260,https://github.com/1800201320/learngit.git,2023-02-11 13:24:18+00:00,,0,1800201320/learngit,600430234,Verilog,learngit,6,0,2023-02-11 13:57:58+00:00,[],
261,https://github.com/l-marques-luz/Sprint10_LASD.git,2023-02-10 04:11:18+00:00,,0,l-marques-luz/Sprint10_LASD,599875767,Verilog,Sprint10_LASD,927,0,2023-02-10 04:54:22+00:00,[],None
262,https://github.com/BaoAh/systolic_array_project.git,2023-02-07 08:35:37+00:00,systolic array implement,0,BaoAh/systolic_array_project,598499900,Verilog,systolic_array_project,201,0,2023-03-13 11:53:28+00:00,[],None
263,https://github.com/willyao0904/Final.git,2023-02-07 08:52:09+00:00,,0,willyao0904/Final,598506081,Verilog,Final,2173,0,2023-02-07 08:52:32+00:00,[],https://api.github.com/licenses/apache-2.0
264,https://github.com/A7med3id10/Integer_Clock_Divider.git,2023-02-07 21:23:30+00:00,Integer Clock Divider implementation using Verilog.,0,A7med3id10/Integer_Clock_Divider,598813851,Verilog,Integer_Clock_Divider,4,0,2023-02-07 21:24:12+00:00,[],None
265,https://github.com/AbdelrahmanKhaled826/decoder.git,2023-02-07 21:22:49+00:00,,0,AbdelrahmanKhaled826/decoder,598813616,Verilog,decoder,0,0,2023-02-07 21:23:49+00:00,[],None
266,https://github.com/wu1564/small-works.git,2023-02-08 11:12:57+00:00,,0,wu1564/small-works,599057677,Verilog,small-works,4276,0,2023-02-08 11:17:18+00:00,[],None
267,https://github.com/Shivaprasadm02/lifo.git,2023-02-13 08:37:54+00:00,,0,Shivaprasadm02/lifo,601040658,Verilog,lifo,1,0,2023-02-13 08:40:57+00:00,[],None
268,https://github.com/DingYic/Y86-CPU.git,2023-02-13 13:39:50+00:00,ÂçïÂë®ÊúüÈò∂ÊÆµcode,0,DingYic/Y86-CPU,601155739,Verilog,Y86-CPU,192,0,2023-02-13 13:41:31+00:00,[],None
269,https://github.com/johnathan-convertino-afrl/axis_fifo.git,2023-02-13 15:43:05+00:00,,0,johnathan-convertino-afrl/axis_fifo,601211091,Verilog,axis_fifo,1086,0,2023-02-13 15:43:38+00:00,[],https://api.github.com/licenses/mit
270,https://github.com/johnathan-convertino-afrl/axis_moving_average.git,2023-02-13 15:50:25+00:00,,0,johnathan-convertino-afrl/axis_moving_average,601214220,Verilog,axis_moving_average,1042,0,2023-02-13 15:50:52+00:00,[],https://api.github.com/licenses/mit
271,https://github.com/SaraEfabless/test2.git,2023-02-13 02:47:25+00:00,,0,SaraEfabless/test2,600943565,Verilog,test2,2173,0,2023-02-13 02:47:39+00:00,[],https://api.github.com/licenses/apache-2.0
272,https://github.com/xkllkx/MIPS_CPU_design.git,2023-02-14 09:01:11+00:00,,0,xkllkx/MIPS_CPU_design,601527885,Verilog,MIPS_CPU_design,18,0,2023-02-14 09:06:36+00:00,[],None
273,https://github.com/ardor03/Cache-Memory-Design.git,2023-02-15 20:51:52+00:00,,0,ardor03/Cache-Memory-Design,602262443,Verilog,Cache-Memory-Design,2060,0,2023-03-10 19:44:46+00:00,[],None
274,https://github.com/DanUCSD/lab2_starter.git,2023-02-03 23:29:29+00:00,,0,DanUCSD/lab2_starter,597232087,Verilog,lab2_starter,655,0,2023-02-03 23:40:08+00:00,[],None
275,https://github.com/DavidHoernke/ELEC374Project.git,2023-02-03 20:08:03+00:00,,0,DavidHoernke/ELEC374Project,597181534,Verilog,ELEC374Project,3394,0,2023-02-03 20:08:13+00:00,[],None
276,https://github.com/nyanklc/qos-buffer.git,2023-02-05 00:32:46+00:00,,0,nyanklc/qos-buffer,597577787,Verilog,qos-buffer,170,0,2023-02-05 00:33:07+00:00,[],None
277,https://github.com/mnisyif/buildSilicon.git,2023-02-06 15:55:50+00:00,,0,mnisyif/buildSilicon,598197659,Verilog,buildSilicon,2173,0,2023-02-06 15:56:08+00:00,[],https://api.github.com/licenses/apache-2.0
278,https://github.com/Shahid-Imsys/hw-accelerator.git,2023-02-06 15:56:04+00:00,,0,Shahid-Imsys/hw-accelerator,598197754,Verilog,hw-accelerator,353369,0,2023-02-06 16:48:26+00:00,[],None
279,https://github.com/Alchemist-Kang/First_Student_FPGA.git,2023-02-14 11:27:20+00:00,,0,Alchemist-Kang/First_Student_FPGA,601581909,Verilog,First_Student_FPGA,3066,0,2023-02-14 11:51:03+00:00,[],None
280,https://github.com/pyamnihc/iceStick_ring_osc.git,2023-02-16 20:32:57+00:00,Ring oscillator on iceStick development board,0,pyamnihc/iceStick_ring_osc,602731444,Verilog,iceStick_ring_osc,30,0,2023-02-16 20:52:44+00:00,[],None
281,https://github.com/AnmolSinghNarwariya/Xilinx_verilog_code.git,2023-02-17 05:57:12+00:00,,0,AnmolSinghNarwariya/Xilinx_verilog_code,602875925,Verilog,Xilinx_verilog_code,55,0,2023-02-17 05:59:44+00:00,[],None
282,https://github.com/mannndrew/Calculator.git,2023-02-20 06:13:29+00:00,Optimized 32-bit FPGA calculator for high-speed arithmetic.,0,mannndrew/Calculator,604008023,Verilog,Calculator,55544,0,2023-08-12 02:26:38+00:00,[],https://api.github.com/licenses/mit
283,https://github.com/Shubha289/RTL-snippets.git,2023-02-06 01:52:13+00:00,,0,Shubha289/RTL-snippets,597920345,Verilog,RTL-snippets,3,0,2023-02-20 05:11:20+00:00,[],None
284,https://github.com/ulisesDCM/DE10-LITE-demos.git,2023-02-05 19:42:57+00:00,Repository to hold differents projects using the DE10-LITE FPGA dev.Board from Intel.,0,ulisesDCM/DE10-LITE-demos,597840693,Verilog,DE10-LITE-demos,21340,0,2023-02-24 02:06:21+00:00,[],None
285,https://github.com/Vinupriya-2502/AMBA.git,2023-02-19 13:11:16+00:00,,0,Vinupriya-2502/AMBA,603746760,Verilog,AMBA,8,0,2023-02-19 13:12:11+00:00,[],None
286,https://github.com/Ly2017To/Verilog.git,2023-02-20 15:20:57+00:00,,0,Ly2017To/Verilog,604214512,Verilog,Verilog,402,0,2023-02-20 15:23:08+00:00,[],None
287,https://github.com/Abdelbaset65/Pipelined_RISC-V_Processor.git,2023-02-19 22:43:09+00:00,,0,Abdelbaset65/Pipelined_RISC-V_Processor,603907410,Verilog,Pipelined_RISC-V_Processor,568,0,2023-02-19 22:48:02+00:00,[],None
288,https://github.com/DavidZyy/HDLBits.git,2023-02-03 13:25:57+00:00,My problem solution of HDLbits.,0,DavidZyy/HDLBits,597030397,Verilog,HDLBits,1,0,2023-02-03 13:29:02+00:00,[],None
289,https://github.com/MATHYBALA-02/Special-Task.git,2023-02-06 14:35:05+00:00,Asynchronous Single Clock Double Clock ,0,MATHYBALA-02/Special-Task,598162193,Verilog,Special-Task,588,0,2023-02-06 14:40:44+00:00,[],None
290,https://github.com/metamong6658/Digital-Circuits-Experiments.git,2023-02-06 17:04:55+00:00,2022-1 ÍπÄÏßÑÏÉÅ ÎîîÏßÄÌÑ∏ÌöåÎ°úÏã§Ìóò ÌîÑÎ°úÏ†ùÌä∏,0,metamong6658/Digital-Circuits-Experiments,598225823,Verilog,Digital-Circuits-Experiments,1599,0,2023-02-06 17:07:02+00:00,[],None
291,https://github.com/Suriya2882002/100-rtl-programs-sequential-circuits.git,2023-02-03 04:03:38+00:00,,0,Suriya2882002/100-rtl-programs-sequential-circuits,596853254,Verilog,100-rtl-programs-sequential-circuits,343,0,2023-09-13 12:13:22+00:00,[],None
292,https://github.com/induwarasenadheera/32-bit-Single-Cycle-RISCV-processor.git,2023-02-07 12:19:44+00:00,,0,induwarasenadheera/32-bit-Single-Cycle-RISCV-processor,598586518,Verilog,32-bit-Single-Cycle-RISCV-processor,100,0,2023-03-02 04:05:27+00:00,[],None
293,https://github.com/shenyedepisa/BUAA_CO_2019.git,2023-02-07 12:57:52+00:00,,0,shenyedepisa/BUAA_CO_2019,598602370,Verilog,BUAA_CO_2019,33793,0,2023-02-07 13:00:32+00:00,[],None
294,https://github.com/weinijuan/riscv.git,2023-02-08 11:19:56+00:00,,0,weinijuan/riscv,599060145,Verilog,riscv,6,0,2023-02-08 12:20:15+00:00,[],None
295,https://github.com/mgamota2/ECE385.git,2023-02-09 16:49:53+00:00,,0,mgamota2/ECE385,599679844,Verilog,ECE385,247911,0,2023-03-24 14:36:22+00:00,[],None
296,https://github.com/xuao1/COD-Labs.git,2023-02-13 10:31:03+00:00,ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å,0,xuao1/COD-Labs,601082639,Verilog,COD-Labs,105043,0,2023-10-29 07:56:14+00:00,[],None
297,https://github.com/karthdjd/new-assignment-of-vhdl-to-verilog.git,2023-02-16 07:51:29+00:00,,0,karthdjd/new-assignment-of-vhdl-to-verilog,602436272,Verilog,new-assignment-of-vhdl-to-verilog,141,0,2023-03-06 12:23:45+00:00,[],None
298,https://github.com/imoghul/APB_Events.git,2023-02-15 23:40:16+00:00,Events to APB block,0,imoghul/APB_Events,602307406,Verilog,APB_Events,9,0,2023-02-15 23:41:00+00:00,[],None
299,https://github.com/DouglasWWolf/ecd_master3.git,2023-02-16 05:39:32+00:00,ecd_master design using Ethernet (instead of Aurora) over QSFP,0,DouglasWWolf/ecd_master3,602395667,Verilog,ecd_master3,24438,0,2023-02-18 06:12:43+00:00,[],None
300,https://github.com/riyagupta23/day-3--hamming-code-error-detection.git,2023-02-11 11:13:57+00:00,,0,riyagupta23/day-3--hamming-code-error-detection,600396644,Verilog,day-3--hamming-code-error-detection,1,0,2023-02-11 11:14:31+00:00,[],None
301,https://github.com/dertovich/APS.git,2023-02-08 06:20:56+00:00,,0,dertovich/APS,598953879,Verilog,APS,9,0,2023-02-08 09:15:39+00:00,[],None
302,https://github.com/Eloquencere/Multiplier-Designs.git,2023-02-08 13:32:42+00:00,Designs covering different types of digital multiplier topologies,0,Eloquencere/Multiplier-Designs,599111965,Verilog,Multiplier-Designs,289,0,2023-04-27 03:12:56+00:00,[],None
303,https://github.com/mkgs210/subway_turnstile.git,2023-02-13 11:37:33+00:00,–ê–≤—Ç–æ–º–∞—Ç –¥–ª—è –ø—Ä–æ—Ö–æ–¥–∞ –≤ –º–µ—Ç—Ä–æ,0,mkgs210/subway_turnstile,601107048,Verilog,subway_turnstile,3,0,2023-02-22 10:16:53+00:00,"['subway', 'verilog']",None
304,https://github.com/Scienfreak/RISC-V_Processor_Mini_Verilog.git,2023-02-12 14:58:19+00:00,,0,Scienfreak/RISC-V_Processor_Mini_Verilog,600772104,Verilog,RISC-V_Processor_Mini_Verilog,2,0,2023-02-12 15:17:08+00:00,[],None
305,https://github.com/buyi678/riscv2.git,2023-02-12 11:29:15+00:00,,0,buyi678/riscv2,600717414,Verilog,riscv2,5447,0,2023-02-12 11:29:37+00:00,[],https://api.github.com/licenses/bsd-3-clause
306,https://github.com/AEmreEser/Morse-Code-Processor-Module.git,2023-02-14 13:41:08+00:00,A morse code processor with configurable clock frequency as well as manual clock input features. Takes serial input from an on board button and outputs morse sequences' letter equivalents to a seven segment display. ,0,AEmreEser/Morse-Code-Processor-Module,601632184,Verilog,Morse-Code-Processor-Module,18,0,2023-02-24 12:07:56+00:00,[],https://api.github.com/licenses/mit
307,https://github.com/ZacharyManzali/CMPEN417.git,2023-02-14 17:31:57+00:00,VHDL code for CMPEN 417,0,ZacharyManzali/CMPEN417,601727436,Verilog,CMPEN417,2,0,2023-02-16 21:14:54+00:00,[],None
308,https://github.com/Ipouyall/ComputerAidedDigitalSystem.git,2023-02-14 18:25:14+00:00,"Projects of the CAD course in University of Tehran, fall 1401, 4011",0,Ipouyall/ComputerAidedDigitalSystem,601747503,Verilog,ComputerAidedDigitalSystem,18729,0,2023-02-14 18:42:36+00:00,[],https://api.github.com/licenses/mit
309,https://github.com/saiki-69420/Alarm_Clock.git,2023-02-14 19:46:11+00:00,Alarm Clock using verilog and it's implementation on FPGA board.,0,saiki-69420/Alarm_Clock,601775392,Verilog,Alarm_Clock,1031,0,2023-02-14 19:47:56+00:00,[],None
310,https://github.com/chuncheyang1130/Computer_Organization.git,2023-02-10 15:27:20+00:00,,0,chuncheyang1130/Computer_Organization,600099296,Verilog,Computer_Organization,85,0,2023-02-10 15:36:18+00:00,[],None
311,https://github.com/vahe-tech/arty_sv_sampler.git,2023-02-07 18:46:28+00:00,VC707 Microblaze / Hardware Implemenation of a GPU with External PS2 Mouse Input using FPro (FPGA Prototype) Template Design from Dr. Pong Chu's FPGA Prototype Example from FPGA Prototyping By System Examples (Xilinx Microblaze MCS SoC Edition) Textbook https://academic.csuohio.edu/chu-pong/sv-mcs-book/,0,vahe-tech/arty_sv_sampler,598756542,Verilog,arty_sv_sampler,419,0,2023-02-25 17:56:10+00:00,[],None
312,https://github.com/omar1405/parameterized-sqrt.git,2023-02-17 03:46:19+00:00,"This is a Verilog HDL project creating a CUDU square root (sqrt) module, with its testbench.",0,omar1405/parameterized-sqrt,602843759,Verilog,parameterized-sqrt,3,0,2023-11-11 18:33:55+00:00,[],None
313,https://github.com/Shibmalya/Shibmalya_caravel.git,2023-02-06 09:18:01+00:00,,0,Shibmalya/Shibmalya_caravel,598041545,Verilog,Shibmalya_caravel,2173,0,2023-02-06 09:18:19+00:00,[],https://api.github.com/licenses/apache-2.0
314,https://github.com/LiamSkirrow/synthesis.git,2023-02-05 01:59:24+00:00,A template structure for synthesising a generic RTL project using Yosys,0,LiamSkirrow/synthesis,597590938,Verilog,synthesis,12,0,2023-02-05 02:52:53+00:00,[],None
315,https://github.com/gsamtz/CS4341-Project.git,2023-02-06 21:20:21+00:00,,0,gsamtz/CS4341-Project,598317702,Verilog,CS4341-Project,72,0,2023-02-10 05:53:30+00:00,[],None
316,https://github.com/mng2/slowwormUSB.git,2023-02-05 06:08:11+00:00,experimental USB HID interfacing in hardware,0,mng2/slowwormUSB,597632709,Verilog,slowwormUSB,12,0,2023-02-05 06:35:02+00:00,[],https://api.github.com/licenses/bsd-3-clause
317,https://github.com/AneesaTayyab/Verilog.git,2023-02-08 07:06:57+00:00,"Here, you will find all codes in Verilog for Xilinx ISE. ",0,AneesaTayyab/Verilog,598967938,Verilog,Verilog,1511,0,2023-02-08 07:49:00+00:00,[],None
318,https://github.com/bojkovic00/PS-2-keyboard-protocol.git,2023-02-07 17:42:13+00:00,"Simulation, synthesis and verification of the ps/2 protocol , with the use of FPGA to display the results",0,bojkovic00/PS-2-keyboard-protocol,598730567,Verilog,PS-2-keyboard-protocol,3361,0,2023-04-02 15:40:44+00:00,[],None
319,https://github.com/Abdulrahmansoliman/ATM--based-bank-system.git,2023-02-11 14:10:34+00:00, Implementing the core of the bank ATM design as well as verification environment using  the complete ASIC flow,0,Abdulrahmansoliman/ATM--based-bank-system,600443244,Verilog,ATM--based-bank-system,787,0,2023-02-11 14:21:19+00:00,[],None
320,https://github.com/tabrown3/snes-cart-top-level.git,2023-02-11 18:00:19+00:00,,0,tabrown3/snes-cart-top-level,600509212,Verilog,snes-cart-top-level,89,0,2023-02-12 20:49:19+00:00,[],None
321,https://github.com/alighanbari2002/Computer-Architecture-Course-Projects.git,2023-02-11 22:57:34+00:00,"Verilog descriptions of MIPS single-cycle, multi-cycle & booth multiplier.",0,alighanbari2002/Computer-Architecture-Course-Projects,600576101,Verilog,Computer-Architecture-Course-Projects,15669,0,2023-09-13 18:12:37+00:00,"['booth-multiplier', 'multi-cycle', 'multi-cycle-processor', 'single-cycle', 'single-cycle-processor', 'computer-architecture', 'mips', 'mips-architecture', 'mips-assembly', 'verilog']",https://api.github.com/licenses/mit
322,https://github.com/William-Qu/ELEC-374.git,2023-02-11 18:24:59+00:00,,0,William-Qu/ELEC-374,600515914,Verilog,ELEC-374,68009,0,2023-02-12 21:38:36+00:00,[],None
323,https://github.com/MHussainR/FPGA-Health-Monitor.git,2023-02-04 06:53:28+00:00,This project is under development.,0,MHussainR/FPGA-Health-Monitor,597319417,Verilog,FPGA-Health-Monitor,3543,0,2023-02-04 06:53:45+00:00,[],None
324,https://github.com/SaiRajat2303/HDL-Bits-Challenges.git,2023-02-10 20:05:28+00:00,"Here , I will be posting comprehensive solutions to good problems from HDL bits . This would be helpful for aspirants who want to get better at Verilog",0,SaiRajat2303/HDL-Bits-Challenges,600198385,Verilog,HDL-Bits-Challenges,915,0,2023-04-22 20:56:21+00:00,[],None
325,https://github.com/Jeevanthiruchittampalam/Verilog-Proj-374.git,2023-02-10 22:03:27+00:00,,1,Jeevanthiruchittampalam/Verilog-Proj-374,600230667,Verilog,Verilog-Proj-374,1099,0,2023-04-14 16:50:41+00:00,[],None
326,https://github.com/Niranjan-GopaL/ECE-Projects.git,2023-02-13 20:16:03+00:00,All the projects I made or contributed to in my Electronics and Communication course ,0,Niranjan-GopaL/ECE-Projects,601317085,Verilog,ECE-Projects,185615,0,2023-09-13 12:21:14+00:00,[],None
327,https://github.com/Johanns123/Projetos-simples-com-FPGA.git,2023-02-20 13:58:29+00:00,Este repositorio contwm alguns exemplos pr√°ticos de cirutios digitais a serem empregados numa placa de desenvolvimento de um FPGA,0,Johanns123/Projetos-simples-com-FPGA,604179118,Verilog,Projetos-simples-com-FPGA,20989,0,2023-02-20 14:03:53+00:00,[],None
328,https://github.com/Johanns123/Alarm_with_FPGA.git,2023-02-20 14:08:23+00:00,This project consists in a alarm software usign NIOS II and some peripherals of a development FPGA board,0,Johanns123/Alarm_with_FPGA,604183417,Verilog,Alarm_with_FPGA,12904,0,2023-02-20 14:09:30+00:00,[],None
329,https://github.com/ksyuk/HackComputer-Verilog.git,2023-02-09 11:51:07+00:00,,0,ksyuk/HackComputer-Verilog,599557393,Verilog,HackComputer-Verilog,6,0,2023-02-09 11:51:54+00:00,[],None
330,https://github.com/MATHYBALA-02/AMBA-Assignments-.git,2023-02-09 17:44:37+00:00,APB ; AXI Stream ; AXI 4 ; AXI 4 Lite,0,MATHYBALA-02/AMBA-Assignments-,599701444,Verilog,AMBA-Assignments-,708,0,2023-02-09 17:49:03+00:00,[],None
331,https://github.com/akashdevuni/BASIC-RISC_SPM-CPU.git,2023-02-15 15:58:03+00:00,,0,akashdevuni/BASIC-RISC_SPM-CPU,602154179,Verilog,BASIC-RISC_SPM-CPU,164,0,2023-02-15 15:59:09+00:00,[],None
332,https://github.com/ccontemplator/LED_flash_HLS.git,2023-02-15 16:38:21+00:00,,0,ccontemplator/LED_flash_HLS,602170412,Verilog,LED_flash_HLS,50,0,2023-02-15 16:42:07+00:00,[],None
333,https://github.com/Panzer-6/LSI_lab_BoundFlasher.git,2023-02-16 03:31:11+00:00,,0,Panzer-6/LSI_lab_BoundFlasher,602363765,Verilog,LSI_lab_BoundFlasher,5,0,2023-02-16 03:36:48+00:00,[],None
334,https://github.com/samuelpriyadarshan/Gray_code_counter.git,2023-02-17 19:47:58+00:00,,0,samuelpriyadarshan/Gray_code_counter,603183855,Verilog,Gray_code_counter,20,0,2023-02-17 19:51:36+00:00,[],None
335,https://github.com/AmeyKhobragade09/AHB5-AMBA.git,2023-02-18 06:40:10+00:00,,0,AmeyKhobragade09/AHB5-AMBA,603323717,Verilog,AHB5-AMBA,672,0,2023-02-18 06:42:54+00:00,[],None
336,https://github.com/krishnaachyuth/Inference_engine_for_digit_recognition.git,2023-02-20 17:33:28+00:00,This project repo contains the RTL design of the inference engine used for digit recognition for digits between 0-9,0,krishnaachyuth/Inference_engine_for_digit_recognition,604267917,Verilog,Inference_engine_for_digit_recognition,11,0,2023-02-20 17:36:34+00:00,[],None
337,https://github.com/UCR-CS161L/Lab03-DatapathControlUnit.git,2023-02-14 22:18:38+00:00,,0,UCR-CS161L/Lab03-DatapathControlUnit,601819112,Verilog,Lab03-DatapathControlUnit,534,0,2024-01-29 20:23:23+00:00,[],None
338,https://github.com/rubdelima/MIPS_Implementation.git,2023-02-19 16:46:07+00:00,,0,rubdelima/MIPS_Implementation,603814062,Verilog,MIPS_Implementation,189,0,2024-03-21 15:06:32+00:00,[],None
339,https://github.com/mohammadhasanloo/CAD-CA2-Encoder.git,2023-02-07 15:17:36+00:00,,0,mohammadhasanloo/CAD-CA2-Encoder,598666256,Verilog,CAD-CA2-Encoder,16192,0,2023-02-07 15:17:53+00:00,[],None
340,https://github.com/ljames25/Hexadecimal-Stopwatch-in-VHDL.git,2023-02-20 10:08:28+00:00,Name: Hexadecimal Stopwatch,0,ljames25/Hexadecimal-Stopwatch-in-VHDL,604090005,Verilog,Hexadecimal-Stopwatch-in-VHDL,1057,0,2023-02-20 10:09:34+00:00,[],None
341,https://github.com/trieut415/Multimodal-Digital-Clock.git,2023-02-18 20:33:35+00:00,,0,trieut415/Multimodal-Digital-Clock,603542126,Verilog,Multimodal-Digital-Clock,55,0,2023-02-18 20:34:27+00:00,[],None
342,https://github.com/PhillipDo/caravel_example.git,2023-02-19 02:35:22+00:00,,0,PhillipDo/caravel_example,603604081,Verilog,caravel_example,2176,0,2023-02-19 02:35:36+00:00,[],https://api.github.com/licenses/apache-2.0
343,https://github.com/KaiLindholm/SISC_project.git,2023-02-20 15:07:17+00:00,,0,KaiLindholm/SISC_project,604208611,Verilog,SISC_project,285,0,2023-04-16 21:57:26+00:00,[],None
344,https://github.com/Nima-MJ/3InputPriorityEncoder.git,2023-02-05 18:54:54+00:00,Design of a Priority Encoder using Verilog,0,Nima-MJ/3InputPriorityEncoder,597827555,Verilog,3InputPriorityEncoder,2321,0,2023-02-05 19:07:49+00:00,[],None
345,https://github.com/LinF-PDX/TRON-3TB4-Winter-2023.git,2023-02-06 22:20:51+00:00,,0,LinF-PDX/TRON-3TB4-Winter-2023,598334781,Verilog,TRON-3TB4-Winter-2023,224474,0,2023-04-14 04:54:15+00:00,[],None
346,https://github.com/bnupwk/repo.git,2023-02-06 15:45:21+00:00,,0,bnupwk/repo,598193265,Verilog,repo,1,0,2023-02-06 16:04:29+00:00,[],None
347,https://github.com/learn-cocotb/assignment-1-xor-verification-trupti1408.git,2023-02-06 12:24:14+00:00,assignment-1-xor-verification-trupti1408 created by GitHub Classroom,0,learn-cocotb/assignment-1-xor-verification-trupti1408,598109740,Verilog,assignment-1-xor-verification-trupti1408,14,0,2023-02-06 15:45:48+00:00,[],None
348,https://github.com/Olivwallace/ARQ_I.git,2023-02-05 00:23:07+00:00,,0,Olivwallace/ARQ_I,597576265,Verilog,ARQ_I,51,0,2023-02-05 01:00:30+00:00,[],None
349,https://github.com/M-Mashreghi/Booth-Multiplier.git,2023-02-10 13:52:16+00:00,,1,M-Mashreghi/Booth-Multiplier,600061149,Verilog,Booth-Multiplier,706,0,2023-02-10 13:53:38+00:00,[],https://api.github.com/licenses/mit
350,https://github.com/Soumya2754/VSD-HDP.git,2023-02-12 13:50:04+00:00,,0,Soumya2754/VSD-HDP,600751766,Verilog,VSD-HDP,128,0,2023-05-06 01:35:12+00:00,[],None
351,https://github.com/mohamedmakram1/ATM_Machine_Verilog.git,2023-02-08 18:02:07+00:00,this ,0,mohamedmakram1/ATM_Machine_Verilog,599227352,Verilog,ATM_Machine_Verilog,246,0,2023-02-08 18:02:58+00:00,[],None
352,https://github.com/wu1564/DigitalSystemLab.git,2023-02-08 11:07:54+00:00,,0,wu1564/DigitalSystemLab,599055895,Verilog,DigitalSystemLab,83,0,2023-02-08 11:08:35+00:00,[],None
353,https://github.com/Ouldouz-Neysari/Computer-Architecture.git,2023-02-10 20:48:23+00:00,,0,Ouldouz-Neysari/Computer-Architecture,600211086,Verilog,Computer-Architecture,5813,0,2023-02-15 16:16:24+00:00,[],None
354,https://github.com/cornell-c2s2/fixedpt-iterative-complex-multiplier.git,2023-02-11 05:26:57+00:00,,0,cornell-c2s2/fixedpt-iterative-complex-multiplier,600317298,Verilog,fixedpt-iterative-complex-multiplier,10,0,2023-09-23 18:26:44+00:00,[],None
355,https://github.com/HUANsic/16bit_RISC_Computer.git,2023-02-13 11:15:32+00:00,,0,HUANsic/16bit_RISC_Computer,601099004,Verilog,16bit_RISC_Computer,159,0,2023-02-14 06:12:15+00:00,[],None
356,https://github.com/PCH73/Lab01-HammingCode.git,2023-02-17 08:24:00+00:00,,0,PCH73/Lab01-HammingCode,602920924,Verilog,Lab01-HammingCode,320,0,2023-02-17 08:26:08+00:00,[],None
357,https://github.com/Karim-Mohamed20/Microprocessor.git,2023-02-15 15:42:00+00:00,"Verilog project to build a Harvard, RISC-like, five-stages pipeline processor with hazard detection and forward units",0,Karim-Mohamed20/Microprocessor,602147476,,Microprocessor,11,0,2023-06-17 11:44:03+00:00,[],None
358,https://github.com/yyyenn/NYCU-2022-FALL-ICLAB.git,2023-02-15 17:38:08+00:00,,0,yyyenn/NYCU-2022-FALL-ICLAB,602193932,Verilog,NYCU-2022-FALL-ICLAB,47240,0,2023-03-02 18:39:30+00:00,[],None
359,https://github.com/wierzba100/Verilog-Basys3.git,2023-02-18 11:17:08+00:00,,0,wierzba100/Verilog-Basys3,603391177,Verilog,Verilog-Basys3,96842,0,2023-02-18 11:20:06+00:00,[],None
360,https://github.com/William0908/Base_Band-IC-Lab.git,2023-02-18 11:13:08+00:00,,0,William0908/Base_Band-IC-Lab,603390169,Verilog,Base_Band-IC-Lab,526,0,2023-02-18 11:19:53+00:00,[],None
361,https://github.com/mestvnvo/FPGA-Lab.git,2023-02-07 21:22:24+00:00,ECE3300L - Verilog HDL,0,mestvnvo/FPGA-Lab,598813510,Verilog,FPGA-Lab,43,0,2023-09-28 09:54:57+00:00,[],None
362,https://github.com/ccontemplator/AES128_Verilog-Under-maintenance-.git,2023-02-15 11:34:02+00:00,,0,ccontemplator/AES128_Verilog-Under-maintenance-,602044212,Verilog,AES128_Verilog-Under-maintenance-,429,0,2023-12-14 14:31:38+00:00,[],None
363,https://github.com/YeisonRP/University.git,2023-02-09 02:35:49+00:00,,0,YeisonRP/University,599382926,Verilog,University,112605,0,2023-02-09 03:47:03+00:00,[],None
364,https://github.com/riyagupta23/day1--johnson_counter.git,2023-02-09 08:27:58+00:00,hello people. Welcome to my #100daysofrtl ,0,riyagupta23/day1--johnson_counter,599483075,Verilog,day1--johnson_counter,4,0,2023-02-09 08:30:34+00:00,[],None
365,https://github.com/EdgedSquirrels/111-1-CA.git,2023-02-10 06:21:10+00:00,Computer Architecture,0,EdgedSquirrels/111-1-CA,599907590,Verilog,111-1-CA,4270,0,2023-02-10 06:53:49+00:00,[],None
366,https://github.com/johnathan-convertino-afrl/axis_1553_encoder.git,2023-02-13 15:39:12+00:00,,0,johnathan-convertino-afrl/axis_1553_encoder,601209449,Verilog,axis_1553_encoder,1057,0,2023-02-13 15:39:49+00:00,[],https://api.github.com/licenses/mit
367,https://github.com/skygreat/demo_mpw_project.git,2023-02-16 13:07:59+00:00,demo,0,skygreat/demo_mpw_project,602553159,Verilog,demo_mpw_project,53093,0,2023-02-16 13:08:19+00:00,[],https://api.github.com/licenses/apache-2.0
368,https://github.com/yassmin267/verilog-projects.git,2023-02-16 15:22:57+00:00,,0,yassmin267/verilog-projects,602612057,Verilog,verilog-projects,70,0,2023-02-25 13:50:31+00:00,[],None
369,https://github.com/RezaKhoshzaban/RISCV.git,2023-02-08 14:15:15+00:00,Design of a lite version of RISCV processor and implementation of Absolute unit to it,0,RezaKhoshzaban/RISCV,599130813,Verilog,RISCV,10340,0,2023-02-08 14:16:37+00:00,[],None
370,https://github.com/babiribeiro/UFSCar-EnFi-LD.git,2023-02-14 00:54:36+00:00,Reposit√≥rio do curso de L√≥gica Digital do curso da Engenharia F√≠sica da UFSCar,0,babiribeiro/UFSCar-EnFi-LD,601392607,Verilog,UFSCar-EnFi-LD,15632,0,2023-02-14 00:56:21+00:00,[],https://api.github.com/licenses/mit
371,https://github.com/aravindar888/verilog.git,2023-02-15 18:04:01+00:00,verilog projects,0,aravindar888/verilog,602204120,Verilog,verilog,1,0,2023-02-26 07:26:23+00:00,[],None
372,https://github.com/daraghmehomar/traffic-light-controler.git,2023-02-06 02:50:49+00:00,active hdl code with a verification for 4 traffic lights ,0,daraghmehomar/traffic-light-controler,597933652,Verilog,traffic-light-controler,917,0,2023-02-06 02:53:53+00:00,[],None
373,https://github.com/Vinupriya-2502/FIFO.git,2023-02-06 16:16:26+00:00,,0,Vinupriya-2502/FIFO,598206488,Verilog,FIFO,880,0,2023-02-06 16:20:40+00:00,[],None
374,https://github.com/waleedhesham446/Microprocessor.git,2023-02-04 20:46:49+00:00,"Verilog project to build a Harvard, RISC-like, five-stages pipeline processor with hazard detection and forward units",0,waleedhesham446/Microprocessor,597532625,Verilog,Microprocessor,11,0,2023-06-16 19:52:42+00:00,[],None
375,https://github.com/icii-arcticfox/ArcticFox_TemperatureAnomaly_Tutorial.git,2023-02-03 23:59:01+00:00,A tutorial that determines when a temperature reading is an anomaly and discards it.,0,icii-arcticfox/ArcticFox_TemperatureAnomaly_Tutorial,597237797,Verilog,ArcticFox_TemperatureAnomaly_Tutorial,15,0,2023-03-01 17:09:34+00:00,[],https://api.github.com/licenses/bsd-3-clause
376,https://github.com/TreshanAyesh/PegasusCore-riscV-single-cycle-processor.git,2023-02-05 17:19:17+00:00,,0,TreshanAyesh/PegasusCore-riscV-single-cycle-processor,597800310,Verilog,PegasusCore-riscV-single-cycle-processor,9,0,2023-02-05 17:37:07+00:00,[],None
377,https://github.com/soheilshahrouz/G7_Network_Attached_Encryption_Accelerators.git,2023-02-06 23:23:04+00:00,,0,soheilshahrouz/G7_Network_Attached_Encryption_Accelerators,598349974,Verilog,G7_Network_Attached_Encryption_Accelerators,1838,0,2023-04-15 01:49:01+00:00,[],None
378,https://github.com/rah1236/VerilogI2CResponder.git,2023-02-06 03:45:20+00:00,,0,rah1236/VerilogI2CResponder,597946589,Verilog,VerilogI2CResponder,2,0,2023-02-06 03:45:49+00:00,[],None
379,https://github.com/aniket-2017/verilog-gate-to-processors.git,2023-02-06 03:47:28+00:00,,0,aniket-2017/verilog-gate-to-processors,597947083,Verilog,verilog-gate-to-processors,76,0,2023-02-06 03:55:30+00:00,[],None
380,https://github.com/xiaotianbc/sipeed-tang-nano-9K-projects.git,2023-02-18 13:53:04+00:00,some sipeed-tang-nano-9K-projects,0,xiaotianbc/sipeed-tang-nano-9K-projects,603432871,Verilog,sipeed-tang-nano-9K-projects,9,0,2023-02-18 13:55:44+00:00,[],None
381,https://github.com/sina-tb/Computer-architecture.git,2023-02-17 16:30:19+00:00,A collection of Computer Architecture CAs,0,sina-tb/Computer-architecture,603109969,Verilog,Computer-architecture,3629,0,2023-02-17 16:36:59+00:00,[],None
382,https://github.com/HassanKhaled11/SPI_With_RAM.git,2023-02-20 22:44:40+00:00,,0,HassanKhaled11/SPI_With_RAM,604364109,Verilog,SPI_With_RAM,927,0,2023-02-27 03:38:36+00:00,[],None
383,https://github.com/ccontemplator/HMAC-SHA1_Verilog-Under_maintenance-.git,2023-02-15 12:48:29+00:00,,0,ccontemplator/HMAC-SHA1_Verilog-Under_maintenance-,602072776,Verilog,HMAC-SHA1_Verilog-Under_maintenance-,696,0,2023-12-14 14:32:25+00:00,[],None
384,https://github.com/ccontemplator/I2C_EEPROM_Verilog-Under-maintenance-.git,2023-02-15 11:42:03+00:00,,0,ccontemplator/I2C_EEPROM_Verilog-Under-maintenance-,602046997,Verilog,I2C_EEPROM_Verilog-Under-maintenance-,121,0,2023-12-14 14:32:59+00:00,[],None
385,https://github.com/abegumnur/Computer-Organization.git,2023-02-20 21:07:04+00:00,Homeworks for GTU CSE331 Computer Organization class 22'FALL,0,abegumnur/Computer-Organization,604338150,Verilog,Computer-Organization,1970,0,2023-06-10 18:01:49+00:00,[],None
386,https://github.com/DimitrisT1804/final-project---ECE333-controller-ADXL362.git,2023-02-18 21:04:47+00:00,"Final Project of ECE-333 is to implementate a controller for ADXL362, a accelerometer of FPGA that communicate with this via SPI protocol and then edit data on right format and print them on terminal via UART protocol",0,DimitrisT1804/final-project---ECE333-controller-ADXL362,603549184,Verilog,final-project---ECE333-controller-ADXL362,30793,0,2023-06-28 18:31:20+00:00,[],None
387,https://github.com/SinsIsHere/washing-machine-controller.git,2023-02-11 09:05:57+00:00,,0,SinsIsHere/washing-machine-controller,600365420,Verilog,washing-machine-controller,83,0,2023-02-11 09:07:55+00:00,[],None
388,https://github.com/MohabAmged/Siemens-EDA-Fv-Diploma-Formal-Track-.git,2023-02-08 11:37:17+00:00,Here Is my Work For The Seimens EDA FV Diploma ,0,MohabAmged/Siemens-EDA-Fv-Diploma-Formal-Track-,599066476,Verilog,Siemens-EDA-Fv-Diploma-Formal-Track-,0,0,2023-02-08 11:45:02+00:00,[],None
389,https://github.com/Ironsuper1/Open-Silicon-Project.git,2023-02-08 04:13:28+00:00,,0,Ironsuper1/Open-Silicon-Project,598920107,Verilog,Open-Silicon-Project,2173,0,2023-02-20 03:04:36+00:00,[],https://api.github.com/licenses/apache-2.0
390,https://github.com/skygreat/demo_pm1.git,2023-02-18 07:11:37+00:00,demo,0,skygreat/demo_pm1,603330418,Verilog,demo_pm1,107519,0,2023-02-18 07:11:55+00:00,[],https://api.github.com/licenses/apache-2.0
391,https://github.com/wierzba100/SystemVerilog-Intel.git,2023-02-18 11:24:09+00:00,,0,wierzba100/SystemVerilog-Intel,603393022,Verilog,SystemVerilog-Intel,39826,0,2023-02-18 11:27:21+00:00,[],None
392,https://github.com/sicajc/string_maching_engine.git,2023-02-17 06:12:30+00:00,,0,sicajc/string_maching_engine,602880378,Verilog,string_maching_engine,1129,0,2023-02-17 15:57:27+00:00,[],None
393,https://github.com/MATHYBALA-02/Verilog-codes-for-System-Verilog-Codes.git,2023-02-18 18:54:02+00:00,FSM codes,0,MATHYBALA-02/Verilog-codes-for-System-Verilog-Codes,603518206,Verilog,Verilog-codes-for-System-Verilog-Codes,63,0,2023-02-18 18:55:14+00:00,[],None
394,https://github.com/497672776/myRSA2.git,2023-02-05 03:21:02+00:00,,0,497672776/myRSA2,597604188,Verilog,myRSA2,21,0,2023-02-05 03:26:48+00:00,[],None
395,https://github.com/mohammadhasanloo/Digital-Logic-Laboratory-Course-Projects.git,2023-02-07 16:46:28+00:00,,0,mohammadhasanloo/Digital-Logic-Laboratory-Course-Projects,598706471,Verilog,Digital-Logic-Laboratory-Course-Projects,7787,0,2023-02-07 16:47:57+00:00,[],None
396,https://github.com/jyotiraditya98/16bitcpu_jyoti.git,2023-02-07 11:38:11+00:00,,0,jyotiraditya98/16bitcpu_jyoti,598570188,Verilog,16bitcpu_jyoti,6,0,2023-02-07 15:33:10+00:00,[],None
397,https://github.com/Sreekeshr/Sample_ALU_4_bit.git,2023-02-08 07:55:04+00:00,,0,Sreekeshr/Sample_ALU_4_bit,598983798,Verilog,Sample_ALU_4_bit,13,0,2023-09-13 12:17:06+00:00,[],None
398,https://github.com/Iman9mo/logic-circuit.git,2023-02-09 21:18:08+00:00,convert gray code to bcd code and vice versa using verilog,0,Iman9mo/logic-circuit,599775498,Verilog,logic-circuit,2,0,2023-02-09 21:28:19+00:00,"['bcd', 'graycode', 'logic-circuit', 'verilog']",None
399,https://github.com/OmarFahmy07/8-Point_DIT_FFT_Module.git,2023-02-09 12:02:50+00:00,8-Point DIT FFT Module Using Verilog HDL.,0,OmarFahmy07/8-Point_DIT_FFT_Module,599561641,Verilog,8-Point_DIT_FFT_Module,8,0,2023-02-09 12:06:10+00:00,[],None
400,https://github.com/FatemehNaeinian/Digital-Logic-Design.git,2023-02-14 13:34:22+00:00,This repository contains all Digital Logic Design course projects.,0,FatemehNaeinian/Digital-Logic-Design,601629479,Verilog,Digital-Logic-Design,17215,0,2023-06-07 16:25:08+00:00,[],None
401,https://github.com/FatemehNaeinian/Computer-Architecture.git,2023-02-14 13:15:38+00:00,This repository contains all Computer Architecture course projects.,0,FatemehNaeinian/Computer-Architecture,601621967,Verilog,Computer-Architecture,2859,0,2023-06-07 16:25:24+00:00,[],None
402,https://github.com/akashdevuni/UART_RTL_VERILOG.git,2023-02-15 16:01:42+00:00,,0,akashdevuni/UART_RTL_VERILOG,602155664,Verilog,UART_RTL_VERILOG,1230,0,2023-02-15 16:02:27+00:00,[],None
403,https://github.com/NoahHanks/aes.git,2023-02-06 15:54:19+00:00,,0,NoahHanks/aes,598197030,Verilog,aes,16,0,2023-02-06 15:54:55+00:00,[],https://api.github.com/licenses/mit
404,https://github.com/GabrielViniciusss/FSM-Verilog.git,2023-02-14 01:56:15+00:00,"Digital Systems course project, which consists of making a basic finite state machine(FSM) in verilog using Quartus II (programmable logic device design software produced by Intel) and projecting the results onto FPGA Cyclone IV E",0,GabrielViniciusss/FSM-Verilog,601407430,Verilog,FSM-Verilog,2,0,2023-02-14 01:56:40+00:00,[],None
405,https://github.com/giuseppequaratino/tapeout.git,2023-02-03 15:00:44+00:00,,0,giuseppequaratino/tapeout,597068173,Verilog,tapeout,374,0,2023-02-03 15:01:51+00:00,[],None
406,https://github.com/AidenPetersen/ReRAM_ASIC.git,2023-02-03 22:10:11+00:00,,0,AidenPetersen/ReRAM_ASIC,597214679,Verilog,ReRAM_ASIC,2942,0,2023-02-03 22:14:49+00:00,[],https://api.github.com/licenses/apache-2.0
407,https://github.com/meeeeet/Password-Protected-locker-FPGA.git,2023-02-13 19:06:00+00:00,Project files,0,meeeeet/Password-Protected-locker-FPGA,601292423,Verilog,Password-Protected-locker-FPGA,4295,0,2023-12-04 16:44:47+00:00,[],None
408,https://github.com/Rach1t/Verilog.git,2023-02-04 08:13:35+00:00,,0,Rach1t/Verilog,597336547,Verilog,Verilog,967,0,2023-02-04 08:15:20+00:00,[],https://api.github.com/licenses/mit
409,https://github.com/AarthikhaR/Verilog_Prgms.git,2023-02-04 09:17:51+00:00,,0,AarthikhaR/Verilog_Prgms,597350867,Verilog,Verilog_Prgms,658,0,2023-02-05 15:31:58+00:00,[],None
410,https://github.com/SArthurX/NTUT-EE-Verilog-final-exam.git,2023-02-03 03:33:16+00:00,,0,SArthurX/NTUT-EE-Verilog-final-exam,596846371,Verilog,NTUT-EE-Verilog-final-exam,2415,0,2023-02-03 03:36:19+00:00,[],None
411,https://github.com/kushwanth29/mips32_pipelining.git,2023-02-03 09:06:22+00:00,,0,kushwanth29/mips32_pipelining,596938794,Verilog,mips32_pipelining,829,0,2023-02-03 09:11:29+00:00,[],None
412,https://github.com/kevin-rh/logic-design.git,2023-02-03 13:37:04+00:00,2021 Fall EECS-2070 by Prof. ÊùéÊø¨Â±π Team37 with @schdoel,0,kevin-rh/logic-design,597034654,Verilog,logic-design,8429,0,2023-02-03 18:06:39+00:00,"['basys3', 'fpga', 'logic-design', 'logic-programming', 'verilog']",None
413,https://github.com/pbing/Wishbone_BSV.git,2023-02-08 18:41:43+00:00,Wishbone/Bluespec Systemverilog Transactors,0,pbing/Wishbone_BSV,599243229,Verilog,Wishbone_BSV,981,0,2023-02-16 17:12:12+00:00,"['bluespec', 'bluespec-systemverilog', 'wishbone']",None
414,https://github.com/NardeenMahfouzFakhrey/APB-UART-GPIO_Verilog.git,2023-02-05 23:35:40+00:00,,1,NardeenMahfouzFakhrey/APB-UART-GPIO_Verilog,597893394,Verilog,APB-UART-GPIO_Verilog,8,0,2023-03-24 23:07:24+00:00,[],None
415,https://github.com/Felipedsi97/DATAPATH-VHDL.git,2023-02-04 06:22:25+00:00,,0,Felipedsi97/DATAPATH-VHDL,597312950,Verilog,DATAPATH-VHDL,6,0,2023-08-14 19:01:21+00:00,[],None
416,https://github.com/Felipedsi97/MIPS-VHDL.git,2023-02-05 06:35:36+00:00,,0,Felipedsi97/MIPS-VHDL,597637922,Verilog,MIPS-VHDL,4001,0,2023-02-05 08:28:02+00:00,[],None
417,https://github.com/johnathan-convertino-afrl/clock_stimulator.git,2023-02-13 15:57:01+00:00,,0,johnathan-convertino-afrl/clock_stimulator,601217017,Verilog,clock_stimulator,5,0,2023-02-13 15:57:31+00:00,[],https://api.github.com/licenses/mit
418,https://github.com/jogeshsingh/Blinking_Led_on_CYCLONE_IV_DE0_NANO.git,2023-02-20 15:35:35+00:00,,0,jogeshsingh/Blinking_Led_on_CYCLONE_IV_DE0_NANO,604220461,Verilog,Blinking_Led_on_CYCLONE_IV_DE0_NANO,94,0,2023-02-20 15:36:36+00:00,[],https://api.github.com/licenses/apache-2.0
419,https://github.com/alokvishwa10/32-bit-Risc-Processor.git,2023-02-19 18:38:07+00:00,"This repo has all the files needed for simulation of a 32-bit RISC processor, which is built based on 5 stages of pipeline that can handle Arithmetic, logical and load-store operations for now.",0,alokvishwa10/32-bit-Risc-Processor,603848268,Verilog,32-bit-Risc-Processor,1,0,2023-02-19 18:40:04+00:00,[],None
420,https://github.com/trieut415/Multimodal-Counter-FPGA.git,2023-02-18 20:43:37+00:00,,0,trieut415/Multimodal-Counter-FPGA,603544389,Verilog,Multimodal-Counter-FPGA,289,0,2023-02-18 20:53:44+00:00,[],None
421,https://github.com/karthdjd/APB_async_CDC.git,2023-02-17 19:55:17+00:00,,1,karthdjd/APB_async_CDC,603186176,Verilog,APB_async_CDC,225,0,2023-02-17 19:57:32+00:00,[],None
422,https://github.com/hosseins17/single-cycle-mips-processor.git,2023-02-19 13:26:43+00:00,single cycle mips processor in verilog,0,hosseins17/single-cycle-mips-processor,603751253,Verilog,single-cycle-mips-processor,994,0,2023-02-19 13:27:31+00:00,[],None
423,https://github.com/hosseins17/multi-cycle-mips-processor.git,2023-02-19 13:29:10+00:00,multi cycle mips processor in verilog,0,hosseins17/multi-cycle-mips-processor,603752003,Verilog,multi-cycle-mips-processor,1010,0,2023-02-19 13:29:55+00:00,[],None
424,https://github.com/pjunes/SystolicArray.git,2023-02-19 06:16:05+00:00,ÎÖºÎ¶¨ÌöåÎ°ú ÏÑ§Í≥ÑÏã§Ìóò ÏµúÏ¢Ö ÌîÑÎ°úÏ†ùÌä∏,0,pjunes/SystolicArray,603645549,Verilog,SystolicArray,4142,0,2023-02-19 06:40:39+00:00,[],None
425,https://github.com/lewisMW/FPGA-CNN.git,2023-02-16 11:47:03+00:00,Educational project implementing a basic convolutional neural network (CNN) on a FPGA for teaching purposes. ,0,lewisMW/FPGA-CNN,602522307,Verilog,FPGA-CNN,6,0,2023-02-16 11:59:41+00:00,[],https://api.github.com/licenses/mit
426,https://github.com/ntpt7921/LSIDesign_BoundFlasher.git,2023-02-15 08:21:07+00:00,Work for LSI design lab,1,ntpt7921/LSIDesign_BoundFlasher,601973713,Verilog,LSIDesign_BoundFlasher,1102,0,2023-02-27 04:11:10+00:00,[],None
427,https://github.com/chrcha1/ee354_RTL_exercises.git,2023-02-15 22:25:49+00:00,,0,chrcha1/ee354_RTL_exercises,602289431,Verilog,ee354_RTL_exercises,13,0,2023-02-15 22:26:27+00:00,[],None
428,https://github.com/LadyNick/Lab4CS161LDatapathControlUnits.git,2023-02-16 23:03:59+00:00,,0,LadyNick/Lab4CS161LDatapathControlUnits,602774277,Verilog,Lab4CS161LDatapathControlUnits,755,0,2023-08-09 06:32:33+00:00,[],None
429,https://github.com/wxiaoyao17/HDLBits.git,2023-02-17 09:13:28+00:00,https://hdlbits.01xz.net,0,wxiaoyao17/HDLBits,602938652,Verilog,HDLBits,17,0,2023-02-17 09:35:36+00:00,[],None
430,https://github.com/cornell-c2s2/fixedpt-iterative-multiplier.git,2023-02-11 05:22:29+00:00,,0,cornell-c2s2/fixedpt-iterative-multiplier,600316439,Verilog,fixedpt-iterative-multiplier,73,0,2023-09-23 17:10:34+00:00,[],None
431,https://github.com/johnathan-convertino-afrl/axis_stimulator.git,2023-02-13 15:52:59+00:00,,0,johnathan-convertino-afrl/axis_stimulator,601215355,Verilog,axis_stimulator,8,0,2023-02-13 15:53:25+00:00,[],https://api.github.com/licenses/mit
432,https://github.com/yllberisha/Computer-Architecture.git,2023-02-13 22:23:42+00:00,,0,yllberisha/Computer-Architecture,601356059,Verilog,Computer-Architecture,1227,0,2023-03-21 16:57:26+00:00,[],None
433,https://github.com/ZuhairS5/CPU-Design-Project.git,2023-02-11 22:09:44+00:00,"Simple RISC CPU in Verilog, capable of performing simple logical and numerical operations. Designed in Quartus II and simulated in ModelSim. Tested on Altera FPGA board.",0,ZuhairS5/CPU-Design-Project,600567146,Verilog,CPU-Design-Project,156,0,2024-03-04 01:36:49+00:00,[],None
434,https://github.com/PCH73/Lab03-BlockParty-in-FallGuys.git,2023-02-17 09:07:24+00:00,,0,PCH73/Lab03-BlockParty-in-FallGuys,602936400,Verilog,Lab03-BlockParty-in-FallGuys,838,0,2023-02-17 09:10:43+00:00,[],None
435,https://github.com/MATHYBALA-02/Tasks.git,2023-02-18 19:00:11+00:00,,0,MATHYBALA-02/Tasks,603519721,Verilog,Tasks,8,0,2023-02-18 19:14:12+00:00,[],None
436,https://github.com/CuppuccinoZhou/verilog-study.git,2023-02-19 10:10:11+00:00,,0,CuppuccinoZhou/verilog-study,603698728,Verilog,verilog-study,4306,0,2023-02-19 10:14:03+00:00,[],None
437,https://github.com/ahmedkha2/16-bit-ALU.git,2023-02-15 21:12:48+00:00,16-bit ALU using Verilog HDL.,0,ahmedkha2/16-bit-ALU,602268736,Verilog,16-bit-ALU,98,0,2023-02-15 21:22:29+00:00,[],None
438,https://github.com/ayhong16/ece350-cpu.git,2023-02-15 20:38:57+00:00,,0,ayhong16/ece350-cpu,602258484,Verilog,ece350-cpu,49536,0,2023-09-11 18:59:43+00:00,[],None
439,https://github.com/gutenkrahul088/Asynchronous-FIFO-Buffer.git,2023-02-13 12:15:22+00:00,,0,gutenkrahul088/Asynchronous-FIFO-Buffer,601121011,Verilog,Asynchronous-FIFO-Buffer,196,0,2023-02-13 12:17:17+00:00,[],None
440,https://github.com/MostafaHassan0053/FIR_Filter.git,2023-02-17 04:13:18+00:00,Verilog module for FIR filter ,0,MostafaHassan0053/FIR_Filter,602850370,Verilog,FIR_Filter,874,0,2023-02-17 05:19:35+00:00,[],None
441,https://github.com/johnathan-convertino-afrl/fifo_stimulator.git,2023-02-13 15:58:59+00:00,,0,johnathan-convertino-afrl/fifo_stimulator,601217809,Verilog,fifo_stimulator,8,0,2023-02-13 15:59:25+00:00,[],https://api.github.com/licenses/mit
442,https://github.com/TimothyGeissler/verilog-alu.git,2023-02-06 22:57:38+00:00,Basic 32-bit ALU written in Verilog ,0,TimothyGeissler/verilog-alu,598343939,Verilog,verilog-alu,217,0,2023-02-06 22:58:26+00:00,[],None
443,https://github.com/IshiSingh210/Verilog.git,2023-02-07 06:40:45+00:00,Programs in Verilog which is a Hardware Descriptive Language(HDL) ,0,IshiSingh210/Verilog,598461320,Verilog,Verilog,62,0,2023-02-07 06:47:35+00:00,[],None
444,https://github.com/chminsta/Verilog_Practice_Table.git,2023-02-16 13:19:37+00:00,Study Verilog from Computer Structures class,0,chminsta/Verilog_Practice_Table,602558114,Verilog,Verilog_Practice_Table,15021,0,2023-05-06 07:38:09+00:00,['verilog'],None
445,https://github.com/Wasai11/wasai.git,2023-02-16 02:08:57+00:00,the first-time to use,0,Wasai11/wasai,602342108,Verilog,wasai,16,0,2023-02-16 02:11:54+00:00,[],https://api.github.com/licenses/gpl-3.0
446,https://github.com/yong-shengLiu/ICDC_2019_univ.git,2023-02-11 11:50:25+00:00,,0,yong-shengLiu/ICDC_2019_univ,600405637,Verilog,ICDC_2019_univ,103,0,2023-02-11 12:13:38+00:00,[],None
447,https://github.com/linh97abc/xilinx_ip_repo.git,2023-02-12 14:47:19+00:00,,0,linh97abc/xilinx_ip_repo,600768807,Verilog,xilinx_ip_repo,31,0,2023-02-12 14:48:13+00:00,[],None
448,https://github.com/ken2Libero/caravel_tutorial.git,2023-02-15 05:02:38+00:00,,0,ken2Libero/caravel_tutorial,601913977,Verilog,caravel_tutorial,2173,0,2023-02-15 05:02:56+00:00,[],https://api.github.com/licenses/apache-2.0
449,https://github.com/xiaotianbc/SDRAM_controller_verilog.git,2023-02-09 14:32:11+00:00,a simple SDRAM controller by verilog,0,xiaotianbc/SDRAM_controller_verilog,599621846,Verilog,SDRAM_controller_verilog,224,0,2023-02-09 14:37:15+00:00,[],None
450,https://github.com/Moondok/A-simplistic-image-processor-based-on-FPGA.git,2023-02-11 03:29:39+00:00,,0,Moondok/A-simplistic-image-processor-based-on-FPGA,600294982,Verilog,A-simplistic-image-processor-based-on-FPGA,1140,0,2023-02-15 12:43:23+00:00,[],https://api.github.com/licenses/mit
451,https://github.com/riyagupta23/day-2--hamming-code-generation.git,2023-02-11 07:59:48+00:00,Hamming code is used for error correction and error detection in digital. I have generated 7 bit hamming code. It has 4 bit data which is appended by 3 bit parity bits to ensure the correction and detection of the error bits. ,0,riyagupta23/day-2--hamming-code-generation,600349907,Verilog,day-2--hamming-code-generation,2,0,2023-02-11 08:00:37+00:00,[],None
452,https://github.com/ahmadrmirzaei/Hardware-Verification-Calc3.git,2023-02-06 06:52:13+00:00,"Hardware Verification of a calculator called ""Calc3"" using Universal Verification Methodology",0,ahmadrmirzaei/Hardware-Verification-Calc3,597993304,Verilog,Hardware-Verification-Calc3,335,0,2023-07-15 11:26:29+00:00,[],None
453,https://github.com/naveedabbasi/test.git,2023-02-08 08:36:06+00:00,,0,naveedabbasi/test,598998389,Verilog,test,11222,0,2023-11-04 08:16:42+00:00,[],https://api.github.com/licenses/apache-2.0
454,https://github.com/M-e-r-c-y/Computer-Architecture-and-Design.git,2023-02-08 06:44:45+00:00,CMPE 140,0,M-e-r-c-y/Computer-Architecture-and-Design,598961066,Verilog,Computer-Architecture-and-Design,65,0,2023-04-16 00:05:51+00:00,[],None
455,https://github.com/LuongJonSilvers/MIPS-Computer-Architecture.git,2023-02-10 02:24:51+00:00,,0,LuongJonSilvers/MIPS-Computer-Architecture,599850611,Verilog,MIPS-Computer-Architecture,2046,0,2023-02-10 02:26:59+00:00,[],None
456,https://github.com/muditha11/verilog-projects.git,2023-02-10 05:38:17+00:00,,0,muditha11/verilog-projects,599896114,Verilog,verilog-projects,4500,0,2023-02-10 05:42:29+00:00,[],None
457,https://github.com/if-else-if/ECE-564.git,2023-02-10 03:01:45+00:00,,0,if-else-if/ECE-564,599859283,Verilog,ECE-564,5703,0,2023-02-10 03:04:01+00:00,[],None
458,https://github.com/mbozatzis/UART-protocol-HW-implementation.git,2023-02-19 17:43:45+00:00,Hardware Implementation of the UART protocol with Verilog. ,0,mbozatzis/UART-protocol-HW-implementation,603831829,Verilog,UART-protocol-HW-implementation,2577,0,2023-02-19 18:00:22+00:00,[],https://api.github.com/licenses/gpl-3.0
459,https://github.com/HUAIJIE0314/IC_Contest.git,2023-02-11 08:51:17+00:00,,0,HUAIJIE0314/IC_Contest,600361990,Verilog,IC_Contest,15207,0,2023-06-24 16:27:06+00:00,[],None
460,https://github.com/johnathan-convertino-afrl/fifo.git,2023-02-13 15:57:50+00:00,,0,johnathan-convertino-afrl/fifo,601217357,Verilog,fifo,1118,0,2023-02-13 15:58:21+00:00,[],https://api.github.com/licenses/mit
461,https://github.com/Shivaprasadm02/100-days-of-rtl-code.git,2023-02-07 17:38:51+00:00,,0,Shivaprasadm02/100-days-of-rtl-code,598729107,Verilog,100-days-of-rtl-code,3,0,2023-02-07 17:41:41+00:00,[],None
462,https://github.com/msimpsonbbx/fulladder.git,2023-02-06 10:20:21+00:00,,1,msimpsonbbx/fulladder,598065029,Verilog,fulladder,12333,0,2023-02-28 09:39:08+00:00,[],None
463,https://github.com/selhatinenc/iverilog.git,2023-02-04 06:50:57+00:00,Hacettepe Verilog Assignments,0,selhatinenc/iverilog,597318870,Verilog,iverilog,55,0,2023-06-11 08:55:37+00:00,[],None
464,https://github.com/gopmur/ld-final-project2.git,2023-02-06 15:27:35+00:00,,0,gopmur/ld-final-project2,598185742,Verilog,ld-final-project2,1,0,2023-03-09 19:26:27+00:00,[],None
465,https://github.com/jvnguyen102/ECE3829.git,2023-02-15 14:37:37+00:00,Labs for ECE 3829: Advanced Digital System Design with FPGAs,0,jvnguyen102/ECE3829,602119450,Verilog,ECE3829,4571,0,2023-02-15 14:54:46+00:00,[],None
466,https://github.com/Sourabh-25/MIPS-Processor-Simulator.git,2023-02-15 20:18:19+00:00,"MIPS Pipeline Processor simulator written in C++,Verilog",1,Sourabh-25/MIPS-Processor-Simulator,602251991,Verilog,MIPS-Processor-Simulator,498,0,2023-02-15 20:22:35+00:00,[],None
467,https://github.com/Parsa-Nassery/computer-architecture.git,2023-02-17 15:59:07+00:00,,0,Parsa-Nassery/computer-architecture,603096750,Verilog,computer-architecture,2925,0,2023-02-17 16:26:04+00:00,[],None
468,https://github.com/DragosChileban/FFT.git,2023-02-09 20:20:31+00:00,,0,DragosChileban/FFT,599757310,Verilog,FFT,2,0,2023-02-09 20:27:52+00:00,[],None
469,https://github.com/Jayanth-sharma/msvsd2stepadc.git,2023-02-04 02:43:05+00:00,VSD Mixed-signal PD Research Program,0,Jayanth-sharma/msvsd2stepadc,597270620,Verilog,msvsd2stepadc,15542,0,2023-03-03 16:26:08+00:00,[],https://api.github.com/licenses/apache-2.0
470,https://github.com/chashim39/140Llab2.git,2023-02-07 00:00:00+00:00,,0,chashim39/140Llab2,598358415,Verilog,140Llab2,825,0,2023-02-07 01:18:37+00:00,[],None
471,https://github.com/Christopher-Hoag/Four-Function-Calculator.git,2023-02-08 09:49:56+00:00,Simple 4 function calculator with seven-segment display and BCD inputs written in verilog,0,Christopher-Hoag/Four-Function-Calculator,599026427,Verilog,Four-Function-Calculator,3,0,2023-02-08 09:59:53+00:00,[],None
472,https://github.com/BoranCanOzel/Basic-Verilog-Lab.git,2023-02-13 02:27:34+00:00,,0,BoranCanOzel/Basic-Verilog-Lab,600938836,Verilog,Basic-Verilog-Lab,2,0,2023-02-13 02:38:36+00:00,[],None
473,https://github.com/johnathan-convertino-afrl/axis_tiny_fifo.git,2023-02-13 15:55:02+00:00,,0,johnathan-convertino-afrl/axis_tiny_fifo,601216189,Verilog,axis_tiny_fifo,1053,0,2023-02-13 15:55:30+00:00,[],https://api.github.com/licenses/mit
474,https://github.com/johnathan-convertino-afrl/axis_string_to_axis_data.git,2023-02-13 15:54:05+00:00,,0,johnathan-convertino-afrl/axis_string_to_axis_data,601215804,Verilog,axis_string_to_axis_data,31,0,2023-02-13 15:54:39+00:00,[],https://api.github.com/licenses/mit
475,https://github.com/wu1564/DigitalSystem.git,2023-02-08 11:06:12+00:00,,0,wu1564/DigitalSystem,599055300,Verilog,DigitalSystem,4906,0,2023-02-08 11:06:58+00:00,[],None
476,https://github.com/SinsIsHere/morse-encryptor.git,2023-02-11 09:40:49+00:00,,0,SinsIsHere/morse-encryptor,600373897,Verilog,morse-encryptor,74,0,2023-02-11 09:41:58+00:00,[],None
477,https://github.com/PCH73/Lab04-SimpleRecurrent-NeuralNetwork.git,2023-02-17 09:11:52+00:00,,0,PCH73/Lab04-SimpleRecurrent-NeuralNetwork,602938034,Verilog,Lab04-SimpleRecurrent-NeuralNetwork,502,0,2023-02-17 09:13:15+00:00,[],None
478,https://github.com/amirtaslimi/CA_lab_project.git,2023-02-20 16:29:48+00:00,,0,amirtaslimi/CA_lab_project,604243217,Verilog,CA_lab_project,33,0,2023-02-20 16:32:28+00:00,[],None
479,https://github.com/anonsachin/semeion-accelerator.git,2023-02-14 18:41:41+00:00,,0,anonsachin/semeion-accelerator,601753417,Verilog,semeion-accelerator,550,0,2023-02-14 18:42:11+00:00,[],None
480,https://github.com/Archfx/rv32firmware.git,2023-02-14 22:07:07+00:00,Simple introduction to firmware and how tos ,0,Archfx/rv32firmware,601816359,Verilog,rv32firmware,16452,0,2023-02-15 17:10:43+00:00,[],None
481,https://github.com/promisenike/digital.git,2023-02-13 09:49:05+00:00,,0,promisenike/digital,601067001,Verilog,digital,7892,0,2023-02-13 09:49:14+00:00,[],https://api.github.com/licenses/cc0-1.0
482,https://github.com/MacLaurinTuo/FPGA-project.git,2023-02-15 01:37:11+00:00,FPGAÂ≠¶‰π†ËÆ∞ÂΩï,0,MacLaurinTuo/FPGA-project,601864495,Verilog,FPGA-project,475339,0,2023-02-15 02:11:24+00:00,[],None
483,https://github.com/RaviKumarKorada217/SMART_Traffic_Light_Controller.git,2023-02-14 17:43:01+00:00,Verilog code,0,RaviKumarKorada217/SMART_Traffic_Light_Controller,601731695,Verilog,SMART_Traffic_Light_Controller,1542,0,2023-03-08 15:49:11+00:00,[],None
484,https://github.com/MrWonder323/OFDM_HDL.git,2023-02-12 13:00:47+00:00,,1,MrWonder323/OFDM_HDL,600738017,Verilog,OFDM_HDL,57509,0,2023-03-30 09:04:49+00:00,[],None
485,https://github.com/actions-marketplace-validations/jge162_verilog_compiler.git,2023-02-16 22:10:08+00:00,,0,actions-marketplace-validations/jge162_verilog_compiler,602760693,Verilog,jge162_verilog_compiler,334,0,2023-02-16 22:10:36+00:00,[],https://api.github.com/licenses/gpl-3.0
486,https://github.com/JaishreeJ/verilog-assignment.git,2023-02-20 00:52:20+00:00,,0,JaishreeJ/verilog-assignment,603931485,Verilog,verilog-assignment,23,0,2023-02-20 00:56:07+00:00,[],None
487,https://github.com/llljx316/MP3_v.git,2023-02-08 12:02:54+00:00,,0,llljx316/MP3_v,599075780,Verilog,MP3_v,6230,0,2023-12-18 00:21:01+00:00,[],None
488,https://github.com/JoaoFigueiroUFFS/SistemasDigitais.git,2023-02-08 00:51:14+00:00,,0,JoaoFigueiroUFFS/SistemasDigitais,598868516,Verilog,SistemasDigitais,11,0,2023-06-26 03:39:30+00:00,[],None
489,https://github.com/gopmur/ld-final-project1.git,2023-02-06 15:09:56+00:00,,0,gopmur/ld-final-project1,598177931,Verilog,ld-final-project1,1,0,2023-03-09 19:26:52+00:00,[],None
490,https://github.com/saicharan48/Verilog-Codes.git,2023-02-13 18:42:03+00:00,,0,saicharan48/Verilog-Codes,601283835,Verilog,Verilog-Codes,2,0,2023-02-13 18:42:52+00:00,[],None
491,https://github.com/ekinnalbantoglu/CS303-A-Simple-Telephone-Conversation.git,2023-02-14 19:34:24+00:00,Term Project for Logic and Digital System Design Course,0,ekinnalbantoglu/CS303-A-Simple-Telephone-Conversation,601771219,Verilog,CS303-A-Simple-Telephone-Conversation,765,0,2023-02-14 19:41:15+00:00,[],None
492,https://github.com/manaschowdary1/Verilogfiles.git,2023-02-14 02:35:40+00:00,,0,manaschowdary1/Verilogfiles,601417445,Verilog,Verilogfiles,5,0,2023-02-14 02:38:27+00:00,[],None
493,https://github.com/Aakkash1999/Single-Cycle-RISC-V.git,2023-02-13 05:43:10+00:00,,0,Aakkash1999/Single-Cycle-RISC-V,600985799,Verilog,Single-Cycle-RISC-V,22,0,2023-02-13 05:44:25+00:00,[],None
494,https://github.com/johnathan-convertino-afrl/axis_data_to_axis_string.git,2023-02-13 15:40:30+00:00,,0,johnathan-convertino-afrl/axis_data_to_axis_string,601209991,Verilog,axis_data_to_axis_string,1034,0,2023-02-13 15:41:04+00:00,[],https://api.github.com/licenses/mit
495,https://github.com/Nalinaa/vhdl_verilog.git,2023-02-19 16:29:45+00:00,,0,Nalinaa/vhdl_verilog,603809016,Verilog,vhdl_verilog,7,0,2023-02-19 16:32:50+00:00,[],None
496,https://github.com/Tashanam-Shahbaz/FPGA-Temp-Light-Controller.git,2023-02-11 14:56:16+00:00,"XILINX FPGA Environmental Sensor: A cutting-edge solution for temperature monitoring and LED light control, using efficient and customizable XILINX FPGA technology. The advanced sensor accurately measures and adjusts LED brightness in real-time for optimal energy efficiency or room ambiance.",0,Tashanam-Shahbaz/FPGA-Temp-Light-Controller,600456273,Verilog,FPGA-Temp-Light-Controller,930,0,2023-02-11 15:01:14+00:00,[],None
497,https://github.com/sckzw/vscode.git,2023-02-19 12:33:59+00:00,,0,sckzw/vscode,603736147,Verilog,vscode,2,0,2023-02-19 13:33:29+00:00,[],None
498,https://github.com/Alchemist-Kang/JAM.git,2023-02-20 09:21:43+00:00,,0,Alchemist-Kang/JAM,604072021,Verilog,JAM,549,0,2023-02-22 05:14:14+00:00,[],None
499,https://github.com/alstonliu730/CascadeLab.git,2023-02-16 15:42:48+00:00,,0,alstonliu730/CascadeLab,602620617,Verilog,CascadeLab,11225,0,2023-02-16 15:48:57+00:00,[],None
500,https://github.com/jeffdi/caravel_user_project_2211q.git,2023-02-15 20:05:27+00:00,,0,jeffdi/caravel_user_project_2211q,602247872,Verilog,caravel_user_project_2211q,2176,0,2023-02-15 20:05:45+00:00,[],https://api.github.com/licenses/apache-2.0
501,https://github.com/sahannt98/Image-Downsampling-Processor.git,2023-02-18 05:16:46+00:00,,0,sahannt98/Image-Downsampling-Processor,603306834,Verilog,Image-Downsampling-Processor,337,0,2023-03-05 16:18:59+00:00,[],None
502,https://github.com/madanikhah/Eleven_devisable_in_Verilog.git,2023-02-06 16:52:23+00:00,,0,madanikhah/Eleven_devisable_in_Verilog,598220965,Verilog,Eleven_devisable_in_Verilog,2,0,2023-02-11 13:12:40+00:00,[],None
503,https://github.com/Gonzalocl/simple-cpu.git,2023-02-18 10:09:47+00:00,,0,Gonzalocl/simple-cpu,603373728,Verilog,simple-cpu,105,0,2023-02-27 18:26:16+00:00,[],None
504,https://github.com/mohit-upadhyay01/4bit_adder.git,2023-02-05 14:39:33+00:00,,0,mohit-upadhyay01/4bit_adder,597752340,Verilog,4bit_adder,3,0,2023-02-05 14:59:55+00:00,[],None
505,https://github.com/Tung221201/Tung221201.github.io.git,2023-02-17 03:42:01+00:00,,0,Tung221201/Tung221201.github.io,602842701,Verilog,Tung221201.github.io,4,0,2023-02-17 03:47:19+00:00,[],None
506,https://github.com/JessikaSalinas/ECE3710.git,2023-02-16 02:56:32+00:00,Computer Design Laboratory - Fall 2022,0,JessikaSalinas/ECE3710,602354910,Verilog,ECE3710,24,0,2023-02-16 02:58:06+00:00,[],None
507,https://github.com/mattmac02/374-Labs.git,2023-02-17 20:29:03+00:00,,1,mattmac02/374-Labs,603196097,Verilog,374-Labs,2563,0,2024-03-11 02:26:34+00:00,[],None
508,https://github.com/johnathan-convertino-afrl/axis_uart.git,2023-02-13 15:56:04+00:00,,0,johnathan-convertino-afrl/axis_uart,601216617,Verilog,axis_uart,1063,0,2023-02-13 15:56:35+00:00,[],https://api.github.com/licenses/mit
509,https://github.com/Dasharo/TwPM_toplevel.git,2023-02-20 20:37:01+00:00,,0,Dasharo/TwPM_toplevel,604329054,Verilog,TwPM_toplevel,894,0,2023-04-17 12:57:26+00:00,[],None
510,https://github.com/muhammadadeelzahid/Microprocessor-Design-FPGA.git,2023-02-04 11:20:54+00:00,Single core Microprocessor design using Verilog and Intel FPGA and testbench for simulation testing with ModelSim Altera,0,muhammadadeelzahid/Microprocessor-Design-FPGA,597380382,Verilog,Microprocessor-Design-FPGA,4424,0,2023-05-27 13:58:13+00:00,[],None
511,https://github.com/Acharx/Encrypted-Data-Reader-FPGA.git,2023-02-04 18:36:11+00:00,Encrypted Data Reader,0,Acharx/Encrypted-Data-Reader-FPGA,597500317,Verilog,Encrypted-Data-Reader-FPGA,4,0,2023-02-04 19:23:40+00:00,[],None
512,https://github.com/nyanklc/basic-computer.git,2023-02-05 00:09:33+00:00,,0,nyanklc/basic-computer,597574033,Verilog,basic-computer,39,0,2023-02-05 00:17:31+00:00,[],None
513,https://github.com/Snehadeep-Gayen/CS2610_Computer_Architecture_Lab.git,2023-02-05 19:21:13+00:00,"Team - Snehadeep Gayen, Ayman Akhter, Dhruv Aggarwal",1,Snehadeep-Gayen/CS2610_Computer_Architecture_Lab,597834780,Verilog,CS2610_Computer_Architecture_Lab,1712,0,2023-05-22 18:44:37+00:00,[],None
514,https://github.com/chihyeong-an/AI_accelerator_2022.git,2023-02-06 04:59:41+00:00,,0,chihyeong-an/AI_accelerator_2022,597963649,Verilog,AI_accelerator_2022,47,0,2023-02-06 05:00:25+00:00,[],None
515,https://github.com/madanikhah/Power_calculation_Verilog.git,2023-02-08 17:31:37+00:00,,0,madanikhah/Power_calculation_Verilog,599215098,Verilog,Power_calculation_Verilog,2,0,2023-02-11 13:14:33+00:00,[],None
516,https://github.com/TimothyGeissler/verilog-regfile.git,2023-02-08 22:42:40+00:00,32-bit regfile for 32 registers in Verilog,0,TimothyGeissler/verilog-regfile,599323867,Verilog,verilog-regfile,784,0,2023-02-08 22:43:10+00:00,[],None
517,https://github.com/KereMath/Lab-Entrance-System.git,2023-02-09 18:49:14+00:00,,0,KereMath/Lab-Entrance-System,599725550,Verilog,Lab-Entrance-System,774,0,2023-02-09 18:50:18+00:00,[],None
518,https://github.com/Emekaony/Verilog-Stuff.git,2023-02-14 00:06:29+00:00,Hardware Descriptive Code I am writing for EEE purposes and funzies.,0,Emekaony/Verilog-Stuff,601381312,Verilog,Verilog-Stuff,3,0,2023-02-14 01:16:57+00:00,[],https://api.github.com/licenses/mit
519,https://github.com/connor1048/Hamming_Test.git,2023-02-14 19:06:52+00:00,Verilog module used to show effectiveness of hamming code,0,connor1048/Hamming_Test,601762055,Verilog,Hamming_Test,227,0,2023-02-14 19:08:14+00:00,[],None
520,https://github.com/sicajc/image_conv_area_optimized.git,2023-02-07 10:32:57+00:00,IC_contest_image_convolution,0,sicajc/image_conv_area_optimized,598545239,Verilog,image_conv_area_optimized,11834,0,2023-02-07 10:34:22+00:00,[],None
521,https://github.com/wu1564/IC-Contest.git,2023-02-08 11:20:15+00:00,,0,wu1564/IC-Contest,599060261,Verilog,IC-Contest,61743,0,2023-02-08 11:21:27+00:00,[],None
522,https://github.com/Rachit-0107/CompArch-Lab.git,2023-02-10 08:46:57+00:00,,0,Rachit-0107/CompArch-Lab,599952868,Verilog,CompArch-Lab,1443,0,2023-02-21 08:16:18+00:00,[],None
523,https://github.com/alikhm0/exp-codes.git,2023-02-13 14:14:56+00:00,some of complex gate verilog,0,alikhm0/exp-codes,601171199,Verilog,exp-codes,2,0,2023-02-13 14:17:08+00:00,[],None
524,https://github.com/JessikaSalinas/ECE3700.git,2023-02-16 02:29:33+00:00,Fundamentals of Digital System Design - Spring 2022,0,JessikaSalinas/ECE3700,602347297,Verilog,ECE3700,20,0,2023-02-16 02:32:53+00:00,[],None
525,https://github.com/Winxkin/source_Noc_prj.git,2023-02-11 08:08:57+00:00,,0,Winxkin/source_Noc_prj,600352049,Verilog,source_Noc_prj,7,0,2023-02-11 08:09:56+00:00,[],None
526,https://github.com/HHuive/Seven-segment-nixie-tube.git,2023-02-20 03:29:30+00:00,,0,HHuive/Seven-segment-nixie-tube,603967020,Verilog,Seven-segment-nixie-tube,428,0,2023-02-20 04:05:51+00:00,[],None
527,https://github.com/eq81004653/NSYSU_lab_cutting.git,2023-02-18 07:20:25+00:00,,0,eq81004653/NSYSU_lab_cutting,603332356,Verilog,NSYSU_lab_cutting,65710,0,2023-02-18 07:28:06+00:00,[],None
528,https://github.com/kirolossedra/DMA-Model.git,2023-02-19 14:08:01+00:00,,0,kirolossedra/DMA-Model,603763937,Verilog,DMA-Model,17,0,2023-02-19 14:40:01+00:00,['computer-architecture'],None
529,https://github.com/Engeneros/RingsS.git,2023-02-19 11:36:41+00:00,,0,Engeneros/RingsS,603720764,Verilog,RingsS,2,0,2023-02-24 16:54:58+00:00,[],None
530,https://github.com/xyMerlinxy/Noekeon_Verilog.git,2023-02-20 12:33:34+00:00,Implementacja sprzƒôtowa algorymu Noekeon w jƒôzyku Verilog,0,xyMerlinxy/Noekeon_Verilog,604144444,Verilog,Noekeon_Verilog,8,0,2023-02-20 12:35:50+00:00,[],None
531,https://github.com/AviralK98/SequenceDetectorLock.git,2023-02-20 12:29:35+00:00,,0,AviralK98/SequenceDetectorLock,604142920,Verilog,SequenceDetectorLock,316,0,2023-02-20 12:40:50+00:00,[],None
532,https://github.com/Neriman-4234/FPA.git,2023-02-20 11:50:38+00:00,Floating Point Unit ,0,Neriman-4234/FPA,604127930,Verilog,FPA,3,0,2023-02-20 11:50:45+00:00,[],None
533,https://github.com/tunabaris/FPGA-Programming.git,2023-02-18 14:22:23+00:00,,0,tunabaris/FPGA-Programming,603441092,Verilog,FPGA-Programming,142,0,2023-03-04 09:56:14+00:00,[],None
534,https://github.com/imoghul/Calculator.git,2023-02-12 23:35:51+00:00,,0,imoghul/Calculator,600905218,Verilog,Calculator,78,0,2023-02-14 16:25:39+00:00,[],None
535,https://github.com/cheee123/mini-game-on-fpga.git,2023-02-18 02:46:27+00:00,A game that run on hardware (pure digital logic circuits),0,cheee123/mini-game-on-fpga,603279183,Verilog,mini-game-on-fpga,1215,0,2024-01-18 17:47:00+00:00,[],None
536,https://github.com/InfinitIC123/e203_7010.git,2023-02-07 15:05:25+00:00,,0,InfinitIC123/e203_7010,598660668,Verilog,e203_7010,3979,0,2023-02-08 14:32:56+00:00,[],None
