Warning (10268): Verilog HDL information at ControlUnit.v(25): always construct contains both blocking and non-blocking assignments File: C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/Control Unit/ControlUnit.v Line: 25
