## DAY-1 INTRODUCTION TO VERILOG RTL DESIGN AND SYNTHESIS
THis is my Day 1 lab works done in the workshop conducted by VLSI System Design. 

Day 1 started with the introduction of working with the verilog files integrated in the library sky130

I learnt what is a simulator,Design and Testbench. I had a hands on lab session on working on simulating the 2 to 1 multiplexer

