<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>hw_pmhal_prmdata.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_24c84a99586fed3db8b2257cf02e9a6c.html">pmhal</a></li><li class="navelem"><a class="el" href="dir_3fa2f83f4593ba409444d8ad12d4153e.html">prcm</a></li><li class="navelem"><a class="el" href="dir_22cd2e2bcea1eab32ac61ed9e40121dc.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hw_pmhal_prmdata.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the APIs to access the PRM Interrupt device specific functions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="pm__types_8h.html">pm_types.h</a>&quot;</code><br />
<code>#include &quot;pmhal_prcm.h&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae87e2c57adf9542eefa3769344fd20d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__prmdata_8h.html#ae87e2c57adf9542eefa3769344fd20d7">PmhalPrmIntGetIrqEnAddrShift</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId, <a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3">pmhalPrcmPrmIntId_t</a> intId, uint32_t *addr, uint32_t *shift)</td></tr>
<tr class="memdesc:ae87e2c57adf9542eefa3769344fd20d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function helps read the IRQ Enable register address and the shift for a given interrupt ID.  <a href="#ae87e2c57adf9542eefa3769344fd20d7">More...</a><br /></td></tr>
<tr class="separator:ae87e2c57adf9542eefa3769344fd20d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52da3b078c76b8f70eaaa6a87b1138e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__prmdata_8h.html#a52da3b078c76b8f70eaaa6a87b1138e0">PmhalPrmIntGetIrqStAddrShift</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId, <a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3">pmhalPrcmPrmIntId_t</a> intId, uint32_t *addr, uint32_t *shift)</td></tr>
<tr class="memdesc:a52da3b078c76b8f70eaaa6a87b1138e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function helps read the IRQ Status register address and the shift for a given interrupt ID.  <a href="#a52da3b078c76b8f70eaaa6a87b1138e0">More...</a><br /></td></tr>
<tr class="separator:a52da3b078c76b8f70eaaa6a87b1138e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f6ec36cfa6bce3ad61fd23ac366098"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__prmdata_8h.html#ad5f6ec36cfa6bce3ad61fd23ac366098">PmhalPrmIntGetIrqEnAddr</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId, uint32_t *addr)</td></tr>
<tr class="memdesc:ad5f6ec36cfa6bce3ad61fd23ac366098"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function helps read the IRQ Enable register address for a given CPU ID.  <a href="#ad5f6ec36cfa6bce3ad61fd23ac366098">More...</a><br /></td></tr>
<tr class="separator:ad5f6ec36cfa6bce3ad61fd23ac366098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3750d9d679b8e55f9a449d3591dc43ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__prmdata_8h.html#a3750d9d679b8e55f9a449d3591dc43ab">PmhalPrmIntGetIrqStAddr</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId, uint32_t *addr)</td></tr>
<tr class="memdesc:a3750d9d679b8e55f9a449d3591dc43ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function helps read the IRQ Status register address for a given CPU ID.  <a href="#a3750d9d679b8e55f9a449d3591dc43ab">More...</a><br /></td></tr>
<tr class="separator:a3750d9d679b8e55f9a449d3591dc43ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421d3a23748b75d45baa54ac3e817c7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__prmdata_8h.html#a421d3a23748b75d45baa54ac3e817c7a">PmhalPrmIntGetEnabledInts</a> (uint32_t cpuId, uint32_t addr, uint64_t *interrupts)</td></tr>
<tr class="memdesc:a421d3a23748b75d45baa54ac3e817c7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function helps read the Interrupts which are enabled.  <a href="#a421d3a23748b75d45baa54ac3e817c7a">More...</a><br /></td></tr>
<tr class="separator:a421d3a23748b75d45baa54ac3e817c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcd5b8e8987d28de9e6759641bfbb4e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__pmhal__prmdata_8h.html#abdcd5b8e8987d28de9e6759641bfbb4e">PmhalPrmIntConfigRegister</a> (uint32_t cpuId, uint32_t addr, uint32_t regVal)</td></tr>
<tr class="memdesc:abdcd5b8e8987d28de9e6759641bfbb4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function helps configure all PRM interrupts with the value in regVal.  <a href="#abdcd5b8e8987d28de9e6759641bfbb4e">More...</a><br /></td></tr>
<tr class="separator:abdcd5b8e8987d28de9e6759641bfbb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the APIs to access the PRM Interrupt device specific functions. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="abdcd5b8e8987d28de9e6759641bfbb4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PmhalPrmIntConfigRegister </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>regVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function helps configure all PRM interrupts with the value in regVal. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>CPU ID of the CPU to configure the register. </td></tr>
    <tr><td class="paramname">addr</td><td>Address of the IRQ Enable Register. </td></tr>
    <tr><td class="paramname">regVal</td><td>Address of the IRQ Enable Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a421d3a23748b75d45baa54ac3e817c7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PmhalPrmIntGetEnabledInts </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>interrupts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function helps read the Interrupts which are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>CPU ID of the CPU to configure the register. </td></tr>
    <tr><td class="paramname">addr</td><td>Address of the IRQ Enable Register. </td></tr>
    <tr><td class="paramname">interrupts</td><td>The enabled interrupts are stored in this parameter</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ad5f6ec36cfa6bce3ad61fd23ac366098"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a> PmhalPrmIntGetIrqEnAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a>&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function helps read the IRQ Enable register address for a given CPU ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>Unique ID of the CPU. Refer <a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5" title="Enum defining the CPUs available in the SoC. ">pmhalPrcmSocCpuId_t</a> for details </td></tr>
    <tr><td class="paramname">addr</td><td>Address of the IRQ Enable Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Status of the APIs PM_SUCCESS - If the address is correct. PM_BADARGS - If the CPU ID is not valid. </dd></dl>

</div>
</div>
<a class="anchor" id="ae87e2c57adf9542eefa3769344fd20d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a> PmhalPrmIntGetIrqEnAddrShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a>&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3">pmhalPrcmPrmIntId_t</a>&#160;</td>
          <td class="paramname"><em>intId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function helps read the IRQ Enable register address and the shift for a given interrupt ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>Unique ID of the CPU. Refer <a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5" title="Enum defining the CPUs available in the SoC. ">pmhalPrcmSocCpuId_t</a> for details </td></tr>
    <tr><td class="paramname">intId</td><td>Unique ID of the Interrupt. Refer <a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3" title="Enum defining the interrupts supported by the PRM. The enumeration values correspond to their bit shi...">pmhalPrcmPrmIntId_t</a> for details. </td></tr>
    <tr><td class="paramname">addr</td><td>Address of the IRQ Enable Register. </td></tr>
    <tr><td class="paramname">shift</td><td>Shift of the interrupt ID in the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Status of the APIs PM_SUCCESS - If the address and shift are correct. PM_BADARGS - If the CPU ID is not valid. </dd></dl>

</div>
</div>
<a class="anchor" id="a3750d9d679b8e55f9a449d3591dc43ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a> PmhalPrmIntGetIrqStAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a>&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function helps read the IRQ Status register address for a given CPU ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>Unique ID of the CPU. Refer <a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5" title="Enum defining the CPUs available in the SoC. ">pmhalPrcmSocCpuId_t</a> for details </td></tr>
    <tr><td class="paramname">addr</td><td>Address of the IRQ Status Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Status of the APIs PM_SUCCESS - If the address is correct. PM_BADARGS - If the CPU ID is not valid. </dd></dl>

</div>
</div>
<a class="anchor" id="a52da3b078c76b8f70eaaa6a87b1138e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a> PmhalPrmIntGetIrqStAddrShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a>&#160;</td>
          <td class="paramname"><em>cpuId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3">pmhalPrcmPrmIntId_t</a>&#160;</td>
          <td class="paramname"><em>intId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function helps read the IRQ Status register address and the shift for a given interrupt ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>Unique ID of the CPU. Refer <a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5" title="Enum defining the CPUs available in the SoC. ">pmhalPrcmSocCpuId_t</a> for details </td></tr>
    <tr><td class="paramname">intId</td><td>Unique ID of the Interrupt. Refer <a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3" title="Enum defining the interrupts supported by the PRM. The enumeration values correspond to their bit shi...">pmhalPrcmPrmIntId_t</a> for details. </td></tr>
    <tr><td class="paramname">addr</td><td>Address of the IRQ Status Register. </td></tr>
    <tr><td class="paramname">shift</td><td>Shift of the interrupt ID in the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Status of the APIs PM_SUCCESS - If the address and shift are correct. PM_BADARGS - If the CPU ID is not valid. </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
