_svd: ../svd/stm32wle5.svd

_clear_fields: "*"

_delete:
  - SYSCFG_continue

_modify:
  name: STM32WLE5
  TIM*:
    groupName: TIM

ADC:
  _include:
    - patches/adc/wl.yaml
    - fields/adc/c0_g0_wl.yaml
    - collect/adc/c0_g0_wl.yaml

AES:
  CR:
    _modify:
      CHMOD10:
        name: CHMOD
  DINR:
    _modify:
      AES_DINR:
        name: DIN
  DOUTR:
    _modify:
      AES_DOUTR:
        name: DOUT
  KEYR?:
    _modify:
      AES_KEYR?:
        name: KEY
  IVR?:
    _modify:
      AES_IVR?:
        name: IVI
  SUSP?R:
    _modify:
      AES_SUSP?R:
        name: SUSP
  _include:
    - fields/aes/v2.yaml

DAC:
  CR:
    _merge: TSEL1*

EXTI:
  _modify:
    IMR1:
      name: C1IMR1
    IMR2:
      name: C1IMR2
  C1IMR2:
    _modify:
      IM42:
        bitWidth: 1
    _add:
      IM43:
        description: CPUm Wakeup with interrupt Mask on Event input
        bitOffset: 11
        bitWidth: 1
        access: read-write
      IM44:
        description: CPUm Wakeup with interrupt Mask on Event input
        bitOffset: 12
        bitWidth: 1
        access: read-write
      IM45:
        description: CPUm Wakeup with interrupt Mask on Event input
        bitOffset: 13
        bitWidth: 1
        access: read-write
      IM46:
        description: CPUm Wakeup with interrupt Mask on Event input
        bitOffset: 14
        bitWidth: 1
        access: read-write

HSEM:
  _strip: HSEM_
  _modify:
    IER:
      name: C1IER
    ICR:
      name: C1ICR
    ISR:
      name: C1ISR
    MISR:
      name: C1MISR
  "R[0-9],R1[0-5]":
    _modify:
      MASTERID:
        name: COREID
  "RLR[0-9],RLR1[0-5]":
    _modify:
      MASTERID:
        name: COREID
  CR:
    _modify:
      MASTERID:
        name: COREID

I2C?:
  _include:
    - fields/i2c/v2.yaml

IWDG:
  _delete:
    - WINR
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg.yaml
    - fields/iwdg/iwdg_sr.yaml

LPTIM,LPTIM?:
  _strip:
    - LPTIM_
    - LPTIM?_

LPTIM[23]:
  OR:
    _merge: OR*

# Rename this so it has the same name as all other STM32 USARTs
LPUART,USART?:
  ICR:
    _modify:
      NECF:
        name: NCF

# CR1 and ISR have 2 versions depending on whether FIFO is enabled or not
# The only difference is the addition of 2 bits at the top of the register
# and some names (e.g. TXEIE - TXFNFIE), but all functionality remains the same
# so we remove the "disabled" version and leave the "enabled" version as
# reference
LPUART:
  _modify:
    CR1_enabled:
      name: CR1
    ISR_enabled:
      name: ISR
  _delete:
    - CR1_disabled
    - ISR_disabled
  CR1:
    _modify:
      TXFNFIE:
        name: TXEIE

RCC:
  _include:
    - fields/rcc/rcc_wl.yaml

SPI?:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - patches/spi/rename_dff_tifrfe.yaml
    - fields/spi/spi_v2.yaml

TIM1:
  _modify:
    CCMR3OutputComparemode:
      name: CCMR3_Output
  _include: fields/tim/tim1_wl.yaml

TIM2:
  _include:
    - patches/tim/tim2_common_32bit.yaml
    - fields/tim/tim2_wl.yaml
  _strip: TIM2_

TIM1?:
  _strip: TIM1?_
  DIER:
    _delete:
      - COMDE
  BDTR:
    _delete:
      - BKF

"TIM[1-58]":
  _include:
    - fields/tim/tim_gp1.yaml

TIM*:
  _include:
    - fields/tim/basic.yaml

"TIM[1-58-9],TIM??":
  _include:
    - fields/tim/tim_ckd.yaml

"TIM[12]":
  _include: fields/tim/tim12_common_wl.yaml

TIM1[67]:
  _include: fields/tim/tim16_wl.yaml

"TIM[12-58],TIM19,TIM20":
  _include: fields/tim/v2/ccm_extended.yaml

"TIM1[013467]":
  _include: fields/tim/v2/ccm_common.yaml

"TIM[1-589],TIM1[0-79],TIM2?":
  _include: collect/tim/ccr.yaml

"TIM[18],TIM20":
  _include: collect/tim/ccr_advanced.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml

_include:
  - patches/crc/crc_rename_init.yaml
  - patches/rtc/rtc_register_descriptions.yaml
  - patches/exti/wl.yaml
  - patches/usart/merge_CR1_DEATx_fields.yaml
  - patches/usart/merge_CR1_DEDTx_fields.yaml
  - patches/usart/merge_CR2_ADDx_fields_inverted.yaml
  - patches/usart/merge_CR2_ABRMODx_fields.yaml
  - patches/usart/rename_CR1_M0_field.yaml
  - patches/usart/rename_CR3_SCARCNT_field.yaml
  - fields/comp/comp_wl.yaml
  - fields/crc/crc_advanced.yaml
  - fields/crc/crc_pol.yaml
  - fields/dac/dac_wl.yaml
  - fields/dac/dac_wl_12bit.yaml
  - fields/dac/dac_wl_8bit.yaml
  - fields/dma/dma_wl.yaml
  - fields/dma/dmamux_wl.yaml
  - collect/dma/dmamux.yaml
  - fields/dbg/dbg_wl.yaml
  - fields/exti/exti.yaml
  - fields/flash/flash_wl.yaml
  - fields/gpio/gpio_wl.yaml
  - fields/hsem/hsem_wl.yaml
  - collect/hsem/r.yaml
  - fields/lptim/lptim_v1.yaml
  - fields/lptim/lptim_wl.yaml
  - fields/usart/lpuart_wl.yaml
  - fields/pka/pka.yaml
  - fields/pwr/pwr_wl.yaml
  - patches/rtc/wl.yaml
  - fields/rtc/rtc_wl.yaml
  - fields/tamp/tamp_wl.yaml
  - collect/rtc/tamp_bkpr.yaml
  - collect/rtc/alarm.yaml
  - fields/rng/rng_wl.yaml
  - fields/syscfg/syscfg_wl.yaml
  - fields/usart/usart_v2C.yaml
  - fields/usart/usart_wl.yaml
  - fields/vrefbuf/vrefbuf_wl.yaml
