* C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\Documents\Simulation\DAC_Sim.asc
R3 VOUT N002 680
R4 VOUT N001 330
V1 N002 0 PULSE(0 3.3 .25 1ns 1ns .25 .5 4)
V2 N001 0 PULSE(0 3.3 .5 1ns 1ns 1)
R5 VOUT 0 75
.tran 1
.backanno
.end
