
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014680  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002094  08014860  08014860  00015860  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080168f4  080168f4  00018368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080168f4  080168f4  000178f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080168fc  080168fc  00018368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080168fc  080168fc  000178fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016900  08016900  00017900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08016904  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033ec  20000368  08016c6c  00018368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003754  08016c6c  00018754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a232  00000000  00000000  00018398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006b87  00000000  00000000  000425ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020a8  00000000  00000000  00049158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018b1  00000000  00000000  0004b200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cc75  00000000  00000000  0004cab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00031fd8  00000000  00000000  00079726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddecc  00000000  00000000  000ab6fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001895ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000964c  00000000  00000000  00189610  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00192c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014848 	.word	0x08014848

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08014848 	.word	0x08014848

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d822      	bhi.n	8000f80 <read_register_value+0x5c>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f51 	.word	0x08000f51
 8000f44:	08000f5d 	.word	0x08000f5d
 8000f48:	08000f69 	.word	0x08000f69
 8000f4c:	08000f75 	.word	0x08000f75
		case REG_COIL:		return io_coil_read(addr);
 8000f50:	88bb      	ldrh	r3, [r7, #4]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f001 fad0 	bl	80024f8 <io_coil_read>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	e012      	b.n	8000f82 <read_register_value+0x5e>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f5c:	88bb      	ldrh	r3, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 fb74 	bl	800264c <io_discrete_in_read>
 8000f64:	4603      	mov	r3, r0
 8000f66:	e00c      	b.n	8000f82 <read_register_value+0x5e>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f68:	88bb      	ldrh	r3, [r7, #4]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 fbf6 	bl	800275c <io_holding_reg_read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	e006      	b.n	8000f82 <read_register_value+0x5e>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f74:	88bb      	ldrh	r3, [r7, #4]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 fca8 	bl	80028cc <io_input_reg_read>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	e000      	b.n	8000f82 <read_register_value+0x5e>
		default:			return 0;
 8000f80:	2300      	movs	r3, #0
	}
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop

08000f8c <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	460b      	mov	r3, r1
 8000f98:	80bb      	strh	r3, [r7, #4]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d002      	beq.n	8000faa <write_register_value+0x1e>
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d008      	beq.n	8000fba <write_register_value+0x2e>
			break;
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
			break;
		default:
			break;
 8000fa8:	e00e      	b.n	8000fc8 <write_register_value+0x3c>
			io_coil_write(addr, write_value);
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	88bb      	ldrh	r3, [r7, #4]
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f001 fac0 	bl	8002538 <io_coil_write>
			break;
 8000fb8:	e006      	b.n	8000fc8 <write_register_value+0x3c>
			io_holding_reg_write(addr, write_value);
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	88bb      	ldrh	r3, [r7, #4]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 fbeb 	bl	800279c <io_holding_reg_write>
			break;
 8000fc6:	bf00      	nop
	}
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80fb      	strh	r3, [r7, #6]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	717b      	strb	r3, [r7, #5]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	807b      	strh	r3, [r7, #2]
	switch (op) {
 8000fe2:	797b      	ldrb	r3, [r7, #5]
 8000fe4:	2b05      	cmp	r3, #5
 8000fe6:	d83f      	bhi.n	8001068 <compare+0x98>
 8000fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff0 <compare+0x20>)
 8000fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fee:	bf00      	nop
 8000ff0:	08001009 	.word	0x08001009
 8000ff4:	08001019 	.word	0x08001019
 8000ff8:	08001029 	.word	0x08001029
 8000ffc:	08001039 	.word	0x08001039
 8001000:	08001049 	.word	0x08001049
 8001004:	08001059 	.word	0x08001059
		case CMP_EQ:	return val1 == val2;
 8001008:	88fa      	ldrh	r2, [r7, #6]
 800100a:	887b      	ldrh	r3, [r7, #2]
 800100c:	429a      	cmp	r2, r3
 800100e:	bf0c      	ite	eq
 8001010:	2301      	moveq	r3, #1
 8001012:	2300      	movne	r3, #0
 8001014:	b2db      	uxtb	r3, r3
 8001016:	e028      	b.n	800106a <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001018:	88fa      	ldrh	r2, [r7, #6]
 800101a:	887b      	ldrh	r3, [r7, #2]
 800101c:	429a      	cmp	r2, r3
 800101e:	bf14      	ite	ne
 8001020:	2301      	movne	r3, #1
 8001022:	2300      	moveq	r3, #0
 8001024:	b2db      	uxtb	r3, r3
 8001026:	e020      	b.n	800106a <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001028:	88fa      	ldrh	r2, [r7, #6]
 800102a:	887b      	ldrh	r3, [r7, #2]
 800102c:	429a      	cmp	r2, r3
 800102e:	bf8c      	ite	hi
 8001030:	2301      	movhi	r3, #1
 8001032:	2300      	movls	r3, #0
 8001034:	b2db      	uxtb	r3, r3
 8001036:	e018      	b.n	800106a <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 8001038:	88fa      	ldrh	r2, [r7, #6]
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	429a      	cmp	r2, r3
 800103e:	bf34      	ite	cc
 8001040:	2301      	movcc	r3, #1
 8001042:	2300      	movcs	r3, #0
 8001044:	b2db      	uxtb	r3, r3
 8001046:	e010      	b.n	800106a <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 8001048:	88fa      	ldrh	r2, [r7, #6]
 800104a:	887b      	ldrh	r3, [r7, #2]
 800104c:	429a      	cmp	r2, r3
 800104e:	bf2c      	ite	cs
 8001050:	2301      	movcs	r3, #1
 8001052:	2300      	movcc	r3, #0
 8001054:	b2db      	uxtb	r3, r3
 8001056:	e008      	b.n	800106a <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 8001058:	88fa      	ldrh	r2, [r7, #6]
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	429a      	cmp	r2, r3
 800105e:	bf94      	ite	ls
 8001060:	2301      	movls	r3, #1
 8001062:	2300      	movhi	r3, #0
 8001064:	b2db      	uxtb	r3, r3
 8001066:	e000      	b.n	800106a <compare+0x9a>
		default:		return false;
 8001068:	2300      	movs	r3, #0
	}
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	781a      	ldrb	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 8001088:	4619      	mov	r1, r3
 800108a:	4610      	mov	r0, r2
 800108c:	f7ff ff4a 	bl	8000f24 <read_register_value>
 8001090:	4603      	mov	r3, r0
 8001092:	4618      	mov	r0, r3
		rule->op1,
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 800109c:	461a      	mov	r2, r3
 800109e:	f7ff ff97 	bl	8000fd0 <compare>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7c1b      	ldrb	r3, [r3, #16]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <evaluate_rule+0x3a>
		return condition1;
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	e035      	b.n	800111e <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	7a1a      	ldrb	r2, [r3, #8]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 80010ba:	4619      	mov	r1, r3
 80010bc:	4610      	mov	r0, r2
 80010be:	f7ff ff31 	bl	8000f24 <read_register_value>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4618      	mov	r0, r3
		rule->op2,
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 80010ce:	461a      	mov	r2, r3
 80010d0:	f7ff ff7e 	bl	8000fd0 <compare>
 80010d4:	4603      	mov	r3, r0
 80010d6:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7c1b      	ldrb	r3, [r3, #16]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d10c      	bne.n	80010fa <evaluate_rule+0x82>
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d004      	beq.n	80010f0 <evaluate_rule+0x78>
 80010e6:	7bbb      	ldrb	r3, [r7, #14]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <evaluate_rule+0x78>
 80010ec:	2301      	movs	r3, #1
 80010ee:	e000      	b.n	80010f2 <evaluate_rule+0x7a>
 80010f0:	2300      	movs	r3, #0
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	e011      	b.n	800111e <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7c1b      	ldrb	r3, [r3, #16]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d10c      	bne.n	800111c <evaluate_rule+0xa4>
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <evaluate_rule+0x96>
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <evaluate_rule+0x9a>
 800110e:	2301      	movs	r3, #1
 8001110:	e000      	b.n	8001114 <evaluate_rule+0x9c>
 8001112:	2300      	movs	r3, #0
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	b2db      	uxtb	r3, r3
 800111a:	e000      	b.n	800111e <evaluate_rule+0xa6>
	return false;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff ffa2 	bl	8001078 <evaluate_rule>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d008      	beq.n	800114c <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7c58      	ldrb	r0, [r3, #17]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	8a59      	ldrh	r1, [r3, #18]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	8a9b      	ldrh	r3, [r3, #20]
 8001146:	461a      	mov	r2, r3
 8001148:	f7ff ff20 	bl	8000f8c <write_register_value>
	}
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <automation_Init>:

void automation_Init(void) {
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	automation_load_rules();
 8001158:	f000 f980 	bl	800145c <automation_load_rules>
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}

08001160 <automation_Tick>:

void automation_Tick(void) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 8001166:	2300      	movs	r3, #0
 8001168:	80fb      	strh	r3, [r7, #6]
 800116a:	e00b      	b.n	8001184 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	2216      	movs	r2, #22
 8001170:	fb02 f303 	mul.w	r3, r2, r3
 8001174:	4a08      	ldr	r2, [pc, #32]	@ (8001198 <automation_Tick+0x38>)
 8001176:	4413      	add	r3, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff ffd4 	bl	8001126 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 800117e:	88fb      	ldrh	r3, [r7, #6]
 8001180:	3301      	adds	r3, #1
 8001182:	80fb      	strh	r3, [r7, #6]
 8001184:	4b05      	ldr	r3, [pc, #20]	@ (800119c <automation_Tick+0x3c>)
 8001186:	881b      	ldrh	r3, [r3, #0]
 8001188:	88fa      	ldrh	r2, [r7, #6]
 800118a:	429a      	cmp	r2, r3
 800118c:	d3ee      	bcc.n	800116c <automation_Tick+0xc>
	}
}
 800118e:	bf00      	nop
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000384 	.word	0x20000384
 800119c:	20000644 	.word	0x20000644

080011a0 <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 80011a0:	b084      	sub	sp, #16
 80011a2:	b5b0      	push	{r4, r5, r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	f107 0418 	add.w	r4, r7, #24
 80011ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 80011b0:	4b19      	ldr	r3, [pc, #100]	@ (8001218 <automation_add_rule+0x78>)
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	2b1f      	cmp	r3, #31
 80011b6:	d827      	bhi.n	8001208 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 80011b8:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <automation_add_rule+0x78>)
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	4619      	mov	r1, r3
 80011be:	4a17      	ldr	r2, [pc, #92]	@ (800121c <automation_add_rule+0x7c>)
 80011c0:	2316      	movs	r3, #22
 80011c2:	fb01 f303 	mul.w	r3, r1, r3
 80011c6:	4413      	add	r3, r2
 80011c8:	461d      	mov	r5, r3
 80011ca:	f107 0418 	add.w	r4, r7, #24
 80011ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011d0:	6028      	str	r0, [r5, #0]
 80011d2:	6069      	str	r1, [r5, #4]
 80011d4:	60aa      	str	r2, [r5, #8]
 80011d6:	60eb      	str	r3, [r5, #12]
 80011d8:	6820      	ldr	r0, [r4, #0]
 80011da:	6128      	str	r0, [r5, #16]
 80011dc:	88a3      	ldrh	r3, [r4, #4]
 80011de:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 80011e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001218 <automation_add_rule+0x78>)
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	3301      	adds	r3, #1
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001218 <automation_add_rule+0x78>)
 80011ea:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 80011ec:	f000 f8a4 	bl	8001338 <automation_save_rules>
 80011f0:	4603      	mov	r3, r0
 80011f2:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	f083 0301 	eor.w	r3, r3, #1
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <automation_add_rule+0x64>
			return false;
 8001200:	2300      	movs	r3, #0
 8001202:	e002      	b.n	800120a <automation_add_rule+0x6a>
		}

		return true;
 8001204:	2301      	movs	r3, #1
 8001206:	e000      	b.n	800120a <automation_add_rule+0x6a>
	} else {
		return false;
 8001208:	2300      	movs	r3, #0
	}
}
 800120a:	4618      	mov	r0, r3
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001214:	b004      	add	sp, #16
 8001216:	4770      	bx	lr
 8001218:	20000644 	.word	0x20000644
 800121c:	20000384 	.word	0x20000384

08001220 <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
	return rule_count;
 8001224:	4b03      	ldr	r3, [pc, #12]	@ (8001234 <automation_get_rule_count+0x14>)
 8001226:	881b      	ldrh	r3, [r3, #0]
}
 8001228:	4618      	mov	r0, r3
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000644 	.word	0x20000644

08001238 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 8001238:	b4b0      	push	{r4, r5, r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	6039      	str	r1, [r7, #0]
 8001242:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001244:	4b10      	ldr	r3, [pc, #64]	@ (8001288 <automation_get_rule+0x50>)
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	88fa      	ldrh	r2, [r7, #6]
 800124a:	429a      	cmp	r2, r3
 800124c:	d301      	bcc.n	8001252 <automation_get_rule+0x1a>
		return false;
 800124e:	2300      	movs	r3, #0
 8001250:	e014      	b.n	800127c <automation_get_rule+0x44>
	}

	*rule = rules[index];
 8001252:	88fb      	ldrh	r3, [r7, #6]
 8001254:	6838      	ldr	r0, [r7, #0]
 8001256:	4a0d      	ldr	r2, [pc, #52]	@ (800128c <automation_get_rule+0x54>)
 8001258:	2116      	movs	r1, #22
 800125a:	fb01 f303 	mul.w	r3, r1, r3
 800125e:	441a      	add	r2, r3
 8001260:	4603      	mov	r3, r0
 8001262:	6811      	ldr	r1, [r2, #0]
 8001264:	6855      	ldr	r5, [r2, #4]
 8001266:	6894      	ldr	r4, [r2, #8]
 8001268:	68d0      	ldr	r0, [r2, #12]
 800126a:	6019      	str	r1, [r3, #0]
 800126c:	605d      	str	r5, [r3, #4]
 800126e:	609c      	str	r4, [r3, #8]
 8001270:	60d8      	str	r0, [r3, #12]
 8001272:	6911      	ldr	r1, [r2, #16]
 8001274:	6119      	str	r1, [r3, #16]
 8001276:	8a92      	ldrh	r2, [r2, #20]
 8001278:	829a      	strh	r2, [r3, #20]
	return true;
 800127a:	2301      	movs	r3, #1
}
 800127c:	4618      	mov	r0, r3
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	bcb0      	pop	{r4, r5, r7}
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	20000644 	.word	0x20000644
 800128c:	20000384 	.word	0x20000384

08001290 <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 800129a:	4b25      	ldr	r3, [pc, #148]	@ (8001330 <automation_delete_rule+0xa0>)
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	88fa      	ldrh	r2, [r7, #6]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d301      	bcc.n	80012a8 <automation_delete_rule+0x18>
		return false;
 80012a4:	2300      	movs	r3, #0
 80012a6:	e03f      	b.n	8001328 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 80012a8:	88fa      	ldrh	r2, [r7, #6]
 80012aa:	4b21      	ldr	r3, [pc, #132]	@ (8001330 <automation_delete_rule+0xa0>)
 80012ac:	881b      	ldrh	r3, [r3, #0]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	429a      	cmp	r2, r3
 80012b2:	da19      	bge.n	80012e8 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 80012b4:	88fb      	ldrh	r3, [r7, #6]
 80012b6:	2216      	movs	r2, #22
 80012b8:	fb02 f303 	mul.w	r3, r2, r3
 80012bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001334 <automation_delete_rule+0xa4>)
 80012be:	1898      	adds	r0, r3, r2
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	3301      	adds	r3, #1
 80012c4:	2216      	movs	r2, #22
 80012c6:	fb02 f303 	mul.w	r3, r2, r3
 80012ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001334 <automation_delete_rule+0xa4>)
 80012cc:	1899      	adds	r1, r3, r2
 80012ce:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <automation_delete_rule+0xa0>)
 80012d0:	881b      	ldrh	r3, [r3, #0]
 80012d2:	461a      	mov	r2, r3
 80012d4:	88fb      	ldrh	r3, [r7, #6]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	3b01      	subs	r3, #1
 80012da:	461a      	mov	r2, r3
 80012dc:	2316      	movs	r3, #22
 80012de:	fb02 f303 	mul.w	r3, r2, r3
 80012e2:	461a      	mov	r2, r3
 80012e4:	f011 f9e3 	bl	80126ae <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <automation_delete_rule+0xa0>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	3b01      	subs	r3, #1
 80012ee:	2216      	movs	r2, #22
 80012f0:	fb02 f303 	mul.w	r3, r2, r3
 80012f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001334 <automation_delete_rule+0xa4>)
 80012f6:	4413      	add	r3, r2
 80012f8:	2216      	movs	r2, #22
 80012fa:	2100      	movs	r1, #0
 80012fc:	4618      	mov	r0, r3
 80012fe:	f011 f9f0 	bl	80126e2 <memset>

	// Decrement the count
	rule_count--;
 8001302:	4b0b      	ldr	r3, [pc, #44]	@ (8001330 <automation_delete_rule+0xa0>)
 8001304:	881b      	ldrh	r3, [r3, #0]
 8001306:	3b01      	subs	r3, #1
 8001308:	b29a      	uxth	r2, r3
 800130a:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <automation_delete_rule+0xa0>)
 800130c:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800130e:	f000 f813 	bl	8001338 <automation_save_rules>
 8001312:	4603      	mov	r3, r0
 8001314:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	f083 0301 	eor.w	r3, r3, #1
 800131c:	b2db      	uxtb	r3, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <automation_delete_rule+0x96>
		return false;
 8001322:	2300      	movs	r3, #0
 8001324:	e000      	b.n	8001328 <automation_delete_rule+0x98>
	}

	return true;
 8001326:	2301      	movs	r3, #1
}
 8001328:	4618      	mov	r0, r3
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000644 	.word	0x20000644
 8001334:	20000384 	.word	0x20000384

08001338 <automation_save_rules>:

bool automation_save_rules(void) {
 8001338:	b580      	push	{r7, lr}
 800133a:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 800133e:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 8001340:	4b44      	ldr	r3, [pc, #272]	@ (8001454 <automation_save_rules+0x11c>)
 8001342:	881b      	ldrh	r3, [r3, #0]
 8001344:	2b20      	cmp	r3, #32
 8001346:	d901      	bls.n	800134c <automation_save_rules+0x14>
 8001348:	2300      	movs	r3, #0
 800134a:	e07e      	b.n	800144a <automation_save_rules+0x112>

	uint16_t addr = 0x0000;
 800134c:	2300      	movs	r3, #0
 800134e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 8001352:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001356:	2202      	movs	r2, #2
 8001358:	493e      	ldr	r1, [pc, #248]	@ (8001454 <automation_save_rules+0x11c>)
 800135a:	4618      	mov	r0, r3
 800135c:	f000 fd11 	bl	8001d82 <EEPROM_WriteBlock>
 8001360:	4603      	mov	r3, r0
 8001362:	f083 0301 	eor.w	r3, r3, #1
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <automation_save_rules+0x38>
		return false;
 800136c:	2300      	movs	r3, #0
 800136e:	e06c      	b.n	800144a <automation_save_rules+0x112>
	}
	addr += sizeof(rule_count);
 8001370:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001374:	3302      	adds	r3, #2
 8001376:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 800137a:	2300      	movs	r3, #0
 800137c:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 8001380:	e01e      	b.n	80013c0 <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 8001382:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001386:	2216      	movs	r2, #22
 8001388:	fb02 f303 	mul.w	r3, r2, r3
 800138c:	4a32      	ldr	r2, [pc, #200]	@ (8001458 <automation_save_rules+0x120>)
 800138e:	1899      	adds	r1, r3, r2
 8001390:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001394:	2216      	movs	r2, #22
 8001396:	4618      	mov	r0, r3
 8001398:	f000 fcf3 	bl	8001d82 <EEPROM_WriteBlock>
 800139c:	4603      	mov	r3, r0
 800139e:	f083 0301 	eor.w	r3, r3, #1
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <automation_save_rules+0x74>
			return false;
 80013a8:	2300      	movs	r3, #0
 80013aa:	e04e      	b.n	800144a <automation_save_rules+0x112>
		}
		addr += sizeof(LogicRule);
 80013ac:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013b0:	3316      	adds	r3, #22
 80013b2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 80013b6:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013ba:	3301      	adds	r3, #1
 80013bc:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013c0:	4b24      	ldr	r3, [pc, #144]	@ (8001454 <automation_save_rules+0x11c>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d3da      	bcc.n	8001382 <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 80013cc:	4b21      	ldr	r3, [pc, #132]	@ (8001454 <automation_save_rules+0x11c>)
 80013ce:	881b      	ldrh	r3, [r3, #0]
 80013d0:	461a      	mov	r2, r3
 80013d2:	0092      	lsls	r2, r2, #2
 80013d4:	441a      	add	r2, r3
 80013d6:	0052      	lsls	r2, r2, #1
 80013d8:	4413      	add	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	b29b      	uxth	r3, r3
 80013de:	3302      	adds	r3, #2
 80013e0:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 80013e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001454 <automation_save_rules+0x11c>)
 80013e6:	881a      	ldrh	r2, [r3, #0]
 80013e8:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 80013ec:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 80013f0:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	3302      	adds	r3, #2
 80013f8:	4a16      	ldr	r2, [pc, #88]	@ (8001454 <automation_save_rules+0x11c>)
 80013fa:	8812      	ldrh	r2, [r2, #0]
 80013fc:	4611      	mov	r1, r2
 80013fe:	2216      	movs	r2, #22
 8001400:	fb01 f202 	mul.w	r2, r1, r2
 8001404:	4914      	ldr	r1, [pc, #80]	@ (8001458 <automation_save_rules+0x120>)
 8001406:	4618      	mov	r0, r3
 8001408:	f011 f9eb 	bl	80127e2 <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 800140c:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 8001410:	f107 0308 	add.w	r3, r7, #8
 8001414:	4611      	mov	r1, r2
 8001416:	4618      	mov	r0, r3
 8001418:	f003 f95c 	bl	80046d4 <modbus_crc16>
 800141c:	4603      	mov	r3, r0
 800141e:	461a      	mov	r2, r3
 8001420:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001424:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001428:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 800142a:	1db9      	adds	r1, r7, #6
 800142c:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001430:	2202      	movs	r2, #2
 8001432:	4618      	mov	r0, r3
 8001434:	f000 fca5 	bl	8001d82 <EEPROM_WriteBlock>
 8001438:	4603      	mov	r3, r0
 800143a:	f083 0301 	eor.w	r3, r3, #1
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <automation_save_rules+0x110>
		return false;
 8001444:	2300      	movs	r3, #0
 8001446:	e000      	b.n	800144a <automation_save_rules+0x112>
	}

	return true;
 8001448:	2301      	movs	r3, #1
}
 800144a:	4618      	mov	r0, r3
 800144c:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000644 	.word	0x20000644
 8001458:	20000384 	.word	0x20000384

0800145c <automation_load_rules>:

bool automation_load_rules(void) {
 800145c:	b580      	push	{r7, lr}
 800145e:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 8001462:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001464:	2300      	movs	r3, #0
 8001466:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001470:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001474:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001478:	2202      	movs	r2, #2
 800147a:	4618      	mov	r0, r3
 800147c:	f000 fc99 	bl	8001db2 <EEPROM_LoadBlock>
 8001480:	4603      	mov	r3, r0
 8001482:	f083 0301 	eor.w	r3, r3, #1
 8001486:	b2db      	uxtb	r3, r3
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <automation_load_rules+0x34>
		return false;
 800148c:	2300      	movs	r3, #0
 800148e:	e0bb      	b.n	8001608 <automation_load_rules+0x1ac>
	}
	if (saved_count > MAX_RULES) {
 8001490:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001494:	2b20      	cmp	r3, #32
 8001496:	d901      	bls.n	800149c <automation_load_rules+0x40>
		return false;
 8001498:	2300      	movs	r3, #0
 800149a:	e0b5      	b.n	8001608 <automation_load_rules+0x1ac>
	}

	addr += sizeof(saved_count);
 800149c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80014a0:	3302      	adds	r3, #2
 80014a2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 80014a6:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d12d      	bne.n	800150a <automation_load_rules+0xae>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 80014ae:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80014b2:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 80014b6:	2200      	movs	r2, #0
 80014b8:	801a      	strh	r2, [r3, #0]
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80014ba:	1cb9      	adds	r1, r7, #2
 80014bc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80014c0:	2202      	movs	r2, #2
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 fc75 	bl	8001db2 <EEPROM_LoadBlock>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <automation_load_rules+0x7c>
			return false;
 80014d4:	2300      	movs	r3, #0
 80014d6:	e097      	b.n	8001608 <automation_load_rules+0x1ac>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80014d8:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80014dc:	2102      	movs	r1, #2
 80014de:	4618      	mov	r0, r3
 80014e0:	f003 f8f8 	bl	80046d4 <modbus_crc16>
 80014e4:	4603      	mov	r3, r0
 80014e6:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80014ea:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80014ee:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 80014f2:	881b      	ldrh	r3, [r3, #0]
 80014f4:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d001      	beq.n	8001500 <automation_load_rules+0xa4>
			return false;
 80014fc:	2300      	movs	r3, #0
 80014fe:	e083      	b.n	8001608 <automation_load_rules+0x1ac>
		}

		rule_count = 0;
 8001500:	4b44      	ldr	r3, [pc, #272]	@ (8001614 <automation_load_rules+0x1b8>)
 8001502:	2200      	movs	r2, #0
 8001504:	801a      	strh	r2, [r3, #0]
		return true;
 8001506:	2301      	movs	r3, #1
 8001508:	e07e      	b.n	8001608 <automation_load_rules+0x1ac>
	}
	// Otherwise load as usual:

	// Temporarily load the data into a buffer
	LogicRule temp_rules[MAX_RULES];
	if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 800150a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800150e:	461a      	mov	r2, r3
 8001510:	0092      	lsls	r2, r2, #2
 8001512:	441a      	add	r2, r3
 8001514:	0052      	lsls	r2, r2, #1
 8001516:	4413      	add	r3, r2
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	b29a      	uxth	r2, r3
 800151c:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001520:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001524:	4618      	mov	r0, r3
 8001526:	f000 fc44 	bl	8001db2 <EEPROM_LoadBlock>
 800152a:	4603      	mov	r3, r0
 800152c:	f083 0301 	eor.w	r3, r3, #1
 8001530:	b2db      	uxtb	r3, r3
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <automation_load_rules+0xde>
		return false;
 8001536:	2300      	movs	r3, #0
 8001538:	e066      	b.n	8001608 <automation_load_rules+0x1ac>
	}
	addr += saved_count * sizeof(LogicRule);
 800153a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800153e:	461a      	mov	r2, r3
 8001540:	0092      	lsls	r2, r2, #2
 8001542:	441a      	add	r2, r3
 8001544:	0052      	lsls	r2, r2, #1
 8001546:	4413      	add	r3, r2
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	b29a      	uxth	r2, r3
 800154c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001550:	4413      	add	r3, r2
 8001552:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	// Read stored CRC16
	uint16_t stored_crc = 0;
 8001556:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800155a:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 800155e:	2200      	movs	r2, #0
 8001560:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001562:	f207 21c6 	addw	r1, r7, #710	@ 0x2c6
 8001566:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800156a:	2202      	movs	r2, #2
 800156c:	4618      	mov	r0, r3
 800156e:	f000 fc20 	bl	8001db2 <EEPROM_LoadBlock>
 8001572:	4603      	mov	r3, r0
 8001574:	f083 0301 	eor.w	r3, r3, #1
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <automation_load_rules+0x126>
		return false;
 800157e:	2300      	movs	r3, #0
 8001580:	e042      	b.n	8001608 <automation_load_rules+0x1ac>
	}

	// Compute CRC16
	uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001582:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001586:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800158a:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800158e:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	3302      	adds	r3, #2
 8001594:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001598:	4611      	mov	r1, r2
 800159a:	2216      	movs	r2, #22
 800159c:	fb01 f202 	mul.w	r2, r1, r2
 80015a0:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 80015a4:	4618      	mov	r0, r3
 80015a6:	f011 f91c 	bl	80127e2 <memcpy>

	uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 80015aa:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ae:	461a      	mov	r2, r3
 80015b0:	0092      	lsls	r2, r2, #2
 80015b2:	441a      	add	r2, r3
 80015b4:	0052      	lsls	r2, r2, #1
 80015b6:	4413      	add	r3, r2
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	3302      	adds	r3, #2
 80015be:	b29a      	uxth	r2, r3
 80015c0:	1d3b      	adds	r3, r7, #4
 80015c2:	4611      	mov	r1, r2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f003 f885 	bl	80046d4 <modbus_crc16>
 80015ca:	4603      	mov	r3, r0
 80015cc:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

	if (computed_crc != stored_crc) {
 80015d0:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015d4:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 80015d8:	881b      	ldrh	r3, [r3, #0]
 80015da:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80015de:	429a      	cmp	r2, r3
 80015e0:	d001      	beq.n	80015e6 <automation_load_rules+0x18a>
		return false;
 80015e2:	2300      	movs	r3, #0
 80015e4:	e010      	b.n	8001608 <automation_load_rules+0x1ac>
	}


	// All valid, so use these rules
	memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80015e6:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ea:	461a      	mov	r2, r3
 80015ec:	2316      	movs	r3, #22
 80015ee:	fb03 f202 	mul.w	r2, r3, r2
 80015f2:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 80015f6:	4619      	mov	r1, r3
 80015f8:	4807      	ldr	r0, [pc, #28]	@ (8001618 <automation_load_rules+0x1bc>)
 80015fa:	f011 f8f2 	bl	80127e2 <memcpy>
	rule_count = saved_count;
 80015fe:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001602:	4b04      	ldr	r3, [pc, #16]	@ (8001614 <automation_load_rules+0x1b8>)
 8001604:	801a      	strh	r2, [r3, #0]
	return true;
 8001606:	2301      	movs	r3, #1
}
 8001608:	4618      	mov	r0, r3
 800160a:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000644 	.word	0x20000644
 8001618:	20000384 	.word	0x20000384

0800161c <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 5;

void display_Setup() {
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001620:	f000 fd16 	bl	8002050 <ssd1306_Init>
}
 8001624:	bf00      	nop
 8001626:	bd80      	pop	{r7, pc}

08001628 <display_Boot>:

void display_Boot(void) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800162e:	2000      	movs	r0, #0
 8001630:	f000 fd78 	bl	8002124 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001634:	2114      	movs	r1, #20
 8001636:	200a      	movs	r0, #10
 8001638:	f000 fec0 	bl	80023bc <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 800163c:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <display_Boot+0x44>)
 800163e:	2201      	movs	r2, #1
 8001640:	9200      	str	r2, [sp, #0]
 8001642:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001644:	480a      	ldr	r0, [pc, #40]	@ (8001670 <display_Boot+0x48>)
 8001646:	f000 fe93 	bl	8002370 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800164a:	212d      	movs	r1, #45	@ 0x2d
 800164c:	2019      	movs	r0, #25
 800164e:	f000 feb5 	bl	80023bc <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001652:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <display_Boot+0x4c>)
 8001654:	2201      	movs	r2, #1
 8001656:	9200      	str	r2, [sp, #0]
 8001658:	cb0e      	ldmia	r3, {r1, r2, r3}
 800165a:	4807      	ldr	r0, [pc, #28]	@ (8001678 <display_Boot+0x50>)
 800165c:	f000 fe88 	bl	8002370 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001660:	f000 fd78 	bl	8002154 <ssd1306_UpdateScreen>
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	08016534 	.word	0x08016534
 8001670:	08014860 	.word	0x08014860
 8001674:	08016528 	.word	0x08016528
 8001678:	0801486c 	.word	0x0801486c

0800167c <display_StatusPage>:

void display_StatusPage(void) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b08e      	sub	sp, #56	@ 0x38
 8001680:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001682:	4bbe      	ldr	r3, [pc, #760]	@ (800197c <display_StatusPage+0x300>)
 8001684:	881b      	ldrh	r3, [r3, #0]
 8001686:	2b05      	cmp	r3, #5
 8001688:	f200 8285 	bhi.w	8001b96 <display_StatusPage+0x51a>
 800168c:	a201      	add	r2, pc, #4	@ (adr r2, 8001694 <display_StatusPage+0x18>)
 800168e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001692:	bf00      	nop
 8001694:	080016ad 	.word	0x080016ad
 8001698:	08001791 	.word	0x08001791
 800169c:	08001887 	.word	0x08001887
 80016a0:	080019c1 	.word	0x080019c1
 80016a4:	08001a3b 	.word	0x08001a3b
 80016a8:	08001b11 	.word	0x08001b11
		case 0:
			ssd1306_Fill(Black);
 80016ac:	2000      	movs	r0, #0
 80016ae:	f000 fd39 	bl	8002124 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80016b2:	2100      	movs	r1, #0
 80016b4:	2019      	movs	r0, #25
 80016b6:	f000 fe81 	bl	80023bc <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80016ba:	4bb1      	ldr	r3, [pc, #708]	@ (8001980 <display_StatusPage+0x304>)
 80016bc:	2201      	movs	r2, #1
 80016be:	9200      	str	r2, [sp, #0]
 80016c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016c2:	48b0      	ldr	r0, [pc, #704]	@ (8001984 <display_StatusPage+0x308>)
 80016c4:	f000 fe54 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80016c8:	2119      	movs	r1, #25
 80016ca:	2002      	movs	r0, #2
 80016cc:	f000 fe76 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80016d0:	f003 f894 	bl	80047fc <modbusGetSlaveAddress>
 80016d4:	4603      	mov	r3, r0
 80016d6:	461a      	mov	r2, r3
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	49aa      	ldr	r1, [pc, #680]	@ (8001988 <display_StatusPage+0x30c>)
 80016de:	4618      	mov	r0, r3
 80016e0:	f010 ff80 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016e4:	4ba9      	ldr	r3, [pc, #676]	@ (800198c <display_StatusPage+0x310>)
 80016e6:	f107 000c 	add.w	r0, r7, #12
 80016ea:	2201      	movs	r2, #1
 80016ec:	9200      	str	r2, [sp, #0]
 80016ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f0:	f000 fe3e 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80016f4:	2128      	movs	r1, #40	@ 0x28
 80016f6:	2002      	movs	r0, #2
 80016f8:	f000 fe60 	bl	80023bc <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80016fc:	f000 fc3a 	bl	8001f74 <INA226_ReadBusVoltage>
 8001700:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001704:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001708:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800170c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001714:	dd0a      	ble.n	800172c <display_StatusPage+0xb0>
 8001716:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001718:	f7fe ff3e 	bl	8000598 <__aeabi_f2d>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	f107 000c 	add.w	r0, r7, #12
 8001724:	499a      	ldr	r1, [pc, #616]	@ (8001990 <display_StatusPage+0x314>)
 8001726:	f010 ff5d 	bl	80125e4 <siprintf>
 800172a:	e009      	b.n	8001740 <display_StatusPage+0xc4>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800172c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800172e:	f7fe ff33 	bl	8000598 <__aeabi_f2d>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	f107 000c 	add.w	r0, r7, #12
 800173a:	4996      	ldr	r1, [pc, #600]	@ (8001994 <display_StatusPage+0x318>)
 800173c:	f010 ff52 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001740:	4b92      	ldr	r3, [pc, #584]	@ (800198c <display_StatusPage+0x310>)
 8001742:	f107 000c 	add.w	r0, r7, #12
 8001746:	2201      	movs	r2, #1
 8001748:	9200      	str	r2, [sp, #0]
 800174a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800174c:	f000 fe10 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001750:	2137      	movs	r1, #55	@ 0x37
 8001752:	2002      	movs	r0, #2
 8001754:	f000 fe32 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001758:	f000 fc2c 	bl	8001fb4 <INA226_ReadCurrent>
 800175c:	eef0 7a40 	vmov.f32	s15, s0
 8001760:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001998 <display_StatusPage+0x31c>
 8001764:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001768:	ee17 0a90 	vmov	r0, s15
 800176c:	f7fe ff14 	bl	8000598 <__aeabi_f2d>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	f107 000c 	add.w	r0, r7, #12
 8001778:	4988      	ldr	r1, [pc, #544]	@ (800199c <display_StatusPage+0x320>)
 800177a:	f010 ff33 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800177e:	4b83      	ldr	r3, [pc, #524]	@ (800198c <display_StatusPage+0x310>)
 8001780:	f107 000c 	add.w	r0, r7, #12
 8001784:	2201      	movs	r2, #1
 8001786:	9200      	str	r2, [sp, #0]
 8001788:	cb0e      	ldmia	r3, {r1, r2, r3}
 800178a:	f000 fdf1 	bl	8002370 <ssd1306_WriteString>
			break;
 800178e:	e202      	b.n	8001b96 <display_StatusPage+0x51a>
		case 1:
			ssd1306_Fill(Black);
 8001790:	2000      	movs	r0, #0
 8001792:	f000 fcc7 	bl	8002124 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001796:	2100      	movs	r1, #0
 8001798:	201e      	movs	r0, #30
 800179a:	f000 fe0f 	bl	80023bc <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 800179e:	4b78      	ldr	r3, [pc, #480]	@ (8001980 <display_StatusPage+0x304>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	9200      	str	r2, [sp, #0]
 80017a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017a6:	487e      	ldr	r0, [pc, #504]	@ (80019a0 <display_StatusPage+0x324>)
 80017a8:	f000 fde2 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017ac:	2119      	movs	r1, #25
 80017ae:	2002      	movs	r0, #2
 80017b0:	f000 fe04 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80017b4:	2000      	movs	r0, #0
 80017b6:	f000 fe9f 	bl	80024f8 <io_coil_read>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <display_StatusPage+0x148>
 80017c0:	4a78      	ldr	r2, [pc, #480]	@ (80019a4 <display_StatusPage+0x328>)
 80017c2:	e000      	b.n	80017c6 <display_StatusPage+0x14a>
 80017c4:	4a78      	ldr	r2, [pc, #480]	@ (80019a8 <display_StatusPage+0x32c>)
 80017c6:	f107 030c 	add.w	r3, r7, #12
 80017ca:	4978      	ldr	r1, [pc, #480]	@ (80019ac <display_StatusPage+0x330>)
 80017cc:	4618      	mov	r0, r3
 80017ce:	f010 ff09 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017d2:	4b6e      	ldr	r3, [pc, #440]	@ (800198c <display_StatusPage+0x310>)
 80017d4:	f107 000c 	add.w	r0, r7, #12
 80017d8:	2201      	movs	r2, #1
 80017da:	9200      	str	r2, [sp, #0]
 80017dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017de:	f000 fdc7 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017e2:	2128      	movs	r1, #40	@ 0x28
 80017e4:	2002      	movs	r0, #2
 80017e6:	f000 fde9 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80017ea:	2001      	movs	r0, #1
 80017ec:	f000 fe84 	bl	80024f8 <io_coil_read>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <display_StatusPage+0x17e>
 80017f6:	4a6b      	ldr	r2, [pc, #428]	@ (80019a4 <display_StatusPage+0x328>)
 80017f8:	e000      	b.n	80017fc <display_StatusPage+0x180>
 80017fa:	4a6b      	ldr	r2, [pc, #428]	@ (80019a8 <display_StatusPage+0x32c>)
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	496b      	ldr	r1, [pc, #428]	@ (80019b0 <display_StatusPage+0x334>)
 8001802:	4618      	mov	r0, r3
 8001804:	f010 feee 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001808:	4b60      	ldr	r3, [pc, #384]	@ (800198c <display_StatusPage+0x310>)
 800180a:	f107 000c 	add.w	r0, r7, #12
 800180e:	2201      	movs	r2, #1
 8001810:	9200      	str	r2, [sp, #0]
 8001812:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001814:	f000 fdac 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001818:	2119      	movs	r1, #25
 800181a:	203c      	movs	r0, #60	@ 0x3c
 800181c:	f000 fdce 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001820:	2002      	movs	r0, #2
 8001822:	f000 fe69 	bl	80024f8 <io_coil_read>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <display_StatusPage+0x1b4>
 800182c:	4a5d      	ldr	r2, [pc, #372]	@ (80019a4 <display_StatusPage+0x328>)
 800182e:	e000      	b.n	8001832 <display_StatusPage+0x1b6>
 8001830:	4a5d      	ldr	r2, [pc, #372]	@ (80019a8 <display_StatusPage+0x32c>)
 8001832:	f107 030c 	add.w	r3, r7, #12
 8001836:	495f      	ldr	r1, [pc, #380]	@ (80019b4 <display_StatusPage+0x338>)
 8001838:	4618      	mov	r0, r3
 800183a:	f010 fed3 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800183e:	4b53      	ldr	r3, [pc, #332]	@ (800198c <display_StatusPage+0x310>)
 8001840:	f107 000c 	add.w	r0, r7, #12
 8001844:	2201      	movs	r2, #1
 8001846:	9200      	str	r2, [sp, #0]
 8001848:	cb0e      	ldmia	r3, {r1, r2, r3}
 800184a:	f000 fd91 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800184e:	2128      	movs	r1, #40	@ 0x28
 8001850:	203c      	movs	r0, #60	@ 0x3c
 8001852:	f000 fdb3 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001856:	2003      	movs	r0, #3
 8001858:	f000 fe4e 	bl	80024f8 <io_coil_read>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <display_StatusPage+0x1ea>
 8001862:	4a50      	ldr	r2, [pc, #320]	@ (80019a4 <display_StatusPage+0x328>)
 8001864:	e000      	b.n	8001868 <display_StatusPage+0x1ec>
 8001866:	4a50      	ldr	r2, [pc, #320]	@ (80019a8 <display_StatusPage+0x32c>)
 8001868:	f107 030c 	add.w	r3, r7, #12
 800186c:	4952      	ldr	r1, [pc, #328]	@ (80019b8 <display_StatusPage+0x33c>)
 800186e:	4618      	mov	r0, r3
 8001870:	f010 feb8 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001874:	4b45      	ldr	r3, [pc, #276]	@ (800198c <display_StatusPage+0x310>)
 8001876:	f107 000c 	add.w	r0, r7, #12
 800187a:	2201      	movs	r2, #1
 800187c:	9200      	str	r2, [sp, #0]
 800187e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001880:	f000 fd76 	bl	8002370 <ssd1306_WriteString>
			break;
 8001884:	e187      	b.n	8001b96 <display_StatusPage+0x51a>
		case 2:
			ssd1306_Fill(Black);
 8001886:	2000      	movs	r0, #0
 8001888:	f000 fc4c 	bl	8002124 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 800188c:	2100      	movs	r1, #0
 800188e:	2004      	movs	r0, #4
 8001890:	f000 fd94 	bl	80023bc <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001894:	4b3a      	ldr	r3, [pc, #232]	@ (8001980 <display_StatusPage+0x304>)
 8001896:	2201      	movs	r2, #1
 8001898:	9200      	str	r2, [sp, #0]
 800189a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800189c:	4847      	ldr	r0, [pc, #284]	@ (80019bc <display_StatusPage+0x340>)
 800189e:	f000 fd67 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018a2:	2119      	movs	r1, #25
 80018a4:	2002      	movs	r0, #2
 80018a6:	f000 fd89 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80018aa:	2000      	movs	r0, #0
 80018ac:	f000 fece 	bl	800264c <io_discrete_in_read>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <display_StatusPage+0x23e>
 80018b6:	4a3b      	ldr	r2, [pc, #236]	@ (80019a4 <display_StatusPage+0x328>)
 80018b8:	e000      	b.n	80018bc <display_StatusPage+0x240>
 80018ba:	4a3b      	ldr	r2, [pc, #236]	@ (80019a8 <display_StatusPage+0x32c>)
 80018bc:	f107 030c 	add.w	r3, r7, #12
 80018c0:	493a      	ldr	r1, [pc, #232]	@ (80019ac <display_StatusPage+0x330>)
 80018c2:	4618      	mov	r0, r3
 80018c4:	f010 fe8e 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018c8:	4b30      	ldr	r3, [pc, #192]	@ (800198c <display_StatusPage+0x310>)
 80018ca:	f107 000c 	add.w	r0, r7, #12
 80018ce:	2201      	movs	r2, #1
 80018d0:	9200      	str	r2, [sp, #0]
 80018d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018d4:	f000 fd4c 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018d8:	2128      	movs	r1, #40	@ 0x28
 80018da:	2002      	movs	r0, #2
 80018dc:	f000 fd6e 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80018e0:	2001      	movs	r0, #1
 80018e2:	f000 feb3 	bl	800264c <io_discrete_in_read>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <display_StatusPage+0x274>
 80018ec:	4a2d      	ldr	r2, [pc, #180]	@ (80019a4 <display_StatusPage+0x328>)
 80018ee:	e000      	b.n	80018f2 <display_StatusPage+0x276>
 80018f0:	4a2d      	ldr	r2, [pc, #180]	@ (80019a8 <display_StatusPage+0x32c>)
 80018f2:	f107 030c 	add.w	r3, r7, #12
 80018f6:	492e      	ldr	r1, [pc, #184]	@ (80019b0 <display_StatusPage+0x334>)
 80018f8:	4618      	mov	r0, r3
 80018fa:	f010 fe73 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018fe:	4b23      	ldr	r3, [pc, #140]	@ (800198c <display_StatusPage+0x310>)
 8001900:	f107 000c 	add.w	r0, r7, #12
 8001904:	2201      	movs	r2, #1
 8001906:	9200      	str	r2, [sp, #0]
 8001908:	cb0e      	ldmia	r3, {r1, r2, r3}
 800190a:	f000 fd31 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800190e:	2119      	movs	r1, #25
 8001910:	203c      	movs	r0, #60	@ 0x3c
 8001912:	f000 fd53 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001916:	2002      	movs	r0, #2
 8001918:	f000 fe98 	bl	800264c <io_discrete_in_read>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <display_StatusPage+0x2aa>
 8001922:	4a20      	ldr	r2, [pc, #128]	@ (80019a4 <display_StatusPage+0x328>)
 8001924:	e000      	b.n	8001928 <display_StatusPage+0x2ac>
 8001926:	4a20      	ldr	r2, [pc, #128]	@ (80019a8 <display_StatusPage+0x32c>)
 8001928:	f107 030c 	add.w	r3, r7, #12
 800192c:	4921      	ldr	r1, [pc, #132]	@ (80019b4 <display_StatusPage+0x338>)
 800192e:	4618      	mov	r0, r3
 8001930:	f010 fe58 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001934:	4b15      	ldr	r3, [pc, #84]	@ (800198c <display_StatusPage+0x310>)
 8001936:	f107 000c 	add.w	r0, r7, #12
 800193a:	2201      	movs	r2, #1
 800193c:	9200      	str	r2, [sp, #0]
 800193e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001940:	f000 fd16 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001944:	2128      	movs	r1, #40	@ 0x28
 8001946:	203c      	movs	r0, #60	@ 0x3c
 8001948:	f000 fd38 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 800194c:	2003      	movs	r0, #3
 800194e:	f000 fe7d 	bl	800264c <io_discrete_in_read>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <display_StatusPage+0x2e0>
 8001958:	4a12      	ldr	r2, [pc, #72]	@ (80019a4 <display_StatusPage+0x328>)
 800195a:	e000      	b.n	800195e <display_StatusPage+0x2e2>
 800195c:	4a12      	ldr	r2, [pc, #72]	@ (80019a8 <display_StatusPage+0x32c>)
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	4915      	ldr	r1, [pc, #84]	@ (80019b8 <display_StatusPage+0x33c>)
 8001964:	4618      	mov	r0, r3
 8001966:	f010 fe3d 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800196a:	4b08      	ldr	r3, [pc, #32]	@ (800198c <display_StatusPage+0x310>)
 800196c:	f107 000c 	add.w	r0, r7, #12
 8001970:	2201      	movs	r2, #1
 8001972:	9200      	str	r2, [sp, #0]
 8001974:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001976:	f000 fcfb 	bl	8002370 <ssd1306_WriteString>
			break;
 800197a:	e10c      	b.n	8001b96 <display_StatusPage+0x51a>
 800197c:	20000646 	.word	0x20000646
 8001980:	08016534 	.word	0x08016534
 8001984:	08014878 	.word	0x08014878
 8001988:	08014880 	.word	0x08014880
 800198c:	0801651c 	.word	0x0801651c
 8001990:	08014894 	.word	0x08014894
 8001994:	080148a4 	.word	0x080148a4
 8001998:	447a0000 	.word	0x447a0000
 800199c:	080148b4 	.word	0x080148b4
 80019a0:	080148c4 	.word	0x080148c4
 80019a4:	080148cc 	.word	0x080148cc
 80019a8:	080148d0 	.word	0x080148d0
 80019ac:	080148d4 	.word	0x080148d4
 80019b0:	080148dc 	.word	0x080148dc
 80019b4:	080148e4 	.word	0x080148e4
 80019b8:	080148ec 	.word	0x080148ec
 80019bc:	080148f4 	.word	0x080148f4
		case 3:
			ssd1306_Fill(Black);
 80019c0:	2000      	movs	r0, #0
 80019c2:	f000 fbaf 	bl	8002124 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 80019c6:	2100      	movs	r1, #0
 80019c8:	2002      	movs	r0, #2
 80019ca:	f000 fcf7 	bl	80023bc <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 80019ce:	4b80      	ldr	r3, [pc, #512]	@ (8001bd0 <display_StatusPage+0x554>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	9200      	str	r2, [sp, #0]
 80019d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d6:	487f      	ldr	r0, [pc, #508]	@ (8001bd4 <display_StatusPage+0x558>)
 80019d8:	f000 fcca 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80019dc:	2119      	movs	r1, #25
 80019de:	2002      	movs	r0, #2
 80019e0:	f000 fcec 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 80019e4:	2000      	movs	r0, #0
 80019e6:	f000 feb9 	bl	800275c <io_holding_reg_read>
 80019ea:	4603      	mov	r3, r0
 80019ec:	461a      	mov	r2, r3
 80019ee:	f107 030c 	add.w	r3, r7, #12
 80019f2:	4979      	ldr	r1, [pc, #484]	@ (8001bd8 <display_StatusPage+0x55c>)
 80019f4:	4618      	mov	r0, r3
 80019f6:	f010 fdf5 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019fa:	4b78      	ldr	r3, [pc, #480]	@ (8001bdc <display_StatusPage+0x560>)
 80019fc:	f107 000c 	add.w	r0, r7, #12
 8001a00:	2201      	movs	r2, #1
 8001a02:	9200      	str	r2, [sp, #0]
 8001a04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a06:	f000 fcb3 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001a0a:	2128      	movs	r1, #40	@ 0x28
 8001a0c:	2002      	movs	r0, #2
 8001a0e:	f000 fcd5 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001a12:	2001      	movs	r0, #1
 8001a14:	f000 fea2 	bl	800275c <io_holding_reg_read>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	f107 030c 	add.w	r3, r7, #12
 8001a20:	496f      	ldr	r1, [pc, #444]	@ (8001be0 <display_StatusPage+0x564>)
 8001a22:	4618      	mov	r0, r3
 8001a24:	f010 fdde 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a28:	4b6c      	ldr	r3, [pc, #432]	@ (8001bdc <display_StatusPage+0x560>)
 8001a2a:	f107 000c 	add.w	r0, r7, #12
 8001a2e:	2201      	movs	r2, #1
 8001a30:	9200      	str	r2, [sp, #0]
 8001a32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a34:	f000 fc9c 	bl	8002370 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001a38:	e0ad      	b.n	8001b96 <display_StatusPage+0x51a>
		case 4:
			ssd1306_Fill(Black);
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	f000 fb72 	bl	8002124 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001a40:	2100      	movs	r1, #0
 8001a42:	200c      	movs	r0, #12
 8001a44:	f000 fcba 	bl	80023bc <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001a48:	4b61      	ldr	r3, [pc, #388]	@ (8001bd0 <display_StatusPage+0x554>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	9200      	str	r2, [sp, #0]
 8001a4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a50:	4864      	ldr	r0, [pc, #400]	@ (8001be4 <display_StatusPage+0x568>)
 8001a52:	f000 fc8d 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001a56:	2119      	movs	r1, #25
 8001a58:	2002      	movs	r0, #2
 8001a5a:	f000 fcaf 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f000 ff34 	bl	80028cc <io_input_reg_read>
 8001a64:	4603      	mov	r3, r0
 8001a66:	461a      	mov	r2, r3
 8001a68:	f107 030c 	add.w	r3, r7, #12
 8001a6c:	495a      	ldr	r1, [pc, #360]	@ (8001bd8 <display_StatusPage+0x55c>)
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f010 fdb8 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a74:	4b59      	ldr	r3, [pc, #356]	@ (8001bdc <display_StatusPage+0x560>)
 8001a76:	f107 000c 	add.w	r0, r7, #12
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	9200      	str	r2, [sp, #0]
 8001a7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a80:	f000 fc76 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001a84:	2128      	movs	r1, #40	@ 0x28
 8001a86:	2002      	movs	r0, #2
 8001a88:	f000 fc98 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	f000 ff1d 	bl	80028cc <io_input_reg_read>
 8001a92:	4603      	mov	r3, r0
 8001a94:	461a      	mov	r2, r3
 8001a96:	f107 030c 	add.w	r3, r7, #12
 8001a9a:	4951      	ldr	r1, [pc, #324]	@ (8001be0 <display_StatusPage+0x564>)
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f010 fda1 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001aa2:	4b4e      	ldr	r3, [pc, #312]	@ (8001bdc <display_StatusPage+0x560>)
 8001aa4:	f107 000c 	add.w	r0, r7, #12
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	9200      	str	r2, [sp, #0]
 8001aac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aae:	f000 fc5f 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001ab2:	2119      	movs	r1, #25
 8001ab4:	203c      	movs	r0, #60	@ 0x3c
 8001ab6:	f000 fc81 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001aba:	2002      	movs	r0, #2
 8001abc:	f000 ff06 	bl	80028cc <io_input_reg_read>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	f107 030c 	add.w	r3, r7, #12
 8001ac8:	4947      	ldr	r1, [pc, #284]	@ (8001be8 <display_StatusPage+0x56c>)
 8001aca:	4618      	mov	r0, r3
 8001acc:	f010 fd8a 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ad0:	4b42      	ldr	r3, [pc, #264]	@ (8001bdc <display_StatusPage+0x560>)
 8001ad2:	f107 000c 	add.w	r0, r7, #12
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	9200      	str	r2, [sp, #0]
 8001ada:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001adc:	f000 fc48 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001ae0:	2128      	movs	r1, #40	@ 0x28
 8001ae2:	203c      	movs	r0, #60	@ 0x3c
 8001ae4:	f000 fc6a 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001ae8:	2003      	movs	r0, #3
 8001aea:	f000 feef 	bl	80028cc <io_input_reg_read>
 8001aee:	4603      	mov	r3, r0
 8001af0:	461a      	mov	r2, r3
 8001af2:	f107 030c 	add.w	r3, r7, #12
 8001af6:	493d      	ldr	r1, [pc, #244]	@ (8001bec <display_StatusPage+0x570>)
 8001af8:	4618      	mov	r0, r3
 8001afa:	f010 fd73 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001afe:	4b37      	ldr	r3, [pc, #220]	@ (8001bdc <display_StatusPage+0x560>)
 8001b00:	f107 000c 	add.w	r0, r7, #12
 8001b04:	2201      	movs	r2, #1
 8001b06:	9200      	str	r2, [sp, #0]
 8001b08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b0a:	f000 fc31 	bl	8002370 <ssd1306_WriteString>
			break;
 8001b0e:	e042      	b.n	8001b96 <display_StatusPage+0x51a>
		case 5:
			ssd1306_Fill(Black);
 8001b10:	2000      	movs	r0, #0
 8001b12:	f000 fb07 	bl	8002124 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001b16:	2100      	movs	r1, #0
 8001b18:	2032      	movs	r0, #50	@ 0x32
 8001b1a:	f000 fc4f 	bl	80023bc <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001b1e:	4b2c      	ldr	r3, [pc, #176]	@ (8001bd0 <display_StatusPage+0x554>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	9200      	str	r2, [sp, #0]
 8001b24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b26:	4832      	ldr	r0, [pc, #200]	@ (8001bf0 <display_StatusPage+0x574>)
 8001b28:	f000 fc22 	bl	8002370 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001b2c:	1d3b      	adds	r3, r7, #4
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f003 ff66 	bl	8005a00 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001b34:	2119      	movs	r1, #25
 8001b36:	2002      	movs	r0, #2
 8001b38:	f000 fc40 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001b3c:	79bb      	ldrb	r3, [r7, #6]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	797b      	ldrb	r3, [r7, #5]
 8001b42:	4619      	mov	r1, r3
 8001b44:	793b      	ldrb	r3, [r7, #4]
 8001b46:	f107 000c 	add.w	r0, r7, #12
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4929      	ldr	r1, [pc, #164]	@ (8001bf4 <display_StatusPage+0x578>)
 8001b50:	f010 fd48 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b54:	4b21      	ldr	r3, [pc, #132]	@ (8001bdc <display_StatusPage+0x560>)
 8001b56:	f107 000c 	add.w	r0, r7, #12
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	9200      	str	r2, [sp, #0]
 8001b5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b60:	f000 fc06 	bl	8002370 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b64:	2128      	movs	r1, #40	@ 0x28
 8001b66:	2002      	movs	r0, #2
 8001b68:	f000 fc28 	bl	80023bc <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001b6c:	7a3b      	ldrb	r3, [r7, #8]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	7a7b      	ldrb	r3, [r7, #9]
 8001b72:	4619      	mov	r1, r3
 8001b74:	7abb      	ldrb	r3, [r7, #10]
 8001b76:	f107 000c 	add.w	r0, r7, #12
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	491e      	ldr	r1, [pc, #120]	@ (8001bf8 <display_StatusPage+0x57c>)
 8001b80:	f010 fd30 	bl	80125e4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b84:	4b15      	ldr	r3, [pc, #84]	@ (8001bdc <display_StatusPage+0x560>)
 8001b86:	f107 000c 	add.w	r0, r7, #12
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	9200      	str	r2, [sp, #0]
 8001b8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b90:	f000 fbee 	bl	8002370 <ssd1306_WriteString>
			break;
 8001b94:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001b96:	2138      	movs	r1, #56	@ 0x38
 8001b98:	206e      	movs	r0, #110	@ 0x6e
 8001b9a:	f000 fc0f 	bl	80023bc <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001b9e:	4b17      	ldr	r3, [pc, #92]	@ (8001bfc <display_StatusPage+0x580>)
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4b16      	ldr	r3, [pc, #88]	@ (8001c00 <display_StatusPage+0x584>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	f107 000c 	add.w	r0, r7, #12
 8001bac:	4915      	ldr	r1, [pc, #84]	@ (8001c04 <display_StatusPage+0x588>)
 8001bae:	f010 fd19 	bl	80125e4 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bdc <display_StatusPage+0x560>)
 8001bb4:	f107 000c 	add.w	r0, r7, #12
 8001bb8:	2201      	movs	r2, #1
 8001bba:	9200      	str	r2, [sp, #0]
 8001bbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bbe:	f000 fbd7 	bl	8002370 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001bc2:	f000 fac7 	bl	8002154 <ssd1306_UpdateScreen>
}
 8001bc6:	bf00      	nop
 8001bc8:	3730      	adds	r7, #48	@ 0x30
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	08016534 	.word	0x08016534
 8001bd4:	08014900 	.word	0x08014900
 8001bd8:	0801490c 	.word	0x0801490c
 8001bdc:	0801651c 	.word	0x0801651c
 8001be0:	08014914 	.word	0x08014914
 8001be4:	0801491c 	.word	0x0801491c
 8001be8:	08014928 	.word	0x08014928
 8001bec:	08014930 	.word	0x08014930
 8001bf0:	08014938 	.word	0x08014938
 8001bf4:	0801493c 	.word	0x0801493c
 8001bf8:	0801494c 	.word	0x0801494c
 8001bfc:	20000646 	.word	0x20000646
 8001c00:	20000000 	.word	0x20000000
 8001c04:	08014960 	.word	0x08014960

08001c08 <display_BtnPress>:

void display_BtnPress() {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001c0c:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <display_BtnPress+0x2c>)
 8001c0e:	881a      	ldrh	r2, [r3, #0]
 8001c10:	4b09      	ldr	r3, [pc, #36]	@ (8001c38 <display_BtnPress+0x30>)
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d103      	bne.n	8001c20 <display_BtnPress+0x18>
		currentPage = 0;
 8001c18:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <display_BtnPress+0x2c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	801a      	strh	r2, [r3, #0]
 8001c1e:	e005      	b.n	8001c2c <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001c20:	4b04      	ldr	r3, [pc, #16]	@ (8001c34 <display_BtnPress+0x2c>)
 8001c22:	881b      	ldrh	r3, [r3, #0]
 8001c24:	3301      	adds	r3, #1
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	4b02      	ldr	r3, [pc, #8]	@ (8001c34 <display_BtnPress+0x2c>)
 8001c2a:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001c2c:	f7ff fd26 	bl	800167c <display_StatusPage>
}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000646 	.word	0x20000646
 8001c38:	20000000 	.word	0x20000000

08001c3c <display_setPage>:

void display_setPage(uint16_t page) {
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001c46:	4b07      	ldr	r3, [pc, #28]	@ (8001c64 <display_setPage+0x28>)
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	88fa      	ldrh	r2, [r7, #6]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d803      	bhi.n	8001c58 <display_setPage+0x1c>
	currentPage = page;
 8001c50:	4a05      	ldr	r2, [pc, #20]	@ (8001c68 <display_setPage+0x2c>)
 8001c52:	88fb      	ldrh	r3, [r7, #6]
 8001c54:	8013      	strh	r3, [r2, #0]
 8001c56:	e000      	b.n	8001c5a <display_setPage+0x1e>
	if (page > endPage) return;
 8001c58:	bf00      	nop
}
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	20000000 	.word	0x20000000
 8001c68:	20000646 	.word	0x20000646

08001c6c <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08c      	sub	sp, #48	@ 0x30
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	6039      	str	r1, [r7, #0]
 8001c76:	80fb      	strh	r3, [r7, #6]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001c7c:	e04d      	b.n	8001d1a <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001c7e:	88fb      	ldrh	r3, [r7, #6]
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	f003 031f 	and.w	r3, r3, #31
 8001c86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001c8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c8e:	f1c3 0320 	rsb	r3, r3, #32
 8001c92:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001c96:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	88ba      	ldrh	r2, [r7, #4]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d202      	bcs.n	8001ca8 <EEPROM_Write+0x3c>
 8001ca2:	88bb      	ldrh	r3, [r7, #4]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	e001      	b.n	8001cac <EEPROM_Write+0x40>
 8001ca8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001cac:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001cb0:	88fb      	ldrh	r3, [r7, #6]
 8001cb2:	0a1b      	lsrs	r3, r3, #8
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001cba:	88fb      	ldrh	r3, [r7, #6]
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001cc0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001cc4:	f107 0308 	add.w	r3, r7, #8
 8001cc8:	3302      	adds	r3, #2
 8001cca:	6839      	ldr	r1, [r7, #0]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f010 fd88 	bl	80127e2 <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001cd2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	3302      	adds	r3, #2
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	f107 0308 	add.w	r3, r7, #8
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	20ae      	movs	r0, #174	@ 0xae
 8001ce4:	f000 f888 	bl	8001df8 <I2C_Transmit>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <EEPROM_Write+0x86>
			return false;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	e017      	b.n	8001d22 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001cf2:	2005      	movs	r0, #5
 8001cf4:	f003 ffdc 	bl	8005cb0 <HAL_Delay>

		memAddr += writeLen;
 8001cf8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	88fb      	ldrh	r3, [r7, #6]
 8001d00:	4413      	add	r3, r2
 8001d02:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8001d04:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8001d0e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	88ba      	ldrh	r2, [r7, #4]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001d1a:	88bb      	ldrh	r3, [r7, #4]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1ae      	bne.n	8001c7e <EEPROM_Write+0x12>
	}

	return true;
 8001d20:	2301      	movs	r3, #1
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3730      	adds	r7, #48	@ 0x30
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b084      	sub	sp, #16
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	4603      	mov	r3, r0
 8001d32:	6039      	str	r1, [r7, #0]
 8001d34:	80fb      	strh	r3, [r7, #6]
 8001d36:	4613      	mov	r3, r2
 8001d38:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8001d3a:	88fb      	ldrh	r3, [r7, #6]
 8001d3c:	0a1b      	lsrs	r3, r3, #8
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	733b      	strb	r3, [r7, #12]
 8001d44:	88fb      	ldrh	r3, [r7, #6]
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8001d4a:	f107 030c 	add.w	r3, r7, #12
 8001d4e:	2202      	movs	r2, #2
 8001d50:	4619      	mov	r1, r3
 8001d52:	20ae      	movs	r0, #174	@ 0xae
 8001d54:	f000 f850 	bl	8001df8 <I2C_Transmit>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <EEPROM_Read+0x38>
		return false;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	e00b      	b.n	8001d7a <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8001d62:	88bb      	ldrh	r3, [r7, #4]
 8001d64:	461a      	mov	r2, r3
 8001d66:	6839      	ldr	r1, [r7, #0]
 8001d68:	20af      	movs	r0, #175	@ 0xaf
 8001d6a:	f000 f85f 	bl	8001e2c <I2C_Receive>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <EEPROM_Read+0x4e>
		return false;
 8001d74:	2300      	movs	r3, #0
 8001d76:	e000      	b.n	8001d7a <EEPROM_Read+0x50>
	}

	return true;
 8001d78:	2301      	movs	r3, #1
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	4603      	mov	r3, r0
 8001d8a:	6039      	str	r1, [r7, #0]
 8001d8c:	80fb      	strh	r3, [r7, #6]
 8001d8e:	4613      	mov	r3, r2
 8001d90:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8001d92:	88bb      	ldrh	r3, [r7, #4]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <EEPROM_WriteBlock+0x1a>
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e006      	b.n	8001daa <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8001d9c:	88ba      	ldrh	r2, [r7, #4]
 8001d9e:	88fb      	ldrh	r3, [r7, #6]
 8001da0:	6839      	ldr	r1, [r7, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff ff62 	bl	8001c6c <EEPROM_Write>
 8001da8:	4603      	mov	r3, r0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	4603      	mov	r3, r0
 8001dba:	6039      	str	r1, [r7, #0]
 8001dbc:	80fb      	strh	r3, [r7, #6]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8001dc2:	88ba      	ldrh	r2, [r7, #4]
 8001dc4:	88fb      	ldrh	r3, [r7, #6]
 8001dc6:	6839      	ldr	r1, [r7, #0]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff ffae 	bl	8001d2a <EEPROM_Read>
 8001dce:	4603      	mov	r3, r0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8001de0:	4a04      	ldr	r2, [pc, #16]	@ (8001df4 <I2C_Setup+0x1c>)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6013      	str	r3, [r2, #0]
}
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	20000648 	.word	0x20000648

08001df8 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af02      	add	r7, sp, #8
 8001dfe:	4603      	mov	r3, r0
 8001e00:	6039      	str	r1, [r7, #0]
 8001e02:	80fb      	strh	r3, [r7, #6]
 8001e04:	4613      	mov	r3, r2
 8001e06:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001e08:	4b07      	ldr	r3, [pc, #28]	@ (8001e28 <I2C_Transmit+0x30>)
 8001e0a:	6818      	ldr	r0, [r3, #0]
 8001e0c:	88bb      	ldrh	r3, [r7, #4]
 8001e0e:	88f9      	ldrh	r1, [r7, #6]
 8001e10:	f04f 32ff 	mov.w	r2, #4294967295
 8001e14:	9200      	str	r2, [sp, #0]
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	f006 fca2 	bl	8008760 <HAL_I2C_Master_Transmit>
 8001e1c:	4603      	mov	r3, r0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000648 	.word	0x20000648

08001e2c <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af02      	add	r7, sp, #8
 8001e32:	4603      	mov	r3, r0
 8001e34:	6039      	str	r1, [r7, #0]
 8001e36:	80fb      	strh	r3, [r7, #6]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8001e3c:	4b07      	ldr	r3, [pc, #28]	@ (8001e5c <I2C_Receive+0x30>)
 8001e3e:	6818      	ldr	r0, [r3, #0]
 8001e40:	88bb      	ldrh	r3, [r7, #4]
 8001e42:	88f9      	ldrh	r1, [r7, #6]
 8001e44:	f04f 32ff 	mov.w	r2, #4294967295
 8001e48:	9200      	str	r2, [sp, #0]
 8001e4a:	683a      	ldr	r2, [r7, #0]
 8001e4c:	f006 fda0 	bl	8008990 <HAL_I2C_Master_Receive>
 8001e50:	4603      	mov	r3, r0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000648 	.word	0x20000648

08001e60 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	4608      	mov	r0, r1
 8001e6a:	4611      	mov	r1, r2
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4603      	mov	r3, r0
 8001e70:	817b      	strh	r3, [r7, #10]
 8001e72:	460b      	mov	r3, r1
 8001e74:	727b      	strb	r3, [r7, #9]
 8001e76:	4613      	mov	r3, r2
 8001e78:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001e7a:	897b      	ldrh	r3, [r7, #10]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	f107 0109 	add.w	r1, r7, #9
 8001e84:	2201      	movs	r2, #1
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff ffb6 	bl	8001df8 <I2C_Transmit>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8001e90:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	b21b      	sxth	r3, r3
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	b21b      	sxth	r3, r3
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	88fa      	ldrh	r2, [r7, #6]
 8001ea2:	68f9      	ldr	r1, [r7, #12]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff ffc1 	bl	8001e2c <I2C_Receive>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 8001eae:	bf00      	nop
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b084      	sub	sp, #16
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	460a      	mov	r2, r1
 8001ec0:	71fb      	strb	r3, [r7, #7]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8001ec6:	79fb      	ldrb	r3, [r7, #7]
 8001ec8:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8001eca:	88bb      	ldrh	r3, [r7, #4]
 8001ecc:	0a1b      	lsrs	r3, r3, #8
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8001ed4:	88bb      	ldrh	r3, [r7, #4]
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8001eda:	f107 030c 	add.w	r3, r7, #12
 8001ede:	2203      	movs	r2, #3
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	2080      	movs	r0, #128	@ 0x80
 8001ee4:	f7ff ff88 	bl	8001df8 <I2C_Transmit>
}
 8001ee8:	bf00      	nop
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8001efa:	79fa      	ldrb	r2, [r7, #7]
 8001efc:	f107 000c 	add.w	r0, r7, #12
 8001f00:	2302      	movs	r3, #2
 8001f02:	2140      	movs	r1, #64	@ 0x40
 8001f04:	f7ff ffac 	bl	8001e60 <I2C_Read>
    return (data[0] << 8) | data[1];
 8001f08:	7b3b      	ldrb	r3, [r7, #12]
 8001f0a:	b21b      	sxth	r3, r3
 8001f0c:	021b      	lsls	r3, r3, #8
 8001f0e:	b21a      	sxth	r2, r3
 8001f10:	7b7b      	ldrb	r3, [r7, #13]
 8001f12:	b21b      	sxth	r3, r3
 8001f14:	4313      	orrs	r3, r2
 8001f16:	b21b      	sxth	r3, r3
 8001f18:	b29b      	uxth	r3, r3
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3710      	adds	r7, #16
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
	...

08001f24 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8001f2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f58 <INA226_Init+0x34>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4610      	mov	r0, r2
 8001f32:	4619      	mov	r1, r3
 8001f34:	2354      	movs	r3, #84	@ 0x54
 8001f36:	461a      	mov	r2, r3
 8001f38:	f010 fc53 	bl	80127e2 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8001f3c:	f244 1127 	movw	r1, #16679	@ 0x4127
 8001f40:	2000      	movs	r0, #0
 8001f42:	f7ff ffb8 	bl	8001eb6 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8001f46:	f240 1155 	movw	r1, #341	@ 0x155
 8001f4a:	2005      	movs	r0, #5
 8001f4c:	f7ff ffb3 	bl	8001eb6 <INA226_WriteRegister>
}
 8001f50:	bf00      	nop
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	2000064c 	.word	0x2000064c

08001f5c <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8001f64:	2002      	movs	r0, #2
 8001f66:	f7ff ffc3 	bl	8001ef0 <INA226_ReadRegister>
 8001f6a:	4603      	mov	r3, r0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8001f78:	2000      	movs	r0, #0
 8001f7a:	f7ff ffef 	bl	8001f5c <INA226_ReadBusVoltageRaw>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	ee07 3a90 	vmov	s15, r3
 8001f84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f88:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001f98 <INA226_ReadBusVoltage+0x24>
 8001f8c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001f90:	eeb0 0a67 	vmov.f32	s0, s15
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	3aa3d70a 	.word	0x3aa3d70a

08001f9c <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8001fa4:	2004      	movs	r0, #4
 8001fa6:	f7ff ffa3 	bl	8001ef0 <INA226_ReadRegister>
 8001faa:	4603      	mov	r3, r0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8001fb8:	2000      	movs	r0, #0
 8001fba:	f7ff ffef 	bl	8001f9c <INA226_ReadCurrentRaw>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	ee07 3a90 	vmov	s15, r3
 8001fc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fc8:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001fd8 <INA226_ReadCurrent+0x24>
 8001fcc:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001fd0:	eeb0 0a67 	vmov.f32	s0, s15
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	391d4952 	.word	0x391d4952

08001fdc <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
	...

08001fec <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af04      	add	r7, sp, #16
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8001ffa:	9302      	str	r3, [sp, #8]
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	9301      	str	r3, [sp, #4]
 8002000:	1dfb      	adds	r3, r7, #7
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	2301      	movs	r3, #1
 8002006:	2200      	movs	r2, #0
 8002008:	2178      	movs	r1, #120	@ 0x78
 800200a:	4803      	ldr	r0, [pc, #12]	@ (8002018 <ssd1306_WriteCommand+0x2c>)
 800200c:	f006 fdb6 	bl	8008b7c <HAL_I2C_Mem_Write>
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	200010e0 	.word	0x200010e0

0800201c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af04      	add	r7, sp, #16
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	b29b      	uxth	r3, r3
 800202a:	f04f 32ff 	mov.w	r2, #4294967295
 800202e:	9202      	str	r2, [sp, #8]
 8002030:	9301      	str	r3, [sp, #4]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	9300      	str	r3, [sp, #0]
 8002036:	2301      	movs	r3, #1
 8002038:	2240      	movs	r2, #64	@ 0x40
 800203a:	2178      	movs	r1, #120	@ 0x78
 800203c:	4803      	ldr	r0, [pc, #12]	@ (800204c <ssd1306_WriteData+0x30>)
 800203e:	f006 fd9d 	bl	8008b7c <HAL_I2C_Mem_Write>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	200010e0 	.word	0x200010e0

08002050 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002054:	f7ff ffc2 	bl	8001fdc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002058:	2064      	movs	r0, #100	@ 0x64
 800205a:	f003 fe29 	bl	8005cb0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800205e:	2000      	movs	r0, #0
 8002060:	f000 f9d8 	bl	8002414 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002064:	2020      	movs	r0, #32
 8002066:	f7ff ffc1 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800206a:	2000      	movs	r0, #0
 800206c:	f7ff ffbe 	bl	8001fec <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002070:	20b0      	movs	r0, #176	@ 0xb0
 8002072:	f7ff ffbb 	bl	8001fec <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002076:	20c8      	movs	r0, #200	@ 0xc8
 8002078:	f7ff ffb8 	bl	8001fec <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800207c:	2000      	movs	r0, #0
 800207e:	f7ff ffb5 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002082:	2010      	movs	r0, #16
 8002084:	f7ff ffb2 	bl	8001fec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002088:	2040      	movs	r0, #64	@ 0x40
 800208a:	f7ff ffaf 	bl	8001fec <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800208e:	20ff      	movs	r0, #255	@ 0xff
 8002090:	f000 f9ac 	bl	80023ec <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002094:	20a1      	movs	r0, #161	@ 0xa1
 8002096:	f7ff ffa9 	bl	8001fec <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800209a:	20a6      	movs	r0, #166	@ 0xa6
 800209c:	f7ff ffa6 	bl	8001fec <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80020a0:	20a8      	movs	r0, #168	@ 0xa8
 80020a2:	f7ff ffa3 	bl	8001fec <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80020a6:	203f      	movs	r0, #63	@ 0x3f
 80020a8:	f7ff ffa0 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80020ac:	20a4      	movs	r0, #164	@ 0xa4
 80020ae:	f7ff ff9d 	bl	8001fec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80020b2:	20d3      	movs	r0, #211	@ 0xd3
 80020b4:	f7ff ff9a 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80020b8:	2000      	movs	r0, #0
 80020ba:	f7ff ff97 	bl	8001fec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80020be:	20d5      	movs	r0, #213	@ 0xd5
 80020c0:	f7ff ff94 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80020c4:	20f0      	movs	r0, #240	@ 0xf0
 80020c6:	f7ff ff91 	bl	8001fec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80020ca:	20d9      	movs	r0, #217	@ 0xd9
 80020cc:	f7ff ff8e 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80020d0:	2022      	movs	r0, #34	@ 0x22
 80020d2:	f7ff ff8b 	bl	8001fec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80020d6:	20da      	movs	r0, #218	@ 0xda
 80020d8:	f7ff ff88 	bl	8001fec <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80020dc:	2012      	movs	r0, #18
 80020de:	f7ff ff85 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80020e2:	20db      	movs	r0, #219	@ 0xdb
 80020e4:	f7ff ff82 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80020e8:	2020      	movs	r0, #32
 80020ea:	f7ff ff7f 	bl	8001fec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80020ee:	208d      	movs	r0, #141	@ 0x8d
 80020f0:	f7ff ff7c 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80020f4:	2014      	movs	r0, #20
 80020f6:	f7ff ff79 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80020fa:	2001      	movs	r0, #1
 80020fc:	f000 f98a 	bl	8002414 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002100:	2000      	movs	r0, #0
 8002102:	f000 f80f 	bl	8002124 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002106:	f000 f825 	bl	8002154 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800210a:	4b05      	ldr	r3, [pc, #20]	@ (8002120 <ssd1306_Init+0xd0>)
 800210c:	2200      	movs	r2, #0
 800210e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002110:	4b03      	ldr	r3, [pc, #12]	@ (8002120 <ssd1306_Init+0xd0>)
 8002112:	2200      	movs	r2, #0
 8002114:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002116:	4b02      	ldr	r3, [pc, #8]	@ (8002120 <ssd1306_Init+0xd0>)
 8002118:	2201      	movs	r2, #1
 800211a:	711a      	strb	r2, [r3, #4]
}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20000aa0 	.word	0x20000aa0

08002124 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d101      	bne.n	8002138 <ssd1306_Fill+0x14>
 8002134:	2300      	movs	r3, #0
 8002136:	e000      	b.n	800213a <ssd1306_Fill+0x16>
 8002138:	23ff      	movs	r3, #255	@ 0xff
 800213a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800213e:	4619      	mov	r1, r3
 8002140:	4803      	ldr	r0, [pc, #12]	@ (8002150 <ssd1306_Fill+0x2c>)
 8002142:	f010 face 	bl	80126e2 <memset>
}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	200006a0 	.word	0x200006a0

08002154 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800215a:	2300      	movs	r3, #0
 800215c:	71fb      	strb	r3, [r7, #7]
 800215e:	e016      	b.n	800218e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	3b50      	subs	r3, #80	@ 0x50
 8002164:	b2db      	uxtb	r3, r3
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff ff40 	bl	8001fec <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800216c:	2000      	movs	r0, #0
 800216e:	f7ff ff3d 	bl	8001fec <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002172:	2010      	movs	r0, #16
 8002174:	f7ff ff3a 	bl	8001fec <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	01db      	lsls	r3, r3, #7
 800217c:	4a08      	ldr	r2, [pc, #32]	@ (80021a0 <ssd1306_UpdateScreen+0x4c>)
 800217e:	4413      	add	r3, r2
 8002180:	2180      	movs	r1, #128	@ 0x80
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff ff4a 	bl	800201c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002188:	79fb      	ldrb	r3, [r7, #7]
 800218a:	3301      	adds	r3, #1
 800218c:	71fb      	strb	r3, [r7, #7]
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	2b07      	cmp	r3, #7
 8002192:	d9e5      	bls.n	8002160 <ssd1306_UpdateScreen+0xc>
    }
}
 8002194:	bf00      	nop
 8002196:	bf00      	nop
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	200006a0 	.word	0x200006a0

080021a4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
 80021ae:	460b      	mov	r3, r1
 80021b0:	71bb      	strb	r3, [r7, #6]
 80021b2:	4613      	mov	r3, r2
 80021b4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80021b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	db3d      	blt.n	800223a <ssd1306_DrawPixel+0x96>
 80021be:	79bb      	ldrb	r3, [r7, #6]
 80021c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80021c2:	d83a      	bhi.n	800223a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80021c4:	797b      	ldrb	r3, [r7, #5]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d11a      	bne.n	8002200 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80021ca:	79fa      	ldrb	r2, [r7, #7]
 80021cc:	79bb      	ldrb	r3, [r7, #6]
 80021ce:	08db      	lsrs	r3, r3, #3
 80021d0:	b2d8      	uxtb	r0, r3
 80021d2:	4603      	mov	r3, r0
 80021d4:	01db      	lsls	r3, r3, #7
 80021d6:	4413      	add	r3, r2
 80021d8:	4a1b      	ldr	r2, [pc, #108]	@ (8002248 <ssd1306_DrawPixel+0xa4>)
 80021da:	5cd3      	ldrb	r3, [r2, r3]
 80021dc:	b25a      	sxtb	r2, r3
 80021de:	79bb      	ldrb	r3, [r7, #6]
 80021e0:	f003 0307 	and.w	r3, r3, #7
 80021e4:	2101      	movs	r1, #1
 80021e6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ea:	b25b      	sxtb	r3, r3
 80021ec:	4313      	orrs	r3, r2
 80021ee:	b259      	sxtb	r1, r3
 80021f0:	79fa      	ldrb	r2, [r7, #7]
 80021f2:	4603      	mov	r3, r0
 80021f4:	01db      	lsls	r3, r3, #7
 80021f6:	4413      	add	r3, r2
 80021f8:	b2c9      	uxtb	r1, r1
 80021fa:	4a13      	ldr	r2, [pc, #76]	@ (8002248 <ssd1306_DrawPixel+0xa4>)
 80021fc:	54d1      	strb	r1, [r2, r3]
 80021fe:	e01d      	b.n	800223c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002200:	79fa      	ldrb	r2, [r7, #7]
 8002202:	79bb      	ldrb	r3, [r7, #6]
 8002204:	08db      	lsrs	r3, r3, #3
 8002206:	b2d8      	uxtb	r0, r3
 8002208:	4603      	mov	r3, r0
 800220a:	01db      	lsls	r3, r3, #7
 800220c:	4413      	add	r3, r2
 800220e:	4a0e      	ldr	r2, [pc, #56]	@ (8002248 <ssd1306_DrawPixel+0xa4>)
 8002210:	5cd3      	ldrb	r3, [r2, r3]
 8002212:	b25a      	sxtb	r2, r3
 8002214:	79bb      	ldrb	r3, [r7, #6]
 8002216:	f003 0307 	and.w	r3, r3, #7
 800221a:	2101      	movs	r1, #1
 800221c:	fa01 f303 	lsl.w	r3, r1, r3
 8002220:	b25b      	sxtb	r3, r3
 8002222:	43db      	mvns	r3, r3
 8002224:	b25b      	sxtb	r3, r3
 8002226:	4013      	ands	r3, r2
 8002228:	b259      	sxtb	r1, r3
 800222a:	79fa      	ldrb	r2, [r7, #7]
 800222c:	4603      	mov	r3, r0
 800222e:	01db      	lsls	r3, r3, #7
 8002230:	4413      	add	r3, r2
 8002232:	b2c9      	uxtb	r1, r1
 8002234:	4a04      	ldr	r2, [pc, #16]	@ (8002248 <ssd1306_DrawPixel+0xa4>)
 8002236:	54d1      	strb	r1, [r2, r3]
 8002238:	e000      	b.n	800223c <ssd1306_DrawPixel+0x98>
        return;
 800223a:	bf00      	nop
    }
}
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	200006a0 	.word	0x200006a0

0800224c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800224c:	b590      	push	{r4, r7, lr}
 800224e:	b089      	sub	sp, #36	@ 0x24
 8002250:	af00      	add	r7, sp, #0
 8002252:	4604      	mov	r4, r0
 8002254:	4638      	mov	r0, r7
 8002256:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800225a:	4623      	mov	r3, r4
 800225c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	2b1f      	cmp	r3, #31
 8002262:	d902      	bls.n	800226a <ssd1306_WriteChar+0x1e>
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	2b7e      	cmp	r3, #126	@ 0x7e
 8002268:	d901      	bls.n	800226e <ssd1306_WriteChar+0x22>
        return 0;
 800226a:	2300      	movs	r3, #0
 800226c:	e079      	b.n	8002362 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d005      	beq.n	8002280 <ssd1306_WriteChar+0x34>
 8002274:	68ba      	ldr	r2, [r7, #8]
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	3b20      	subs	r3, #32
 800227a:	4413      	add	r3, r2
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	e000      	b.n	8002282 <ssd1306_WriteChar+0x36>
 8002280:	783b      	ldrb	r3, [r7, #0]
 8002282:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002284:	4b39      	ldr	r3, [pc, #228]	@ (800236c <ssd1306_WriteChar+0x120>)
 8002286:	881b      	ldrh	r3, [r3, #0]
 8002288:	461a      	mov	r2, r3
 800228a:	7dfb      	ldrb	r3, [r7, #23]
 800228c:	4413      	add	r3, r2
 800228e:	2b80      	cmp	r3, #128	@ 0x80
 8002290:	dc06      	bgt.n	80022a0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002292:	4b36      	ldr	r3, [pc, #216]	@ (800236c <ssd1306_WriteChar+0x120>)
 8002294:	885b      	ldrh	r3, [r3, #2]
 8002296:	461a      	mov	r2, r3
 8002298:	787b      	ldrb	r3, [r7, #1]
 800229a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800229c:	2b40      	cmp	r3, #64	@ 0x40
 800229e:	dd01      	ble.n	80022a4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80022a0:	2300      	movs	r3, #0
 80022a2:	e05e      	b.n	8002362 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80022a4:	2300      	movs	r3, #0
 80022a6:	61fb      	str	r3, [r7, #28]
 80022a8:	e04d      	b.n	8002346 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	7bfb      	ldrb	r3, [r7, #15]
 80022ae:	3b20      	subs	r3, #32
 80022b0:	7879      	ldrb	r1, [r7, #1]
 80022b2:	fb01 f303 	mul.w	r3, r1, r3
 80022b6:	4619      	mov	r1, r3
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	440b      	add	r3, r1
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	4413      	add	r3, r2
 80022c0:	881b      	ldrh	r3, [r3, #0]
 80022c2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80022c4:	2300      	movs	r3, #0
 80022c6:	61bb      	str	r3, [r7, #24]
 80022c8:	e036      	b.n	8002338 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d013      	beq.n	8002302 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80022da:	4b24      	ldr	r3, [pc, #144]	@ (800236c <ssd1306_WriteChar+0x120>)
 80022dc:	881b      	ldrh	r3, [r3, #0]
 80022de:	b2da      	uxtb	r2, r3
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	4413      	add	r3, r2
 80022e6:	b2d8      	uxtb	r0, r3
 80022e8:	4b20      	ldr	r3, [pc, #128]	@ (800236c <ssd1306_WriteChar+0x120>)
 80022ea:	885b      	ldrh	r3, [r3, #2]
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	4413      	add	r3, r2
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80022fa:	4619      	mov	r1, r3
 80022fc:	f7ff ff52 	bl	80021a4 <ssd1306_DrawPixel>
 8002300:	e017      	b.n	8002332 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002302:	4b1a      	ldr	r3, [pc, #104]	@ (800236c <ssd1306_WriteChar+0x120>)
 8002304:	881b      	ldrh	r3, [r3, #0]
 8002306:	b2da      	uxtb	r2, r3
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	b2db      	uxtb	r3, r3
 800230c:	4413      	add	r3, r2
 800230e:	b2d8      	uxtb	r0, r3
 8002310:	4b16      	ldr	r3, [pc, #88]	@ (800236c <ssd1306_WriteChar+0x120>)
 8002312:	885b      	ldrh	r3, [r3, #2]
 8002314:	b2da      	uxtb	r2, r3
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	4413      	add	r3, r2
 800231c:	b2d9      	uxtb	r1, r3
 800231e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002322:	2b00      	cmp	r3, #0
 8002324:	bf0c      	ite	eq
 8002326:	2301      	moveq	r3, #1
 8002328:	2300      	movne	r3, #0
 800232a:	b2db      	uxtb	r3, r3
 800232c:	461a      	mov	r2, r3
 800232e:	f7ff ff39 	bl	80021a4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	3301      	adds	r3, #1
 8002336:	61bb      	str	r3, [r7, #24]
 8002338:	7dfb      	ldrb	r3, [r7, #23]
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	429a      	cmp	r2, r3
 800233e:	d3c4      	bcc.n	80022ca <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	3301      	adds	r3, #1
 8002344:	61fb      	str	r3, [r7, #28]
 8002346:	787b      	ldrb	r3, [r7, #1]
 8002348:	461a      	mov	r2, r3
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	4293      	cmp	r3, r2
 800234e:	d3ac      	bcc.n	80022aa <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <ssd1306_WriteChar+0x120>)
 8002352:	881a      	ldrh	r2, [r3, #0]
 8002354:	7dfb      	ldrb	r3, [r7, #23]
 8002356:	b29b      	uxth	r3, r3
 8002358:	4413      	add	r3, r2
 800235a:	b29a      	uxth	r2, r3
 800235c:	4b03      	ldr	r3, [pc, #12]	@ (800236c <ssd1306_WriteChar+0x120>)
 800235e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002360:	7bfb      	ldrb	r3, [r7, #15]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3724      	adds	r7, #36	@ 0x24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd90      	pop	{r4, r7, pc}
 800236a:	bf00      	nop
 800236c:	20000aa0 	.word	0x20000aa0

08002370 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af02      	add	r7, sp, #8
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	4638      	mov	r0, r7
 800237a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800237e:	e013      	b.n	80023a8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	7818      	ldrb	r0, [r3, #0]
 8002384:	7e3b      	ldrb	r3, [r7, #24]
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	463b      	mov	r3, r7
 800238a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800238c:	f7ff ff5e 	bl	800224c <ssd1306_WriteChar>
 8002390:	4603      	mov	r3, r0
 8002392:	461a      	mov	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	429a      	cmp	r2, r3
 800239a:	d002      	beq.n	80023a2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	e008      	b.n	80023b4 <ssd1306_WriteString+0x44>
        }
        str++;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	3301      	adds	r3, #1
 80023a6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d1e7      	bne.n	8002380 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	781b      	ldrb	r3, [r3, #0]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3710      	adds	r7, #16
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	460a      	mov	r2, r1
 80023c6:	71fb      	strb	r3, [r7, #7]
 80023c8:	4613      	mov	r3, r2
 80023ca:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80023cc:	79fb      	ldrb	r3, [r7, #7]
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	4b05      	ldr	r3, [pc, #20]	@ (80023e8 <ssd1306_SetCursor+0x2c>)
 80023d2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80023d4:	79bb      	ldrb	r3, [r7, #6]
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	4b03      	ldr	r3, [pc, #12]	@ (80023e8 <ssd1306_SetCursor+0x2c>)
 80023da:	805a      	strh	r2, [r3, #2]
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	20000aa0 	.word	0x20000aa0

080023ec <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80023f6:	2381      	movs	r3, #129	@ 0x81
 80023f8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80023fa:	7bfb      	ldrb	r3, [r7, #15]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff fdf5 	bl	8001fec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002402:	79fb      	ldrb	r3, [r7, #7]
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff fdf1 	bl	8001fec <ssd1306_WriteCommand>
}
 800240a:	bf00      	nop
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
	...

08002414 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d005      	beq.n	8002430 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002424:	23af      	movs	r3, #175	@ 0xaf
 8002426:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002428:	4b08      	ldr	r3, [pc, #32]	@ (800244c <ssd1306_SetDisplayOn+0x38>)
 800242a:	2201      	movs	r2, #1
 800242c:	715a      	strb	r2, [r3, #5]
 800242e:	e004      	b.n	800243a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002430:	23ae      	movs	r3, #174	@ 0xae
 8002432:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002434:	4b05      	ldr	r3, [pc, #20]	@ (800244c <ssd1306_SetDisplayOn+0x38>)
 8002436:	2200      	movs	r2, #0
 8002438:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800243a:	7bfb      	ldrb	r3, [r7, #15]
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff fdd5 	bl	8001fec <ssd1306_WriteCommand>
}
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000aa0 	.word	0x20000aa0

08002450 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 800245a:	4b23      	ldr	r3, [pc, #140]	@ (80024e8 <io_coil_add_channel+0x98>)
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	2b20      	cmp	r3, #32
 8002460:	d101      	bne.n	8002466 <io_coil_add_channel+0x16>
		return false;
 8002462:	2300      	movs	r3, #0
 8002464:	e039      	b.n	80024da <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a20      	ldr	r2, [pc, #128]	@ (80024ec <io_coil_add_channel+0x9c>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d10b      	bne.n	8002486 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 800246e:	4b20      	ldr	r3, [pc, #128]	@ (80024f0 <io_coil_add_channel+0xa0>)
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	2b03      	cmp	r3, #3
 8002474:	d901      	bls.n	800247a <io_coil_add_channel+0x2a>
			return false;
 8002476:	2300      	movs	r3, #0
 8002478:	e02f      	b.n	80024da <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 800247a:	4b1d      	ldr	r3, [pc, #116]	@ (80024f0 <io_coil_add_channel+0xa0>)
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	3301      	adds	r3, #1
 8002480:	b29a      	uxth	r2, r3
 8002482:	4b1b      	ldr	r3, [pc, #108]	@ (80024f0 <io_coil_add_channel+0xa0>)
 8002484:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002486:	4b18      	ldr	r3, [pc, #96]	@ (80024e8 <io_coil_add_channel+0x98>)
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	4619      	mov	r1, r3
 800248c:	4a19      	ldr	r2, [pc, #100]	@ (80024f4 <io_coil_add_channel+0xa4>)
 800248e:	460b      	mov	r3, r1
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	440b      	add	r3, r1
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	4413      	add	r3, r2
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 800249c:	4b12      	ldr	r3, [pc, #72]	@ (80024e8 <io_coil_add_channel+0x98>)
 800249e:	881b      	ldrh	r3, [r3, #0]
 80024a0:	4619      	mov	r1, r3
 80024a2:	4a14      	ldr	r2, [pc, #80]	@ (80024f4 <io_coil_add_channel+0xa4>)
 80024a4:	460b      	mov	r3, r1
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	440b      	add	r3, r1
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	3304      	adds	r3, #4
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 80024b4:	4b0c      	ldr	r3, [pc, #48]	@ (80024e8 <io_coil_add_channel+0x98>)
 80024b6:	881b      	ldrh	r3, [r3, #0]
 80024b8:	4619      	mov	r1, r3
 80024ba:	4a0e      	ldr	r2, [pc, #56]	@ (80024f4 <io_coil_add_channel+0xa4>)
 80024bc:	460b      	mov	r3, r1
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	440b      	add	r3, r1
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	4413      	add	r3, r2
 80024c6:	3308      	adds	r3, #8
 80024c8:	2200      	movs	r2, #0
 80024ca:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 80024cc:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <io_coil_add_channel+0x98>)
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	3301      	adds	r3, #1
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	4b04      	ldr	r3, [pc, #16]	@ (80024e8 <io_coil_add_channel+0x98>)
 80024d6:	801a      	strh	r2, [r3, #0]
	return true;
 80024d8:	2301      	movs	r3, #1
}
 80024da:	4618      	mov	r0, r3
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	20000c28 	.word	0x20000c28
 80024ec:	080025b9 	.word	0x080025b9
 80024f0:	20000c2a 	.word	0x20000c2a
 80024f4:	20000aa8 	.word	0x20000aa8

080024f8 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002502:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <io_coil_read+0x38>)
 8002504:	881b      	ldrh	r3, [r3, #0]
 8002506:	88fa      	ldrh	r2, [r7, #6]
 8002508:	429a      	cmp	r2, r3
 800250a:	d209      	bcs.n	8002520 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 800250c:	88fa      	ldrh	r2, [r7, #6]
 800250e:	4909      	ldr	r1, [pc, #36]	@ (8002534 <io_coil_read+0x3c>)
 8002510:	4613      	mov	r3, r2
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4413      	add	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	440b      	add	r3, r1
 800251a:	3308      	adds	r3, #8
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	e000      	b.n	8002522 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	20000c28 	.word	0x20000c28
 8002534:	20000aa8 	.word	0x20000aa8

08002538 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002538:	b590      	push	{r4, r7, lr}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	460a      	mov	r2, r1
 8002542:	80fb      	strh	r3, [r7, #6]
 8002544:	4613      	mov	r3, r2
 8002546:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002548:	4b19      	ldr	r3, [pc, #100]	@ (80025b0 <io_coil_write+0x78>)
 800254a:	881b      	ldrh	r3, [r3, #0]
 800254c:	88fa      	ldrh	r2, [r7, #6]
 800254e:	429a      	cmp	r2, r3
 8002550:	d229      	bcs.n	80025a6 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002552:	88fa      	ldrh	r2, [r7, #6]
 8002554:	4917      	ldr	r1, [pc, #92]	@ (80025b4 <io_coil_write+0x7c>)
 8002556:	4613      	mov	r3, r2
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	4413      	add	r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	440b      	add	r3, r1
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d015      	beq.n	8002592 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002566:	88fa      	ldrh	r2, [r7, #6]
 8002568:	4912      	ldr	r1, [pc, #72]	@ (80025b4 <io_coil_write+0x7c>)
 800256a:	4613      	mov	r3, r2
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	4413      	add	r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	440b      	add	r3, r1
 8002574:	681c      	ldr	r4, [r3, #0]
 8002576:	88fa      	ldrh	r2, [r7, #6]
 8002578:	490e      	ldr	r1, [pc, #56]	@ (80025b4 <io_coil_write+0x7c>)
 800257a:	4613      	mov	r3, r2
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	4413      	add	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	3304      	adds	r3, #4
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	797a      	ldrb	r2, [r7, #5]
 800258a:	b292      	uxth	r2, r2
 800258c:	4611      	mov	r1, r2
 800258e:	4618      	mov	r0, r3
 8002590:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002592:	88fa      	ldrh	r2, [r7, #6]
 8002594:	4907      	ldr	r1, [pc, #28]	@ (80025b4 <io_coil_write+0x7c>)
 8002596:	4613      	mov	r3, r2
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	4413      	add	r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	440b      	add	r3, r1
 80025a0:	3308      	adds	r3, #8
 80025a2:	797a      	ldrb	r2, [r7, #5]
 80025a4:	701a      	strb	r2, [r3, #0]
	}
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd90      	pop	{r4, r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000c28 	.word	0x20000c28
 80025b4:	20000aa8 	.word	0x20000aa8

080025b8 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	460b      	mov	r3, r1
 80025c2:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6818      	ldr	r0, [r3, #0]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	889b      	ldrh	r3, [r3, #4]
 80025d0:	78fa      	ldrb	r2, [r7, #3]
 80025d2:	4619      	mov	r1, r3
 80025d4:	f006 f810 	bl	80085f8 <HAL_GPIO_WritePin>
}
 80025d8:	bf00      	nop
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a13      	ldr	r2, [pc, #76]	@ (800263c <io_discrete_in_add_channel+0x5c>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d109      	bne.n	8002606 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 80025f2:	4b13      	ldr	r3, [pc, #76]	@ (8002640 <io_discrete_in_add_channel+0x60>)
 80025f4:	881b      	ldrh	r3, [r3, #0]
 80025f6:	2b03      	cmp	r3, #3
 80025f8:	d81a      	bhi.n	8002630 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 80025fa:	4b11      	ldr	r3, [pc, #68]	@ (8002640 <io_discrete_in_add_channel+0x60>)
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	3301      	adds	r3, #1
 8002600:	b29a      	uxth	r2, r3
 8002602:	4b0f      	ldr	r3, [pc, #60]	@ (8002640 <io_discrete_in_add_channel+0x60>)
 8002604:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002606:	4b0f      	ldr	r3, [pc, #60]	@ (8002644 <io_discrete_in_add_channel+0x64>)
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	4619      	mov	r1, r3
 800260c:	4a0e      	ldr	r2, [pc, #56]	@ (8002648 <io_discrete_in_add_channel+0x68>)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002614:	4b0b      	ldr	r3, [pc, #44]	@ (8002644 <io_discrete_in_add_channel+0x64>)
 8002616:	881b      	ldrh	r3, [r3, #0]
 8002618:	4a0b      	ldr	r2, [pc, #44]	@ (8002648 <io_discrete_in_add_channel+0x68>)
 800261a:	00db      	lsls	r3, r3, #3
 800261c:	4413      	add	r3, r2
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002622:	4b08      	ldr	r3, [pc, #32]	@ (8002644 <io_discrete_in_add_channel+0x64>)
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	3301      	adds	r3, #1
 8002628:	b29a      	uxth	r2, r3
 800262a:	4b06      	ldr	r3, [pc, #24]	@ (8002644 <io_discrete_in_add_channel+0x64>)
 800262c:	801a      	strh	r2, [r3, #0]
 800262e:	e000      	b.n	8002632 <io_discrete_in_add_channel+0x52>
			return;
 8002630:	bf00      	nop
}
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	0800268d 	.word	0x0800268d
 8002640:	20000c4e 	.word	0x20000c4e
 8002644:	20000c4c 	.word	0x20000c4c
 8002648:	20000c2c 	.word	0x20000c2c

0800264c <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002656:	4b0b      	ldr	r3, [pc, #44]	@ (8002684 <io_discrete_in_read+0x38>)
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	88fa      	ldrh	r2, [r7, #6]
 800265c:	429a      	cmp	r2, r3
 800265e:	d20c      	bcs.n	800267a <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002660:	88fb      	ldrh	r3, [r7, #6]
 8002662:	4a09      	ldr	r2, [pc, #36]	@ (8002688 <io_discrete_in_read+0x3c>)
 8002664:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	4907      	ldr	r1, [pc, #28]	@ (8002688 <io_discrete_in_read+0x3c>)
 800266c:	00db      	lsls	r3, r3, #3
 800266e:	440b      	add	r3, r1
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	4618      	mov	r0, r3
 8002674:	4790      	blx	r2
 8002676:	4603      	mov	r3, r0
 8002678:	e000      	b.n	800267c <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	20000c4c 	.word	0x20000c4c
 8002688:	20000c2c 	.word	0x20000c2c

0800268c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	889b      	ldrh	r3, [r3, #4]
 80026a0:	4619      	mov	r1, r3
 80026a2:	4610      	mov	r0, r2
 80026a4:	f005 ff90 	bl	80085c8 <HAL_GPIO_ReadPin>
 80026a8:	4603      	mov	r3, r0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
	...

080026b4 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 80026be:	4b23      	ldr	r3, [pc, #140]	@ (800274c <io_holding_reg_add_channel+0x98>)
 80026c0:	881b      	ldrh	r3, [r3, #0]
 80026c2:	2b20      	cmp	r3, #32
 80026c4:	d101      	bne.n	80026ca <io_holding_reg_add_channel+0x16>
		return false;
 80026c6:	2300      	movs	r3, #0
 80026c8:	e039      	b.n	800273e <io_holding_reg_add_channel+0x8a>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a20      	ldr	r2, [pc, #128]	@ (8002750 <io_holding_reg_add_channel+0x9c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d10b      	bne.n	80026ea <io_holding_reg_add_channel+0x36>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 80026d2:	4b20      	ldr	r3, [pc, #128]	@ (8002754 <io_holding_reg_add_channel+0xa0>)
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d901      	bls.n	80026de <io_holding_reg_add_channel+0x2a>
			return false;
 80026da:	2300      	movs	r3, #0
 80026dc:	e02f      	b.n	800273e <io_holding_reg_add_channel+0x8a>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 80026de:	4b1d      	ldr	r3, [pc, #116]	@ (8002754 <io_holding_reg_add_channel+0xa0>)
 80026e0:	881b      	ldrh	r3, [r3, #0]
 80026e2:	3301      	adds	r3, #1
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002754 <io_holding_reg_add_channel+0xa0>)
 80026e8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 80026ea:	4b18      	ldr	r3, [pc, #96]	@ (800274c <io_holding_reg_add_channel+0x98>)
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	4619      	mov	r1, r3
 80026f0:	4a19      	ldr	r2, [pc, #100]	@ (8002758 <io_holding_reg_add_channel+0xa4>)
 80026f2:	460b      	mov	r3, r1
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	440b      	add	r3, r1
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002700:	4b12      	ldr	r3, [pc, #72]	@ (800274c <io_holding_reg_add_channel+0x98>)
 8002702:	881b      	ldrh	r3, [r3, #0]
 8002704:	4619      	mov	r1, r3
 8002706:	4a14      	ldr	r2, [pc, #80]	@ (8002758 <io_holding_reg_add_channel+0xa4>)
 8002708:	460b      	mov	r3, r1
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	440b      	add	r3, r1
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	3304      	adds	r3, #4
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002718:	4b0c      	ldr	r3, [pc, #48]	@ (800274c <io_holding_reg_add_channel+0x98>)
 800271a:	881b      	ldrh	r3, [r3, #0]
 800271c:	4619      	mov	r1, r3
 800271e:	4a0e      	ldr	r2, [pc, #56]	@ (8002758 <io_holding_reg_add_channel+0xa4>)
 8002720:	460b      	mov	r3, r1
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	440b      	add	r3, r1
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4413      	add	r3, r2
 800272a:	3308      	adds	r3, #8
 800272c:	2200      	movs	r2, #0
 800272e:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++; // increase overall channel count
 8002730:	4b06      	ldr	r3, [pc, #24]	@ (800274c <io_holding_reg_add_channel+0x98>)
 8002732:	881b      	ldrh	r3, [r3, #0]
 8002734:	3301      	adds	r3, #1
 8002736:	b29a      	uxth	r2, r3
 8002738:	4b04      	ldr	r3, [pc, #16]	@ (800274c <io_holding_reg_add_channel+0x98>)
 800273a:	801a      	strh	r2, [r3, #0]
	return true;
 800273c:	2301      	movs	r3, #1
}
 800273e:	4618      	mov	r0, r3
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	20000dd0 	.word	0x20000dd0
 8002750:	08002819 	.word	0x08002819
 8002754:	20000dd2 	.word	0x20000dd2
 8002758:	20000c50 	.word	0x20000c50

0800275c <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002766:	4b0b      	ldr	r3, [pc, #44]	@ (8002794 <io_holding_reg_read+0x38>)
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	88fa      	ldrh	r2, [r7, #6]
 800276c:	429a      	cmp	r2, r3
 800276e:	d209      	bcs.n	8002784 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002770:	88fa      	ldrh	r2, [r7, #6]
 8002772:	4909      	ldr	r1, [pc, #36]	@ (8002798 <io_holding_reg_read+0x3c>)
 8002774:	4613      	mov	r3, r2
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	4413      	add	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	440b      	add	r3, r1
 800277e:	3308      	adds	r3, #8
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	e000      	b.n	8002786 <io_holding_reg_read+0x2a>
	}
	return 0;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	20000dd0 	.word	0x20000dd0
 8002798:	20000c50 	.word	0x20000c50

0800279c <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 800279c:	b590      	push	{r4, r7, lr}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	460a      	mov	r2, r1
 80027a6:	80fb      	strh	r3, [r7, #6]
 80027a8:	4613      	mov	r3, r2
 80027aa:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 80027ac:	4b18      	ldr	r3, [pc, #96]	@ (8002810 <io_holding_reg_write+0x74>)
 80027ae:	881b      	ldrh	r3, [r3, #0]
 80027b0:	88fa      	ldrh	r2, [r7, #6]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d228      	bcs.n	8002808 <io_holding_reg_write+0x6c>
		if (io_holding_reg_channels[index].write_func) {
 80027b6:	88fa      	ldrh	r2, [r7, #6]
 80027b8:	4916      	ldr	r1, [pc, #88]	@ (8002814 <io_holding_reg_write+0x78>)
 80027ba:	4613      	mov	r3, r2
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	4413      	add	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	440b      	add	r3, r1
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d014      	beq.n	80027f4 <io_holding_reg_write+0x58>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value);
 80027ca:	88fa      	ldrh	r2, [r7, #6]
 80027cc:	4911      	ldr	r1, [pc, #68]	@ (8002814 <io_holding_reg_write+0x78>)
 80027ce:	4613      	mov	r3, r2
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	4413      	add	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	440b      	add	r3, r1
 80027d8:	681c      	ldr	r4, [r3, #0]
 80027da:	88fa      	ldrh	r2, [r7, #6]
 80027dc:	490d      	ldr	r1, [pc, #52]	@ (8002814 <io_holding_reg_write+0x78>)
 80027de:	4613      	mov	r3, r2
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	4413      	add	r3, r2
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	440b      	add	r3, r1
 80027e8:	3304      	adds	r3, #4
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	88ba      	ldrh	r2, [r7, #4]
 80027ee:	4611      	mov	r1, r2
 80027f0:	4618      	mov	r0, r3
 80027f2:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 80027f4:	88fa      	ldrh	r2, [r7, #6]
 80027f6:	4907      	ldr	r1, [pc, #28]	@ (8002814 <io_holding_reg_write+0x78>)
 80027f8:	4613      	mov	r3, r2
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	4413      	add	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	3308      	adds	r3, #8
 8002804:	88ba      	ldrh	r2, [r7, #4]
 8002806:	801a      	strh	r2, [r3, #0]
	}
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	bd90      	pop	{r4, r7, pc}
 8002810:	20000dd0 	.word	0x20000dd0
 8002814:	20000c50 	.word	0x20000c50

08002818 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value) {
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	460b      	mov	r3, r1
 8002822:	807b      	strh	r3, [r7, #2]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002824:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <dac_write_func+0x40>)
 8002826:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8002828:	887a      	ldrh	r2, [r7, #2]
 800282a:	4613      	mov	r3, r2
 800282c:	031b      	lsls	r3, r3, #12
 800282e:	1a9b      	subs	r3, r3, r2
 8002830:	4a0a      	ldr	r2, [pc, #40]	@ (800285c <dac_write_func+0x44>)
 8002832:	fba2 2303 	umull	r2, r3, r2, r3
 8002836:	0bdb      	lsrs	r3, r3, #15
 8002838:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	2200      	movs	r2, #0
 800283e:	6879      	ldr	r1, [r7, #4]
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f005 f825 	bl	8007890 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002846:	6879      	ldr	r1, [r7, #4]
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f004 ffb5 	bl	80077b8 <HAL_DAC_Start>
#endif
}
 800284e:	bf00      	nop
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	200010cc 	.word	0x200010cc
 800285c:	80008001 	.word	0x80008001

08002860 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a13      	ldr	r2, [pc, #76]	@ (80028bc <io_input_reg_add_channel+0x5c>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d109      	bne.n	8002886 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8002872:	4b13      	ldr	r3, [pc, #76]	@ (80028c0 <io_input_reg_add_channel+0x60>)
 8002874:	881b      	ldrh	r3, [r3, #0]
 8002876:	2b03      	cmp	r3, #3
 8002878:	d81a      	bhi.n	80028b0 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800287a:	4b11      	ldr	r3, [pc, #68]	@ (80028c0 <io_input_reg_add_channel+0x60>)
 800287c:	881b      	ldrh	r3, [r3, #0]
 800287e:	3301      	adds	r3, #1
 8002880:	b29a      	uxth	r2, r3
 8002882:	4b0f      	ldr	r3, [pc, #60]	@ (80028c0 <io_input_reg_add_channel+0x60>)
 8002884:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8002886:	4b0f      	ldr	r3, [pc, #60]	@ (80028c4 <io_input_reg_add_channel+0x64>)
 8002888:	881b      	ldrh	r3, [r3, #0]
 800288a:	4619      	mov	r1, r3
 800288c:	4a0e      	ldr	r2, [pc, #56]	@ (80028c8 <io_input_reg_add_channel+0x68>)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002894:	4b0b      	ldr	r3, [pc, #44]	@ (80028c4 <io_input_reg_add_channel+0x64>)
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	4a0b      	ldr	r2, [pc, #44]	@ (80028c8 <io_input_reg_add_channel+0x68>)
 800289a:	00db      	lsls	r3, r3, #3
 800289c:	4413      	add	r3, r2
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 80028a2:	4b08      	ldr	r3, [pc, #32]	@ (80028c4 <io_input_reg_add_channel+0x64>)
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	3301      	adds	r3, #1
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	4b06      	ldr	r3, [pc, #24]	@ (80028c4 <io_input_reg_add_channel+0x64>)
 80028ac:	801a      	strh	r2, [r3, #0]
 80028ae:	e000      	b.n	80028b2 <io_input_reg_add_channel+0x52>
			return;
 80028b0:	bf00      	nop
}
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	0800290d 	.word	0x0800290d
 80028c0:	20000ed6 	.word	0x20000ed6
 80028c4:	20000ed4 	.word	0x20000ed4
 80028c8:	20000dd4 	.word	0x20000dd4

080028cc <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	4603      	mov	r3, r0
 80028d4:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80028d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002904 <io_input_reg_read+0x38>)
 80028d8:	881b      	ldrh	r3, [r3, #0]
 80028da:	88fa      	ldrh	r2, [r7, #6]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d20c      	bcs.n	80028fa <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 80028e0:	88fb      	ldrh	r3, [r7, #6]
 80028e2:	4a09      	ldr	r2, [pc, #36]	@ (8002908 <io_input_reg_read+0x3c>)
 80028e4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80028e8:	88fb      	ldrh	r3, [r7, #6]
 80028ea:	4907      	ldr	r1, [pc, #28]	@ (8002908 <io_input_reg_read+0x3c>)
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	440b      	add	r3, r1
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	4618      	mov	r0, r3
 80028f4:	4790      	blx	r2
 80028f6:	4603      	mov	r3, r0
 80028f8:	e000      	b.n	80028fc <io_input_reg_read+0x30>
	}
	return 0;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3708      	adds	r7, #8
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	20000ed4 	.word	0x20000ed4
 8002908:	20000dd4 	.word	0x20000dd4

0800290c <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 800290c:	b580      	push	{r7, lr}
 800290e:	b08c      	sub	sp, #48	@ 0x30
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002914:	4b1d      	ldr	r3, [pc, #116]	@ (800298c <adc_read_func+0x80>)
 8002916:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8002918:	481c      	ldr	r0, [pc, #112]	@ (800298c <adc_read_func+0x80>)
 800291a:	f003 fea5 	bl	8006668 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 800291e:	f107 030c 	add.w	r3, r7, #12
 8002922:	2220      	movs	r2, #32
 8002924:	2100      	movs	r1, #0
 8002926:	4618      	mov	r0, r3
 8002928:	f00f fedb 	bl	80126e2 <memset>
		sConfig.Channel = channel;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002930:	2306      	movs	r3, #6
 8002932:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002934:	2304      	movs	r3, #4
 8002936:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8002938:	237f      	movs	r3, #127	@ 0x7f
 800293a:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 800293c:	f107 030c 	add.w	r3, r7, #12
 8002940:	4619      	mov	r1, r3
 8002942:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002944:	f003 ffaa 	bl	800689c <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8002948:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800294a:	f003 fdd1 	bl	80064f0 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 800294e:	2164      	movs	r1, #100	@ 0x64
 8002950:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002952:	f003 febd 	bl	80066d0 <HAL_ADC_PollForConversion>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d10f      	bne.n	800297c <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 800295c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800295e:	f003 ff8f 	bl	8006880 <HAL_ADC_GetValue>
 8002962:	4602      	mov	r2, r0
 8002964:	4613      	mov	r3, r2
 8002966:	041b      	lsls	r3, r3, #16
 8002968:	1a9a      	subs	r2, r3, r2
 800296a:	4b09      	ldr	r3, [pc, #36]	@ (8002990 <adc_read_func+0x84>)
 800296c:	fba3 1302 	umull	r1, r3, r3, r2
 8002970:	1ad2      	subs	r2, r2, r3
 8002972:	0852      	lsrs	r2, r2, #1
 8002974:	4413      	add	r3, r2
 8002976:	0adb      	lsrs	r3, r3, #11
 8002978:	b29b      	uxth	r3, r3
 800297a:	e003      	b.n	8002984 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 800297c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800297e:	f003 fe73 	bl	8006668 <HAL_ADC_Stop>
#endif
	return 0;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3730      	adds	r7, #48	@ 0x30
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20001060 	.word	0x20001060
 8002990:	00100101 	.word	0x00100101

08002994 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 800299e:	79fb      	ldrb	r3, [r7, #7]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d002      	beq.n	80029aa <io_virtual_add+0x16>
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d014      	beq.n	80029d2 <io_virtual_add+0x3e>
 80029a8:	e028      	b.n	80029fc <io_virtual_add+0x68>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 80029aa:	4b18      	ldr	r3, [pc, #96]	@ (8002a0c <io_virtual_add+0x78>)
 80029ac:	881b      	ldrh	r3, [r3, #0]
 80029ae:	2b80      	cmp	r3, #128	@ 0x80
 80029b0:	d101      	bne.n	80029b6 <io_virtual_add+0x22>
				return false;
 80029b2:	2300      	movs	r3, #0
 80029b4:	e023      	b.n	80029fe <io_virtual_add+0x6a>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 80029b6:	4b15      	ldr	r3, [pc, #84]	@ (8002a0c <io_virtual_add+0x78>)
 80029b8:	881b      	ldrh	r3, [r3, #0]
 80029ba:	461a      	mov	r2, r3
 80029bc:	4b14      	ldr	r3, [pc, #80]	@ (8002a10 <io_virtual_add+0x7c>)
 80029be:	2100      	movs	r1, #0
 80029c0:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 80029c2:	4b12      	ldr	r3, [pc, #72]	@ (8002a0c <io_virtual_add+0x78>)
 80029c4:	881b      	ldrh	r3, [r3, #0]
 80029c6:	3301      	adds	r3, #1
 80029c8:	b29a      	uxth	r2, r3
 80029ca:	4b10      	ldr	r3, [pc, #64]	@ (8002a0c <io_virtual_add+0x78>)
 80029cc:	801a      	strh	r2, [r3, #0]
			return true;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e015      	b.n	80029fe <io_virtual_add+0x6a>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 80029d2:	4b10      	ldr	r3, [pc, #64]	@ (8002a14 <io_virtual_add+0x80>)
 80029d4:	881b      	ldrh	r3, [r3, #0]
 80029d6:	2b80      	cmp	r3, #128	@ 0x80
 80029d8:	d101      	bne.n	80029de <io_virtual_add+0x4a>
				return false;
 80029da:	2300      	movs	r3, #0
 80029dc:	e00f      	b.n	80029fe <io_virtual_add+0x6a>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 80029de:	4b0d      	ldr	r3, [pc, #52]	@ (8002a14 <io_virtual_add+0x80>)
 80029e0:	881b      	ldrh	r3, [r3, #0]
 80029e2:	461a      	mov	r2, r3
 80029e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a18 <io_virtual_add+0x84>)
 80029e6:	2100      	movs	r1, #0
 80029e8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 80029ec:	4b09      	ldr	r3, [pc, #36]	@ (8002a14 <io_virtual_add+0x80>)
 80029ee:	881b      	ldrh	r3, [r3, #0]
 80029f0:	3301      	adds	r3, #1
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	4b07      	ldr	r3, [pc, #28]	@ (8002a14 <io_virtual_add+0x80>)
 80029f6:	801a      	strh	r2, [r3, #0]
			return true;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e000      	b.n	80029fe <io_virtual_add+0x6a>
		}
		default: {
			return false;
 80029fc:	2300      	movs	r3, #0
		}
	}
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	20000f58 	.word	0x20000f58
 8002a10:	20000ed8 	.word	0x20000ed8
 8002a14:	2000105c 	.word	0x2000105c
 8002a18:	20000f5c 	.word	0x20000f5c

08002a1c <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	6039      	str	r1, [r7, #0]
 8002a26:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <io_virtual_get_count+0x16>
 8002a2e:	2300      	movs	r3, #0
 8002a30:	e012      	b.n	8002a58 <io_virtual_get_count+0x3c>

	switch (type) {
 8002a32:	79fb      	ldrb	r3, [r7, #7]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d002      	beq.n	8002a3e <io_virtual_get_count+0x22>
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d006      	beq.n	8002a4a <io_virtual_get_count+0x2e>
 8002a3c:	e00b      	b.n	8002a56 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8002a3e:	4b09      	ldr	r3, [pc, #36]	@ (8002a64 <io_virtual_get_count+0x48>)
 8002a40:	881a      	ldrh	r2, [r3, #0]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	801a      	strh	r2, [r3, #0]
			return true;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e006      	b.n	8002a58 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8002a4a:	4b07      	ldr	r3, [pc, #28]	@ (8002a68 <io_virtual_get_count+0x4c>)
 8002a4c:	881a      	ldrh	r2, [r3, #0]
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	801a      	strh	r2, [r3, #0]
			return true;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8002a56:	2300      	movs	r3, #0
		}
	}
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	20000f58 	.word	0x20000f58
 8002a68:	2000105c 	.word	0x2000105c

08002a6c <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	603a      	str	r2, [r7, #0]
 8002a76:	71fb      	strb	r3, [r7, #7]
 8002a78:	460b      	mov	r3, r1
 8002a7a:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <io_virtual_read+0x1a>
 8002a82:	2300      	movs	r3, #0
 8002a84:	e024      	b.n	8002ad0 <io_virtual_read+0x64>

	switch (type) {
 8002a86:	79fb      	ldrb	r3, [r7, #7]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d002      	beq.n	8002a92 <io_virtual_read+0x26>
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d00f      	beq.n	8002ab0 <io_virtual_read+0x44>
 8002a90:	e01d      	b.n	8002ace <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002a92:	4b12      	ldr	r3, [pc, #72]	@ (8002adc <io_virtual_read+0x70>)
 8002a94:	881b      	ldrh	r3, [r3, #0]
 8002a96:	88ba      	ldrh	r2, [r7, #4]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d301      	bcc.n	8002aa0 <io_virtual_read+0x34>
				return false;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	e017      	b.n	8002ad0 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8002aa0:	88bb      	ldrh	r3, [r7, #4]
 8002aa2:	4a0f      	ldr	r2, [pc, #60]	@ (8002ae0 <io_virtual_read+0x74>)
 8002aa4:	5cd3      	ldrb	r3, [r2, r3]
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	801a      	strh	r2, [r3, #0]
			return true;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e00f      	b.n	8002ad0 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <io_virtual_read+0x78>)
 8002ab2:	881b      	ldrh	r3, [r3, #0]
 8002ab4:	88ba      	ldrh	r2, [r7, #4]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d301      	bcc.n	8002abe <io_virtual_read+0x52>
				return false;
 8002aba:	2300      	movs	r3, #0
 8002abc:	e008      	b.n	8002ad0 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8002abe:	88bb      	ldrh	r3, [r7, #4]
 8002ac0:	4a09      	ldr	r2, [pc, #36]	@ (8002ae8 <io_virtual_read+0x7c>)
 8002ac2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	801a      	strh	r2, [r3, #0]
			return true;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8002ace:	2300      	movs	r3, #0
		}
	}
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	20000f58 	.word	0x20000f58
 8002ae0:	20000ed8 	.word	0x20000ed8
 8002ae4:	2000105c 	.word	0x2000105c
 8002ae8:	20000f5c 	.word	0x20000f5c

08002aec <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	71fb      	strb	r3, [r7, #7]
 8002af6:	460b      	mov	r3, r1
 8002af8:	80bb      	strh	r3, [r7, #4]
 8002afa:	4613      	mov	r3, r2
 8002afc:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d002      	beq.n	8002b0a <io_virtual_write+0x1e>
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d013      	beq.n	8002b30 <io_virtual_write+0x44>
 8002b08:	e020      	b.n	8002b4c <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002b0a:	4b14      	ldr	r3, [pc, #80]	@ (8002b5c <io_virtual_write+0x70>)
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	88ba      	ldrh	r2, [r7, #4]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d301      	bcc.n	8002b18 <io_virtual_write+0x2c>
				return false;
 8002b14:	2300      	movs	r3, #0
 8002b16:	e01a      	b.n	8002b4e <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8002b18:	887b      	ldrh	r3, [r7, #2]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	bf14      	ite	ne
 8002b1e:	2301      	movne	r3, #1
 8002b20:	2300      	moveq	r3, #0
 8002b22:	b2da      	uxtb	r2, r3
 8002b24:	88bb      	ldrh	r3, [r7, #4]
 8002b26:	4611      	mov	r1, r2
 8002b28:	4a0d      	ldr	r2, [pc, #52]	@ (8002b60 <io_virtual_write+0x74>)
 8002b2a:	54d1      	strb	r1, [r2, r3]
			return true;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e00e      	b.n	8002b4e <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002b30:	4b0c      	ldr	r3, [pc, #48]	@ (8002b64 <io_virtual_write+0x78>)
 8002b32:	881b      	ldrh	r3, [r3, #0]
 8002b34:	88ba      	ldrh	r2, [r7, #4]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d301      	bcc.n	8002b3e <io_virtual_write+0x52>
				return false;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	e007      	b.n	8002b4e <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8002b3e:	88bb      	ldrh	r3, [r7, #4]
 8002b40:	4909      	ldr	r1, [pc, #36]	@ (8002b68 <io_virtual_write+0x7c>)
 8002b42:	887a      	ldrh	r2, [r7, #2]
 8002b44:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e000      	b.n	8002b4e <io_virtual_write+0x62>
		}
		default: {
			return false;
 8002b4c:	2300      	movs	r3, #0
		}
	}
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	20000f58 	.word	0x20000f58
 8002b60:	20000ed8 	.word	0x20000ed8
 8002b64:	2000105c 	.word	0x2000105c
 8002b68:	20000f5c 	.word	0x20000f5c

08002b6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b096      	sub	sp, #88	@ 0x58
 8002b70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b72:	f003 f82c 	bl	8005bce <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b76:	f000 f95f 	bl	8002e38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b7a:	f000 fb63 	bl	8003244 <MX_GPIO_Init>
  MX_DMA_Init();
 8002b7e:	f000 fb2f 	bl	80031e0 <MX_DMA_Init>
  MX_I2C1_Init();
 8002b82:	f000 fa61 	bl	8003048 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002b86:	f000 fadd 	bl	8003144 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002b8a:	f000 f9a1 	bl	8002ed0 <MX_ADC1_Init>
  MX_DAC1_Init();
 8002b8e:	f000 fa17 	bl	8002fc0 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8002b92:	f00e facf 	bl	8011134 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8002b96:	f000 fa97 	bl	80030c8 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8002b9a:	f00c fdbb 	bl	800f714 <MX_FATFS_Init>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <main+0x3c>
    Error_Handler();
 8002ba4:	f000 fbec 	bl	8003380 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8002ba8:	f7fe fd38 	bl	800161c <display_Setup>
	display_Boot();
 8002bac:	f7fe fd3c 	bl	8001628 <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8002bb0:	2001      	movs	r0, #1
 8002bb2:	f000 ffb9 	bl	8003b28 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8002bb6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002bba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bbe:	f002 fcf3 	bl	80055a8 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 8002bc2:	4889      	ldr	r0, [pc, #548]	@ (8002de8 <main+0x27c>)
 8002bc4:	f7ff f908 	bl	8001dd8 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8002bc8:	4887      	ldr	r0, [pc, #540]	@ (8002de8 <main+0x27c>)
 8002bca:	f7ff f9ab 	bl	8001f24 <INA226_Init>
  	automation_Init();
 8002bce:	f7fe fac1 	bl	8001154 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8002bd2:	4a86      	ldr	r2, [pc, #536]	@ (8002dec <main+0x280>)
 8002bd4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002bd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002bdc:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8002be0:	4a83      	ldr	r2, [pc, #524]	@ (8002df0 <main+0x284>)
 8002be2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002be6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002bea:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8002bee:	4a81      	ldr	r2, [pc, #516]	@ (8002df4 <main+0x288>)
 8002bf0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bf4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002bf8:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8002bfc:	4a7e      	ldr	r2, [pc, #504]	@ (8002df8 <main+0x28c>)
 8002bfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c06:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8002c0a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002c0e:	4619      	mov	r1, r3
 8002c10:	487a      	ldr	r0, [pc, #488]	@ (8002dfc <main+0x290>)
 8002c12:	f7ff fc1d 	bl	8002450 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8002c16:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4877      	ldr	r0, [pc, #476]	@ (8002dfc <main+0x290>)
 8002c1e:	f7ff fc17 	bl	8002450 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8002c22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c26:	4619      	mov	r1, r3
 8002c28:	4874      	ldr	r0, [pc, #464]	@ (8002dfc <main+0x290>)
 8002c2a:	f7ff fc11 	bl	8002450 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8002c2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c32:	4619      	mov	r1, r3
 8002c34:	4871      	ldr	r0, [pc, #452]	@ (8002dfc <main+0x290>)
 8002c36:	f7ff fc0b 	bl	8002450 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8002c3a:	4a71      	ldr	r2, [pc, #452]	@ (8002e00 <main+0x294>)
 8002c3c:	f107 031c 	add.w	r3, r7, #28
 8002c40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c44:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8002c48:	4a6e      	ldr	r2, [pc, #440]	@ (8002e04 <main+0x298>)
 8002c4a:	f107 0314 	add.w	r3, r7, #20
 8002c4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c52:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8002c56:	4a6c      	ldr	r2, [pc, #432]	@ (8002e08 <main+0x29c>)
 8002c58:	f107 030c 	add.w	r3, r7, #12
 8002c5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c60:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8002c64:	4a69      	ldr	r2, [pc, #420]	@ (8002e0c <main+0x2a0>)
 8002c66:	1d3b      	adds	r3, r7, #4
 8002c68:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c6c:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8002c70:	f107 031c 	add.w	r3, r7, #28
 8002c74:	4619      	mov	r1, r3
 8002c76:	4866      	ldr	r0, [pc, #408]	@ (8002e10 <main+0x2a4>)
 8002c78:	f7ff fcb2 	bl	80025e0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8002c7c:	f107 0314 	add.w	r3, r7, #20
 8002c80:	4619      	mov	r1, r3
 8002c82:	4863      	ldr	r0, [pc, #396]	@ (8002e10 <main+0x2a4>)
 8002c84:	f7ff fcac 	bl	80025e0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8002c88:	f107 030c 	add.w	r3, r7, #12
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	4860      	ldr	r0, [pc, #384]	@ (8002e10 <main+0x2a4>)
 8002c90:	f7ff fca6 	bl	80025e0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8002c94:	1d3b      	adds	r3, r7, #4
 8002c96:	4619      	mov	r1, r3
 8002c98:	485d      	ldr	r0, [pc, #372]	@ (8002e10 <main+0x2a4>)
 8002c9a:	f7ff fca1 	bl	80025e0 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1);
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	485c      	ldr	r0, [pc, #368]	@ (8002e14 <main+0x2a8>)
 8002ca2:	f7ff fd07 	bl	80026b4 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2);
 8002ca6:	2110      	movs	r1, #16
 8002ca8:	485a      	ldr	r0, [pc, #360]	@ (8002e14 <main+0x2a8>)
 8002caa:	f7ff fd03 	bl	80026b4 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 8002cae:	495a      	ldr	r1, [pc, #360]	@ (8002e18 <main+0x2ac>)
 8002cb0:	485a      	ldr	r0, [pc, #360]	@ (8002e1c <main+0x2b0>)
 8002cb2:	f7ff fdd5 	bl	8002860 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 8002cb6:	495a      	ldr	r1, [pc, #360]	@ (8002e20 <main+0x2b4>)
 8002cb8:	4858      	ldr	r0, [pc, #352]	@ (8002e1c <main+0x2b0>)
 8002cba:	f7ff fdd1 	bl	8002860 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 8002cbe:	4959      	ldr	r1, [pc, #356]	@ (8002e24 <main+0x2b8>)
 8002cc0:	4856      	ldr	r0, [pc, #344]	@ (8002e1c <main+0x2b0>)
 8002cc2:	f7ff fdcd 	bl	8002860 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 8002cc6:	4958      	ldr	r1, [pc, #352]	@ (8002e28 <main+0x2bc>)
 8002cc8:	4854      	ldr	r0, [pc, #336]	@ (8002e1c <main+0x2b0>)
 8002cca:	f7ff fdc9 	bl	8002860 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 8002cce:	4946      	ldr	r1, [pc, #280]	@ (8002de8 <main+0x27c>)
 8002cd0:	4856      	ldr	r0, [pc, #344]	@ (8002e2c <main+0x2c0>)
 8002cd2:	f7ff fdc5 	bl	8002860 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 8002cd6:	4944      	ldr	r1, [pc, #272]	@ (8002de8 <main+0x27c>)
 8002cd8:	4855      	ldr	r0, [pc, #340]	@ (8002e30 <main+0x2c4>)
 8002cda:	f7ff fdc1 	bl	8002860 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8002cde:	2201      	movs	r2, #1
 8002ce0:	2140      	movs	r1, #64	@ 0x40
 8002ce2:	4854      	ldr	r0, [pc, #336]	@ (8002e34 <main+0x2c8>)
 8002ce4:	f005 fc88 	bl	80085f8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002ce8:	203c      	movs	r0, #60	@ 0x3c
 8002cea:	f002 ffe1 	bl	8005cb0 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002cee:	2200      	movs	r2, #0
 8002cf0:	2140      	movs	r1, #64	@ 0x40
 8002cf2:	4850      	ldr	r0, [pc, #320]	@ (8002e34 <main+0x2c8>)
 8002cf4:	f005 fc80 	bl	80085f8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002cf8:	203c      	movs	r0, #60	@ 0x3c
 8002cfa:	f002 ffd9 	bl	8005cb0 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8002cfe:	2201      	movs	r2, #1
 8002d00:	2140      	movs	r1, #64	@ 0x40
 8002d02:	484c      	ldr	r0, [pc, #304]	@ (8002e34 <main+0x2c8>)
 8002d04:	f005 fc78 	bl	80085f8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002d08:	203c      	movs	r0, #60	@ 0x3c
 8002d0a:	f002 ffd1 	bl	8005cb0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002d0e:	2200      	movs	r2, #0
 8002d10:	2140      	movs	r1, #64	@ 0x40
 8002d12:	4848      	ldr	r0, [pc, #288]	@ (8002e34 <main+0x2c8>)
 8002d14:	f005 fc70 	bl	80085f8 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8002d18:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002d1c:	f002 ffc8 	bl	8005cb0 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8002d20:	f7fe fcac 	bl	800167c <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint32_t lastButtonPress = 0;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	653b      	str	r3, [r7, #80]	@ 0x50

	uint32_t loopCounter = 0;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8002d32:	f002 ffb1 	bl	8005c98 <HAL_GetTick>
 8002d36:	64b8      	str	r0, [r7, #72]	@ 0x48

  while (1)
  {
	  loopCounter++;
 8002d38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8002d3e:	f002 fd41 	bl	80057c4 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8002d42:	f002 fd83 	bl	800584c <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8002d46:	f7fe fa0b 	bl	8001160 <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8002d4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002d4e:	4839      	ldr	r0, [pc, #228]	@ (8002e34 <main+0x2c8>)
 8002d50:	f005 fc3a 	bl	80085c8 <HAL_GPIO_ReadPin>
 8002d54:	4603      	mov	r3, r0
 8002d56:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if (btn1 == GPIO_PIN_SET) {
 8002d5a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d113      	bne.n	8002d8a <main+0x21e>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8002d62:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d116      	bne.n	8002d98 <main+0x22c>
 8002d6a:	f002 ff95 	bl	8005c98 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b32      	cmp	r3, #50	@ 0x32
 8002d76:	d90f      	bls.n	8002d98 <main+0x22c>
			  display_BtnPress();
 8002d78:	f7fe ff46 	bl	8001c08 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8002d7c:	f002 ff8c 	bl	8005c98 <HAL_GetTick>
 8002d80:	6538      	str	r0, [r7, #80]	@ 0x50
			  btn1status = 1;
 8002d82:	2301      	movs	r3, #1
 8002d84:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8002d88:	e006      	b.n	8002d98 <main+0x22c>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8002d8a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d102      	bne.n	8002d98 <main+0x22c>
		  btn1status = 0;
 8002d92:	2300      	movs	r3, #0
 8002d94:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8002d98:	f002 ff7e 	bl	8005c98 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002da6:	d205      	bcs.n	8002db4 <main+0x248>
 8002da8:	f002 ff76 	bl	8005c98 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d906      	bls.n	8002dc2 <main+0x256>
		  lastTimeTick = HAL_GetTick();
 8002db4:	f002 ff70 	bl	8005c98 <HAL_GetTick>
 8002db8:	64b8      	str	r0, [r7, #72]	@ 0x48
		  loopCounter = 0;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	64fb      	str	r3, [r7, #76]	@ 0x4c

		  // Update display
		  display_StatusPage();
 8002dbe:	f7fe fc5d 	bl	800167c <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8002dc2:	f002 ff69 	bl	8005c98 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d805      	bhi.n	8002de0 <main+0x274>
 8002dd4:	f002 ff60 	bl	8005c98 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d9ab      	bls.n	8002d38 <main+0x1cc>
		  display_setPage(0);
 8002de0:	2000      	movs	r0, #0
 8002de2:	f7fe ff2b 	bl	8001c3c <display_setPage>
  {
 8002de6:	e7a7      	b.n	8002d38 <main+0x1cc>
 8002de8:	200010e0 	.word	0x200010e0
 8002dec:	08014968 	.word	0x08014968
 8002df0:	08014970 	.word	0x08014970
 8002df4:	08014978 	.word	0x08014978
 8002df8:	08014980 	.word	0x08014980
 8002dfc:	080025b9 	.word	0x080025b9
 8002e00:	08014988 	.word	0x08014988
 8002e04:	08014990 	.word	0x08014990
 8002e08:	08014998 	.word	0x08014998
 8002e0c:	080149a0 	.word	0x080149a0
 8002e10:	0800268d 	.word	0x0800268d
 8002e14:	08002819 	.word	0x08002819
 8002e18:	04300002 	.word	0x04300002
 8002e1c:	0800290d 	.word	0x0800290d
 8002e20:	08600004 	.word	0x08600004
 8002e24:	2e300800 	.word	0x2e300800
 8002e28:	3ac04000 	.word	0x3ac04000
 8002e2c:	08001f5d 	.word	0x08001f5d
 8002e30:	08001f9d 	.word	0x08001f9d
 8002e34:	48000800 	.word	0x48000800

08002e38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b094      	sub	sp, #80	@ 0x50
 8002e3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e3e:	f107 0318 	add.w	r3, r7, #24
 8002e42:	2238      	movs	r2, #56	@ 0x38
 8002e44:	2100      	movs	r1, #0
 8002e46:	4618      	mov	r0, r3
 8002e48:	f00f fc4b 	bl	80126e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e4c:	1d3b      	adds	r3, r7, #4
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	605a      	str	r2, [r3, #4]
 8002e54:	609a      	str	r2, [r3, #8]
 8002e56:	60da      	str	r2, [r3, #12]
 8002e58:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e5a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002e5e:	f008 f833 	bl	800aec8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e62:	2302      	movs	r3, #2
 8002e64:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e6a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e6c:	2340      	movs	r3, #64	@ 0x40
 8002e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e70:	2302      	movs	r3, #2
 8002e72:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e74:	2302      	movs	r3, #2
 8002e76:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8002e7c:	230c      	movs	r3, #12
 8002e7e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e80:	2302      	movs	r3, #2
 8002e82:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8002e84:	2304      	movs	r3, #4
 8002e86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002e88:	2302      	movs	r3, #2
 8002e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e8c:	f107 0318 	add.w	r3, r7, #24
 8002e90:	4618      	mov	r0, r3
 8002e92:	f008 f8cd 	bl	800b030 <HAL_RCC_OscConfig>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002e9c:	f000 fa70 	bl	8003380 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ea0:	230f      	movs	r3, #15
 8002ea2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002eac:	2300      	movs	r3, #0
 8002eae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002eb4:	1d3b      	adds	r3, r7, #4
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f008 fbcb 	bl	800b654 <HAL_RCC_ClockConfig>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002ec4:	f000 fa5c 	bl	8003380 <Error_Handler>
  }
}
 8002ec8:	bf00      	nop
 8002eca:	3750      	adds	r7, #80	@ 0x50
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b08c      	sub	sp, #48	@ 0x30
 8002ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002ed6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	605a      	str	r2, [r3, #4]
 8002ee0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002ee2:	1d3b      	adds	r3, r7, #4
 8002ee4:	2220      	movs	r2, #32
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f00f fbfa 	bl	80126e2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002eee:	4b32      	ldr	r3, [pc, #200]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002ef0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002ef4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002ef6:	4b30      	ldr	r3, [pc, #192]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002ef8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002efc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002efe:	4b2e      	ldr	r3, [pc, #184]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f04:	4b2c      	ldr	r3, [pc, #176]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002f0a:	4b2b      	ldr	r3, [pc, #172]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002f10:	4b29      	ldr	r3, [pc, #164]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f16:	4b28      	ldr	r3, [pc, #160]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f18:	2204      	movs	r2, #4
 8002f1a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002f1c:	4b26      	ldr	r3, [pc, #152]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002f22:	4b25      	ldr	r3, [pc, #148]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002f28:	4b23      	ldr	r3, [pc, #140]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f2e:	4b22      	ldr	r3, [pc, #136]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f36:	4b20      	ldr	r3, [pc, #128]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002f3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002f42:	4b1d      	ldr	r3, [pc, #116]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002f4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002f50:	4b19      	ldr	r3, [pc, #100]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f58:	4817      	ldr	r0, [pc, #92]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f5a:	f003 f945 	bl	80061e8 <HAL_ADC_Init>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002f64:	f000 fa0c 	bl	8003380 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002f6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f70:	4619      	mov	r1, r3
 8002f72:	4811      	ldr	r0, [pc, #68]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002f74:	f004 fa4a 	bl	800740c <HAL_ADCEx_MultiModeConfigChannel>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002f7e:	f000 f9ff 	bl	8003380 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002f82:	4b0e      	ldr	r3, [pc, #56]	@ (8002fbc <MX_ADC1_Init+0xec>)
 8002f84:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002f86:	2306      	movs	r3, #6
 8002f88:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002f8e:	237f      	movs	r3, #127	@ 0x7f
 8002f90:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002f92:	2304      	movs	r3, #4
 8002f94:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002f96:	2300      	movs	r3, #0
 8002f98:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f9a:	1d3b      	adds	r3, r7, #4
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4806      	ldr	r0, [pc, #24]	@ (8002fb8 <MX_ADC1_Init+0xe8>)
 8002fa0:	f003 fc7c 	bl	800689c <HAL_ADC_ConfigChannel>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002faa:	f000 f9e9 	bl	8003380 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002fae:	bf00      	nop
 8002fb0:	3730      	adds	r7, #48	@ 0x30
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	20001060 	.word	0x20001060
 8002fbc:	04300002 	.word	0x04300002

08002fc0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08c      	sub	sp, #48	@ 0x30
 8002fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002fc6:	463b      	mov	r3, r7
 8002fc8:	2230      	movs	r2, #48	@ 0x30
 8002fca:	2100      	movs	r1, #0
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f00f fb88 	bl	80126e2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8003040 <MX_DAC1_Init+0x80>)
 8002fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8003044 <MX_DAC1_Init+0x84>)
 8002fd6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002fd8:	4819      	ldr	r0, [pc, #100]	@ (8003040 <MX_DAC1_Init+0x80>)
 8002fda:	f004 fbca 	bl	8007772 <HAL_DAC_Init>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002fe4:	f000 f9cc 	bl	8003380 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002fe8:	2302      	movs	r3, #2
 8002fea:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8002fec:	2300      	movs	r3, #0
 8002fee:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003000:	2300      	movs	r3, #0
 8003002:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003004:	2301      	movs	r3, #1
 8003006:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003008:	2300      	movs	r3, #0
 800300a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800300c:	463b      	mov	r3, r7
 800300e:	2200      	movs	r2, #0
 8003010:	4619      	mov	r1, r3
 8003012:	480b      	ldr	r0, [pc, #44]	@ (8003040 <MX_DAC1_Init+0x80>)
 8003014:	f004 fc6a 	bl	80078ec <HAL_DAC_ConfigChannel>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800301e:	f000 f9af 	bl	8003380 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003022:	463b      	mov	r3, r7
 8003024:	2210      	movs	r2, #16
 8003026:	4619      	mov	r1, r3
 8003028:	4805      	ldr	r0, [pc, #20]	@ (8003040 <MX_DAC1_Init+0x80>)
 800302a:	f004 fc5f 	bl	80078ec <HAL_DAC_ConfigChannel>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8003034:	f000 f9a4 	bl	8003380 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003038:	bf00      	nop
 800303a:	3730      	adds	r7, #48	@ 0x30
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	200010cc 	.word	0x200010cc
 8003044:	50000800 	.word	0x50000800

08003048 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800304c:	4b1b      	ldr	r3, [pc, #108]	@ (80030bc <MX_I2C1_Init+0x74>)
 800304e:	4a1c      	ldr	r2, [pc, #112]	@ (80030c0 <MX_I2C1_Init+0x78>)
 8003050:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8003052:	4b1a      	ldr	r3, [pc, #104]	@ (80030bc <MX_I2C1_Init+0x74>)
 8003054:	4a1b      	ldr	r2, [pc, #108]	@ (80030c4 <MX_I2C1_Init+0x7c>)
 8003056:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003058:	4b18      	ldr	r3, [pc, #96]	@ (80030bc <MX_I2C1_Init+0x74>)
 800305a:	2200      	movs	r2, #0
 800305c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800305e:	4b17      	ldr	r3, [pc, #92]	@ (80030bc <MX_I2C1_Init+0x74>)
 8003060:	2201      	movs	r2, #1
 8003062:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003064:	4b15      	ldr	r3, [pc, #84]	@ (80030bc <MX_I2C1_Init+0x74>)
 8003066:	2200      	movs	r2, #0
 8003068:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800306a:	4b14      	ldr	r3, [pc, #80]	@ (80030bc <MX_I2C1_Init+0x74>)
 800306c:	2200      	movs	r2, #0
 800306e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003070:	4b12      	ldr	r3, [pc, #72]	@ (80030bc <MX_I2C1_Init+0x74>)
 8003072:	2200      	movs	r2, #0
 8003074:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003076:	4b11      	ldr	r3, [pc, #68]	@ (80030bc <MX_I2C1_Init+0x74>)
 8003078:	2200      	movs	r2, #0
 800307a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800307c:	4b0f      	ldr	r3, [pc, #60]	@ (80030bc <MX_I2C1_Init+0x74>)
 800307e:	2200      	movs	r2, #0
 8003080:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003082:	480e      	ldr	r0, [pc, #56]	@ (80030bc <MX_I2C1_Init+0x74>)
 8003084:	f005 fad0 	bl	8008628 <HAL_I2C_Init>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800308e:	f000 f977 	bl	8003380 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003092:	2100      	movs	r1, #0
 8003094:	4809      	ldr	r0, [pc, #36]	@ (80030bc <MX_I2C1_Init+0x74>)
 8003096:	f006 f97f 	bl	8009398 <HAL_I2CEx_ConfigAnalogFilter>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80030a0:	f000 f96e 	bl	8003380 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80030a4:	2100      	movs	r1, #0
 80030a6:	4805      	ldr	r0, [pc, #20]	@ (80030bc <MX_I2C1_Init+0x74>)
 80030a8:	f006 f9c1 	bl	800942e <HAL_I2CEx_ConfigDigitalFilter>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80030b2:	f000 f965 	bl	8003380 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	200010e0 	.word	0x200010e0
 80030c0:	40005400 	.word	0x40005400
 80030c4:	00300617 	.word	0x00300617

080030c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80030cc:	4b1b      	ldr	r3, [pc, #108]	@ (800313c <MX_SPI1_Init+0x74>)
 80030ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003140 <MX_SPI1_Init+0x78>)
 80030d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80030d2:	4b1a      	ldr	r3, [pc, #104]	@ (800313c <MX_SPI1_Init+0x74>)
 80030d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80030d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80030da:	4b18      	ldr	r3, [pc, #96]	@ (800313c <MX_SPI1_Init+0x74>)
 80030dc:	2200      	movs	r2, #0
 80030de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80030e0:	4b16      	ldr	r3, [pc, #88]	@ (800313c <MX_SPI1_Init+0x74>)
 80030e2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80030e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030e8:	4b14      	ldr	r3, [pc, #80]	@ (800313c <MX_SPI1_Init+0x74>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030ee:	4b13      	ldr	r3, [pc, #76]	@ (800313c <MX_SPI1_Init+0x74>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80030f4:	4b11      	ldr	r3, [pc, #68]	@ (800313c <MX_SPI1_Init+0x74>)
 80030f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030fc:	4b0f      	ldr	r3, [pc, #60]	@ (800313c <MX_SPI1_Init+0x74>)
 80030fe:	2200      	movs	r2, #0
 8003100:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003102:	4b0e      	ldr	r3, [pc, #56]	@ (800313c <MX_SPI1_Init+0x74>)
 8003104:	2200      	movs	r2, #0
 8003106:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003108:	4b0c      	ldr	r3, [pc, #48]	@ (800313c <MX_SPI1_Init+0x74>)
 800310a:	2200      	movs	r2, #0
 800310c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800310e:	4b0b      	ldr	r3, [pc, #44]	@ (800313c <MX_SPI1_Init+0x74>)
 8003110:	2200      	movs	r2, #0
 8003112:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003114:	4b09      	ldr	r3, [pc, #36]	@ (800313c <MX_SPI1_Init+0x74>)
 8003116:	2207      	movs	r2, #7
 8003118:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800311a:	4b08      	ldr	r3, [pc, #32]	@ (800313c <MX_SPI1_Init+0x74>)
 800311c:	2200      	movs	r2, #0
 800311e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003120:	4b06      	ldr	r3, [pc, #24]	@ (800313c <MX_SPI1_Init+0x74>)
 8003122:	2208      	movs	r2, #8
 8003124:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003126:	4805      	ldr	r0, [pc, #20]	@ (800313c <MX_SPI1_Init+0x74>)
 8003128:	f008 fea0 	bl	800be6c <HAL_SPI_Init>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003132:	f000 f925 	bl	8003380 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003136:	bf00      	nop
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	20001134 	.word	0x20001134
 8003140:	40013000 	.word	0x40013000

08003144 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003148:	4b23      	ldr	r3, [pc, #140]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 800314a:	4a24      	ldr	r2, [pc, #144]	@ (80031dc <MX_USART1_UART_Init+0x98>)
 800314c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800314e:	4b22      	ldr	r3, [pc, #136]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 8003150:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003154:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003156:	4b20      	ldr	r3, [pc, #128]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 8003158:	2200      	movs	r2, #0
 800315a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 800315c:	4b1e      	ldr	r3, [pc, #120]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 800315e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003162:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003164:	4b1c      	ldr	r3, [pc, #112]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 8003166:	2200      	movs	r2, #0
 8003168:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800316a:	4b1b      	ldr	r3, [pc, #108]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 800316c:	220c      	movs	r2, #12
 800316e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003170:	4b19      	ldr	r3, [pc, #100]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 8003172:	2200      	movs	r2, #0
 8003174:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003176:	4b18      	ldr	r3, [pc, #96]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 8003178:	2200      	movs	r2, #0
 800317a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800317c:	4b16      	ldr	r3, [pc, #88]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 800317e:	2200      	movs	r2, #0
 8003180:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003182:	4b15      	ldr	r3, [pc, #84]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 8003184:	2200      	movs	r2, #0
 8003186:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003188:	4b13      	ldr	r3, [pc, #76]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 800318a:	2200      	movs	r2, #0
 800318c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800318e:	4812      	ldr	r0, [pc, #72]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 8003190:	f008 ff17 	bl	800bfc2 <HAL_UART_Init>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800319a:	f000 f8f1 	bl	8003380 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800319e:	2100      	movs	r1, #0
 80031a0:	480d      	ldr	r0, [pc, #52]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 80031a2:	f00a fb00 	bl	800d7a6 <HAL_UARTEx_SetTxFifoThreshold>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80031ac:	f000 f8e8 	bl	8003380 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80031b0:	2100      	movs	r1, #0
 80031b2:	4809      	ldr	r0, [pc, #36]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 80031b4:	f00a fb35 	bl	800d822 <HAL_UARTEx_SetRxFifoThreshold>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80031be:	f000 f8df 	bl	8003380 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80031c2:	4805      	ldr	r0, [pc, #20]	@ (80031d8 <MX_USART1_UART_Init+0x94>)
 80031c4:	f00a fab6 	bl	800d734 <HAL_UARTEx_DisableFifoMode>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80031ce:	f000 f8d7 	bl	8003380 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031d2:	bf00      	nop
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20001198 	.word	0x20001198
 80031dc:	40013800 	.word	0x40013800

080031e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80031e6:	4b16      	ldr	r3, [pc, #88]	@ (8003240 <MX_DMA_Init+0x60>)
 80031e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031ea:	4a15      	ldr	r2, [pc, #84]	@ (8003240 <MX_DMA_Init+0x60>)
 80031ec:	f043 0304 	orr.w	r3, r3, #4
 80031f0:	6493      	str	r3, [r2, #72]	@ 0x48
 80031f2:	4b13      	ldr	r3, [pc, #76]	@ (8003240 <MX_DMA_Init+0x60>)
 80031f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f6:	f003 0304 	and.w	r3, r3, #4
 80031fa:	607b      	str	r3, [r7, #4]
 80031fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031fe:	4b10      	ldr	r3, [pc, #64]	@ (8003240 <MX_DMA_Init+0x60>)
 8003200:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003202:	4a0f      	ldr	r2, [pc, #60]	@ (8003240 <MX_DMA_Init+0x60>)
 8003204:	f043 0301 	orr.w	r3, r3, #1
 8003208:	6493      	str	r3, [r2, #72]	@ 0x48
 800320a:	4b0d      	ldr	r3, [pc, #52]	@ (8003240 <MX_DMA_Init+0x60>)
 800320c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003216:	2200      	movs	r2, #0
 8003218:	2100      	movs	r1, #0
 800321a:	200b      	movs	r0, #11
 800321c:	f004 fa75 	bl	800770a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003220:	200b      	movs	r0, #11
 8003222:	f004 fa8c 	bl	800773e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003226:	2200      	movs	r2, #0
 8003228:	2100      	movs	r1, #0
 800322a:	200c      	movs	r0, #12
 800322c:	f004 fa6d 	bl	800770a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003230:	200c      	movs	r0, #12
 8003232:	f004 fa84 	bl	800773e <HAL_NVIC_EnableIRQ>

}
 8003236:	bf00      	nop
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	40021000 	.word	0x40021000

08003244 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b088      	sub	sp, #32
 8003248:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800324a:	f107 030c 	add.w	r3, r7, #12
 800324e:	2200      	movs	r2, #0
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	605a      	str	r2, [r3, #4]
 8003254:	609a      	str	r2, [r3, #8]
 8003256:	60da      	str	r2, [r3, #12]
 8003258:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800325a:	4b46      	ldr	r3, [pc, #280]	@ (8003374 <MX_GPIO_Init+0x130>)
 800325c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800325e:	4a45      	ldr	r2, [pc, #276]	@ (8003374 <MX_GPIO_Init+0x130>)
 8003260:	f043 0304 	orr.w	r3, r3, #4
 8003264:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003266:	4b43      	ldr	r3, [pc, #268]	@ (8003374 <MX_GPIO_Init+0x130>)
 8003268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800326a:	f003 0304 	and.w	r3, r3, #4
 800326e:	60bb      	str	r3, [r7, #8]
 8003270:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003272:	4b40      	ldr	r3, [pc, #256]	@ (8003374 <MX_GPIO_Init+0x130>)
 8003274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003276:	4a3f      	ldr	r2, [pc, #252]	@ (8003374 <MX_GPIO_Init+0x130>)
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800327e:	4b3d      	ldr	r3, [pc, #244]	@ (8003374 <MX_GPIO_Init+0x130>)
 8003280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	607b      	str	r3, [r7, #4]
 8003288:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800328a:	4b3a      	ldr	r3, [pc, #232]	@ (8003374 <MX_GPIO_Init+0x130>)
 800328c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800328e:	4a39      	ldr	r2, [pc, #228]	@ (8003374 <MX_GPIO_Init+0x130>)
 8003290:	f043 0302 	orr.w	r3, r3, #2
 8003294:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003296:	4b37      	ldr	r3, [pc, #220]	@ (8003374 <MX_GPIO_Init+0x130>)
 8003298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	603b      	str	r3, [r7, #0]
 80032a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 80032a2:	2200      	movs	r2, #0
 80032a4:	2150      	movs	r1, #80	@ 0x50
 80032a6:	4834      	ldr	r0, [pc, #208]	@ (8003378 <MX_GPIO_Init+0x134>)
 80032a8:	f005 f9a6 	bl	80085f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 80032ac:	2200      	movs	r2, #0
 80032ae:	2107      	movs	r1, #7
 80032b0:	4832      	ldr	r0, [pc, #200]	@ (800337c <MX_GPIO_Init+0x138>)
 80032b2:	f005 f9a1 	bl	80085f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 80032b6:	2200      	movs	r2, #0
 80032b8:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 80032bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032c0:	f005 f99a 	bl	80085f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80032c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80032c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032ca:	2300      	movs	r3, #0
 80032cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80032ce:	2302      	movs	r3, #2
 80032d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80032d2:	f107 030c 	add.w	r3, r7, #12
 80032d6:	4619      	mov	r1, r3
 80032d8:	4827      	ldr	r0, [pc, #156]	@ (8003378 <MX_GPIO_Init+0x134>)
 80032da:	f004 fff3 	bl	80082c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 80032de:	f242 030c 	movw	r3, #8204	@ 0x200c
 80032e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032e4:	2300      	movs	r3, #0
 80032e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e8:	2300      	movs	r3, #0
 80032ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ec:	f107 030c 	add.w	r3, r7, #12
 80032f0:	4619      	mov	r1, r3
 80032f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032f6:	f004 ffe5 	bl	80082c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 80032fa:	2350      	movs	r3, #80	@ 0x50
 80032fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032fe:	2301      	movs	r3, #1
 8003300:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003302:	2300      	movs	r3, #0
 8003304:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003306:	2300      	movs	r3, #0
 8003308:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800330a:	f107 030c 	add.w	r3, r7, #12
 800330e:	4619      	mov	r1, r3
 8003310:	4819      	ldr	r0, [pc, #100]	@ (8003378 <MX_GPIO_Init+0x134>)
 8003312:	f004 ffd7 	bl	80082c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8003316:	2307      	movs	r3, #7
 8003318:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800331a:	2301      	movs	r3, #1
 800331c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331e:	2300      	movs	r3, #0
 8003320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003322:	2300      	movs	r3, #0
 8003324:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003326:	f107 030c 	add.w	r3, r7, #12
 800332a:	4619      	mov	r1, r3
 800332c:	4813      	ldr	r0, [pc, #76]	@ (800337c <MX_GPIO_Init+0x138>)
 800332e:	f004 ffc9 	bl	80082c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8003332:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003336:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003338:	2300      	movs	r3, #0
 800333a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003340:	f107 030c 	add.w	r3, r7, #12
 8003344:	4619      	mov	r1, r3
 8003346:	480d      	ldr	r0, [pc, #52]	@ (800337c <MX_GPIO_Init+0x138>)
 8003348:	f004 ffbc 	bl	80082c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 800334c:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8003350:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003352:	2301      	movs	r3, #1
 8003354:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003356:	2300      	movs	r3, #0
 8003358:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800335a:	2300      	movs	r3, #0
 800335c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800335e:	f107 030c 	add.w	r3, r7, #12
 8003362:	4619      	mov	r1, r3
 8003364:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003368:	f004 ffac 	bl	80082c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800336c:	bf00      	nop
 800336e:	3720      	adds	r7, #32
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40021000 	.word	0x40021000
 8003378:	48000800 	.word	0x48000800
 800337c:	48000400 	.word	0x48000400

08003380 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003384:	b672      	cpsid	i
}
 8003386:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003388:	bf00      	nop
 800338a:	e7fd      	b.n	8003388 <Error_Handler+0x8>

0800338c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003392:	4b0f      	ldr	r3, [pc, #60]	@ (80033d0 <HAL_MspInit+0x44>)
 8003394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003396:	4a0e      	ldr	r2, [pc, #56]	@ (80033d0 <HAL_MspInit+0x44>)
 8003398:	f043 0301 	orr.w	r3, r3, #1
 800339c:	6613      	str	r3, [r2, #96]	@ 0x60
 800339e:	4b0c      	ldr	r3, [pc, #48]	@ (80033d0 <HAL_MspInit+0x44>)
 80033a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	607b      	str	r3, [r7, #4]
 80033a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80033aa:	4b09      	ldr	r3, [pc, #36]	@ (80033d0 <HAL_MspInit+0x44>)
 80033ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ae:	4a08      	ldr	r2, [pc, #32]	@ (80033d0 <HAL_MspInit+0x44>)
 80033b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80033b6:	4b06      	ldr	r3, [pc, #24]	@ (80033d0 <HAL_MspInit+0x44>)
 80033b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033be:	603b      	str	r3, [r7, #0]
 80033c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80033c2:	f007 fe25 	bl	800b010 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033c6:	bf00      	nop
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	40021000 	.word	0x40021000

080033d4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b09c      	sub	sp, #112	@ 0x70
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033dc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	605a      	str	r2, [r3, #4]
 80033e6:	609a      	str	r2, [r3, #8]
 80033e8:	60da      	str	r2, [r3, #12]
 80033ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033ec:	f107 0318 	add.w	r3, r7, #24
 80033f0:	2244      	movs	r2, #68	@ 0x44
 80033f2:	2100      	movs	r1, #0
 80033f4:	4618      	mov	r0, r3
 80033f6:	f00f f974 	bl	80126e2 <memset>
  if(hadc->Instance==ADC1)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003402:	d14d      	bne.n	80034a0 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003404:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003408:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800340a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800340e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003410:	f107 0318 	add.w	r3, r7, #24
 8003414:	4618      	mov	r0, r3
 8003416:	f008 fb39 	bl	800ba8c <HAL_RCCEx_PeriphCLKConfig>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d001      	beq.n	8003424 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003420:	f7ff ffae 	bl	8003380 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003424:	4b20      	ldr	r3, [pc, #128]	@ (80034a8 <HAL_ADC_MspInit+0xd4>)
 8003426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003428:	4a1f      	ldr	r2, [pc, #124]	@ (80034a8 <HAL_ADC_MspInit+0xd4>)
 800342a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800342e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003430:	4b1d      	ldr	r3, [pc, #116]	@ (80034a8 <HAL_ADC_MspInit+0xd4>)
 8003432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003434:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003438:	617b      	str	r3, [r7, #20]
 800343a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800343c:	4b1a      	ldr	r3, [pc, #104]	@ (80034a8 <HAL_ADC_MspInit+0xd4>)
 800343e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003440:	4a19      	ldr	r2, [pc, #100]	@ (80034a8 <HAL_ADC_MspInit+0xd4>)
 8003442:	f043 0301 	orr.w	r3, r3, #1
 8003446:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003448:	4b17      	ldr	r3, [pc, #92]	@ (80034a8 <HAL_ADC_MspInit+0xd4>)
 800344a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800344c:	f003 0301 	and.w	r3, r3, #1
 8003450:	613b      	str	r3, [r7, #16]
 8003452:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003454:	4b14      	ldr	r3, [pc, #80]	@ (80034a8 <HAL_ADC_MspInit+0xd4>)
 8003456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003458:	4a13      	ldr	r2, [pc, #76]	@ (80034a8 <HAL_ADC_MspInit+0xd4>)
 800345a:	f043 0302 	orr.w	r3, r3, #2
 800345e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003460:	4b11      	ldr	r3, [pc, #68]	@ (80034a8 <HAL_ADC_MspInit+0xd4>)
 8003462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	60fb      	str	r3, [r7, #12]
 800346a:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 800346c:	2303      	movs	r3, #3
 800346e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003470:	2303      	movs	r3, #3
 8003472:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003474:	2300      	movs	r3, #0
 8003476:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003478:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800347c:	4619      	mov	r1, r3
 800347e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003482:	f004 ff1f 	bl	80082c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8003486:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800348a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800348c:	2303      	movs	r3, #3
 800348e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003490:	2300      	movs	r3, #0
 8003492:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003494:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003498:	4619      	mov	r1, r3
 800349a:	4804      	ldr	r0, [pc, #16]	@ (80034ac <HAL_ADC_MspInit+0xd8>)
 800349c:	f004 ff12 	bl	80082c4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80034a0:	bf00      	nop
 80034a2:	3770      	adds	r7, #112	@ 0x70
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	40021000 	.word	0x40021000
 80034ac:	48000400 	.word	0x48000400

080034b0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b08a      	sub	sp, #40	@ 0x28
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b8:	f107 0314 	add.w	r3, r7, #20
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	605a      	str	r2, [r3, #4]
 80034c2:	609a      	str	r2, [r3, #8]
 80034c4:	60da      	str	r2, [r3, #12]
 80034c6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a15      	ldr	r2, [pc, #84]	@ (8003524 <HAL_DAC_MspInit+0x74>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d124      	bne.n	800351c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80034d2:	4b15      	ldr	r3, [pc, #84]	@ (8003528 <HAL_DAC_MspInit+0x78>)
 80034d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d6:	4a14      	ldr	r2, [pc, #80]	@ (8003528 <HAL_DAC_MspInit+0x78>)
 80034d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034de:	4b12      	ldr	r3, [pc, #72]	@ (8003528 <HAL_DAC_MspInit+0x78>)
 80034e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034e6:	613b      	str	r3, [r7, #16]
 80034e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003528 <HAL_DAC_MspInit+0x78>)
 80034ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003528 <HAL_DAC_MspInit+0x78>)
 80034f0:	f043 0301 	orr.w	r3, r3, #1
 80034f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003528 <HAL_DAC_MspInit+0x78>)
 80034f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	60fb      	str	r3, [r7, #12]
 8003500:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8003502:	2330      	movs	r3, #48	@ 0x30
 8003504:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003506:	2303      	movs	r3, #3
 8003508:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350a:	2300      	movs	r3, #0
 800350c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800350e:	f107 0314 	add.w	r3, r7, #20
 8003512:	4619      	mov	r1, r3
 8003514:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003518:	f004 fed4 	bl	80082c4 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 800351c:	bf00      	nop
 800351e:	3728      	adds	r7, #40	@ 0x28
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	50000800 	.word	0x50000800
 8003528:	40021000 	.word	0x40021000

0800352c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b09c      	sub	sp, #112	@ 0x70
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003534:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	609a      	str	r2, [r3, #8]
 8003540:	60da      	str	r2, [r3, #12]
 8003542:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003544:	f107 0318 	add.w	r3, r7, #24
 8003548:	2244      	movs	r2, #68	@ 0x44
 800354a:	2100      	movs	r1, #0
 800354c:	4618      	mov	r0, r3
 800354e:	f00f f8c8 	bl	80126e2 <memset>
  if(hi2c->Instance==I2C1)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a2d      	ldr	r2, [pc, #180]	@ (800360c <HAL_I2C_MspInit+0xe0>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d153      	bne.n	8003604 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800355c:	2340      	movs	r3, #64	@ 0x40
 800355e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003560:	2300      	movs	r3, #0
 8003562:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003564:	f107 0318 	add.w	r3, r7, #24
 8003568:	4618      	mov	r0, r3
 800356a:	f008 fa8f 	bl	800ba8c <HAL_RCCEx_PeriphCLKConfig>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d001      	beq.n	8003578 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003574:	f7ff ff04 	bl	8003380 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003578:	4b25      	ldr	r3, [pc, #148]	@ (8003610 <HAL_I2C_MspInit+0xe4>)
 800357a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800357c:	4a24      	ldr	r2, [pc, #144]	@ (8003610 <HAL_I2C_MspInit+0xe4>)
 800357e:	f043 0301 	orr.w	r3, r3, #1
 8003582:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003584:	4b22      	ldr	r3, [pc, #136]	@ (8003610 <HAL_I2C_MspInit+0xe4>)
 8003586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	617b      	str	r3, [r7, #20]
 800358e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003590:	4b1f      	ldr	r3, [pc, #124]	@ (8003610 <HAL_I2C_MspInit+0xe4>)
 8003592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003594:	4a1e      	ldr	r2, [pc, #120]	@ (8003610 <HAL_I2C_MspInit+0xe4>)
 8003596:	f043 0302 	orr.w	r3, r3, #2
 800359a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800359c:	4b1c      	ldr	r3, [pc, #112]	@ (8003610 <HAL_I2C_MspInit+0xe4>)
 800359e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	613b      	str	r3, [r7, #16]
 80035a6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80035a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035ae:	2312      	movs	r3, #18
 80035b0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b2:	2300      	movs	r3, #0
 80035b4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b6:	2300      	movs	r3, #0
 80035b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035ba:	2304      	movs	r3, #4
 80035bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035be:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80035c2:	4619      	mov	r1, r3
 80035c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035c8:	f004 fe7c 	bl	80082c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80035cc:	2380      	movs	r3, #128	@ 0x80
 80035ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035d0:	2312      	movs	r3, #18
 80035d2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d4:	2300      	movs	r3, #0
 80035d6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d8:	2300      	movs	r3, #0
 80035da:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035dc:	2304      	movs	r3, #4
 80035de:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80035e4:	4619      	mov	r1, r3
 80035e6:	480b      	ldr	r0, [pc, #44]	@ (8003614 <HAL_I2C_MspInit+0xe8>)
 80035e8:	f004 fe6c 	bl	80082c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80035ec:	4b08      	ldr	r3, [pc, #32]	@ (8003610 <HAL_I2C_MspInit+0xe4>)
 80035ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f0:	4a07      	ldr	r2, [pc, #28]	@ (8003610 <HAL_I2C_MspInit+0xe4>)
 80035f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80035f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80035f8:	4b05      	ldr	r3, [pc, #20]	@ (8003610 <HAL_I2C_MspInit+0xe4>)
 80035fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003604:	bf00      	nop
 8003606:	3770      	adds	r7, #112	@ 0x70
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	40005400 	.word	0x40005400
 8003610:	40021000 	.word	0x40021000
 8003614:	48000400 	.word	0x48000400

08003618 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08a      	sub	sp, #40	@ 0x28
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003620:	f107 0314 	add.w	r3, r7, #20
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	605a      	str	r2, [r3, #4]
 800362a:	609a      	str	r2, [r3, #8]
 800362c:	60da      	str	r2, [r3, #12]
 800362e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a25      	ldr	r2, [pc, #148]	@ (80036cc <HAL_SPI_MspInit+0xb4>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d144      	bne.n	80036c4 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800363a:	4b25      	ldr	r3, [pc, #148]	@ (80036d0 <HAL_SPI_MspInit+0xb8>)
 800363c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800363e:	4a24      	ldr	r2, [pc, #144]	@ (80036d0 <HAL_SPI_MspInit+0xb8>)
 8003640:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003644:	6613      	str	r3, [r2, #96]	@ 0x60
 8003646:	4b22      	ldr	r3, [pc, #136]	@ (80036d0 <HAL_SPI_MspInit+0xb8>)
 8003648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800364a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800364e:	613b      	str	r3, [r7, #16]
 8003650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003652:	4b1f      	ldr	r3, [pc, #124]	@ (80036d0 <HAL_SPI_MspInit+0xb8>)
 8003654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003656:	4a1e      	ldr	r2, [pc, #120]	@ (80036d0 <HAL_SPI_MspInit+0xb8>)
 8003658:	f043 0301 	orr.w	r3, r3, #1
 800365c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800365e:	4b1c      	ldr	r3, [pc, #112]	@ (80036d0 <HAL_SPI_MspInit+0xb8>)
 8003660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	60fb      	str	r3, [r7, #12]
 8003668:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800366a:	4b19      	ldr	r3, [pc, #100]	@ (80036d0 <HAL_SPI_MspInit+0xb8>)
 800366c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800366e:	4a18      	ldr	r2, [pc, #96]	@ (80036d0 <HAL_SPI_MspInit+0xb8>)
 8003670:	f043 0302 	orr.w	r3, r3, #2
 8003674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003676:	4b16      	ldr	r3, [pc, #88]	@ (80036d0 <HAL_SPI_MspInit+0xb8>)
 8003678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	60bb      	str	r3, [r7, #8]
 8003680:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003682:	23c0      	movs	r3, #192	@ 0xc0
 8003684:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003686:	2302      	movs	r3, #2
 8003688:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368a:	2300      	movs	r3, #0
 800368c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800368e:	2300      	movs	r3, #0
 8003690:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003692:	2305      	movs	r3, #5
 8003694:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003696:	f107 0314 	add.w	r3, r7, #20
 800369a:	4619      	mov	r1, r3
 800369c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036a0:	f004 fe10 	bl	80082c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80036a4:	2308      	movs	r3, #8
 80036a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a8:	2302      	movs	r3, #2
 80036aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ac:	2300      	movs	r3, #0
 80036ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b0:	2300      	movs	r3, #0
 80036b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80036b4:	2305      	movs	r3, #5
 80036b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036b8:	f107 0314 	add.w	r3, r7, #20
 80036bc:	4619      	mov	r1, r3
 80036be:	4805      	ldr	r0, [pc, #20]	@ (80036d4 <HAL_SPI_MspInit+0xbc>)
 80036c0:	f004 fe00 	bl	80082c4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80036c4:	bf00      	nop
 80036c6:	3728      	adds	r7, #40	@ 0x28
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40013000 	.word	0x40013000
 80036d0:	40021000 	.word	0x40021000
 80036d4:	48000400 	.word	0x48000400

080036d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b09a      	sub	sp, #104	@ 0x68
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	605a      	str	r2, [r3, #4]
 80036ea:	609a      	str	r2, [r3, #8]
 80036ec:	60da      	str	r2, [r3, #12]
 80036ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80036f0:	f107 0310 	add.w	r3, r7, #16
 80036f4:	2244      	movs	r2, #68	@ 0x44
 80036f6:	2100      	movs	r1, #0
 80036f8:	4618      	mov	r0, r3
 80036fa:	f00e fff2 	bl	80126e2 <memset>
  if(huart->Instance==USART1)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a4d      	ldr	r2, [pc, #308]	@ (8003838 <HAL_UART_MspInit+0x160>)
 8003704:	4293      	cmp	r3, r2
 8003706:	f040 8093 	bne.w	8003830 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800370a:	2301      	movs	r3, #1
 800370c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003712:	f107 0310 	add.w	r3, r7, #16
 8003716:	4618      	mov	r0, r3
 8003718:	f008 f9b8 	bl	800ba8c <HAL_RCCEx_PeriphCLKConfig>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003722:	f7ff fe2d 	bl	8003380 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003726:	4b45      	ldr	r3, [pc, #276]	@ (800383c <HAL_UART_MspInit+0x164>)
 8003728:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800372a:	4a44      	ldr	r2, [pc, #272]	@ (800383c <HAL_UART_MspInit+0x164>)
 800372c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003730:	6613      	str	r3, [r2, #96]	@ 0x60
 8003732:	4b42      	ldr	r3, [pc, #264]	@ (800383c <HAL_UART_MspInit+0x164>)
 8003734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003736:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800373a:	60fb      	str	r3, [r7, #12]
 800373c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800373e:	4b3f      	ldr	r3, [pc, #252]	@ (800383c <HAL_UART_MspInit+0x164>)
 8003740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003742:	4a3e      	ldr	r2, [pc, #248]	@ (800383c <HAL_UART_MspInit+0x164>)
 8003744:	f043 0301 	orr.w	r3, r3, #1
 8003748:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800374a:	4b3c      	ldr	r3, [pc, #240]	@ (800383c <HAL_UART_MspInit+0x164>)
 800374c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	60bb      	str	r3, [r7, #8]
 8003754:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8003756:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800375a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800375c:	2302      	movs	r3, #2
 800375e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003760:	2300      	movs	r3, #0
 8003762:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003764:	2300      	movs	r3, #0
 8003766:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003768:	2307      	movs	r3, #7
 800376a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800376c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003770:	4619      	mov	r1, r3
 8003772:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003776:	f004 fda5 	bl	80082c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 800377a:	4b31      	ldr	r3, [pc, #196]	@ (8003840 <HAL_UART_MspInit+0x168>)
 800377c:	4a31      	ldr	r2, [pc, #196]	@ (8003844 <HAL_UART_MspInit+0x16c>)
 800377e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003780:	4b2f      	ldr	r3, [pc, #188]	@ (8003840 <HAL_UART_MspInit+0x168>)
 8003782:	2218      	movs	r2, #24
 8003784:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003786:	4b2e      	ldr	r3, [pc, #184]	@ (8003840 <HAL_UART_MspInit+0x168>)
 8003788:	2200      	movs	r2, #0
 800378a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800378c:	4b2c      	ldr	r3, [pc, #176]	@ (8003840 <HAL_UART_MspInit+0x168>)
 800378e:	2200      	movs	r2, #0
 8003790:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003792:	4b2b      	ldr	r3, [pc, #172]	@ (8003840 <HAL_UART_MspInit+0x168>)
 8003794:	2280      	movs	r2, #128	@ 0x80
 8003796:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003798:	4b29      	ldr	r3, [pc, #164]	@ (8003840 <HAL_UART_MspInit+0x168>)
 800379a:	2200      	movs	r2, #0
 800379c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800379e:	4b28      	ldr	r3, [pc, #160]	@ (8003840 <HAL_UART_MspInit+0x168>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80037a4:	4b26      	ldr	r3, [pc, #152]	@ (8003840 <HAL_UART_MspInit+0x168>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80037aa:	4b25      	ldr	r3, [pc, #148]	@ (8003840 <HAL_UART_MspInit+0x168>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80037b0:	4823      	ldr	r0, [pc, #140]	@ (8003840 <HAL_UART_MspInit+0x168>)
 80037b2:	f004 fa55 	bl	8007c60 <HAL_DMA_Init>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 80037bc:	f7ff fde0 	bl	8003380 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a1f      	ldr	r2, [pc, #124]	@ (8003840 <HAL_UART_MspInit+0x168>)
 80037c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80037c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003840 <HAL_UART_MspInit+0x168>)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 80037ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003848 <HAL_UART_MspInit+0x170>)
 80037d0:	4a1e      	ldr	r2, [pc, #120]	@ (800384c <HAL_UART_MspInit+0x174>)
 80037d2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80037d4:	4b1c      	ldr	r3, [pc, #112]	@ (8003848 <HAL_UART_MspInit+0x170>)
 80037d6:	2219      	movs	r2, #25
 80037d8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037da:	4b1b      	ldr	r3, [pc, #108]	@ (8003848 <HAL_UART_MspInit+0x170>)
 80037dc:	2210      	movs	r2, #16
 80037de:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037e0:	4b19      	ldr	r3, [pc, #100]	@ (8003848 <HAL_UART_MspInit+0x170>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80037e6:	4b18      	ldr	r3, [pc, #96]	@ (8003848 <HAL_UART_MspInit+0x170>)
 80037e8:	2280      	movs	r2, #128	@ 0x80
 80037ea:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037ec:	4b16      	ldr	r3, [pc, #88]	@ (8003848 <HAL_UART_MspInit+0x170>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037f2:	4b15      	ldr	r3, [pc, #84]	@ (8003848 <HAL_UART_MspInit+0x170>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80037f8:	4b13      	ldr	r3, [pc, #76]	@ (8003848 <HAL_UART_MspInit+0x170>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80037fe:	4b12      	ldr	r3, [pc, #72]	@ (8003848 <HAL_UART_MspInit+0x170>)
 8003800:	2200      	movs	r2, #0
 8003802:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003804:	4810      	ldr	r0, [pc, #64]	@ (8003848 <HAL_UART_MspInit+0x170>)
 8003806:	f004 fa2b 	bl	8007c60 <HAL_DMA_Init>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d001      	beq.n	8003814 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8003810:	f7ff fdb6 	bl	8003380 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a0c      	ldr	r2, [pc, #48]	@ (8003848 <HAL_UART_MspInit+0x170>)
 8003818:	67da      	str	r2, [r3, #124]	@ 0x7c
 800381a:	4a0b      	ldr	r2, [pc, #44]	@ (8003848 <HAL_UART_MspInit+0x170>)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003820:	2200      	movs	r2, #0
 8003822:	2100      	movs	r1, #0
 8003824:	2025      	movs	r0, #37	@ 0x25
 8003826:	f003 ff70 	bl	800770a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800382a:	2025      	movs	r0, #37	@ 0x25
 800382c:	f003 ff87 	bl	800773e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003830:	bf00      	nop
 8003832:	3768      	adds	r7, #104	@ 0x68
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	40013800 	.word	0x40013800
 800383c:	40021000 	.word	0x40021000
 8003840:	2000122c 	.word	0x2000122c
 8003844:	40020008 	.word	0x40020008
 8003848:	2000128c 	.word	0x2000128c
 800384c:	4002001c 	.word	0x4002001c

08003850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003850:	b480      	push	{r7}
 8003852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003854:	bf00      	nop
 8003856:	e7fd      	b.n	8003854 <NMI_Handler+0x4>

08003858 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800385c:	bf00      	nop
 800385e:	e7fd      	b.n	800385c <HardFault_Handler+0x4>

08003860 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003864:	bf00      	nop
 8003866:	e7fd      	b.n	8003864 <MemManage_Handler+0x4>

08003868 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800386c:	bf00      	nop
 800386e:	e7fd      	b.n	800386c <BusFault_Handler+0x4>

08003870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003874:	bf00      	nop
 8003876:	e7fd      	b.n	8003874 <UsageFault_Handler+0x4>

08003878 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800387c:	bf00      	nop
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003886:	b480      	push	{r7}
 8003888:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800388a:	bf00      	nop
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr

08003894 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003898:	bf00      	nop
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr

080038a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038a6:	f002 f9e5 	bl	8005c74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038aa:	bf00      	nop
 80038ac:	bd80      	pop	{r7, pc}
	...

080038b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80038b4:	4802      	ldr	r0, [pc, #8]	@ (80038c0 <DMA1_Channel1_IRQHandler+0x10>)
 80038b6:	f004 fbb6 	bl	8008026 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80038ba:	bf00      	nop
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	2000122c 	.word	0x2000122c

080038c4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80038c8:	4802      	ldr	r0, [pc, #8]	@ (80038d4 <DMA1_Channel2_IRQHandler+0x10>)
 80038ca:	f004 fbac 	bl	8008026 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80038ce:	bf00      	nop
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	2000128c 	.word	0x2000128c

080038d8 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80038dc:	4802      	ldr	r0, [pc, #8]	@ (80038e8 <USB_LP_IRQHandler+0x10>)
 80038de:	f005 fee2 	bl	80096a6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80038e2:	bf00      	nop
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	2000310c 	.word	0x2000310c

080038ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80038f0:	480c      	ldr	r0, [pc, #48]	@ (8003924 <USART1_IRQHandler+0x38>)
 80038f2:	f008 fc37 	bl	800c164 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 80038f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003924 <USART1_IRQHandler+0x38>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003900:	2b40      	cmp	r3, #64	@ 0x40
 8003902:	d10d      	bne.n	8003920 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8003904:	4b07      	ldr	r3, [pc, #28]	@ (8003924 <USART1_IRQHandler+0x38>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2240      	movs	r2, #64	@ 0x40
 800390a:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800390c:	4b05      	ldr	r3, [pc, #20]	@ (8003924 <USART1_IRQHandler+0x38>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	4b04      	ldr	r3, [pc, #16]	@ (8003924 <USART1_IRQHandler+0x38>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800391a:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 800391c:	f001 ff34 	bl	8005788 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003920:	bf00      	nop
 8003922:	bd80      	pop	{r7, pc}
 8003924:	20001198 	.word	0x20001198

08003928 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  return 1;
 800392c:	2301      	movs	r3, #1
}
 800392e:	4618      	mov	r0, r3
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <_kill>:

int _kill(int pid, int sig)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003942:	f00e ff21 	bl	8012788 <__errno>
 8003946:	4603      	mov	r3, r0
 8003948:	2216      	movs	r2, #22
 800394a:	601a      	str	r2, [r3, #0]
  return -1;
 800394c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003950:	4618      	mov	r0, r3
 8003952:	3708      	adds	r7, #8
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <_exit>:

void _exit (int status)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003960:	f04f 31ff 	mov.w	r1, #4294967295
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f7ff ffe7 	bl	8003938 <_kill>
  while (1) {}    /* Make sure we hang here */
 800396a:	bf00      	nop
 800396c:	e7fd      	b.n	800396a <_exit+0x12>

0800396e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b086      	sub	sp, #24
 8003972:	af00      	add	r7, sp, #0
 8003974:	60f8      	str	r0, [r7, #12]
 8003976:	60b9      	str	r1, [r7, #8]
 8003978:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800397a:	2300      	movs	r3, #0
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	e00a      	b.n	8003996 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003980:	f3af 8000 	nop.w
 8003984:	4601      	mov	r1, r0
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	1c5a      	adds	r2, r3, #1
 800398a:	60ba      	str	r2, [r7, #8]
 800398c:	b2ca      	uxtb	r2, r1
 800398e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	3301      	adds	r3, #1
 8003994:	617b      	str	r3, [r7, #20]
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	429a      	cmp	r2, r3
 800399c:	dbf0      	blt.n	8003980 <_read+0x12>
  }

  return len;
 800399e:	687b      	ldr	r3, [r7, #4]
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3718      	adds	r7, #24
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039b4:	2300      	movs	r3, #0
 80039b6:	617b      	str	r3, [r7, #20]
 80039b8:	e009      	b.n	80039ce <_write+0x26>
  {
    __io_putchar(*ptr++);
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	1c5a      	adds	r2, r3, #1
 80039be:	60ba      	str	r2, [r7, #8]
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	3301      	adds	r3, #1
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	429a      	cmp	r2, r3
 80039d4:	dbf1      	blt.n	80039ba <_write+0x12>
  }
  return len;
 80039d6:	687b      	ldr	r3, [r7, #4]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <_close>:

int _close(int file)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80039e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a08:	605a      	str	r2, [r3, #4]
  return 0;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <_isatty>:

int _isatty(int file)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003a20:	2301      	movs	r3, #1
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	370c      	adds	r7, #12
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr

08003a2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b085      	sub	sp, #20
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	60f8      	str	r0, [r7, #12]
 8003a36:	60b9      	str	r1, [r7, #8]
 8003a38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a50:	4a14      	ldr	r2, [pc, #80]	@ (8003aa4 <_sbrk+0x5c>)
 8003a52:	4b15      	ldr	r3, [pc, #84]	@ (8003aa8 <_sbrk+0x60>)
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a5c:	4b13      	ldr	r3, [pc, #76]	@ (8003aac <_sbrk+0x64>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d102      	bne.n	8003a6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a64:	4b11      	ldr	r3, [pc, #68]	@ (8003aac <_sbrk+0x64>)
 8003a66:	4a12      	ldr	r2, [pc, #72]	@ (8003ab0 <_sbrk+0x68>)
 8003a68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a6a:	4b10      	ldr	r3, [pc, #64]	@ (8003aac <_sbrk+0x64>)
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4413      	add	r3, r2
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d207      	bcs.n	8003a88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a78:	f00e fe86 	bl	8012788 <__errno>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	220c      	movs	r2, #12
 8003a80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a82:	f04f 33ff 	mov.w	r3, #4294967295
 8003a86:	e009      	b.n	8003a9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a88:	4b08      	ldr	r3, [pc, #32]	@ (8003aac <_sbrk+0x64>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a8e:	4b07      	ldr	r3, [pc, #28]	@ (8003aac <_sbrk+0x64>)
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4413      	add	r3, r2
 8003a96:	4a05      	ldr	r2, [pc, #20]	@ (8003aac <_sbrk+0x64>)
 8003a98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3718      	adds	r7, #24
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	20008000 	.word	0x20008000
 8003aa8:	00000400 	.word	0x00000400
 8003aac:	200012ec 	.word	0x200012ec
 8003ab0:	20003758 	.word	0x20003758

08003ab4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003ab8:	4b06      	ldr	r3, [pc, #24]	@ (8003ad4 <SystemInit+0x20>)
 8003aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003abe:	4a05      	ldr	r2, [pc, #20]	@ (8003ad4 <SystemInit+0x20>)
 8003ac0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ac4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ac8:	bf00      	nop
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	e000ed00 	.word	0xe000ed00

08003ad8 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f7fc fbed 	bl	80002c0 <strlen>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8003aea:	89fb      	ldrh	r3, [r7, #14]
 8003aec:	4619      	mov	r1, r3
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f00d fbde 	bl	80112b0 <CDC_Transmit_FS>
}
 8003af4:	bf00      	nop
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b0a2      	sub	sp, #136	@ 0x88
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8003b04:	f107 0008 	add.w	r0, r7, #8
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a06      	ldr	r2, [pc, #24]	@ (8003b24 <usb_serial_println+0x28>)
 8003b0c:	2180      	movs	r1, #128	@ 0x80
 8003b0e:	f00e fd33 	bl	8012578 <sniprintf>
	usb_serial_print(buffer);
 8003b12:	f107 0308 	add.w	r3, r7, #8
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7ff ffde 	bl	8003ad8 <usb_serial_print>
}
 8003b1c:	bf00      	nop
 8003b1e:	3788      	adds	r7, #136	@ 0x88
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	080149a8 	.word	0x080149a8

08003b28 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	4603      	mov	r3, r0
 8003b30:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8003b32:	4a04      	ldr	r2, [pc, #16]	@ (8003b44 <modbus_Setup+0x1c>)
 8003b34:	79fb      	ldrb	r3, [r7, #7]
 8003b36:	7013      	strb	r3, [r2, #0]
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr
 8003b44:	200012f0 	.word	0x200012f0

08003b48 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b0e0      	sub	sp, #384	@ 0x180
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b52:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b56:	6018      	str	r0, [r3, #0]
 8003b58:	460a      	mov	r2, r1
 8003b5a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b5e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003b62:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8003b64:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b68:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003b6c:	881b      	ldrh	r3, [r3, #0]
 8003b6e:	2b05      	cmp	r3, #5
 8003b70:	f240 85a5 	bls.w	80046be <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 8003b74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8003b84:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b88:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	785b      	ldrb	r3, [r3, #1]
 8003b90:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8003b94:	4bcb      	ldr	r3, [pc, #812]	@ (8003ec4 <modbus_handle_frame+0x37c>)
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	f040 8590 	bne.w	80046c2 <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003ba2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ba6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003baa:	881b      	ldrh	r3, [r3, #0]
 8003bac:	3b01      	subs	r3, #1
 8003bae:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003bb2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003bb6:	6812      	ldr	r2, [r2, #0]
 8003bb8:	4413      	add	r3, r2
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	b21b      	sxth	r3, r3
 8003bbe:	021b      	lsls	r3, r3, #8
 8003bc0:	b21a      	sxth	r2, r3
 8003bc2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bc6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003bca:	881b      	ldrh	r3, [r3, #0]
 8003bcc:	3b02      	subs	r3, #2
 8003bce:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003bd2:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003bd6:	6809      	ldr	r1, [r1, #0]
 8003bd8:	440b      	add	r3, r1
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	b21b      	sxth	r3, r3
 8003bde:	4313      	orrs	r3, r2
 8003be0:	b21b      	sxth	r3, r3
 8003be2:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8003be6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bea:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003bee:	881b      	ldrh	r3, [r3, #0]
 8003bf0:	3b02      	subs	r3, #2
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bf8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bfc:	4611      	mov	r1, r2
 8003bfe:	6818      	ldr	r0, [r3, #0]
 8003c00:	f000 fd68 	bl	80046d4 <modbus_crc16>
 8003c04:	4603      	mov	r3, r0
 8003c06:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 8003c0a:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8003c0e:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8003c12:	429a      	cmp	r2, r3
 8003c14:	f040 8557 	bne.w	80046c6 <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8003c18:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	2b0f      	cmp	r3, #15
 8003c20:	f200 853f 	bhi.w	80046a2 <modbus_handle_frame+0xb5a>
 8003c24:	a201      	add	r2, pc, #4	@ (adr r2, 8003c2c <modbus_handle_frame+0xe4>)
 8003c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2a:	bf00      	nop
 8003c2c:	08003c6d 	.word	0x08003c6d
 8003c30:	08003e15 	.word	0x08003e15
 8003c34:	08003fc9 	.word	0x08003fc9
 8003c38:	08004133 	.word	0x08004133
 8003c3c:	080042a9 	.word	0x080042a9
 8003c40:	08004355 	.word	0x08004355
 8003c44:	080046a3 	.word	0x080046a3
 8003c48:	080046a3 	.word	0x080046a3
 8003c4c:	080046a3 	.word	0x080046a3
 8003c50:	080046a3 	.word	0x080046a3
 8003c54:	080046a3 	.word	0x080046a3
 8003c58:	080046a3 	.word	0x080046a3
 8003c5c:	080046a3 	.word	0x080046a3
 8003c60:	080046a3 	.word	0x080046a3
 8003c64:	080043ed 	.word	0x080043ed
 8003c68:	08004561 	.word	0x08004561
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003c6c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c70:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	3302      	adds	r3, #2
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	b21b      	sxth	r3, r3
 8003c7c:	021b      	lsls	r3, r3, #8
 8003c7e:	b21a      	sxth	r2, r3
 8003c80:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c84:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	3303      	adds	r3, #3
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	b21b      	sxth	r3, r3
 8003c90:	4313      	orrs	r3, r2
 8003c92:	b21b      	sxth	r3, r3
 8003c94:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003c98:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c9c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	3304      	adds	r3, #4
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	b21b      	sxth	r3, r3
 8003ca8:	021b      	lsls	r3, r3, #8
 8003caa:	b21a      	sxth	r2, r3
 8003cac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003cb0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	3305      	adds	r3, #5
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	b21b      	sxth	r3, r3
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	b21b      	sxth	r3, r3
 8003cc0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8003cc4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d003      	beq.n	8003cd4 <modbus_handle_frame+0x18c>
 8003ccc:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003cd0:	2b20      	cmp	r3, #32
 8003cd2:	d909      	bls.n	8003ce8 <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003cd4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003cd8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003cdc:	2203      	movs	r2, #3
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 fd60 	bl	80047a4 <modbus_send_exception>
				return;
 8003ce4:	f000 bcf0 	b.w	80046c8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8003ce8:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8003cec:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003cf0:	4413      	add	r3, r2
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003cfa:	4b73      	ldr	r3, [pc, #460]	@ (8003ec8 <modbus_handle_frame+0x380>)
 8003cfc:	881b      	ldrh	r3, [r3, #0]
 8003cfe:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d309      	bcc.n	8003d1a <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003d06:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003d0a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003d0e:	2202      	movs	r2, #2
 8003d10:	4618      	mov	r0, r3
 8003d12:	f000 fd47 	bl	80047a4 <modbus_send_exception>
				return;
 8003d16:	f000 bcd7 	b.w	80046c8 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003d1a:	4b6a      	ldr	r3, [pc, #424]	@ (8003ec4 <modbus_handle_frame+0x37c>)
 8003d1c:	781a      	ldrb	r2, [r3, #0]
 8003d1e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d22:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003d26:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003d28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d2c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003d30:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003d34:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8003d36:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003d3a:	3307      	adds	r3, #7
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	da00      	bge.n	8003d42 <modbus_handle_frame+0x1fa>
 8003d40:	3307      	adds	r3, #7
 8003d42:	10db      	asrs	r3, r3, #3
 8003d44:	b2da      	uxtb	r2, r3
 8003d46:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d4a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003d4e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003d50:	2303      	movs	r3, #3
 8003d52:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003d56:	2300      	movs	r3, #0
 8003d58:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8003d62:	2300      	movs	r3, #0
 8003d64:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003d68:	e044      	b.n	8003df4 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8003d6a:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fe fbc2 	bl	80024f8 <io_coil_read>
 8003d74:	4603      	mov	r3, r0
 8003d76:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8003d7a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d10b      	bne.n	8003d9a <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003d82:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003d86:	2201      	movs	r2, #1
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	b25a      	sxtb	r2, r3
 8003d8e:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8003d92:	4313      	orrs	r3, r2
 8003d94:	b25b      	sxtb	r3, r3
 8003d96:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8003d9a:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003d9e:	3301      	adds	r3, #1
 8003da0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8003da4:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003da8:	2b08      	cmp	r3, #8
 8003daa:	d006      	beq.n	8003dba <modbus_handle_frame+0x272>
 8003dac:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003db0:	3b01      	subs	r3, #1
 8003db2:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d112      	bne.n	8003de0 <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003dba:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8003dbe:	1c5a      	adds	r2, r3, #1
 8003dc0:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003dca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003dce:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8003dd2:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8003de0:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003de4:	3301      	adds	r3, #1
 8003de6:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8003dea:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8003dee:	3301      	adds	r3, #1
 8003df0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003df4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003df8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	dbb4      	blt.n	8003d6a <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8003e00:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8003e04:	f107 030c 	add.w	r3, r7, #12
 8003e08:	4611      	mov	r1, r2
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f000 fca0 	bl	8004750 <modbus_send_response>
 8003e10:	f000 bc5a 	b.w	80046c8 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003e14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e18:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	3302      	adds	r3, #2
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	b21b      	sxth	r3, r3
 8003e24:	021b      	lsls	r3, r3, #8
 8003e26:	b21a      	sxth	r2, r3
 8003e28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e2c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	3303      	adds	r3, #3
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	b21b      	sxth	r3, r3
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	b21b      	sxth	r3, r3
 8003e3c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8003e40:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e44:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	3304      	adds	r3, #4
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	b21b      	sxth	r3, r3
 8003e50:	021b      	lsls	r3, r3, #8
 8003e52:	b21a      	sxth	r2, r3
 8003e54:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e58:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	3305      	adds	r3, #5
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	b21b      	sxth	r3, r3
 8003e64:	4313      	orrs	r3, r2
 8003e66:	b21b      	sxth	r3, r3
 8003e68:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8003e6c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d003      	beq.n	8003e7c <modbus_handle_frame+0x334>
 8003e74:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003e78:	2b04      	cmp	r3, #4
 8003e7a:	d909      	bls.n	8003e90 <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003e7c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003e80:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003e84:	2203      	movs	r2, #3
 8003e86:	4618      	mov	r0, r3
 8003e88:	f000 fc8c 	bl	80047a4 <modbus_send_exception>
				return;
 8003e8c:	f000 bc1c 	b.w	80046c8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8003e90:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8003e94:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003e98:	4413      	add	r3, r2
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8003ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ecc <modbus_handle_frame+0x384>)
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d310      	bcc.n	8003ed0 <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003eae:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003eb2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f000 fc73 	bl	80047a4 <modbus_send_exception>
				return;
 8003ebe:	f000 bc03 	b.w	80046c8 <modbus_handle_frame+0xb80>
 8003ec2:	bf00      	nop
 8003ec4:	200012f0 	.word	0x200012f0
 8003ec8:	20000c28 	.word	0x20000c28
 8003ecc:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003ed0:	4bc3      	ldr	r3, [pc, #780]	@ (80041e0 <modbus_handle_frame+0x698>)
 8003ed2:	781a      	ldrb	r2, [r3, #0]
 8003ed4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ed8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003edc:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003ede:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ee2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ee6:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003eea:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8003eec:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003ef0:	3307      	adds	r3, #7
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	da00      	bge.n	8003ef8 <modbus_handle_frame+0x3b0>
 8003ef6:	3307      	adds	r3, #7
 8003ef8:	10db      	asrs	r3, r3, #3
 8003efa:	b2da      	uxtb	r2, r3
 8003efc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f00:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f04:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003f06:	2303      	movs	r3, #3
 8003f08:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8003f12:	2300      	movs	r3, #0
 8003f14:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8003f18:	2300      	movs	r3, #0
 8003f1a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8003f1e:	e044      	b.n	8003faa <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8003f20:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7fe fb91 	bl	800264c <io_discrete_in_read>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8003f30:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d10b      	bne.n	8003f50 <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003f38:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f42:	b25a      	sxtb	r2, r3
 8003f44:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	b25b      	sxtb	r3, r3
 8003f4c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8003f50:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003f54:	3301      	adds	r3, #1
 8003f56:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8003f5a:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003f5e:	2b08      	cmp	r3, #8
 8003f60:	d006      	beq.n	8003f70 <modbus_handle_frame+0x428>
 8003f62:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003f66:	3b01      	subs	r3, #1
 8003f68:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d112      	bne.n	8003f96 <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003f70:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8003f74:	1c5a      	adds	r2, r3, #1
 8003f76:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8003f7a:	4619      	mov	r1, r3
 8003f7c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f80:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f84:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8003f88:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8003f90:	2300      	movs	r3, #0
 8003f92:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8003f96:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8003fa0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8003faa:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003fae:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	dbb4      	blt.n	8003f20 <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8003fb6:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8003fba:	f107 030c 	add.w	r3, r7, #12
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f000 fbc5 	bl	8004750 <modbus_send_response>
 8003fc6:	e37f      	b.n	80046c8 <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8003fc8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fcc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	3302      	adds	r3, #2
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	b21b      	sxth	r3, r3
 8003fd8:	021b      	lsls	r3, r3, #8
 8003fda:	b21a      	sxth	r2, r3
 8003fdc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fe0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	3303      	adds	r3, #3
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	b21b      	sxth	r3, r3
 8003fec:	4313      	orrs	r3, r2
 8003fee:	b21b      	sxth	r3, r3
 8003ff0:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8003ff4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ff8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	3304      	adds	r3, #4
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	b21b      	sxth	r3, r3
 8004004:	021b      	lsls	r3, r3, #8
 8004006:	b21a      	sxth	r2, r3
 8004008:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800400c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	3305      	adds	r3, #5
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	b21b      	sxth	r3, r3
 8004018:	4313      	orrs	r3, r2
 800401a:	b21b      	sxth	r3, r3
 800401c:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8004020:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004024:	2b00      	cmp	r3, #0
 8004026:	d005      	beq.n	8004034 <modbus_handle_frame+0x4ec>
 8004028:	4b6e      	ldr	r3, [pc, #440]	@ (80041e4 <modbus_handle_frame+0x69c>)
 800402a:	881b      	ldrh	r3, [r3, #0]
 800402c:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8004030:	429a      	cmp	r2, r3
 8004032:	d908      	bls.n	8004046 <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004034:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004038:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800403c:	2203      	movs	r2, #3
 800403e:	4618      	mov	r0, r3
 8004040:	f000 fbb0 	bl	80047a4 <modbus_send_exception>
				return;
 8004044:	e340      	b.n	80046c8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8004046:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800404a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800404e:	4413      	add	r3, r2
 8004050:	b29b      	uxth	r3, r3
 8004052:	3b01      	subs	r3, #1
 8004054:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8004058:	4b62      	ldr	r3, [pc, #392]	@ (80041e4 <modbus_handle_frame+0x69c>)
 800405a:	881b      	ldrh	r3, [r3, #0]
 800405c:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8004060:	429a      	cmp	r2, r3
 8004062:	d308      	bcc.n	8004076 <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004064:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004068:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800406c:	2202      	movs	r2, #2
 800406e:	4618      	mov	r0, r3
 8004070:	f000 fb98 	bl	80047a4 <modbus_send_exception>
				return;
 8004074:	e328      	b.n	80046c8 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004076:	4b5a      	ldr	r3, [pc, #360]	@ (80041e0 <modbus_handle_frame+0x698>)
 8004078:	781a      	ldrb	r2, [r3, #0]
 800407a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800407e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004082:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004084:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004088:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800408c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004090:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8004092:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004096:	b2db      	uxtb	r3, r3
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	b2da      	uxtb	r2, r3
 800409c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040a0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040a4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80040a6:	2303      	movs	r3, #3
 80040a8:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80040ac:	2300      	movs	r3, #0
 80040ae:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80040b2:	e02f      	b.n	8004114 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 80040b4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7fe fb4f 	bl	800275c <io_holding_reg_read>
 80040be:	4603      	mov	r3, r0
 80040c0:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80040c4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80040c8:	0a1b      	lsrs	r3, r3, #8
 80040ca:	b299      	uxth	r1, r3
 80040cc:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80040d0:	1c5a      	adds	r2, r3, #1
 80040d2:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80040d6:	461a      	mov	r2, r3
 80040d8:	b2c9      	uxtb	r1, r1
 80040da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040de:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040e2:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80040e4:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80040e8:	1c5a      	adds	r2, r3, #1
 80040ea:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80040ee:	461a      	mov	r2, r3
 80040f0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80040f4:	b2d9      	uxtb	r1, r3
 80040f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040fe:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8004100:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004104:	3301      	adds	r3, #1
 8004106:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 800410a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800410e:	3301      	adds	r3, #1
 8004110:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004114:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004118:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800411c:	429a      	cmp	r2, r3
 800411e:	dbc9      	blt.n	80040b4 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8004120:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8004124:	f107 030c 	add.w	r3, r7, #12
 8004128:	4611      	mov	r1, r2
 800412a:	4618      	mov	r0, r3
 800412c:	f000 fb10 	bl	8004750 <modbus_send_response>
 8004130:	e2ca      	b.n	80046c8 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004132:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004136:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	3302      	adds	r3, #2
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	b21b      	sxth	r3, r3
 8004142:	021b      	lsls	r3, r3, #8
 8004144:	b21a      	sxth	r2, r3
 8004146:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800414a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	3303      	adds	r3, #3
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	b21b      	sxth	r3, r3
 8004156:	4313      	orrs	r3, r2
 8004158:	b21b      	sxth	r3, r3
 800415a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800415e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004162:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	3304      	adds	r3, #4
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	b21b      	sxth	r3, r3
 800416e:	021b      	lsls	r3, r3, #8
 8004170:	b21a      	sxth	r2, r3
 8004172:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004176:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	3305      	adds	r3, #5
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	b21b      	sxth	r3, r3
 8004182:	4313      	orrs	r3, r2
 8004184:	b21b      	sxth	r3, r3
 8004186:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800418a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <modbus_handle_frame+0x656>
 8004192:	4b15      	ldr	r3, [pc, #84]	@ (80041e8 <modbus_handle_frame+0x6a0>)
 8004194:	881b      	ldrh	r3, [r3, #0]
 8004196:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800419a:	429a      	cmp	r2, r3
 800419c:	d908      	bls.n	80041b0 <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800419e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80041a2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80041a6:	2203      	movs	r2, #3
 80041a8:	4618      	mov	r0, r3
 80041aa:	f000 fafb 	bl	80047a4 <modbus_send_exception>
				return;
 80041ae:	e28b      	b.n	80046c8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80041b0:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 80041b4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80041b8:	4413      	add	r3, r2
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	3b01      	subs	r3, #1
 80041be:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 80041c2:	4b09      	ldr	r3, [pc, #36]	@ (80041e8 <modbus_handle_frame+0x6a0>)
 80041c4:	881b      	ldrh	r3, [r3, #0]
 80041c6:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d30e      	bcc.n	80041ec <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80041ce:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80041d2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80041d6:	2202      	movs	r2, #2
 80041d8:	4618      	mov	r0, r3
 80041da:	f000 fae3 	bl	80047a4 <modbus_send_exception>
				return;
 80041de:	e273      	b.n	80046c8 <modbus_handle_frame+0xb80>
 80041e0:	200012f0 	.word	0x200012f0
 80041e4:	20000dd0 	.word	0x20000dd0
 80041e8:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80041ec:	4bb2      	ldr	r3, [pc, #712]	@ (80044b8 <modbus_handle_frame+0x970>)
 80041ee:	781a      	ldrb	r2, [r3, #0]
 80041f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041f4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80041f8:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80041fa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041fe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004202:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004206:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8004208:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800420c:	b2db      	uxtb	r3, r3
 800420e:	005b      	lsls	r3, r3, #1
 8004210:	b2da      	uxtb	r2, r3
 8004212:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004216:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800421a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800421c:	2303      	movs	r3, #3
 800421e:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004222:	2300      	movs	r3, #0
 8004224:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004228:	e02f      	b.n	800428a <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 800422a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800422e:	4618      	mov	r0, r3
 8004230:	f7fe fb4c 	bl	80028cc <io_input_reg_read>
 8004234:	4603      	mov	r3, r0
 8004236:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800423a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800423e:	0a1b      	lsrs	r3, r3, #8
 8004240:	b299      	uxth	r1, r3
 8004242:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004246:	1c5a      	adds	r2, r3, #1
 8004248:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 800424c:	461a      	mov	r2, r3
 800424e:	b2c9      	uxtb	r1, r1
 8004250:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004254:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004258:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800425a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800425e:	1c5a      	adds	r2, r3, #1
 8004260:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8004264:	461a      	mov	r2, r3
 8004266:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800426a:	b2d9      	uxtb	r1, r3
 800426c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004270:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004274:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8004276:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800427a:	3301      	adds	r3, #1
 800427c:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8004280:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004284:	3301      	adds	r3, #1
 8004286:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800428a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800428e:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8004292:	429a      	cmp	r2, r3
 8004294:	dbc9      	blt.n	800422a <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8004296:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800429a:	f107 030c 	add.w	r3, r7, #12
 800429e:	4611      	mov	r1, r2
 80042a0:	4618      	mov	r0, r3
 80042a2:	f000 fa55 	bl	8004750 <modbus_send_response>
 80042a6:	e20f      	b.n	80046c8 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 80042a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	3302      	adds	r3, #2
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	b21b      	sxth	r3, r3
 80042b8:	021b      	lsls	r3, r3, #8
 80042ba:	b21a      	sxth	r2, r3
 80042bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042c0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3303      	adds	r3, #3
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	b21b      	sxth	r3, r3
 80042cc:	4313      	orrs	r3, r2
 80042ce:	b21b      	sxth	r3, r3
 80042d0:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80042d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	3304      	adds	r3, #4
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	b21b      	sxth	r3, r3
 80042e4:	021b      	lsls	r3, r3, #8
 80042e6:	b21a      	sxth	r2, r3
 80042e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	3305      	adds	r3, #5
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	b21b      	sxth	r3, r3
 80042f8:	4313      	orrs	r3, r2
 80042fa:	b21b      	sxth	r3, r3
 80042fc:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004300:	4b6e      	ldr	r3, [pc, #440]	@ (80044bc <modbus_handle_frame+0x974>)
 8004302:	881b      	ldrh	r3, [r3, #0]
 8004304:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8004308:	429a      	cmp	r2, r3
 800430a:	d308      	bcc.n	800431e <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800430c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004310:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004314:	2202      	movs	r2, #2
 8004316:	4618      	mov	r0, r3
 8004318:	f000 fa44 	bl	80047a4 <modbus_send_exception>
				return;
 800431c:	e1d4      	b.n	80046c8 <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 800431e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8004322:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8004326:	bf0c      	ite	eq
 8004328:	2301      	moveq	r3, #1
 800432a:	2300      	movne	r3, #0
 800432c:	b2db      	uxtb	r3, r3
 800432e:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8004332:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8004336:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 800433a:	4611      	mov	r1, r2
 800433c:	4618      	mov	r0, r3
 800433e:	f7fe f8fb 	bl	8002538 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8004342:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004346:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800434a:	2106      	movs	r1, #6
 800434c:	6818      	ldr	r0, [r3, #0]
 800434e:	f000 f9ff 	bl	8004750 <modbus_send_response>
			break;
 8004352:	e1b9      	b.n	80046c8 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8004354:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004358:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	3302      	adds	r3, #2
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	b21b      	sxth	r3, r3
 8004364:	021b      	lsls	r3, r3, #8
 8004366:	b21a      	sxth	r2, r3
 8004368:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800436c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	3303      	adds	r3, #3
 8004374:	781b      	ldrb	r3, [r3, #0]
 8004376:	b21b      	sxth	r3, r3
 8004378:	4313      	orrs	r3, r2
 800437a:	b21b      	sxth	r3, r3
 800437c:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004380:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004384:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	3304      	adds	r3, #4
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	b21b      	sxth	r3, r3
 8004390:	021b      	lsls	r3, r3, #8
 8004392:	b21a      	sxth	r2, r3
 8004394:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004398:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	3305      	adds	r3, #5
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	b21b      	sxth	r3, r3
 80043a4:	4313      	orrs	r3, r2
 80043a6:	b21b      	sxth	r3, r3
 80043a8:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 80043ac:	4b44      	ldr	r3, [pc, #272]	@ (80044c0 <modbus_handle_frame+0x978>)
 80043ae:	881b      	ldrh	r3, [r3, #0]
 80043b0:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d308      	bcc.n	80043ca <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80043b8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80043bc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80043c0:	2202      	movs	r2, #2
 80043c2:	4618      	mov	r0, r3
 80043c4:	f000 f9ee 	bl	80047a4 <modbus_send_exception>
				return;
 80043c8:	e17e      	b.n	80046c8 <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80043ca:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 80043ce:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 80043d2:	4611      	mov	r1, r2
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7fe f9e1 	bl	800279c <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80043da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043de:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043e2:	2106      	movs	r1, #6
 80043e4:	6818      	ldr	r0, [r3, #0]
 80043e6:	f000 f9b3 	bl	8004750 <modbus_send_response>
			break;
 80043ea:	e16d      	b.n	80046c8 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80043ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	3302      	adds	r3, #2
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	b21b      	sxth	r3, r3
 80043fc:	021b      	lsls	r3, r3, #8
 80043fe:	b21a      	sxth	r2, r3
 8004400:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004404:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	3303      	adds	r3, #3
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	b21b      	sxth	r3, r3
 8004410:	4313      	orrs	r3, r2
 8004412:	b21b      	sxth	r3, r3
 8004414:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004418:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800441c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	3304      	adds	r3, #4
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	b21b      	sxth	r3, r3
 8004428:	021b      	lsls	r3, r3, #8
 800442a:	b21a      	sxth	r2, r3
 800442c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004430:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	3305      	adds	r3, #5
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	b21b      	sxth	r3, r3
 800443c:	4313      	orrs	r3, r2
 800443e:	b21b      	sxth	r3, r3
 8004440:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8004444:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004448:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	799b      	ldrb	r3, [r3, #6]
 8004450:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8004454:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004458:	3307      	adds	r3, #7
 800445a:	2b00      	cmp	r3, #0
 800445c:	da00      	bge.n	8004460 <modbus_handle_frame+0x918>
 800445e:	3307      	adds	r3, #7
 8004460:	10db      	asrs	r3, r3, #3
 8004462:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004466:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800446a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800446e:	4413      	add	r3, r2
 8004470:	4a12      	ldr	r2, [pc, #72]	@ (80044bc <modbus_handle_frame+0x974>)
 8004472:	8812      	ldrh	r2, [r2, #0]
 8004474:	4293      	cmp	r3, r2
 8004476:	dd08      	ble.n	800448a <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004478:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800447c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004480:	2202      	movs	r2, #2
 8004482:	4618      	mov	r0, r3
 8004484:	f000 f98e 	bl	80047a4 <modbus_send_exception>
				return;
 8004488:	e11e      	b.n	80046c8 <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 800448a:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 800448e:	b29b      	uxth	r3, r3
 8004490:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8004494:	429a      	cmp	r2, r3
 8004496:	d008      	beq.n	80044aa <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004498:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800449c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80044a0:	2203      	movs	r2, #3
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 f97e 	bl	80047a4 <modbus_send_exception>
				return;
 80044a8:	e10e      	b.n	80046c8 <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 80044aa:	2307      	movs	r3, #7
 80044ac:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 80044b0:	2300      	movs	r3, #0
 80044b2:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80044b6:	e044      	b.n	8004542 <modbus_handle_frame+0x9fa>
 80044b8:	200012f0 	.word	0x200012f0
 80044bc:	20000c28 	.word	0x20000c28
 80044c0:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 80044c4:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80044c8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80044cc:	4413      	add	r3, r2
 80044ce:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 80044d2:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80044d6:	08db      	lsrs	r3, r3, #3
 80044d8:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 80044dc:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80044e0:	f003 0307 	and.w	r3, r3, #7
 80044e4:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 80044e8:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80044ec:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80044f0:	4413      	add	r3, r2
 80044f2:	461a      	mov	r2, r3
 80044f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4413      	add	r3, r2
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	461a      	mov	r2, r3
 8004504:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8004508:	fa42 f303 	asr.w	r3, r2, r3
 800450c:	b2db      	uxtb	r3, r3
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8004516:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800451a:	2b00      	cmp	r3, #0
 800451c:	bf14      	ite	ne
 800451e:	2301      	movne	r3, #1
 8004520:	2300      	moveq	r3, #0
 8004522:	b2db      	uxtb	r3, r3
 8004524:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8004528:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 800452c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8004530:	4611      	mov	r1, r2
 8004532:	4618      	mov	r0, r3
 8004534:	f7fe f800 	bl	8002538 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8004538:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800453c:	3301      	adds	r3, #1
 800453e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004542:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8004546:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800454a:	429a      	cmp	r2, r3
 800454c:	d3ba      	bcc.n	80044c4 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800454e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004552:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004556:	2106      	movs	r1, #6
 8004558:	6818      	ldr	r0, [r3, #0]
 800455a:	f000 f8f9 	bl	8004750 <modbus_send_response>
			break;
 800455e:	e0b3      	b.n	80046c8 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004560:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004564:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	3302      	adds	r3, #2
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	b21b      	sxth	r3, r3
 8004570:	021b      	lsls	r3, r3, #8
 8004572:	b21a      	sxth	r2, r3
 8004574:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004578:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	3303      	adds	r3, #3
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	b21b      	sxth	r3, r3
 8004584:	4313      	orrs	r3, r2
 8004586:	b21b      	sxth	r3, r3
 8004588:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800458c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004590:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	3304      	adds	r3, #4
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	b21b      	sxth	r3, r3
 800459c:	021b      	lsls	r3, r3, #8
 800459e:	b21a      	sxth	r2, r3
 80045a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	3305      	adds	r3, #5
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	b21b      	sxth	r3, r3
 80045b0:	4313      	orrs	r3, r2
 80045b2:	b21b      	sxth	r3, r3
 80045b4:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 80045b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	799b      	ldrb	r3, [r3, #6]
 80045c4:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 80045c8:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 80045cc:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80045d0:	4413      	add	r3, r2
 80045d2:	4a3f      	ldr	r2, [pc, #252]	@ (80046d0 <modbus_handle_frame+0xb88>)
 80045d4:	8812      	ldrh	r2, [r2, #0]
 80045d6:	4293      	cmp	r3, r2
 80045d8:	dd08      	ble.n	80045ec <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80045da:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80045de:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80045e2:	2202      	movs	r2, #2
 80045e4:	4618      	mov	r0, r3
 80045e6:	f000 f8dd 	bl	80047a4 <modbus_send_exception>
				return;
 80045ea:	e06d      	b.n	80046c8 <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80045ec:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 80045f0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80045f4:	005b      	lsls	r3, r3, #1
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d008      	beq.n	800460c <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80045fa:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80045fe:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004602:	2203      	movs	r2, #3
 8004604:	4618      	mov	r0, r3
 8004606:	f000 f8cd 	bl	80047a4 <modbus_send_exception>
				return;
 800460a:	e05d      	b.n	80046c8 <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 800460c:	2307      	movs	r3, #7
 800460e:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004612:	2300      	movs	r3, #0
 8004614:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004618:	e034      	b.n	8004684 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 800461a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800461e:	b29a      	uxth	r2, r3
 8004620:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8004624:	4413      	add	r3, r2
 8004626:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 800462a:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 800462e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004632:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004636:	6812      	ldr	r2, [r2, #0]
 8004638:	4413      	add	r3, r2
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	b21b      	sxth	r3, r3
 800463e:	021b      	lsls	r3, r3, #8
 8004640:	b21a      	sxth	r2, r3
 8004642:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004646:	3301      	adds	r3, #1
 8004648:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800464c:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004650:	6809      	ldr	r1, [r1, #0]
 8004652:	440b      	add	r3, r1
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	b21b      	sxth	r3, r3
 8004658:	4313      	orrs	r3, r2
 800465a:	b21b      	sxth	r3, r3
 800465c:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004660:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8004664:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8004668:	4611      	mov	r1, r2
 800466a:	4618      	mov	r0, r3
 800466c:	f7fe f896 	bl	800279c <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8004670:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004674:	3302      	adds	r3, #2
 8004676:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 800467a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800467e:	3301      	adds	r3, #1
 8004680:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004684:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004688:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 800468c:	429a      	cmp	r2, r3
 800468e:	dbc4      	blt.n	800461a <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004690:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004694:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004698:	2106      	movs	r1, #6
 800469a:	6818      	ldr	r0, [r3, #0]
 800469c:	f000 f858 	bl	8004750 <modbus_send_response>
			break;
 80046a0:	e012      	b.n	80046c8 <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 80046a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046a6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80046aa:	881a      	ldrh	r2, [r3, #0]
 80046ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046b4:	4611      	mov	r1, r2
 80046b6:	6818      	ldr	r0, [r3, #0]
 80046b8:	f000 f8ac 	bl	8004814 <modbus_vendor_handle_frame>
			break;
 80046bc:	e004      	b.n	80046c8 <modbus_handle_frame+0xb80>
	if (len < 6) return;
 80046be:	bf00      	nop
 80046c0:	e002      	b.n	80046c8 <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 80046c2:	bf00      	nop
 80046c4:	e000      	b.n	80046c8 <modbus_handle_frame+0xb80>
		return;
 80046c6:	bf00      	nop
		}
	}
}
 80046c8:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	20000dd0 	.word	0x20000dd0

080046d4 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	460b      	mov	r3, r1
 80046de:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80046e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80046e4:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80046e6:	2300      	movs	r3, #0
 80046e8:	81bb      	strh	r3, [r7, #12]
 80046ea:	e026      	b.n	800473a <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80046ec:	89bb      	ldrh	r3, [r7, #12]
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	4413      	add	r3, r2
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	461a      	mov	r2, r3
 80046f6:	89fb      	ldrh	r3, [r7, #14]
 80046f8:	4053      	eors	r3, r2
 80046fa:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80046fc:	2300      	movs	r3, #0
 80046fe:	72fb      	strb	r3, [r7, #11]
 8004700:	e015      	b.n	800472e <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8004702:	89fb      	ldrh	r3, [r7, #14]
 8004704:	f003 0301 	and.w	r3, r3, #1
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00a      	beq.n	8004722 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 800470c:	89fb      	ldrh	r3, [r7, #14]
 800470e:	085b      	lsrs	r3, r3, #1
 8004710:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8004712:	89fb      	ldrh	r3, [r7, #14]
 8004714:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004718:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 800471c:	43db      	mvns	r3, r3
 800471e:	81fb      	strh	r3, [r7, #14]
 8004720:	e002      	b.n	8004728 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8004722:	89fb      	ldrh	r3, [r7, #14]
 8004724:	085b      	lsrs	r3, r3, #1
 8004726:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004728:	7afb      	ldrb	r3, [r7, #11]
 800472a:	3301      	adds	r3, #1
 800472c:	72fb      	strb	r3, [r7, #11]
 800472e:	7afb      	ldrb	r3, [r7, #11]
 8004730:	2b07      	cmp	r3, #7
 8004732:	d9e6      	bls.n	8004702 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8004734:	89bb      	ldrh	r3, [r7, #12]
 8004736:	3301      	adds	r3, #1
 8004738:	81bb      	strh	r3, [r7, #12]
 800473a:	89ba      	ldrh	r2, [r7, #12]
 800473c:	887b      	ldrh	r3, [r7, #2]
 800473e:	429a      	cmp	r2, r3
 8004740:	d3d4      	bcc.n	80046ec <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8004742:	89fb      	ldrh	r3, [r7, #14]
}
 8004744:	4618      	mov	r0, r3
 8004746:	3714      	adds	r7, #20
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	460b      	mov	r3, r1
 800475a:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 800475c:	887b      	ldrh	r3, [r7, #2]
 800475e:	4619      	mov	r1, r3
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f7ff ffb7 	bl	80046d4 <modbus_crc16>
 8004766:	4603      	mov	r3, r0
 8004768:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 800476a:	887b      	ldrh	r3, [r7, #2]
 800476c:	1c5a      	adds	r2, r3, #1
 800476e:	807a      	strh	r2, [r7, #2]
 8004770:	461a      	mov	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4413      	add	r3, r2
 8004776:	89fa      	ldrh	r2, [r7, #14]
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 800477c:	89fb      	ldrh	r3, [r7, #14]
 800477e:	0a1b      	lsrs	r3, r3, #8
 8004780:	b29a      	uxth	r2, r3
 8004782:	887b      	ldrh	r3, [r7, #2]
 8004784:	1c59      	adds	r1, r3, #1
 8004786:	8079      	strh	r1, [r7, #2]
 8004788:	4619      	mov	r1, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	440b      	add	r3, r1
 800478e:	b2d2      	uxtb	r2, r2
 8004790:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8004792:	887b      	ldrh	r3, [r7, #2]
 8004794:	4619      	mov	r1, r3
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f000 ff40 	bl	800561c <RS485_Transmit>
}
 800479c:	bf00      	nop
 800479e:	3710      	adds	r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	4603      	mov	r3, r0
 80047ac:	71fb      	strb	r3, [r7, #7]
 80047ae:	460b      	mov	r3, r1
 80047b0:	71bb      	strb	r3, [r7, #6]
 80047b2:	4613      	mov	r3, r2
 80047b4:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 80047b6:	79fb      	ldrb	r3, [r7, #7]
 80047b8:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 80047ba:	79bb      	ldrb	r3, [r7, #6]
 80047bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 80047c4:	797b      	ldrb	r3, [r7, #5]
 80047c6:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 80047c8:	f107 0308 	add.w	r3, r7, #8
 80047cc:	2103      	movs	r1, #3
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7ff ff80 	bl	80046d4 <modbus_crc16>
 80047d4:	4603      	mov	r3, r0
 80047d6:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 80047d8:	89fb      	ldrh	r3, [r7, #14]
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 80047de:	89fb      	ldrh	r3, [r7, #14]
 80047e0:	0a1b      	lsrs	r3, r3, #8
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 80047e8:	f107 0308 	add.w	r3, r7, #8
 80047ec:	2105      	movs	r1, #5
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 ff14 	bl	800561c <RS485_Transmit>
}
 80047f4:	bf00      	nop
 80047f6:	3710      	adds	r7, #16
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 80047fc:	b480      	push	{r7}
 80047fe:	af00      	add	r7, sp, #0
	return slave_address;
 8004800:	4b03      	ldr	r3, [pc, #12]	@ (8004810 <modbusGetSlaveAddress+0x14>)
 8004802:	781b      	ldrb	r3, [r3, #0]
}
 8004804:	4618      	mov	r0, r3
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	200012f0 	.word	0x200012f0

08004814 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8004814:	b580      	push	{r7, lr}
 8004816:	b0ee      	sub	sp, #440	@ 0x1b8
 8004818:	af02      	add	r7, sp, #8
 800481a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800481e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004822:	6018      	str	r0, [r3, #0]
 8004824:	460a      	mov	r2, r1
 8004826:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800482a:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 800482e:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8004830:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004834:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	785b      	ldrb	r3, [r3, #1]
 800483c:	f887 31ab 	strb.w	r3, [r7, #427]	@ 0x1ab
	uint8_t slave_address = modbusGetSlaveAddress();
 8004840:	f7ff ffdc 	bl	80047fc <modbusGetSlaveAddress>
 8004844:	4603      	mov	r3, r0
 8004846:	f887 31aa 	strb.w	r3, [r7, #426]	@ 0x1aa

	switch (function) {
 800484a:	f897 31ab 	ldrb.w	r3, [r7, #427]	@ 0x1ab
 800484e:	3b65      	subs	r3, #101	@ 0x65
 8004850:	2b14      	cmp	r3, #20
 8004852:	f200 866b 	bhi.w	800552c <modbus_vendor_handle_frame+0xd18>
 8004856:	a201      	add	r2, pc, #4	@ (adr r2, 800485c <modbus_vendor_handle_frame+0x48>)
 8004858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800485c:	080048b1 	.word	0x080048b1
 8004860:	08004c3b 	.word	0x08004c3b
 8004864:	08004ca9 	.word	0x08004ca9
 8004868:	08004ef9 	.word	0x08004ef9
 800486c:	0800552d 	.word	0x0800552d
 8004870:	0800552d 	.word	0x0800552d
 8004874:	0800552d 	.word	0x0800552d
 8004878:	0800552d 	.word	0x0800552d
 800487c:	0800552d 	.word	0x0800552d
 8004880:	0800552d 	.word	0x0800552d
 8004884:	0800552d 	.word	0x0800552d
 8004888:	0800552d 	.word	0x0800552d
 800488c:	0800552d 	.word	0x0800552d
 8004890:	0800552d 	.word	0x0800552d
 8004894:	0800552d 	.word	0x0800552d
 8004898:	0800552d 	.word	0x0800552d
 800489c:	08004fb3 	.word	0x08004fb3
 80048a0:	08005079 	.word	0x08005079
 80048a4:	080051fb 	.word	0x080051fb
 80048a8:	08005333 	.word	0x08005333
 80048ac:	08005435 	.word	0x08005435
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 80048b0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80048b4:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	2b16      	cmp	r3, #22
 80048bc:	d009      	beq.n	80048d2 <modbus_vendor_handle_frame+0xbe>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80048be:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80048c2:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80048c6:	2203      	movs	r2, #3
 80048c8:	4618      	mov	r0, r3
 80048ca:	f7ff ff6b 	bl	80047a4 <modbus_send_exception>
				return;
 80048ce:	f000 be36 	b.w	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 80048d2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80048d6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	789b      	ldrb	r3, [r3, #2]
 80048de:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 80048e2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80048e6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	3303      	adds	r3, #3
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	b21b      	sxth	r3, r3
 80048f2:	021b      	lsls	r3, r3, #8
 80048f4:	b21a      	sxth	r2, r3
 80048f6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80048fa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	3304      	adds	r3, #4
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	b21b      	sxth	r3, r3
 8004906:	4313      	orrs	r3, r2
 8004908:	b21b      	sxth	r3, r3
 800490a:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op1Raw = frame[5];
 800490e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004912:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	795b      	ldrb	r3, [r3, #5]
 800491a:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 800491e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004922:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	3306      	adds	r3, #6
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	b21b      	sxth	r3, r3
 800492e:	021b      	lsls	r3, r3, #8
 8004930:	b21a      	sxth	r2, r3
 8004932:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004936:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	3307      	adds	r3, #7
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	b21b      	sxth	r3, r3
 8004942:	4313      	orrs	r3, r2
 8004944:	b21b      	sxth	r3, r3
 8004946:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t input_type2Raw = frame[8];
 800494a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800494e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	7a1b      	ldrb	r3, [r3, #8]
 8004956:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 800495a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800495e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	3309      	adds	r3, #9
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	b21b      	sxth	r3, r3
 800496a:	021b      	lsls	r3, r3, #8
 800496c:	b21a      	sxth	r2, r3
 800496e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004972:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	330a      	adds	r3, #10
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	b21b      	sxth	r3, r3
 800497e:	4313      	orrs	r3, r2
 8004980:	b21b      	sxth	r3, r3
 8004982:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint8_t op2Raw = frame[11];
 8004986:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800498a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	7adb      	ldrb	r3, [r3, #11]
 8004992:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8004996:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800499a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	330c      	adds	r3, #12
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	b21b      	sxth	r3, r3
 80049a6:	021b      	lsls	r3, r3, #8
 80049a8:	b21a      	sxth	r2, r3
 80049aa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80049ae:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	330d      	adds	r3, #13
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	b21b      	sxth	r3, r3
 80049ba:	4313      	orrs	r3, r2
 80049bc:	b21b      	sxth	r3, r3
 80049be:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
			uint8_t joinRaw = frame[14];
 80049c2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80049c6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	7b9b      	ldrb	r3, [r3, #14]
 80049ce:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			uint8_t output_typeRaw = frame[15];
 80049d2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80049d6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	7bdb      	ldrb	r3, [r3, #15]
 80049de:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 80049e2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80049e6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	3310      	adds	r3, #16
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	b21b      	sxth	r3, r3
 80049f2:	021b      	lsls	r3, r3, #8
 80049f4:	b21a      	sxth	r2, r3
 80049f6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80049fa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	3311      	adds	r3, #17
 8004a02:	781b      	ldrb	r3, [r3, #0]
 8004a04:	b21b      	sxth	r3, r3
 8004a06:	4313      	orrs	r3, r2
 8004a08:	b21b      	sxth	r3, r3
 8004a0a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8004a0e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004a12:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	3312      	adds	r3, #18
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	b21b      	sxth	r3, r3
 8004a1e:	021b      	lsls	r3, r3, #8
 8004a20:	b21a      	sxth	r2, r3
 8004a22:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004a26:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	3313      	adds	r3, #19
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	b21b      	sxth	r3, r3
 8004a32:	4313      	orrs	r3, r2
 8004a34:	b21b      	sxth	r3, r3
 8004a36:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8004a3a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00b      	beq.n	8004a5a <modbus_vendor_handle_frame+0x246>
 8004a42:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004a46:	2b04      	cmp	r3, #4
 8004a48:	d807      	bhi.n	8004a5a <modbus_vendor_handle_frame+0x246>
 8004a4a:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d003      	beq.n	8004a5a <modbus_vendor_handle_frame+0x246>
 8004a52:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8004a56:	2b04      	cmp	r3, #4
 8004a58:	d909      	bls.n	8004a6e <modbus_vendor_handle_frame+0x25a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004a5a:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004a5e:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004a62:	2203      	movs	r2, #3
 8004a64:	4618      	mov	r0, r3
 8004a66:	f7ff fe9d 	bl	80047a4 <modbus_send_exception>
				return;
 8004a6a:	f000 bd68 	b.w	800553e <modbus_vendor_handle_frame+0xd2a>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8004a6e:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d011      	beq.n	8004a9a <modbus_vendor_handle_frame+0x286>
 8004a76:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d003      	beq.n	8004a86 <modbus_vendor_handle_frame+0x272>
 8004a7e:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004a82:	2b04      	cmp	r3, #4
 8004a84:	d909      	bls.n	8004a9a <modbus_vendor_handle_frame+0x286>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004a86:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004a8a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004a8e:	2203      	movs	r2, #3
 8004a90:	4618      	mov	r0, r3
 8004a92:	f7ff fe87 	bl	80047a4 <modbus_send_exception>
				return;
 8004a96:	f000 bd52 	b.w	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8004a9a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d003      	beq.n	8004aaa <modbus_vendor_handle_frame+0x296>
 8004aa2:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004aa6:	2b06      	cmp	r3, #6
 8004aa8:	d909      	bls.n	8004abe <modbus_vendor_handle_frame+0x2aa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004aaa:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004aae:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004ab2:	2203      	movs	r2, #3
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7ff fe75 	bl	80047a4 <modbus_send_exception>
				return;
 8004aba:	f000 bd40 	b.w	800553e <modbus_vendor_handle_frame+0xd2a>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8004abe:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d011      	beq.n	8004aea <modbus_vendor_handle_frame+0x2d6>
 8004ac6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d003      	beq.n	8004ad6 <modbus_vendor_handle_frame+0x2c2>
 8004ace:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ad2:	2b06      	cmp	r3, #6
 8004ad4:	d909      	bls.n	8004aea <modbus_vendor_handle_frame+0x2d6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004ad6:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004ada:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004ade:	2203      	movs	r2, #3
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7ff fe5f 	bl	80047a4 <modbus_send_exception>
				return;
 8004ae6:	f000 bd2a 	b.w	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8004aea:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d003      	beq.n	8004afa <modbus_vendor_handle_frame+0x2e6>
 8004af2:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004af6:	2b03      	cmp	r3, #3
 8004af8:	d909      	bls.n	8004b0e <modbus_vendor_handle_frame+0x2fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004afa:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004afe:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004b02:	2203      	movs	r2, #3
 8004b04:	4618      	mov	r0, r3
 8004b06:	f7ff fe4d 	bl	80047a4 <modbus_send_exception>
				return;
 8004b0a:	f000 bd18 	b.w	800553e <modbus_vendor_handle_frame+0xd2a>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8004b0e:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004b12:	3b01      	subs	r3, #1
 8004b14:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
			RegisterType output_type = output_typeRaw - 1;
 8004b18:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	f887 3150 	strb.w	r3, [r7, #336]	@ 0x150
			ComparisonOp op1 = op1Raw - 1;
 8004b22:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004b26:	3b01      	subs	r3, #1
 8004b28:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			LogicJoin join = joinRaw - 1;
 8004b2c:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004b30:	3b01      	subs	r3, #1
 8004b32:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

			RegisterType input_type2 = 0;
 8004b36:	2300      	movs	r3, #0
 8004b38:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
			ComparisonOp op2 = 0;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f887 31ae 	strb.w	r3, [r7, #430]	@ 0x1ae
			if (joinRaw != 1) {
 8004b42:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d009      	beq.n	8004b5e <modbus_vendor_handle_frame+0x34a>
				input_type2 = input_type2Raw - 1;
 8004b4a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
				op2 = op2Raw - 1;
 8004b54:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	f887 31ae 	strb.w	r3, [r7, #430]	@ 0x1ae
			}


			LogicRule newRule = {
 8004b5e:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 8004b62:	f887 3134 	strb.w	r3, [r7, #308]	@ 0x134
 8004b66:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004b6a:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
 8004b6e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004b72:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 8004b76:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 8004b7a:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 8004b7e:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 8004b82:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8004b86:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004b8a:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8004b8e:	f897 31ae 	ldrb.w	r3, [r7, #430]	@ 0x1ae
 8004b92:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8004b96:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 8004b9a:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8004b9e:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004ba2:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 8004ba6:	f897 3150 	ldrb.w	r3, [r7, #336]	@ 0x150
 8004baa:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
 8004bae:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004bb2:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8004bb6:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 8004bba:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			bool status = automation_add_rule(newRule);
 8004bc4:	466b      	mov	r3, sp
 8004bc6:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 8004bca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004bce:	6018      	str	r0, [r3, #0]
 8004bd0:	3304      	adds	r3, #4
 8004bd2:	8019      	strh	r1, [r3, #0]
 8004bd4:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8004bd8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004bda:	f7fc fae1 	bl	80011a0 <automation_add_rule>
 8004bde:	4603      	mov	r3, r0
 8004be0:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
			if (status == false) {
 8004be4:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 8004be8:	f083 0301 	eor.w	r3, r3, #1
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d002      	beq.n	8004bf8 <modbus_vendor_handle_frame+0x3e4>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004bf8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004bfc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c00:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8004c04:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004c06:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c0a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c0e:	2265      	movs	r2, #101	@ 0x65
 8004c10:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8004c12:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c16:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c1a:	f897 21ad 	ldrb.w	r2, [r7, #429]	@ 0x1ad
 8004c1e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8004c20:	2303      	movs	r3, #3
 8004c22:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

			modbus_send_response(responseData, responseLen);
 8004c26:	f8b7 214a 	ldrh.w	r2, [r7, #330]	@ 0x14a
 8004c2a:	f107 030c 	add.w	r3, r7, #12
 8004c2e:	4611      	mov	r1, r2
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7ff fd8d 	bl	8004750 <modbus_send_response>
 8004c36:	f000 bc82 	b.w	800553e <modbus_vendor_handle_frame+0xd2a>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 8004c3a:	f7fc faf1 	bl	8001220 <automation_get_rule_count>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a

			responseData[0] = slave_address; // the address of us
 8004c44:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c48:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c4c:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8004c50:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004c52:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c56:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c5a:	2265      	movs	r2, #101	@ 0x65
 8004c5c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8004c5e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c62:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c66:	2202      	movs	r2, #2
 8004c68:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8004c6a:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8004c6e:	0a1b      	lsrs	r3, r3, #8
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	b2da      	uxtb	r2, r3
 8004c74:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c78:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c7c:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8004c7e:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8004c82:	b2da      	uxtb	r2, r3
 8004c84:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c88:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c8c:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8004c8e:	2305      	movs	r3, #5
 8004c90:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			modbus_send_response(responseData, responseLen);
 8004c94:	f8b7 2168 	ldrh.w	r2, [r7, #360]	@ 0x168
 8004c98:	f107 030c 	add.w	r3, r7, #12
 8004c9c:	4611      	mov	r1, r2
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7ff fd56 	bl	8004750 <modbus_send_response>
			break;
 8004ca4:	f000 bc4b 	b.w	800553e <modbus_vendor_handle_frame+0xd2a>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8004ca8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004cac:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8004cb0:	881b      	ldrh	r3, [r3, #0]
 8004cb2:	2b06      	cmp	r3, #6
 8004cb4:	d009      	beq.n	8004cca <modbus_vendor_handle_frame+0x4b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004cb6:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004cba:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004cbe:	2203      	movs	r2, #3
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7ff fd6f 	bl	80047a4 <modbus_send_exception>
				return;
 8004cc6:	f000 bc3a 	b.w	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8004cca:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004cce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	3302      	adds	r3, #2
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	b21b      	sxth	r3, r3
 8004cda:	021b      	lsls	r3, r3, #8
 8004cdc:	b21a      	sxth	r2, r3
 8004cde:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004ce2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	3303      	adds	r3, #3
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	b21b      	sxth	r3, r3
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	b21b      	sxth	r3, r3
 8004cf2:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8004cf6:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8004cfa:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8004cfe:	4611      	mov	r1, r2
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7fc fa99 	bl	8001238 <automation_get_rule>
 8004d06:	4603      	mov	r3, r0
 8004d08:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			if (status == false) {
 8004d0c:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8004d10:	f083 0301 	eor.w	r3, r3, #1
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d009      	beq.n	8004d2e <modbus_vendor_handle_frame+0x51a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8004d1a:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004d1e:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004d22:	2204      	movs	r2, #4
 8004d24:	4618      	mov	r0, r3
 8004d26:	f7ff fd3d 	bl	80047a4 <modbus_send_exception>
				return;
 8004d2a:	f000 bc08 	b.w	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8004d2e:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8004d32:	3301      	adds	r3, #1
 8004d34:	f887 3182 	strb.w	r3, [r7, #386]	@ 0x182
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8004d38:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8004d3c:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8004d40:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8004d44:	3301      	adds	r3, #1
 8004d46:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8004d4a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004d4e:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8004d52:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8004d56:	3301      	adds	r3, #1
 8004d58:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8004d5c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8004d60:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8004d64:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8004d68:	3301      	adds	r3, #1
 8004d6a:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8004d6e:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8004d72:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8004d76:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8004d80:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 8004d84:	3301      	adds	r3, #1
 8004d86:	f887 3172 	strb.w	r3, [r7, #370]	@ 0x172
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8004d8a:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8004d8e:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			uint16_t output_value = (uint16_t)rule.output_value;
 8004d92:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8004d96:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8004d9a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d9e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004da2:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8004da6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8004da8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004dac:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004db0:	2267      	movs	r2, #103	@ 0x67
 8004db2:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8004db4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004db8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004dbc:	f897 2182 	ldrb.w	r2, [r7, #386]	@ 0x182
 8004dc0:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8004dc2:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8004dc6:	0a1b      	lsrs	r3, r3, #8
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004dd0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004dd4:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8004dd6:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004de0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004de4:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8004de6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004dea:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004dee:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8004df2:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8004df4:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004df8:	0a1b      	lsrs	r3, r3, #8
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	b2da      	uxtb	r2, r3
 8004dfe:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e02:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e06:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8004e08:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004e0c:	b2da      	uxtb	r2, r3
 8004e0e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e12:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e16:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8004e18:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e1c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e20:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8004e24:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8004e26:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8004e2a:	0a1b      	lsrs	r3, r3, #8
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	b2da      	uxtb	r2, r3
 8004e30:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e34:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e38:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8004e3a:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e44:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e48:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8004e4a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e4e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e52:	f897 2177 	ldrb.w	r2, [r7, #375]	@ 0x177
 8004e56:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8004e58:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8004e5c:	0a1b      	lsrs	r3, r3, #8
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	b2da      	uxtb	r2, r3
 8004e62:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e66:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e6a:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8004e6c:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e76:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e7a:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8004e7c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e80:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e84:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004e88:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8004e8a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e8e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e92:	f897 2172 	ldrb.w	r2, [r7, #370]	@ 0x172
 8004e96:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8004e98:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8004e9c:	0a1b      	lsrs	r3, r3, #8
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	b2da      	uxtb	r2, r3
 8004ea2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004ea6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004eaa:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8004eac:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8004eb0:	b2da      	uxtb	r2, r3
 8004eb2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004eb6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004eba:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8004ebc:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 8004ec0:	0a1b      	lsrs	r3, r3, #8
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	b2da      	uxtb	r2, r3
 8004ec6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004eca:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004ece:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8004ed0:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 8004ed4:	b2da      	uxtb	r2, r3
 8004ed6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004eda:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004ede:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8004ee0:	2314      	movs	r3, #20
 8004ee2:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			modbus_send_response(responseData, responseLen);
 8004ee6:	f8b7 216c 	ldrh.w	r2, [r7, #364]	@ 0x16c
 8004eea:	f107 030c 	add.w	r3, r7, #12
 8004eee:	4611      	mov	r1, r2
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f7ff fc2d 	bl	8004750 <modbus_send_response>
 8004ef6:	e322      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8004ef8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004efc:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	2b06      	cmp	r3, #6
 8004f04:	d008      	beq.n	8004f18 <modbus_vendor_handle_frame+0x704>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004f06:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004f0a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004f0e:	2203      	movs	r2, #3
 8004f10:	4618      	mov	r0, r3
 8004f12:	f7ff fc47 	bl	80047a4 <modbus_send_exception>
				return;
 8004f16:	e312      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8004f18:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f1c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	3302      	adds	r3, #2
 8004f24:	781b      	ldrb	r3, [r3, #0]
 8004f26:	b21b      	sxth	r3, r3
 8004f28:	021b      	lsls	r3, r3, #8
 8004f2a:	b21a      	sxth	r2, r3
 8004f2c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f30:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	3303      	adds	r3, #3
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	b21b      	sxth	r3, r3
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	b21b      	sxth	r3, r3
 8004f40:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			bool status = automation_delete_rule(ruleIndex);
 8004f44:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7fc f9a1 	bl	8001290 <automation_delete_rule>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	f887 3189 	strb.w	r3, [r7, #393]	@ 0x189
			if (status == false) {
 8004f54:	f897 3189 	ldrb.w	r3, [r7, #393]	@ 0x189
 8004f58:	f083 0301 	eor.w	r3, r3, #1
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d008      	beq.n	8004f74 <modbus_vendor_handle_frame+0x760>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8004f62:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004f66:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004f6a:	2204      	movs	r2, #4
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f7ff fc19 	bl	80047a4 <modbus_send_exception>
				return;
 8004f72:	e2e4      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004f74:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f78:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004f7c:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8004f80:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8004f82:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f86:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004f8a:	2268      	movs	r2, #104	@ 0x68
 8004f8c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8004f8e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f92:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004f96:	2201      	movs	r2, #1
 8004f98:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	f8a7 3186 	strh.w	r3, [r7, #390]	@ 0x186

			modbus_send_response(responseData, responseLen);
 8004fa0:	f8b7 2186 	ldrh.w	r2, [r7, #390]	@ 0x186
 8004fa4:	f107 030c 	add.w	r3, r7, #12
 8004fa8:	4611      	mov	r1, r2
 8004faa:	4618      	mov	r0, r3
 8004fac:	f7ff fbd0 	bl	8004750 <modbus_send_response>
 8004fb0:	e2c5      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8004fb2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004fb6:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8004fba:	881b      	ldrh	r3, [r3, #0]
 8004fbc:	2b06      	cmp	r3, #6
 8004fbe:	d008      	beq.n	8004fd2 <modbus_vendor_handle_frame+0x7be>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004fc0:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004fc4:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004fc8:	2203      	movs	r2, #3
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7ff fbea 	bl	80047a4 <modbus_send_exception>
				return;
 8004fd0:	e2b5      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8004fd2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004fd6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	3302      	adds	r3, #2
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d008      	beq.n	8004ff6 <modbus_vendor_handle_frame+0x7e2>
 8004fe4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004fe8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	3302      	adds	r3, #2
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d908      	bls.n	8005008 <modbus_vendor_handle_frame+0x7f4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004ff6:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004ffa:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004ffe:	2203      	movs	r2, #3
 8005000:	4618      	mov	r0, r3
 8005002:	f7ff fbcf 	bl	80047a4 <modbus_send_exception>
				return;
 8005006:	e29a      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005008:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800500c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	3302      	adds	r3, #2
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	3b01      	subs	r3, #1
 8005018:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f

			bool status = io_virtual_add(registerType);
 800501c:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8005020:	4618      	mov	r0, r3
 8005022:	f7fd fcb7 	bl	8002994 <io_virtual_add>
 8005026:	4603      	mov	r3, r0
 8005028:	f887 318e 	strb.w	r3, [r7, #398]	@ 0x18e
			if (status == false) {
 800502c:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8005030:	f083 0301 	eor.w	r3, r3, #1
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d008      	beq.n	800504c <modbus_vendor_handle_frame+0x838>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800503a:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800503e:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005042:	2204      	movs	r2, #4
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff fbad 	bl	80047a4 <modbus_send_exception>
				return;
 800504a:	e278      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 800504c:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005050:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8005054:	2375      	movs	r3, #117	@ 0x75
 8005056:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 800505a:	2301      	movs	r3, #1
 800505c:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 8005060:	2303      	movs	r3, #3
 8005062:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			modbus_send_response(responseData, responseLen);
 8005066:	f8b7 218c 	ldrh.w	r2, [r7, #396]	@ 0x18c
 800506a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800506e:	4611      	mov	r1, r2
 8005070:	4618      	mov	r0, r3
 8005072:	f7ff fb6d 	bl	8004750 <modbus_send_response>
 8005076:	e262      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8005078:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800507c:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8005080:	881b      	ldrh	r3, [r3, #0]
 8005082:	2b07      	cmp	r3, #7
 8005084:	d008      	beq.n	8005098 <modbus_vendor_handle_frame+0x884>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005086:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800508a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800508e:	2203      	movs	r2, #3
 8005090:	4618      	mov	r0, r3
 8005092:	f7ff fb87 	bl	80047a4 <modbus_send_exception>
				return;
 8005096:	e252      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005098:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800509c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	3302      	adds	r3, #2
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d008      	beq.n	80050bc <modbus_vendor_handle_frame+0x8a8>
 80050aa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80050ae:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3302      	adds	r3, #2
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d908      	bls.n	80050ce <modbus_vendor_handle_frame+0x8ba>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80050bc:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80050c0:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80050c4:	2203      	movs	r2, #3
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7ff fb6c 	bl	80047a4 <modbus_send_exception>
				return;
 80050cc:	e237      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80050ce:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80050d2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	3302      	adds	r3, #2
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	3b01      	subs	r3, #1
 80050de:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 80050e2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80050e6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	3303      	adds	r3, #3
 80050ee:	781b      	ldrb	r3, [r3, #0]
 80050f0:	b21b      	sxth	r3, r3
 80050f2:	021b      	lsls	r3, r3, #8
 80050f4:	b21a      	sxth	r2, r3
 80050f6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80050fa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	3304      	adds	r3, #4
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	b21b      	sxth	r3, r3
 8005106:	4313      	orrs	r3, r2
 8005108:	b21b      	sxth	r3, r3
 800510a:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 800510e:	f507 728b 	add.w	r2, r7, #278	@ 0x116
 8005112:	f8b7 1194 	ldrh.w	r1, [r7, #404]	@ 0x194
 8005116:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800511a:	4618      	mov	r0, r3
 800511c:	f7fd fca6 	bl	8002a6c <io_virtual_read>
 8005120:	4603      	mov	r3, r0
 8005122:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193
			if (status == false) {
 8005126:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 800512a:	f083 0301 	eor.w	r3, r3, #1
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d008      	beq.n	8005146 <modbus_vendor_handle_frame+0x932>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005134:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005138:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800513c:	2204      	movs	r2, #4
 800513e:	4618      	mov	r0, r3
 8005140:	f7ff fb30 	bl	80047a4 <modbus_send_exception>
				return;
 8005144:	e1fb      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8005146:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800514a:	2b00      	cmp	r3, #0
 800514c:	d002      	beq.n	8005154 <modbus_vendor_handle_frame+0x940>
 800514e:	2b01      	cmp	r3, #1
 8005150:	d004      	beq.n	800515c <modbus_vendor_handle_frame+0x948>
 8005152:	e007      	b.n	8005164 <modbus_vendor_handle_frame+0x950>
				case VIR_COIL:
					byteCount = 1;
 8005154:	2301      	movs	r3, #1
 8005156:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
					break;
 800515a:	e003      	b.n	8005164 <modbus_vendor_handle_frame+0x950>
				case VIR_HOLDING:
					byteCount = 2;
 800515c:	2302      	movs	r3, #2
 800515e:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
					break;
 8005162:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005164:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005168:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800516c:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8005170:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8005172:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005176:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800517a:	2276      	movs	r2, #118	@ 0x76
 800517c:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 800517e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005182:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005186:	f897 21ac 	ldrb.w	r2, [r7, #428]	@ 0x1ac
 800518a:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 800518c:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8005190:	2b00      	cmp	r3, #0
 8005192:	d002      	beq.n	800519a <modbus_vendor_handle_frame+0x986>
 8005194:	2b01      	cmp	r3, #1
 8005196:	d00e      	beq.n	80051b6 <modbus_vendor_handle_frame+0x9a2>
 8005198:	e020      	b.n	80051dc <modbus_vendor_handle_frame+0x9c8>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 800519a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800519e:	2b00      	cmp	r3, #0
 80051a0:	bf14      	ite	ne
 80051a2:	2301      	movne	r3, #1
 80051a4:	2300      	moveq	r3, #0
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	461a      	mov	r2, r3
 80051aa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051ae:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051b2:	70da      	strb	r2, [r3, #3]
					break;
 80051b4:	e012      	b.n	80051dc <modbus_vendor_handle_frame+0x9c8>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 80051b6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80051ba:	0a1b      	lsrs	r3, r3, #8
 80051bc:	b29b      	uxth	r3, r3
 80051be:	b2da      	uxtb	r2, r3
 80051c0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051c4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051c8:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 80051ca:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80051ce:	b2da      	uxtb	r2, r3
 80051d0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051d4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051d8:	711a      	strb	r2, [r3, #4]
					break;
 80051da:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 80051dc:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	3303      	adds	r3, #3
 80051e4:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			modbus_send_response(responseData, responseLen);
 80051e8:	f8b7 2190 	ldrh.w	r2, [r7, #400]	@ 0x190
 80051ec:	f107 030c 	add.w	r3, r7, #12
 80051f0:	4611      	mov	r1, r2
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7ff faac 	bl	8004750 <modbus_send_response>
 80051f8:	e1a1      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 80051fa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051fe:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8005202:	881b      	ldrh	r3, [r3, #0]
 8005204:	2b09      	cmp	r3, #9
 8005206:	d008      	beq.n	800521a <modbus_vendor_handle_frame+0xa06>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005208:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800520c:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005210:	2203      	movs	r2, #3
 8005212:	4618      	mov	r0, r3
 8005214:	f7ff fac6 	bl	80047a4 <modbus_send_exception>
				return;
 8005218:	e191      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 800521a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800521e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	3302      	adds	r3, #2
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d008      	beq.n	800523e <modbus_vendor_handle_frame+0xa2a>
 800522c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005230:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	3302      	adds	r3, #2
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	2b02      	cmp	r3, #2
 800523c:	d908      	bls.n	8005250 <modbus_vendor_handle_frame+0xa3c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800523e:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005242:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005246:	2203      	movs	r2, #3
 8005248:	4618      	mov	r0, r3
 800524a:	f7ff faab 	bl	80047a4 <modbus_send_exception>
				return;
 800524e:	e176      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005250:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005254:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	3302      	adds	r3, #2
 800525c:	781b      	ldrb	r3, [r3, #0]
 800525e:	3b01      	subs	r3, #1
 8005260:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8005264:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005268:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	3303      	adds	r3, #3
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	b21b      	sxth	r3, r3
 8005274:	021b      	lsls	r3, r3, #8
 8005276:	b21a      	sxth	r2, r3
 8005278:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800527c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	3304      	adds	r3, #4
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	b21b      	sxth	r3, r3
 8005288:	4313      	orrs	r3, r2
 800528a:	b21b      	sxth	r3, r3
 800528c:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
			uint16_t value = (frame[5] << 8) | frame[6];
 8005290:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005294:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	3305      	adds	r3, #5
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	b21b      	sxth	r3, r3
 80052a0:	021b      	lsls	r3, r3, #8
 80052a2:	b21a      	sxth	r2, r3
 80052a4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80052a8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	3306      	adds	r3, #6
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	b21b      	sxth	r3, r3
 80052b4:	4313      	orrs	r3, r2
 80052b6:	b21b      	sxth	r3, r3
 80052b8:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c


			bool status = io_virtual_write(registerType, address, value);
 80052bc:	f8b7 219c 	ldrh.w	r2, [r7, #412]	@ 0x19c
 80052c0:	f8b7 119e 	ldrh.w	r1, [r7, #414]	@ 0x19e
 80052c4:	f897 31a1 	ldrb.w	r3, [r7, #417]	@ 0x1a1
 80052c8:	4618      	mov	r0, r3
 80052ca:	f7fd fc0f 	bl	8002aec <io_virtual_write>
 80052ce:	4603      	mov	r3, r0
 80052d0:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 80052d4:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80052d8:	f083 0301 	eor.w	r3, r3, #1
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d008      	beq.n	80052f4 <modbus_vendor_handle_frame+0xae0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80052e2:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80052e6:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80052ea:	2204      	movs	r2, #4
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7ff fa59 	bl	80047a4 <modbus_send_exception>
				return;
 80052f2:	e124      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 80052f4:	2303      	movs	r3, #3
 80052f6:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80052fa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80052fe:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005302:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8005306:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 8005308:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800530c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005310:	2277      	movs	r2, #119	@ 0x77
 8005312:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8005314:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005318:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800531c:	2201      	movs	r2, #1
 800531e:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8005320:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 8005324:	f107 030c 	add.w	r3, r7, #12
 8005328:	4611      	mov	r1, r2
 800532a:	4618      	mov	r0, r3
 800532c:	f7ff fa10 	bl	8004750 <modbus_send_response>
 8005330:	e105      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005332:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005336:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 800533a:	881b      	ldrh	r3, [r3, #0]
 800533c:	2b06      	cmp	r3, #6
 800533e:	d008      	beq.n	8005352 <modbus_vendor_handle_frame+0xb3e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005340:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005344:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005348:	2203      	movs	r2, #3
 800534a:	4618      	mov	r0, r3
 800534c:	f7ff fa2a 	bl	80047a4 <modbus_send_exception>
				return;
 8005350:	e0f5      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005352:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005356:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	3302      	adds	r3, #2
 800535e:	781b      	ldrb	r3, [r3, #0]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d008      	beq.n	8005376 <modbus_vendor_handle_frame+0xb62>
 8005364:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005368:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	3302      	adds	r3, #2
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	2b02      	cmp	r3, #2
 8005374:	d908      	bls.n	8005388 <modbus_vendor_handle_frame+0xb74>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005376:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800537a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800537e:	2203      	movs	r2, #3
 8005380:	4618      	mov	r0, r3
 8005382:	f7ff fa0f 	bl	80047a4 <modbus_send_exception>
				return;
 8005386:	e0da      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005388:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800538c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	3302      	adds	r3, #2
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	3b01      	subs	r3, #1
 8005398:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 800539c:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80053a0:	f897 31a5 	ldrb.w	r3, [r7, #421]	@ 0x1a5
 80053a4:	4611      	mov	r1, r2
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7fd fb38 	bl	8002a1c <io_virtual_get_count>
 80053ac:	4603      	mov	r3, r0
 80053ae:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
			if (status == false) {
 80053b2:	f897 31a4 	ldrb.w	r3, [r7, #420]	@ 0x1a4
 80053b6:	f083 0301 	eor.w	r3, r3, #1
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d008      	beq.n	80053d2 <modbus_vendor_handle_frame+0xbbe>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80053c0:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80053c4:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80053c8:	2204      	movs	r2, #4
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7ff f9ea 	bl	80047a4 <modbus_send_exception>
				return;
 80053d0:	e0b5      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80053d2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80053d6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80053da:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 80053de:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 80053e0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80053e4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80053e8:	2278      	movs	r2, #120	@ 0x78
 80053ea:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 80053ec:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80053f0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80053f4:	2202      	movs	r2, #2
 80053f6:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 80053f8:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 80053fc:	0a1b      	lsrs	r3, r3, #8
 80053fe:	b29b      	uxth	r3, r3
 8005400:	b2da      	uxtb	r2, r3
 8005402:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005406:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800540a:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 800540c:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8005410:	b2da      	uxtb	r2, r3
 8005412:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005416:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800541a:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 800541c:	2305      	movs	r3, #5
 800541e:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2

			modbus_send_response(responseData, responseLen);
 8005422:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	@ 0x1a2
 8005426:	f107 030c 	add.w	r3, r7, #12
 800542a:	4611      	mov	r1, r2
 800542c:	4618      	mov	r0, r3
 800542e:	f7ff f98f 	bl	8004750 <modbus_send_response>
 8005432:	e084      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8005434:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005438:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 800543c:	881b      	ldrh	r3, [r3, #0]
 800543e:	2b0b      	cmp	r3, #11
 8005440:	d008      	beq.n	8005454 <modbus_vendor_handle_frame+0xc40>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005442:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005446:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800544a:	2203      	movs	r2, #3
 800544c:	4618      	mov	r0, r3
 800544e:	f7ff f9a9 	bl	80047a4 <modbus_send_exception>
				return;
 8005452:	e074      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8005454:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005458:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	789b      	ldrb	r3, [r3, #2]
 8005460:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 8005464:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005468:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	78db      	ldrb	r3, [r3, #3]
 8005470:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 8005474:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005478:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	791b      	ldrb	r3, [r3, #4]
 8005480:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 8005484:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005488:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	795b      	ldrb	r3, [r3, #5]
 8005490:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 8005494:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005498:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	799b      	ldrb	r3, [r3, #6]
 80054a0:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 80054a4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054a8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	79db      	ldrb	r3, [r3, #7]
 80054b0:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 80054b4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054b8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	7a1b      	ldrb	r3, [r3, #8]
 80054c0:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 80054c4:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80054c8:	4618      	mov	r0, r3
 80054ca:	f000 fb05 	bl	8005ad8 <DS3231_SetTime>
 80054ce:	4603      	mov	r3, r0
 80054d0:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9
			if (status != HAL_OK) {
 80054d4:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d008      	beq.n	80054ee <modbus_vendor_handle_frame+0xcda>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80054dc:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80054e0:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80054e4:	2204      	movs	r2, #4
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7ff f95c 	bl	80047a4 <modbus_send_exception>
				return;
 80054ec:	e027      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80054ee:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054f2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80054f6:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 80054fa:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 80054fc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005500:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005504:	2279      	movs	r2, #121	@ 0x79
 8005506:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8005508:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800550c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005510:	2201      	movs	r2, #1
 8005512:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005514:	2303      	movs	r3, #3
 8005516:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6

			modbus_send_response(responseData, responseLen);
 800551a:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	@ 0x1a6
 800551e:	f107 030c 	add.w	r3, r7, #12
 8005522:	4611      	mov	r1, r2
 8005524:	4618      	mov	r0, r3
 8005526:	f7ff f913 	bl	8004750 <modbus_send_response>
 800552a:	e008      	b.n	800553e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800552c:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005530:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005534:	2201      	movs	r2, #1
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff f934 	bl	80047a4 <modbus_send_exception>
			break;
 800553c:	bf00      	nop
		}
	}
}
 800553e:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop

08005548 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8005548:	b580      	push	{r7, lr}
 800554a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 800554c:	4b07      	ldr	r3, [pc, #28]	@ (800556c <RS485_SetTransmitMode+0x24>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a07      	ldr	r2, [pc, #28]	@ (8005570 <RS485_SetTransmitMode+0x28>)
 8005552:	8811      	ldrh	r1, [r2, #0]
 8005554:	2201      	movs	r2, #1
 8005556:	4618      	mov	r0, r3
 8005558:	f003 f84e 	bl	80085f8 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800555c:	2201      	movs	r2, #1
 800555e:	2140      	movs	r1, #64	@ 0x40
 8005560:	4804      	ldr	r0, [pc, #16]	@ (8005574 <RS485_SetTransmitMode+0x2c>)
 8005562:	f003 f849 	bl	80085f8 <HAL_GPIO_WritePin>
#endif
}
 8005566:	bf00      	nop
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	200012f4 	.word	0x200012f4
 8005570:	200012f8 	.word	0x200012f8
 8005574:	48000800 	.word	0x48000800

08005578 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 800557c:	4b07      	ldr	r3, [pc, #28]	@ (800559c <RS485_SetReceiveMode+0x24>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a07      	ldr	r2, [pc, #28]	@ (80055a0 <RS485_SetReceiveMode+0x28>)
 8005582:	8811      	ldrh	r1, [r2, #0]
 8005584:	2200      	movs	r2, #0
 8005586:	4618      	mov	r0, r3
 8005588:	f003 f836 	bl	80085f8 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800558c:	2200      	movs	r2, #0
 800558e:	2140      	movs	r1, #64	@ 0x40
 8005590:	4804      	ldr	r0, [pc, #16]	@ (80055a4 <RS485_SetReceiveMode+0x2c>)
 8005592:	f003 f831 	bl	80085f8 <HAL_GPIO_WritePin>
#endif
}
 8005596:	bf00      	nop
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	200012f4 	.word	0x200012f4
 80055a0:	200012f8 	.word	0x200012f8
 80055a4:	48000800 	.word	0x48000800

080055a8 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	460b      	mov	r3, r1
 80055b2:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 80055b4:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80055b8:	2100      	movs	r1, #0
 80055ba:	4810      	ldr	r0, [pc, #64]	@ (80055fc <RS485_Setup+0x54>)
 80055bc:	f00d f891 	bl	80126e2 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 80055c0:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80055c4:	2100      	movs	r1, #0
 80055c6:	480e      	ldr	r0, [pc, #56]	@ (8005600 <RS485_Setup+0x58>)
 80055c8:	f00d f88b 	bl	80126e2 <memset>
	rs485_tx_frame_head = 0;
 80055cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005604 <RS485_Setup+0x5c>)
 80055ce:	2200      	movs	r2, #0
 80055d0:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 80055d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005608 <RS485_Setup+0x60>)
 80055d4:	2200      	movs	r2, #0
 80055d6:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80055d8:	4a0c      	ldr	r2, [pc, #48]	@ (800560c <RS485_Setup+0x64>)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80055de:	4a0c      	ldr	r2, [pc, #48]	@ (8005610 <RS485_Setup+0x68>)
 80055e0:	887b      	ldrh	r3, [r7, #2]
 80055e2:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 80055e4:	f7ff ffc8 	bl	8005578 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80055e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055ec:	4909      	ldr	r1, [pc, #36]	@ (8005614 <RS485_Setup+0x6c>)
 80055ee:	480a      	ldr	r0, [pc, #40]	@ (8005618 <RS485_Setup+0x70>)
 80055f0:	f008 f955 	bl	800d89e <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80055f4:	bf00      	nop
 80055f6:	3708      	adds	r7, #8
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	200013fc 	.word	0x200013fc
 8005600:	20001c0c 	.word	0x20001c0c
 8005604:	2000241e 	.word	0x2000241e
 8005608:	2000241f 	.word	0x2000241f
 800560c:	200012f4 	.word	0x200012f4
 8005610:	200012f8 	.word	0x200012f8
 8005614:	200012fc 	.word	0x200012fc
 8005618:	20001198 	.word	0x20001198

0800561c <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	460b      	mov	r3, r1
 8005626:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005628:	887b      	ldrh	r3, [r7, #2]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d03a      	beq.n	80056a4 <RS485_Transmit+0x88>
 800562e:	887b      	ldrh	r3, [r7, #2]
 8005630:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005634:	d836      	bhi.n	80056a4 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005636:	4b1d      	ldr	r3, [pc, #116]	@ (80056ac <RS485_Transmit+0x90>)
 8005638:	781b      	ldrb	r3, [r3, #0]
 800563a:	b2db      	uxtb	r3, r3
 800563c:	3301      	adds	r3, #1
 800563e:	425a      	negs	r2, r3
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	f002 0207 	and.w	r2, r2, #7
 8005648:	bf58      	it	pl
 800564a:	4253      	negpl	r3, r2
 800564c:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 800564e:	4b18      	ldr	r3, [pc, #96]	@ (80056b0 <RS485_Transmit+0x94>)
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	b2db      	uxtb	r3, r3
 8005654:	7bfa      	ldrb	r2, [r7, #15]
 8005656:	429a      	cmp	r2, r3
 8005658:	d020      	beq.n	800569c <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 800565a:	4b14      	ldr	r3, [pc, #80]	@ (80056ac <RS485_Transmit+0x90>)
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	b2db      	uxtb	r3, r3
 8005660:	461a      	mov	r2, r3
 8005662:	4613      	mov	r3, r2
 8005664:	01db      	lsls	r3, r3, #7
 8005666:	4413      	add	r3, r2
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	4a12      	ldr	r2, [pc, #72]	@ (80056b4 <RS485_Transmit+0x98>)
 800566c:	4413      	add	r3, r2
 800566e:	887a      	ldrh	r2, [r7, #2]
 8005670:	6879      	ldr	r1, [r7, #4]
 8005672:	4618      	mov	r0, r3
 8005674:	f00d f8b5 	bl	80127e2 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8005678:	4b0c      	ldr	r3, [pc, #48]	@ (80056ac <RS485_Transmit+0x90>)
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	b2db      	uxtb	r3, r3
 800567e:	4619      	mov	r1, r3
 8005680:	4a0c      	ldr	r2, [pc, #48]	@ (80056b4 <RS485_Transmit+0x98>)
 8005682:	460b      	mov	r3, r1
 8005684:	01db      	lsls	r3, r3, #7
 8005686:	440b      	add	r3, r1
 8005688:	005b      	lsls	r3, r3, #1
 800568a:	4413      	add	r3, r2
 800568c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005690:	887a      	ldrh	r2, [r7, #2]
 8005692:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8005694:	4a05      	ldr	r2, [pc, #20]	@ (80056ac <RS485_Transmit+0x90>)
 8005696:	7bfb      	ldrb	r3, [r7, #15]
 8005698:	7013      	strb	r3, [r2, #0]
 800569a:	e004      	b.n	80056a6 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 800569c:	4806      	ldr	r0, [pc, #24]	@ (80056b8 <RS485_Transmit+0x9c>)
 800569e:	f7fe fa2d 	bl	8003afc <usb_serial_println>
 80056a2:	e000      	b.n	80056a6 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80056a4:	bf00      	nop
    }
}
 80056a6:	3710      	adds	r7, #16
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	2000241e 	.word	0x2000241e
 80056b0:	2000241f 	.word	0x2000241f
 80056b4:	20001c0c 	.word	0x20001c0c
 80056b8:	080149b0 	.word	0x080149b0

080056bc <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	460b      	mov	r3, r1
 80056c6:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a26      	ldr	r2, [pc, #152]	@ (8005768 <HAL_UARTEx_RxEventCallback+0xac>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d145      	bne.n	800575e <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 80056d2:	4b26      	ldr	r3, [pc, #152]	@ (800576c <HAL_UARTEx_RxEventCallback+0xb0>)
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	3301      	adds	r3, #1
 80056da:	425a      	negs	r2, r3
 80056dc:	f003 0307 	and.w	r3, r3, #7
 80056e0:	f002 0207 	and.w	r2, r2, #7
 80056e4:	bf58      	it	pl
 80056e6:	4253      	negpl	r3, r2
 80056e8:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 80056ea:	4b21      	ldr	r3, [pc, #132]	@ (8005770 <HAL_UARTEx_RxEventCallback+0xb4>)
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	7bfa      	ldrb	r2, [r7, #15]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d024      	beq.n	8005740 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 80056f6:	887b      	ldrh	r3, [r7, #2]
 80056f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056fc:	d823      	bhi.n	8005746 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 80056fe:	4b1b      	ldr	r3, [pc, #108]	@ (800576c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	b2db      	uxtb	r3, r3
 8005704:	461a      	mov	r2, r3
 8005706:	4613      	mov	r3, r2
 8005708:	01db      	lsls	r3, r3, #7
 800570a:	4413      	add	r3, r2
 800570c:	005b      	lsls	r3, r3, #1
 800570e:	4a19      	ldr	r2, [pc, #100]	@ (8005774 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005710:	4413      	add	r3, r2
 8005712:	887a      	ldrh	r2, [r7, #2]
 8005714:	4918      	ldr	r1, [pc, #96]	@ (8005778 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005716:	4618      	mov	r0, r3
 8005718:	f00d f863 	bl	80127e2 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 800571c:	4b13      	ldr	r3, [pc, #76]	@ (800576c <HAL_UARTEx_RxEventCallback+0xb0>)
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	b2db      	uxtb	r3, r3
 8005722:	4619      	mov	r1, r3
 8005724:	4a13      	ldr	r2, [pc, #76]	@ (8005774 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005726:	460b      	mov	r3, r1
 8005728:	01db      	lsls	r3, r3, #7
 800572a:	440b      	add	r3, r1
 800572c:	005b      	lsls	r3, r3, #1
 800572e:	4413      	add	r3, r2
 8005730:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005734:	887a      	ldrh	r2, [r7, #2]
 8005736:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8005738:	4a0c      	ldr	r2, [pc, #48]	@ (800576c <HAL_UARTEx_RxEventCallback+0xb0>)
 800573a:	7bfb      	ldrb	r3, [r7, #15]
 800573c:	7013      	strb	r3, [r2, #0]
 800573e:	e002      	b.n	8005746 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8005740:	480e      	ldr	r0, [pc, #56]	@ (800577c <HAL_UARTEx_RxEventCallback+0xc0>)
 8005742:	f7fe f9db 	bl	8003afc <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8005746:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800574a:	490b      	ldr	r1, [pc, #44]	@ (8005778 <HAL_UARTEx_RxEventCallback+0xbc>)
 800574c:	480c      	ldr	r0, [pc, #48]	@ (8005780 <HAL_UARTEx_RxEventCallback+0xc4>)
 800574e:	f008 f8a6 	bl	800d89e <HAL_UARTEx_ReceiveToIdle_DMA>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d002      	beq.n	800575e <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8005758:	480a      	ldr	r0, [pc, #40]	@ (8005784 <HAL_UARTEx_RxEventCallback+0xc8>)
 800575a:	f7fe f9cf 	bl	8003afc <usb_serial_println>
		}
	}
}
 800575e:	bf00      	nop
 8005760:	3710      	adds	r7, #16
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	40013800 	.word	0x40013800
 800576c:	2000241c 	.word	0x2000241c
 8005770:	2000241d 	.word	0x2000241d
 8005774:	200013fc 	.word	0x200013fc
 8005778:	200012fc 	.word	0x200012fc
 800577c:	080149c4 	.word	0x080149c4
 8005780:	20001198 	.word	0x20001198
 8005784:	080149d8 	.word	0x080149d8

08005788 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 800578c:	4b0a      	ldr	r3, [pc, #40]	@ (80057b8 <RS485_TCCallback+0x30>)
 800578e:	2200      	movs	r2, #0
 8005790:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8005792:	f7ff fef1 	bl	8005578 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005796:	4b09      	ldr	r3, [pc, #36]	@ (80057bc <RS485_TCCallback+0x34>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	4b07      	ldr	r3, [pc, #28]	@ (80057bc <RS485_TCCallback+0x34>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057a4:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80057a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057aa:	4905      	ldr	r1, [pc, #20]	@ (80057c0 <RS485_TCCallback+0x38>)
 80057ac:	4803      	ldr	r0, [pc, #12]	@ (80057bc <RS485_TCCallback+0x34>)
 80057ae:	f008 f876 	bl	800d89e <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 80057b2:	bf00      	nop
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	20002420 	.word	0x20002420
 80057bc:	20001198 	.word	0x20001198
 80057c0:	200012fc 	.word	0x200012fc

080057c4 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80057ca:	e02b      	b.n	8005824 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 80057cc:	4b1c      	ldr	r3, [pc, #112]	@ (8005840 <RS485_ProcessPendingFrames+0x7c>)
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	461a      	mov	r2, r3
 80057d4:	4613      	mov	r3, r2
 80057d6:	01db      	lsls	r3, r3, #7
 80057d8:	4413      	add	r3, r2
 80057da:	005b      	lsls	r3, r3, #1
 80057dc:	4a19      	ldr	r2, [pc, #100]	@ (8005844 <RS485_ProcessPendingFrames+0x80>)
 80057de:	4413      	add	r3, r2
 80057e0:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 80057e2:	4b17      	ldr	r3, [pc, #92]	@ (8005840 <RS485_ProcessPendingFrames+0x7c>)
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	4619      	mov	r1, r3
 80057ea:	4a16      	ldr	r2, [pc, #88]	@ (8005844 <RS485_ProcessPendingFrames+0x80>)
 80057ec:	460b      	mov	r3, r1
 80057ee:	01db      	lsls	r3, r3, #7
 80057f0:	440b      	add	r3, r1
 80057f2:	005b      	lsls	r3, r3, #1
 80057f4:	4413      	add	r3, r2
 80057f6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80057fa:	881b      	ldrh	r3, [r3, #0]
 80057fc:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 80057fe:	887b      	ldrh	r3, [r7, #2]
 8005800:	4619      	mov	r1, r3
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f7fe f9a0 	bl	8003b48 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005808:	4b0d      	ldr	r3, [pc, #52]	@ (8005840 <RS485_ProcessPendingFrames+0x7c>)
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	b2db      	uxtb	r3, r3
 800580e:	3301      	adds	r3, #1
 8005810:	425a      	negs	r2, r3
 8005812:	f003 0307 	and.w	r3, r3, #7
 8005816:	f002 0207 	and.w	r2, r2, #7
 800581a:	bf58      	it	pl
 800581c:	4253      	negpl	r3, r2
 800581e:	b2da      	uxtb	r2, r3
 8005820:	4b07      	ldr	r3, [pc, #28]	@ (8005840 <RS485_ProcessPendingFrames+0x7c>)
 8005822:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005824:	4b06      	ldr	r3, [pc, #24]	@ (8005840 <RS485_ProcessPendingFrames+0x7c>)
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	b2da      	uxtb	r2, r3
 800582a:	4b07      	ldr	r3, [pc, #28]	@ (8005848 <RS485_ProcessPendingFrames+0x84>)
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	b2db      	uxtb	r3, r3
 8005830:	429a      	cmp	r2, r3
 8005832:	d1cb      	bne.n	80057cc <RS485_ProcessPendingFrames+0x8>
	}
}
 8005834:	bf00      	nop
 8005836:	bf00      	nop
 8005838:	3708      	adds	r7, #8
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	2000241d 	.word	0x2000241d
 8005844:	200013fc 	.word	0x200013fc
 8005848:	2000241c 	.word	0x2000241c

0800584c <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 800584c:	b580      	push	{r7, lr}
 800584e:	b082      	sub	sp, #8
 8005850:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8005852:	4b36      	ldr	r3, [pc, #216]	@ (800592c <RS485_TransmitPendingFrames+0xe0>)
 8005854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005858:	2b20      	cmp	r3, #32
 800585a:	d163      	bne.n	8005924 <RS485_TransmitPendingFrames+0xd8>
 800585c:	4b34      	ldr	r3, [pc, #208]	@ (8005930 <RS485_TransmitPendingFrames+0xe4>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2b01      	cmp	r3, #1
 8005862:	d05f      	beq.n	8005924 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8005864:	4b33      	ldr	r3, [pc, #204]	@ (8005934 <RS485_TransmitPendingFrames+0xe8>)
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	b2da      	uxtb	r2, r3
 800586a:	4b33      	ldr	r3, [pc, #204]	@ (8005938 <RS485_TransmitPendingFrames+0xec>)
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	b2db      	uxtb	r3, r3
 8005870:	429a      	cmp	r2, r3
 8005872:	d057      	beq.n	8005924 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8005874:	4b2e      	ldr	r3, [pc, #184]	@ (8005930 <RS485_TransmitPendingFrames+0xe4>)
 8005876:	2201      	movs	r2, #1
 8005878:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 800587a:	4b2e      	ldr	r3, [pc, #184]	@ (8005934 <RS485_TransmitPendingFrames+0xe8>)
 800587c:	781b      	ldrb	r3, [r3, #0]
 800587e:	b2db      	uxtb	r3, r3
 8005880:	461a      	mov	r2, r3
 8005882:	4613      	mov	r3, r2
 8005884:	01db      	lsls	r3, r3, #7
 8005886:	4413      	add	r3, r2
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	4a2c      	ldr	r2, [pc, #176]	@ (800593c <RS485_TransmitPendingFrames+0xf0>)
 800588c:	4413      	add	r3, r2
 800588e:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8005890:	4b28      	ldr	r3, [pc, #160]	@ (8005934 <RS485_TransmitPendingFrames+0xe8>)
 8005892:	781b      	ldrb	r3, [r3, #0]
 8005894:	b2db      	uxtb	r3, r3
 8005896:	4619      	mov	r1, r3
 8005898:	4a28      	ldr	r2, [pc, #160]	@ (800593c <RS485_TransmitPendingFrames+0xf0>)
 800589a:	460b      	mov	r3, r1
 800589c:	01db      	lsls	r3, r3, #7
 800589e:	440b      	add	r3, r1
 80058a0:	005b      	lsls	r3, r3, #1
 80058a2:	4413      	add	r3, r2
 80058a4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80058a8:	881b      	ldrh	r3, [r3, #0]
 80058aa:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 80058ac:	f7ff fe4c 	bl	8005548 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80058b0:	4b1e      	ldr	r3, [pc, #120]	@ (800592c <RS485_TransmitPendingFrames+0xe0>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	4b1d      	ldr	r3, [pc, #116]	@ (800592c <RS485_TransmitPendingFrames+0xe0>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058be:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 80058c0:	887b      	ldrh	r3, [r7, #2]
 80058c2:	461a      	mov	r2, r3
 80058c4:	6879      	ldr	r1, [r7, #4]
 80058c6:	4819      	ldr	r0, [pc, #100]	@ (800592c <RS485_TransmitPendingFrames+0xe0>)
 80058c8:	f006 fbcc 	bl	800c064 <HAL_UART_Transmit_DMA>
 80058cc:	4603      	mov	r3, r0
 80058ce:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 80058d0:	4b16      	ldr	r3, [pc, #88]	@ (800592c <RS485_TransmitPendingFrames+0xe0>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	4b15      	ldr	r3, [pc, #84]	@ (800592c <RS485_TransmitPendingFrames+0xe0>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058de:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 80058e0:	787b      	ldrb	r3, [r7, #1]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d010      	beq.n	8005908 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 80058e6:	f7ff fe47 	bl	8005578 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80058ea:	4b10      	ldr	r3, [pc, #64]	@ (800592c <RS485_TransmitPendingFrames+0xe0>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	4b0e      	ldr	r3, [pc, #56]	@ (800592c <RS485_TransmitPendingFrames+0xe0>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058f8:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80058fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80058fe:	4910      	ldr	r1, [pc, #64]	@ (8005940 <RS485_TransmitPendingFrames+0xf4>)
 8005900:	480a      	ldr	r0, [pc, #40]	@ (800592c <RS485_TransmitPendingFrames+0xe0>)
 8005902:	f007 ffcc 	bl	800d89e <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8005906:	e00d      	b.n	8005924 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005908:	4b0a      	ldr	r3, [pc, #40]	@ (8005934 <RS485_TransmitPendingFrames+0xe8>)
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	b2db      	uxtb	r3, r3
 800590e:	3301      	adds	r3, #1
 8005910:	425a      	negs	r2, r3
 8005912:	f003 0307 	and.w	r3, r3, #7
 8005916:	f002 0207 	and.w	r2, r2, #7
 800591a:	bf58      	it	pl
 800591c:	4253      	negpl	r3, r2
 800591e:	b2da      	uxtb	r2, r3
 8005920:	4b04      	ldr	r3, [pc, #16]	@ (8005934 <RS485_TransmitPendingFrames+0xe8>)
 8005922:	701a      	strb	r2, [r3, #0]
}
 8005924:	bf00      	nop
 8005926:	3708      	adds	r7, #8
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	20001198 	.word	0x20001198
 8005930:	20002420 	.word	0x20002420
 8005934:	2000241f 	.word	0x2000241f
 8005938:	2000241e 	.word	0x2000241e
 800593c:	20001c0c 	.word	0x20001c0c
 8005940:	200012fc 	.word	0x200012fc

08005944 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a07      	ldr	r2, [pc, #28]	@ (8005970 <HAL_UART_ErrorCallback+0x2c>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d108      	bne.n	8005968 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8005956:	4807      	ldr	r0, [pc, #28]	@ (8005974 <HAL_UART_ErrorCallback+0x30>)
 8005958:	f7fe f8d0 	bl	8003afc <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800595c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005960:	4905      	ldr	r1, [pc, #20]	@ (8005978 <HAL_UART_ErrorCallback+0x34>)
 8005962:	4806      	ldr	r0, [pc, #24]	@ (800597c <HAL_UART_ErrorCallback+0x38>)
 8005964:	f007 ff9b 	bl	800d89e <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8005968:	bf00      	nop
 800596a:	3708      	adds	r7, #8
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	40013800 	.word	0x40013800
 8005974:	080149f8 	.word	0x080149f8
 8005978:	200012fc 	.word	0x200012fc
 800597c:	20001198 	.word	0x20001198

08005980 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	4603      	mov	r3, r0
 8005988:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 800598a:	79fb      	ldrb	r3, [r7, #7]
 800598c:	091b      	lsrs	r3, r3, #4
 800598e:	b2db      	uxtb	r3, r3
 8005990:	461a      	mov	r2, r3
 8005992:	0092      	lsls	r2, r2, #2
 8005994:	4413      	add	r3, r2
 8005996:	005b      	lsls	r3, r3, #1
 8005998:	b2da      	uxtb	r2, r3
 800599a:	79fb      	ldrb	r3, [r7, #7]
 800599c:	f003 030f 	and.w	r3, r3, #15
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	4413      	add	r3, r2
 80059a4:	b2db      	uxtb	r3, r3
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
	...

080059b4 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	4603      	mov	r3, r0
 80059bc:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 80059be:	79fb      	ldrb	r3, [r7, #7]
 80059c0:	4a0e      	ldr	r2, [pc, #56]	@ (80059fc <DecimalToBCD+0x48>)
 80059c2:	fba2 2303 	umull	r2, r3, r2, r3
 80059c6:	08db      	lsrs	r3, r3, #3
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	b25b      	sxtb	r3, r3
 80059cc:	011b      	lsls	r3, r3, #4
 80059ce:	b258      	sxtb	r0, r3
 80059d0:	79fa      	ldrb	r2, [r7, #7]
 80059d2:	4b0a      	ldr	r3, [pc, #40]	@ (80059fc <DecimalToBCD+0x48>)
 80059d4:	fba3 1302 	umull	r1, r3, r3, r2
 80059d8:	08d9      	lsrs	r1, r3, #3
 80059da:	460b      	mov	r3, r1
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	440b      	add	r3, r1
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	b25b      	sxtb	r3, r3
 80059e8:	4303      	orrs	r3, r0
 80059ea:	b25b      	sxtb	r3, r3
 80059ec:	b2db      	uxtb	r3, r3
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	cccccccd 	.word	0xcccccccd

08005a00 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b088      	sub	sp, #32
 8005a04:	af02      	add	r7, sp, #8
 8005a06:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8005a0c:	f107 020f 	add.w	r2, r7, #15
 8005a10:	f04f 33ff 	mov.w	r3, #4294967295
 8005a14:	9300      	str	r3, [sp, #0]
 8005a16:	2301      	movs	r3, #1
 8005a18:	21d0      	movs	r1, #208	@ 0xd0
 8005a1a:	482e      	ldr	r0, [pc, #184]	@ (8005ad4 <DS3231_ReadTime+0xd4>)
 8005a1c:	f002 fea0 	bl	8008760 <HAL_I2C_Master_Transmit>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e050      	b.n	8005acc <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8005a2a:	f107 0210 	add.w	r2, r7, #16
 8005a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	2307      	movs	r3, #7
 8005a36:	21d0      	movs	r1, #208	@ 0xd0
 8005a38:	4826      	ldr	r0, [pc, #152]	@ (8005ad4 <DS3231_ReadTime+0xd4>)
 8005a3a:	f002 ffa9 	bl	8008990 <HAL_I2C_Master_Receive>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d001      	beq.n	8005a48 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e041      	b.n	8005acc <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8005a48:	7c3b      	ldrb	r3, [r7, #16]
 8005a4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7ff ff95 	bl	8005980 <BCDToDecimal>
 8005a56:	4603      	mov	r3, r0
 8005a58:	461a      	mov	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8005a5e:	7c7b      	ldrb	r3, [r7, #17]
 8005a60:	4618      	mov	r0, r3
 8005a62:	f7ff ff8d 	bl	8005980 <BCDToDecimal>
 8005a66:	4603      	mov	r3, r0
 8005a68:	461a      	mov	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8005a6e:	7cbb      	ldrb	r3, [r7, #18]
 8005a70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7ff ff82 	bl	8005980 <BCDToDecimal>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	461a      	mov	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8005a84:	7cfb      	ldrb	r3, [r7, #19]
 8005a86:	4618      	mov	r0, r3
 8005a88:	f7ff ff7a 	bl	8005980 <BCDToDecimal>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	461a      	mov	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8005a94:	7d3b      	ldrb	r3, [r7, #20]
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7ff ff72 	bl	8005980 <BCDToDecimal>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8005aa4:	7d7b      	ldrb	r3, [r7, #21]
 8005aa6:	f003 031f 	and.w	r3, r3, #31
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7ff ff67 	bl	8005980 <BCDToDecimal>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8005aba:	7dbb      	ldrb	r3, [r7, #22]
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff ff5f 	bl	8005980 <BCDToDecimal>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3718      	adds	r7, #24
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	200010e0 	.word	0x200010e0

08005ad8 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b088      	sub	sp, #32
 8005adc:	af04      	add	r7, sp, #16
 8005ade:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7ff ff63 	bl	80059b4 <DecimalToBCD>
 8005aee:	4603      	mov	r3, r0
 8005af0:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	785b      	ldrb	r3, [r3, #1]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f7ff ff5c 	bl	80059b4 <DecimalToBCD>
 8005afc:	4603      	mov	r3, r0
 8005afe:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	789b      	ldrb	r3, [r3, #2]
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7ff ff55 	bl	80059b4 <DecimalToBCD>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	78db      	ldrb	r3, [r3, #3]
 8005b12:	4618      	mov	r0, r3
 8005b14:	f7ff ff4e 	bl	80059b4 <DecimalToBCD>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	791b      	ldrb	r3, [r3, #4]
 8005b20:	4618      	mov	r0, r3
 8005b22:	f7ff ff47 	bl	80059b4 <DecimalToBCD>
 8005b26:	4603      	mov	r3, r0
 8005b28:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	795b      	ldrb	r3, [r3, #5]
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7ff ff40 	bl	80059b4 <DecimalToBCD>
 8005b34:	4603      	mov	r3, r0
 8005b36:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	799b      	ldrb	r3, [r3, #6]
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f7ff ff39 	bl	80059b4 <DecimalToBCD>
 8005b42:	4603      	mov	r3, r0
 8005b44:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8005b46:	7bfb      	ldrb	r3, [r7, #15]
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b4e:	9302      	str	r3, [sp, #8]
 8005b50:	2307      	movs	r3, #7
 8005b52:	9301      	str	r3, [sp, #4]
 8005b54:	f107 0308 	add.w	r3, r7, #8
 8005b58:	9300      	str	r3, [sp, #0]
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	21d0      	movs	r1, #208	@ 0xd0
 8005b5e:	4806      	ldr	r0, [pc, #24]	@ (8005b78 <DS3231_SetTime+0xa0>)
 8005b60:	f003 f80c 	bl	8008b7c <HAL_I2C_Mem_Write>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d001      	beq.n	8005b6e <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e000      	b.n	8005b70 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	200010e0 	.word	0x200010e0

08005b7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005b7c:	480d      	ldr	r0, [pc, #52]	@ (8005bb4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005b7e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8005b80:	f7fd ff98 	bl	8003ab4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005b84:	480c      	ldr	r0, [pc, #48]	@ (8005bb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005b86:	490d      	ldr	r1, [pc, #52]	@ (8005bbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005b88:	4a0d      	ldr	r2, [pc, #52]	@ (8005bc0 <LoopForever+0xe>)
  movs r3, #0
 8005b8a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005b8c:	e002      	b.n	8005b94 <LoopCopyDataInit>

08005b8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005b8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005b90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005b92:	3304      	adds	r3, #4

08005b94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005b94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005b96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005b98:	d3f9      	bcc.n	8005b8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8005bc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005b9c:	4c0a      	ldr	r4, [pc, #40]	@ (8005bc8 <LoopForever+0x16>)
  movs r3, #0
 8005b9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ba0:	e001      	b.n	8005ba6 <LoopFillZerobss>

08005ba2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005ba2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ba4:	3204      	adds	r2, #4

08005ba6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005ba6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005ba8:	d3fb      	bcc.n	8005ba2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8005baa:	f00c fdf3 	bl	8012794 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005bae:	f7fc ffdd 	bl	8002b6c <main>

08005bb2 <LoopForever>:

LoopForever:
    b LoopForever
 8005bb2:	e7fe      	b.n	8005bb2 <LoopForever>
  ldr   r0, =_estack
 8005bb4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005bb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005bbc:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8005bc0:	08016904 	.word	0x08016904
  ldr r2, =_sbss
 8005bc4:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8005bc8:	20003754 	.word	0x20003754

08005bcc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005bcc:	e7fe      	b.n	8005bcc <ADC1_2_IRQHandler>

08005bce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b082      	sub	sp, #8
 8005bd2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005bd8:	2003      	movs	r0, #3
 8005bda:	f001 fd8b 	bl	80076f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005bde:	200f      	movs	r0, #15
 8005be0:	f000 f80e 	bl	8005c00 <HAL_InitTick>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d002      	beq.n	8005bf0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	71fb      	strb	r3, [r7, #7]
 8005bee:	e001      	b.n	8005bf4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005bf0:	f7fd fbcc 	bl	800338c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005bf4:	79fb      	ldrb	r3, [r7, #7]

}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3708      	adds	r7, #8
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
	...

08005c00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005c0c:	4b16      	ldr	r3, [pc, #88]	@ (8005c68 <HAL_InitTick+0x68>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d022      	beq.n	8005c5a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005c14:	4b15      	ldr	r3, [pc, #84]	@ (8005c6c <HAL_InitTick+0x6c>)
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	4b13      	ldr	r3, [pc, #76]	@ (8005c68 <HAL_InitTick+0x68>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005c20:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f001 fd96 	bl	800775a <HAL_SYSTICK_Config>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d10f      	bne.n	8005c54 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b0f      	cmp	r3, #15
 8005c38:	d809      	bhi.n	8005c4e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	6879      	ldr	r1, [r7, #4]
 8005c3e:	f04f 30ff 	mov.w	r0, #4294967295
 8005c42:	f001 fd62 	bl	800770a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005c46:	4a0a      	ldr	r2, [pc, #40]	@ (8005c70 <HAL_InitTick+0x70>)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6013      	str	r3, [r2, #0]
 8005c4c:	e007      	b.n	8005c5e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	73fb      	strb	r3, [r7, #15]
 8005c52:	e004      	b.n	8005c5e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	73fb      	strb	r3, [r7, #15]
 8005c58:	e001      	b.n	8005c5e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3710      	adds	r7, #16
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	2000000c 	.word	0x2000000c
 8005c6c:	20000004 	.word	0x20000004
 8005c70:	20000008 	.word	0x20000008

08005c74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c74:	b480      	push	{r7}
 8005c76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005c78:	4b05      	ldr	r3, [pc, #20]	@ (8005c90 <HAL_IncTick+0x1c>)
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	4b05      	ldr	r3, [pc, #20]	@ (8005c94 <HAL_IncTick+0x20>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4413      	add	r3, r2
 8005c82:	4a03      	ldr	r2, [pc, #12]	@ (8005c90 <HAL_IncTick+0x1c>)
 8005c84:	6013      	str	r3, [r2, #0]
}
 8005c86:	bf00      	nop
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr
 8005c90:	20002424 	.word	0x20002424
 8005c94:	2000000c 	.word	0x2000000c

08005c98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8005c9c:	4b03      	ldr	r3, [pc, #12]	@ (8005cac <HAL_GetTick+0x14>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
 8005caa:	bf00      	nop
 8005cac:	20002424 	.word	0x20002424

08005cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005cb8:	f7ff ffee 	bl	8005c98 <HAL_GetTick>
 8005cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc8:	d004      	beq.n	8005cd4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005cca:	4b09      	ldr	r3, [pc, #36]	@ (8005cf0 <HAL_Delay+0x40>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005cd4:	bf00      	nop
 8005cd6:	f7ff ffdf 	bl	8005c98 <HAL_GetTick>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	1ad3      	subs	r3, r2, r3
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d8f7      	bhi.n	8005cd6 <HAL_Delay+0x26>
  {
  }
}
 8005ce6:	bf00      	nop
 8005ce8:	bf00      	nop
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	2000000c 	.word	0x2000000c

08005cf4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	431a      	orrs	r2, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	609a      	str	r2, [r3, #8]
}
 8005d0e:	bf00      	nop
 8005d10:	370c      	adds	r7, #12
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	b083      	sub	sp, #12
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
 8005d22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	609a      	str	r2, [r3, #8]
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
 8005d68:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	3360      	adds	r3, #96	@ 0x60
 8005d6e:	461a      	mov	r2, r3
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	4413      	add	r3, r2
 8005d76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	4b08      	ldr	r3, [pc, #32]	@ (8005da0 <LL_ADC_SetOffset+0x44>)
 8005d7e:	4013      	ands	r3, r2
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005d86:	683a      	ldr	r2, [r7, #0]
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005d94:	bf00      	nop
 8005d96:	371c      	adds	r7, #28
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr
 8005da0:	03fff000 	.word	0x03fff000

08005da4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b085      	sub	sp, #20
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	3360      	adds	r3, #96	@ 0x60
 8005db2:	461a      	mov	r2, r3
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	4413      	add	r3, r2
 8005dba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3714      	adds	r7, #20
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b087      	sub	sp, #28
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	60b9      	str	r1, [r7, #8]
 8005dda:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	3360      	adds	r3, #96	@ 0x60
 8005de0:	461a      	mov	r2, r3
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	4413      	add	r3, r2
 8005de8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	431a      	orrs	r2, r3
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005dfa:	bf00      	nop
 8005dfc:	371c      	adds	r7, #28
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr

08005e06 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005e06:	b480      	push	{r7}
 8005e08:	b087      	sub	sp, #28
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	60f8      	str	r0, [r7, #12]
 8005e0e:	60b9      	str	r1, [r7, #8]
 8005e10:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	3360      	adds	r3, #96	@ 0x60
 8005e16:	461a      	mov	r2, r3
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	4413      	add	r3, r2
 8005e1e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005e30:	bf00      	nop
 8005e32:	371c      	adds	r7, #28
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	3360      	adds	r3, #96	@ 0x60
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	4413      	add	r3, r2
 8005e54:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	431a      	orrs	r2, r3
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005e72:	b480      	push	{r7}
 8005e74:	b083      	sub	sp, #12
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
 8005e7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	695b      	ldr	r3, [r3, #20]
 8005e80:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	431a      	orrs	r2, r3
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	615a      	str	r2, [r3, #20]
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005eac:	2301      	movs	r3, #1
 8005eae:	e000      	b.n	8005eb2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr

08005ebe <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b087      	sub	sp, #28
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	60f8      	str	r0, [r7, #12]
 8005ec6:	60b9      	str	r1, [r7, #8]
 8005ec8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	3330      	adds	r3, #48	@ 0x30
 8005ece:	461a      	mov	r2, r3
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	0a1b      	lsrs	r3, r3, #8
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	f003 030c 	and.w	r3, r3, #12
 8005eda:	4413      	add	r3, r2
 8005edc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	f003 031f 	and.w	r3, r3, #31
 8005ee8:	211f      	movs	r1, #31
 8005eea:	fa01 f303 	lsl.w	r3, r1, r3
 8005eee:	43db      	mvns	r3, r3
 8005ef0:	401a      	ands	r2, r3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	0e9b      	lsrs	r3, r3, #26
 8005ef6:	f003 011f 	and.w	r1, r3, #31
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	f003 031f 	and.w	r3, r3, #31
 8005f00:	fa01 f303 	lsl.w	r3, r1, r3
 8005f04:	431a      	orrs	r2, r3
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005f0a:	bf00      	nop
 8005f0c:	371c      	adds	r7, #28
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr

08005f16 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b087      	sub	sp, #28
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	60f8      	str	r0, [r7, #12]
 8005f1e:	60b9      	str	r1, [r7, #8]
 8005f20:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	3314      	adds	r3, #20
 8005f26:	461a      	mov	r2, r3
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	0e5b      	lsrs	r3, r3, #25
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	f003 0304 	and.w	r3, r3, #4
 8005f32:	4413      	add	r3, r2
 8005f34:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	0d1b      	lsrs	r3, r3, #20
 8005f3e:	f003 031f 	and.w	r3, r3, #31
 8005f42:	2107      	movs	r1, #7
 8005f44:	fa01 f303 	lsl.w	r3, r1, r3
 8005f48:	43db      	mvns	r3, r3
 8005f4a:	401a      	ands	r2, r3
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	0d1b      	lsrs	r3, r3, #20
 8005f50:	f003 031f 	and.w	r3, r3, #31
 8005f54:	6879      	ldr	r1, [r7, #4]
 8005f56:	fa01 f303 	lsl.w	r3, r1, r3
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005f60:	bf00      	nop
 8005f62:	371c      	adds	r7, #28
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b085      	sub	sp, #20
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f84:	43db      	mvns	r3, r3
 8005f86:	401a      	ands	r2, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f003 0318 	and.w	r3, r3, #24
 8005f8e:	4908      	ldr	r1, [pc, #32]	@ (8005fb0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005f90:	40d9      	lsrs	r1, r3
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	400b      	ands	r3, r1
 8005f96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f9a:	431a      	orrs	r2, r3
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005fa2:	bf00      	nop
 8005fa4:	3714      	adds	r7, #20
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	0007ffff 	.word	0x0007ffff

08005fb4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f003 031f 	and.w	r3, r3, #31
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	370c      	adds	r7, #12
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005ffc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	6093      	str	r3, [r2, #8]
}
 8006004:	bf00      	nop
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006020:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006024:	d101      	bne.n	800602a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006026:	2301      	movs	r3, #1
 8006028:	e000      	b.n	800602c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006048:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800604c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006070:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006074:	d101      	bne.n	800607a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006076:	2301      	movs	r3, #1
 8006078:	e000      	b.n	800607c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	370c      	adds	r7, #12
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006098:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800609c:	f043 0201 	orr.w	r2, r3, #1
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80060a4:	bf00      	nop
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80060c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80060c4:	f043 0202 	orr.w	r2, r3, #2
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <LL_ADC_IsEnabled+0x18>
 80060ec:	2301      	movs	r3, #1
 80060ee:	e000      	b.n	80060f2 <LL_ADC_IsEnabled+0x1a>
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	370c      	adds	r7, #12
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr

080060fe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80060fe:	b480      	push	{r7}
 8006100:	b083      	sub	sp, #12
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f003 0302 	and.w	r3, r3, #2
 800610e:	2b02      	cmp	r3, #2
 8006110:	d101      	bne.n	8006116 <LL_ADC_IsDisableOngoing+0x18>
 8006112:	2301      	movs	r3, #1
 8006114:	e000      	b.n	8006118 <LL_ADC_IsDisableOngoing+0x1a>
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006134:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006138:	f043 0204 	orr.w	r2, r3, #4
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800615c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006160:	f043 0210 	orr.w	r2, r3, #16
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006168:	bf00      	nop
 800616a:	370c      	adds	r7, #12
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b04      	cmp	r3, #4
 8006186:	d101      	bne.n	800618c <LL_ADC_REG_IsConversionOngoing+0x18>
 8006188:	2301      	movs	r3, #1
 800618a:	e000      	b.n	800618e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	370c      	adds	r7, #12
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr

0800619a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800619a:	b480      	push	{r7}
 800619c:	b083      	sub	sp, #12
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80061aa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80061ae:	f043 0220 	orr.w	r2, r3, #32
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80061b6:	bf00      	nop
 80061b8:	370c      	adds	r7, #12
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b083      	sub	sp, #12
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	f003 0308 	and.w	r3, r3, #8
 80061d2:	2b08      	cmp	r3, #8
 80061d4:	d101      	bne.n	80061da <LL_ADC_INJ_IsConversionOngoing+0x18>
 80061d6:	2301      	movs	r3, #1
 80061d8:	e000      	b.n	80061dc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80061da:	2300      	movs	r3, #0
}
 80061dc:	4618      	mov	r0, r3
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr

080061e8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80061e8:	b590      	push	{r4, r7, lr}
 80061ea:	b089      	sub	sp, #36	@ 0x24
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061f0:	2300      	movs	r3, #0
 80061f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80061f4:	2300      	movs	r3, #0
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e167      	b.n	80064d2 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800620c:	2b00      	cmp	r3, #0
 800620e:	d109      	bne.n	8006224 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f7fd f8df 	bl	80033d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4618      	mov	r0, r3
 800622a:	f7ff fef1 	bl	8006010 <LL_ADC_IsDeepPowerDownEnabled>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d004      	beq.n	800623e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4618      	mov	r0, r3
 800623a:	f7ff fed7 	bl	8005fec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4618      	mov	r0, r3
 8006244:	f7ff ff0c 	bl	8006060 <LL_ADC_IsInternalRegulatorEnabled>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d115      	bne.n	800627a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4618      	mov	r0, r3
 8006254:	f7ff fef0 	bl	8006038 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006258:	4ba0      	ldr	r3, [pc, #640]	@ (80064dc <HAL_ADC_Init+0x2f4>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	099b      	lsrs	r3, r3, #6
 800625e:	4aa0      	ldr	r2, [pc, #640]	@ (80064e0 <HAL_ADC_Init+0x2f8>)
 8006260:	fba2 2303 	umull	r2, r3, r2, r3
 8006264:	099b      	lsrs	r3, r3, #6
 8006266:	3301      	adds	r3, #1
 8006268:	005b      	lsls	r3, r3, #1
 800626a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800626c:	e002      	b.n	8006274 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	3b01      	subs	r3, #1
 8006272:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d1f9      	bne.n	800626e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4618      	mov	r0, r3
 8006280:	f7ff feee 	bl	8006060 <LL_ADC_IsInternalRegulatorEnabled>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10d      	bne.n	80062a6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800628e:	f043 0210 	orr.w	r2, r3, #16
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800629a:	f043 0201 	orr.w	r2, r3, #1
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7ff ff62 	bl	8006174 <LL_ADC_REG_IsConversionOngoing>
 80062b0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062b6:	f003 0310 	and.w	r3, r3, #16
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f040 8100 	bne.w	80064c0 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f040 80fc 	bne.w	80064c0 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062cc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80062d0:	f043 0202 	orr.w	r2, r3, #2
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4618      	mov	r0, r3
 80062de:	f7ff fefb 	bl	80060d8 <LL_ADC_IsEnabled>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d111      	bne.n	800630c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80062e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80062ec:	f7ff fef4 	bl	80060d8 <LL_ADC_IsEnabled>
 80062f0:	4604      	mov	r4, r0
 80062f2:	487c      	ldr	r0, [pc, #496]	@ (80064e4 <HAL_ADC_Init+0x2fc>)
 80062f4:	f7ff fef0 	bl	80060d8 <LL_ADC_IsEnabled>
 80062f8:	4603      	mov	r3, r0
 80062fa:	4323      	orrs	r3, r4
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d105      	bne.n	800630c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	4619      	mov	r1, r3
 8006306:	4878      	ldr	r0, [pc, #480]	@ (80064e8 <HAL_ADC_Init+0x300>)
 8006308:	f7ff fcf4 	bl	8005cf4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	7f5b      	ldrb	r3, [r3, #29]
 8006310:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006316:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800631c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006322:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800632a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800632c:	4313      	orrs	r3, r2
 800632e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006336:	2b01      	cmp	r3, #1
 8006338:	d106      	bne.n	8006348 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800633e:	3b01      	subs	r3, #1
 8006340:	045b      	lsls	r3, r3, #17
 8006342:	69ba      	ldr	r2, [r7, #24]
 8006344:	4313      	orrs	r3, r2
 8006346:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800634c:	2b00      	cmp	r3, #0
 800634e:	d009      	beq.n	8006364 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006354:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800635c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800635e:	69ba      	ldr	r2, [r7, #24]
 8006360:	4313      	orrs	r3, r2
 8006362:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68da      	ldr	r2, [r3, #12]
 800636a:	4b60      	ldr	r3, [pc, #384]	@ (80064ec <HAL_ADC_Init+0x304>)
 800636c:	4013      	ands	r3, r2
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	6812      	ldr	r2, [r2, #0]
 8006372:	69b9      	ldr	r1, [r7, #24]
 8006374:	430b      	orrs	r3, r1
 8006376:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	430a      	orrs	r2, r1
 800638c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4618      	mov	r0, r3
 8006394:	f7ff ff15 	bl	80061c2 <LL_ADC_INJ_IsConversionOngoing>
 8006398:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d16d      	bne.n	800647c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d16a      	bne.n	800647c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80063aa:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80063b2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80063b4:	4313      	orrs	r3, r2
 80063b6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063c2:	f023 0302 	bic.w	r3, r3, #2
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	6812      	ldr	r2, [r2, #0]
 80063ca:	69b9      	ldr	r1, [r7, #24]
 80063cc:	430b      	orrs	r3, r1
 80063ce:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	691b      	ldr	r3, [r3, #16]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d017      	beq.n	8006408 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	691a      	ldr	r2, [r3, #16]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80063e6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80063f0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80063f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	6911      	ldr	r1, [r2, #16]
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	6812      	ldr	r2, [r2, #0]
 8006400:	430b      	orrs	r3, r1
 8006402:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8006406:	e013      	b.n	8006430 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	691a      	ldr	r2, [r3, #16]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006416:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	6812      	ldr	r2, [r2, #0]
 8006424:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006428:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800642c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006436:	2b01      	cmp	r3, #1
 8006438:	d118      	bne.n	800646c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006444:	f023 0304 	bic.w	r3, r3, #4
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006450:	4311      	orrs	r1, r2
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006456:	4311      	orrs	r1, r2
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800645c:	430a      	orrs	r2, r1
 800645e:	431a      	orrs	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f042 0201 	orr.w	r2, r2, #1
 8006468:	611a      	str	r2, [r3, #16]
 800646a:	e007      	b.n	800647c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	691a      	ldr	r2, [r3, #16]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f022 0201 	bic.w	r2, r2, #1
 800647a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d10c      	bne.n	800649e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800648a:	f023 010f 	bic.w	r1, r3, #15
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a1b      	ldr	r3, [r3, #32]
 8006492:	1e5a      	subs	r2, r3, #1
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	430a      	orrs	r2, r1
 800649a:	631a      	str	r2, [r3, #48]	@ 0x30
 800649c:	e007      	b.n	80064ae <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f022 020f 	bic.w	r2, r2, #15
 80064ac:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064b2:	f023 0303 	bic.w	r3, r3, #3
 80064b6:	f043 0201 	orr.w	r2, r3, #1
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80064be:	e007      	b.n	80064d0 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064c4:	f043 0210 	orr.w	r2, r3, #16
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80064d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3724      	adds	r7, #36	@ 0x24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd90      	pop	{r4, r7, pc}
 80064da:	bf00      	nop
 80064dc:	20000004 	.word	0x20000004
 80064e0:	053e2d63 	.word	0x053e2d63
 80064e4:	50000100 	.word	0x50000100
 80064e8:	50000300 	.word	0x50000300
 80064ec:	fff04007 	.word	0xfff04007

080064f0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b086      	sub	sp, #24
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80064f8:	4859      	ldr	r0, [pc, #356]	@ (8006660 <HAL_ADC_Start+0x170>)
 80064fa:	f7ff fd5b 	bl	8005fb4 <LL_ADC_GetMultimode>
 80064fe:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4618      	mov	r0, r3
 8006506:	f7ff fe35 	bl	8006174 <LL_ADC_REG_IsConversionOngoing>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	f040 809f 	bne.w	8006650 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006518:	2b01      	cmp	r3, #1
 800651a:	d101      	bne.n	8006520 <HAL_ADC_Start+0x30>
 800651c:	2302      	movs	r3, #2
 800651e:	e09a      	b.n	8006656 <HAL_ADC_Start+0x166>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 fe63 	bl	80071f4 <ADC_Enable>
 800652e:	4603      	mov	r3, r0
 8006530:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006532:	7dfb      	ldrb	r3, [r7, #23]
 8006534:	2b00      	cmp	r3, #0
 8006536:	f040 8086 	bne.w	8006646 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800653e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006542:	f023 0301 	bic.w	r3, r3, #1
 8006546:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a44      	ldr	r2, [pc, #272]	@ (8006664 <HAL_ADC_Start+0x174>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d002      	beq.n	800655e <HAL_ADC_Start+0x6e>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	e001      	b.n	8006562 <HAL_ADC_Start+0x72>
 800655e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	6812      	ldr	r2, [r2, #0]
 8006566:	4293      	cmp	r3, r2
 8006568:	d002      	beq.n	8006570 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d105      	bne.n	800657c <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006574:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006580:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006584:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006588:	d106      	bne.n	8006598 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800658e:	f023 0206 	bic.w	r2, r3, #6
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	661a      	str	r2, [r3, #96]	@ 0x60
 8006596:	e002      	b.n	800659e <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	221c      	movs	r2, #28
 80065a4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a2c      	ldr	r2, [pc, #176]	@ (8006664 <HAL_ADC_Start+0x174>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d002      	beq.n	80065be <HAL_ADC_Start+0xce>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	e001      	b.n	80065c2 <HAL_ADC_Start+0xd2>
 80065be:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	6812      	ldr	r2, [r2, #0]
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d008      	beq.n	80065dc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d005      	beq.n	80065dc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	2b05      	cmp	r3, #5
 80065d4:	d002      	beq.n	80065dc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	2b09      	cmp	r3, #9
 80065da:	d114      	bne.n	8006606 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d007      	beq.n	80065fa <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065ee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80065f2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4618      	mov	r0, r3
 8006600:	f7ff fd90 	bl	8006124 <LL_ADC_REG_StartConversion>
 8006604:	e026      	b.n	8006654 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800660a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a13      	ldr	r2, [pc, #76]	@ (8006664 <HAL_ADC_Start+0x174>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d002      	beq.n	8006622 <HAL_ADC_Start+0x132>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	e001      	b.n	8006626 <HAL_ADC_Start+0x136>
 8006622:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006626:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00f      	beq.n	8006654 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006638:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800663c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006644:	e006      	b.n	8006654 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800664e:	e001      	b.n	8006654 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006650:	2302      	movs	r3, #2
 8006652:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006654:	7dfb      	ldrb	r3, [r7, #23]
}
 8006656:	4618      	mov	r0, r3
 8006658:	3718      	adds	r7, #24
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
 800665e:	bf00      	nop
 8006660:	50000300 	.word	0x50000300
 8006664:	50000100 	.word	0x50000100

08006668 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006676:	2b01      	cmp	r3, #1
 8006678:	d101      	bne.n	800667e <HAL_ADC_Stop+0x16>
 800667a:	2302      	movs	r3, #2
 800667c:	e023      	b.n	80066c6 <HAL_ADC_Stop+0x5e>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2201      	movs	r2, #1
 8006682:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006686:	2103      	movs	r1, #3
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 fcf7 	bl	800707c <ADC_ConversionStop>
 800668e:	4603      	mov	r3, r0
 8006690:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006692:	7bfb      	ldrb	r3, [r7, #15]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d111      	bne.n	80066bc <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f000 fe31 	bl	8007300 <ADC_Disable>
 800669e:	4603      	mov	r3, r0
 80066a0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80066a2:	7bfb      	ldrb	r3, [r7, #15]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d109      	bne.n	80066bc <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80066b0:	f023 0301 	bic.w	r3, r3, #1
 80066b4:	f043 0201 	orr.w	r2, r3, #1
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80066c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
	...

080066d0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b088      	sub	sp, #32
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80066da:	4867      	ldr	r0, [pc, #412]	@ (8006878 <HAL_ADC_PollForConversion+0x1a8>)
 80066dc:	f7ff fc6a 	bl	8005fb4 <LL_ADC_GetMultimode>
 80066e0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	2b08      	cmp	r3, #8
 80066e8:	d102      	bne.n	80066f0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80066ea:	2308      	movs	r3, #8
 80066ec:	61fb      	str	r3, [r7, #28]
 80066ee:	e02a      	b.n	8006746 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d005      	beq.n	8006702 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	2b05      	cmp	r3, #5
 80066fa:	d002      	beq.n	8006702 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	2b09      	cmp	r3, #9
 8006700:	d111      	bne.n	8006726 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b00      	cmp	r3, #0
 800670e:	d007      	beq.n	8006720 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006714:	f043 0220 	orr.w	r2, r3, #32
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e0a6      	b.n	800686e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006720:	2304      	movs	r3, #4
 8006722:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006724:	e00f      	b.n	8006746 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006726:	4854      	ldr	r0, [pc, #336]	@ (8006878 <HAL_ADC_PollForConversion+0x1a8>)
 8006728:	f7ff fc52 	bl	8005fd0 <LL_ADC_GetMultiDMATransfer>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d007      	beq.n	8006742 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006736:	f043 0220 	orr.w	r2, r3, #32
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e095      	b.n	800686e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006742:	2304      	movs	r3, #4
 8006744:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006746:	f7ff faa7 	bl	8005c98 <HAL_GetTick>
 800674a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800674c:	e021      	b.n	8006792 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006754:	d01d      	beq.n	8006792 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006756:	f7ff fa9f 	bl	8005c98 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	683a      	ldr	r2, [r7, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	d302      	bcc.n	800676c <HAL_ADC_PollForConversion+0x9c>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d112      	bne.n	8006792 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	69fb      	ldr	r3, [r7, #28]
 8006774:	4013      	ands	r3, r2
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10b      	bne.n	8006792 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800677e:	f043 0204 	orr.w	r2, r3, #4
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e06d      	b.n	800686e <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	4013      	ands	r3, r2
 800679c:	2b00      	cmp	r3, #0
 800679e:	d0d6      	beq.n	800674e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067a4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4618      	mov	r0, r3
 80067b2:	f7ff fb71 	bl	8005e98 <LL_ADC_REG_IsTriggerSourceSWStart>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d01c      	beq.n	80067f6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	7f5b      	ldrb	r3, [r3, #29]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d118      	bne.n	80067f6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 0308 	and.w	r3, r3, #8
 80067ce:	2b08      	cmp	r3, #8
 80067d0:	d111      	bne.n	80067f6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067d6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d105      	bne.n	80067f6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067ee:	f043 0201 	orr.w	r2, r3, #1
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a20      	ldr	r2, [pc, #128]	@ (800687c <HAL_ADC_PollForConversion+0x1ac>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d002      	beq.n	8006806 <HAL_ADC_PollForConversion+0x136>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	e001      	b.n	800680a <HAL_ADC_PollForConversion+0x13a>
 8006806:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	6812      	ldr	r2, [r2, #0]
 800680e:	4293      	cmp	r3, r2
 8006810:	d008      	beq.n	8006824 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d005      	beq.n	8006824 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	2b05      	cmp	r3, #5
 800681c:	d002      	beq.n	8006824 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	2b09      	cmp	r3, #9
 8006822:	d104      	bne.n	800682e <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	61bb      	str	r3, [r7, #24]
 800682c:	e00d      	b.n	800684a <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a12      	ldr	r2, [pc, #72]	@ (800687c <HAL_ADC_PollForConversion+0x1ac>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d002      	beq.n	800683e <HAL_ADC_PollForConversion+0x16e>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	e001      	b.n	8006842 <HAL_ADC_PollForConversion+0x172>
 800683e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006842:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	2b08      	cmp	r3, #8
 800684e:	d104      	bne.n	800685a <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2208      	movs	r2, #8
 8006856:	601a      	str	r2, [r3, #0]
 8006858:	e008      	b.n	800686c <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d103      	bne.n	800686c <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	220c      	movs	r2, #12
 800686a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	3720      	adds	r7, #32
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	50000300 	.word	0x50000300
 800687c:	50000100 	.word	0x50000100

08006880 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006880:	b480      	push	{r7}
 8006882:	b083      	sub	sp, #12
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800688e:	4618      	mov	r0, r3
 8006890:	370c      	adds	r7, #12
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
	...

0800689c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b0b6      	sub	sp, #216	@ 0xd8
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80068a6:	2300      	movs	r3, #0
 80068a8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80068ac:	2300      	movs	r3, #0
 80068ae:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d101      	bne.n	80068be <HAL_ADC_ConfigChannel+0x22>
 80068ba:	2302      	movs	r3, #2
 80068bc:	e3c8      	b.n	8007050 <HAL_ADC_ConfigChannel+0x7b4>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2201      	movs	r2, #1
 80068c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4618      	mov	r0, r3
 80068cc:	f7ff fc52 	bl	8006174 <LL_ADC_REG_IsConversionOngoing>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	f040 83ad 	bne.w	8007032 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6818      	ldr	r0, [r3, #0]
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	6859      	ldr	r1, [r3, #4]
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	461a      	mov	r2, r3
 80068e6:	f7ff faea 	bl	8005ebe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7ff fc40 	bl	8006174 <LL_ADC_REG_IsConversionOngoing>
 80068f4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7ff fc60 	bl	80061c2 <LL_ADC_INJ_IsConversionOngoing>
 8006902:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006906:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800690a:	2b00      	cmp	r3, #0
 800690c:	f040 81d9 	bne.w	8006cc2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006910:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006914:	2b00      	cmp	r3, #0
 8006916:	f040 81d4 	bne.w	8006cc2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006922:	d10f      	bne.n	8006944 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6818      	ldr	r0, [r3, #0]
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2200      	movs	r2, #0
 800692e:	4619      	mov	r1, r3
 8006930:	f7ff faf1 	bl	8005f16 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800693c:	4618      	mov	r0, r3
 800693e:	f7ff fa98 	bl	8005e72 <LL_ADC_SetSamplingTimeCommonConfig>
 8006942:	e00e      	b.n	8006962 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6818      	ldr	r0, [r3, #0]
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	6819      	ldr	r1, [r3, #0]
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	461a      	mov	r2, r3
 8006952:	f7ff fae0 	bl	8005f16 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2100      	movs	r1, #0
 800695c:	4618      	mov	r0, r3
 800695e:	f7ff fa88 	bl	8005e72 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	695a      	ldr	r2, [r3, #20]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	08db      	lsrs	r3, r3, #3
 800696e:	f003 0303 	and.w	r3, r3, #3
 8006972:	005b      	lsls	r3, r3, #1
 8006974:	fa02 f303 	lsl.w	r3, r2, r3
 8006978:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	691b      	ldr	r3, [r3, #16]
 8006980:	2b04      	cmp	r3, #4
 8006982:	d022      	beq.n	80069ca <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6818      	ldr	r0, [r3, #0]
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	6919      	ldr	r1, [r3, #16]
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006994:	f7ff f9e2 	bl	8005d5c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6818      	ldr	r0, [r3, #0]
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	6919      	ldr	r1, [r3, #16]
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	699b      	ldr	r3, [r3, #24]
 80069a4:	461a      	mov	r2, r3
 80069a6:	f7ff fa2e 	bl	8005e06 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6818      	ldr	r0, [r3, #0]
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d102      	bne.n	80069c0 <HAL_ADC_ConfigChannel+0x124>
 80069ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80069be:	e000      	b.n	80069c2 <HAL_ADC_ConfigChannel+0x126>
 80069c0:	2300      	movs	r3, #0
 80069c2:	461a      	mov	r2, r3
 80069c4:	f7ff fa3a 	bl	8005e3c <LL_ADC_SetOffsetSaturation>
 80069c8:	e17b      	b.n	8006cc2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	2100      	movs	r1, #0
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7ff f9e7 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 80069d6:	4603      	mov	r3, r0
 80069d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d10a      	bne.n	80069f6 <HAL_ADC_ConfigChannel+0x15a>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2100      	movs	r1, #0
 80069e6:	4618      	mov	r0, r3
 80069e8:	f7ff f9dc 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 80069ec:	4603      	mov	r3, r0
 80069ee:	0e9b      	lsrs	r3, r3, #26
 80069f0:	f003 021f 	and.w	r2, r3, #31
 80069f4:	e01e      	b.n	8006a34 <HAL_ADC_ConfigChannel+0x198>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	2100      	movs	r1, #0
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7ff f9d1 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 8006a02:	4603      	mov	r3, r0
 8006a04:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006a0c:	fa93 f3a3 	rbit	r3, r3
 8006a10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006a14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006a1c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d101      	bne.n	8006a28 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8006a24:	2320      	movs	r3, #32
 8006a26:	e004      	b.n	8006a32 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8006a28:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a2c:	fab3 f383 	clz	r3, r3
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d105      	bne.n	8006a4c <HAL_ADC_ConfigChannel+0x1b0>
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	0e9b      	lsrs	r3, r3, #26
 8006a46:	f003 031f 	and.w	r3, r3, #31
 8006a4a:	e018      	b.n	8006a7e <HAL_ADC_ConfigChannel+0x1e2>
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006a58:	fa93 f3a3 	rbit	r3, r3
 8006a5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006a60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8006a68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d101      	bne.n	8006a74 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8006a70:	2320      	movs	r3, #32
 8006a72:	e004      	b.n	8006a7e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8006a74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a78:	fab3 f383 	clz	r3, r3
 8006a7c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d106      	bne.n	8006a90 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2200      	movs	r2, #0
 8006a88:	2100      	movs	r1, #0
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7ff f9a0 	bl	8005dd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2101      	movs	r1, #1
 8006a96:	4618      	mov	r0, r3
 8006a98:	f7ff f984 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d10a      	bne.n	8006abc <HAL_ADC_ConfigChannel+0x220>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2101      	movs	r1, #1
 8006aac:	4618      	mov	r0, r3
 8006aae:	f7ff f979 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	0e9b      	lsrs	r3, r3, #26
 8006ab6:	f003 021f 	and.w	r2, r3, #31
 8006aba:	e01e      	b.n	8006afa <HAL_ADC_ConfigChannel+0x25e>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2101      	movs	r1, #1
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f7ff f96e 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ace:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006ad2:	fa93 f3a3 	rbit	r3, r3
 8006ad6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8006ada:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ade:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8006ae2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d101      	bne.n	8006aee <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8006aea:	2320      	movs	r3, #32
 8006aec:	e004      	b.n	8006af8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8006aee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006af2:	fab3 f383 	clz	r3, r3
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d105      	bne.n	8006b12 <HAL_ADC_ConfigChannel+0x276>
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	0e9b      	lsrs	r3, r3, #26
 8006b0c:	f003 031f 	and.w	r3, r3, #31
 8006b10:	e018      	b.n	8006b44 <HAL_ADC_ConfigChannel+0x2a8>
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b1e:	fa93 f3a3 	rbit	r3, r3
 8006b22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006b26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006b2e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d101      	bne.n	8006b3a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8006b36:	2320      	movs	r3, #32
 8006b38:	e004      	b.n	8006b44 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8006b3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b3e:	fab3 f383 	clz	r3, r3
 8006b42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d106      	bne.n	8006b56 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	2101      	movs	r1, #1
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7ff f93d 	bl	8005dd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2102      	movs	r1, #2
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7ff f921 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 8006b62:	4603      	mov	r3, r0
 8006b64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d10a      	bne.n	8006b82 <HAL_ADC_ConfigChannel+0x2e6>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2102      	movs	r1, #2
 8006b72:	4618      	mov	r0, r3
 8006b74:	f7ff f916 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	0e9b      	lsrs	r3, r3, #26
 8006b7c:	f003 021f 	and.w	r2, r3, #31
 8006b80:	e01e      	b.n	8006bc0 <HAL_ADC_ConfigChannel+0x324>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	2102      	movs	r1, #2
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f7ff f90b 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b98:	fa93 f3a3 	rbit	r3, r3
 8006b9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8006ba0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ba4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006ba8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d101      	bne.n	8006bb4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8006bb0:	2320      	movs	r3, #32
 8006bb2:	e004      	b.n	8006bbe <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8006bb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006bb8:	fab3 f383 	clz	r3, r3
 8006bbc:	b2db      	uxtb	r3, r3
 8006bbe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d105      	bne.n	8006bd8 <HAL_ADC_ConfigChannel+0x33c>
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	0e9b      	lsrs	r3, r3, #26
 8006bd2:	f003 031f 	and.w	r3, r3, #31
 8006bd6:	e016      	b.n	8006c06 <HAL_ADC_ConfigChannel+0x36a>
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006be0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006be4:	fa93 f3a3 	rbit	r3, r3
 8006be8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006bea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006bec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006bf0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8006bf8:	2320      	movs	r3, #32
 8006bfa:	e004      	b.n	8006c06 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8006bfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006c00:	fab3 f383 	clz	r3, r3
 8006c04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d106      	bne.n	8006c18 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	2102      	movs	r1, #2
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7ff f8dc 	bl	8005dd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	2103      	movs	r1, #3
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7ff f8c0 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 8006c24:	4603      	mov	r3, r0
 8006c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d10a      	bne.n	8006c44 <HAL_ADC_ConfigChannel+0x3a8>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2103      	movs	r1, #3
 8006c34:	4618      	mov	r0, r3
 8006c36:	f7ff f8b5 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	0e9b      	lsrs	r3, r3, #26
 8006c3e:	f003 021f 	and.w	r2, r3, #31
 8006c42:	e017      	b.n	8006c74 <HAL_ADC_ConfigChannel+0x3d8>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2103      	movs	r1, #3
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f7ff f8aa 	bl	8005da4 <LL_ADC_GetOffsetChannel>
 8006c50:	4603      	mov	r3, r0
 8006c52:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c56:	fa93 f3a3 	rbit	r3, r3
 8006c5a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006c5c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c5e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006c60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d101      	bne.n	8006c6a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8006c66:	2320      	movs	r3, #32
 8006c68:	e003      	b.n	8006c72 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8006c6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c6c:	fab3 f383 	clz	r3, r3
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d105      	bne.n	8006c8c <HAL_ADC_ConfigChannel+0x3f0>
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	0e9b      	lsrs	r3, r3, #26
 8006c86:	f003 031f 	and.w	r3, r3, #31
 8006c8a:	e011      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x414>
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c94:	fa93 f3a3 	rbit	r3, r3
 8006c98:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006c9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006c9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d101      	bne.n	8006ca8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8006ca4:	2320      	movs	r3, #32
 8006ca6:	e003      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8006ca8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006caa:	fab3 f383 	clz	r3, r3
 8006cae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d106      	bne.n	8006cc2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	2103      	movs	r1, #3
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f7ff f887 	bl	8005dd0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f7ff fa06 	bl	80060d8 <LL_ADC_IsEnabled>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	f040 8140 	bne.w	8006f54 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6818      	ldr	r0, [r3, #0]
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	6819      	ldr	r1, [r3, #0]
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	f7ff f943 	bl	8005f6c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	4a8f      	ldr	r2, [pc, #572]	@ (8006f28 <HAL_ADC_ConfigChannel+0x68c>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	f040 8131 	bne.w	8006f54 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d10b      	bne.n	8006d1a <HAL_ADC_ConfigChannel+0x47e>
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	0e9b      	lsrs	r3, r3, #26
 8006d08:	3301      	adds	r3, #1
 8006d0a:	f003 031f 	and.w	r3, r3, #31
 8006d0e:	2b09      	cmp	r3, #9
 8006d10:	bf94      	ite	ls
 8006d12:	2301      	movls	r3, #1
 8006d14:	2300      	movhi	r3, #0
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	e019      	b.n	8006d4e <HAL_ADC_ConfigChannel+0x4b2>
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d20:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d22:	fa93 f3a3 	rbit	r3, r3
 8006d26:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006d28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d2a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006d2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d101      	bne.n	8006d36 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8006d32:	2320      	movs	r3, #32
 8006d34:	e003      	b.n	8006d3e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8006d36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d38:	fab3 f383 	clz	r3, r3
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	3301      	adds	r3, #1
 8006d40:	f003 031f 	and.w	r3, r3, #31
 8006d44:	2b09      	cmp	r3, #9
 8006d46:	bf94      	ite	ls
 8006d48:	2301      	movls	r3, #1
 8006d4a:	2300      	movhi	r3, #0
 8006d4c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d079      	beq.n	8006e46 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d107      	bne.n	8006d6e <HAL_ADC_ConfigChannel+0x4d2>
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	0e9b      	lsrs	r3, r3, #26
 8006d64:	3301      	adds	r3, #1
 8006d66:	069b      	lsls	r3, r3, #26
 8006d68:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d6c:	e015      	b.n	8006d9a <HAL_ADC_ConfigChannel+0x4fe>
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d76:	fa93 f3a3 	rbit	r3, r3
 8006d7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006d7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d7e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006d80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d101      	bne.n	8006d8a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8006d86:	2320      	movs	r3, #32
 8006d88:	e003      	b.n	8006d92 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006d8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d8c:	fab3 f383 	clz	r3, r3
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	3301      	adds	r3, #1
 8006d94:	069b      	lsls	r3, r3, #26
 8006d96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d109      	bne.n	8006dba <HAL_ADC_ConfigChannel+0x51e>
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	0e9b      	lsrs	r3, r3, #26
 8006dac:	3301      	adds	r3, #1
 8006dae:	f003 031f 	and.w	r3, r3, #31
 8006db2:	2101      	movs	r1, #1
 8006db4:	fa01 f303 	lsl.w	r3, r1, r3
 8006db8:	e017      	b.n	8006dea <HAL_ADC_ConfigChannel+0x54e>
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dc2:	fa93 f3a3 	rbit	r3, r3
 8006dc6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006dc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dca:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006dcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d101      	bne.n	8006dd6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8006dd2:	2320      	movs	r3, #32
 8006dd4:	e003      	b.n	8006dde <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8006dd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dd8:	fab3 f383 	clz	r3, r3
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	3301      	adds	r3, #1
 8006de0:	f003 031f 	and.w	r3, r3, #31
 8006de4:	2101      	movs	r1, #1
 8006de6:	fa01 f303 	lsl.w	r3, r1, r3
 8006dea:	ea42 0103 	orr.w	r1, r2, r3
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d10a      	bne.n	8006e10 <HAL_ADC_ConfigChannel+0x574>
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	0e9b      	lsrs	r3, r3, #26
 8006e00:	3301      	adds	r3, #1
 8006e02:	f003 021f 	and.w	r2, r3, #31
 8006e06:	4613      	mov	r3, r2
 8006e08:	005b      	lsls	r3, r3, #1
 8006e0a:	4413      	add	r3, r2
 8006e0c:	051b      	lsls	r3, r3, #20
 8006e0e:	e018      	b.n	8006e42 <HAL_ADC_ConfigChannel+0x5a6>
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e18:	fa93 f3a3 	rbit	r3, r3
 8006e1c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006e1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d101      	bne.n	8006e2c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8006e28:	2320      	movs	r3, #32
 8006e2a:	e003      	b.n	8006e34 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8006e2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e2e:	fab3 f383 	clz	r3, r3
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	3301      	adds	r3, #1
 8006e36:	f003 021f 	and.w	r2, r3, #31
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	005b      	lsls	r3, r3, #1
 8006e3e:	4413      	add	r3, r2
 8006e40:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006e42:	430b      	orrs	r3, r1
 8006e44:	e081      	b.n	8006f4a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d107      	bne.n	8006e62 <HAL_ADC_ConfigChannel+0x5c6>
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	0e9b      	lsrs	r3, r3, #26
 8006e58:	3301      	adds	r3, #1
 8006e5a:	069b      	lsls	r3, r3, #26
 8006e5c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006e60:	e015      	b.n	8006e8e <HAL_ADC_ConfigChannel+0x5f2>
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e6a:	fa93 f3a3 	rbit	r3, r3
 8006e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e72:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d101      	bne.n	8006e7e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8006e7a:	2320      	movs	r3, #32
 8006e7c:	e003      	b.n	8006e86 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8006e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e80:	fab3 f383 	clz	r3, r3
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	3301      	adds	r3, #1
 8006e88:	069b      	lsls	r3, r3, #26
 8006e8a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d109      	bne.n	8006eae <HAL_ADC_ConfigChannel+0x612>
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	0e9b      	lsrs	r3, r3, #26
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	f003 031f 	and.w	r3, r3, #31
 8006ea6:	2101      	movs	r1, #1
 8006ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8006eac:	e017      	b.n	8006ede <HAL_ADC_ConfigChannel+0x642>
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eb4:	6a3b      	ldr	r3, [r7, #32]
 8006eb6:	fa93 f3a3 	rbit	r3, r3
 8006eba:	61fb      	str	r3, [r7, #28]
  return result;
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d101      	bne.n	8006eca <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8006ec6:	2320      	movs	r3, #32
 8006ec8:	e003      	b.n	8006ed2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8006eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ecc:	fab3 f383 	clz	r3, r3
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	f003 031f 	and.w	r3, r3, #31
 8006ed8:	2101      	movs	r1, #1
 8006eda:	fa01 f303 	lsl.w	r3, r1, r3
 8006ede:	ea42 0103 	orr.w	r1, r2, r3
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d10d      	bne.n	8006f0a <HAL_ADC_ConfigChannel+0x66e>
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	0e9b      	lsrs	r3, r3, #26
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	f003 021f 	and.w	r2, r3, #31
 8006efa:	4613      	mov	r3, r2
 8006efc:	005b      	lsls	r3, r3, #1
 8006efe:	4413      	add	r3, r2
 8006f00:	3b1e      	subs	r3, #30
 8006f02:	051b      	lsls	r3, r3, #20
 8006f04:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006f08:	e01e      	b.n	8006f48 <HAL_ADC_ConfigChannel+0x6ac>
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	fa93 f3a3 	rbit	r3, r3
 8006f16:	613b      	str	r3, [r7, #16]
  return result;
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d104      	bne.n	8006f2c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8006f22:	2320      	movs	r3, #32
 8006f24:	e006      	b.n	8006f34 <HAL_ADC_ConfigChannel+0x698>
 8006f26:	bf00      	nop
 8006f28:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	fab3 f383 	clz	r3, r3
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	3301      	adds	r3, #1
 8006f36:	f003 021f 	and.w	r2, r3, #31
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	005b      	lsls	r3, r3, #1
 8006f3e:	4413      	add	r3, r2
 8006f40:	3b1e      	subs	r3, #30
 8006f42:	051b      	lsls	r3, r3, #20
 8006f44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006f48:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006f4a:	683a      	ldr	r2, [r7, #0]
 8006f4c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006f4e:	4619      	mov	r1, r3
 8006f50:	f7fe ffe1 	bl	8005f16 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	4b3f      	ldr	r3, [pc, #252]	@ (8007058 <HAL_ADC_ConfigChannel+0x7bc>)
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d071      	beq.n	8007044 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006f60:	483e      	ldr	r0, [pc, #248]	@ (800705c <HAL_ADC_ConfigChannel+0x7c0>)
 8006f62:	f7fe feed 	bl	8005d40 <LL_ADC_GetCommonPathInternalCh>
 8006f66:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a3c      	ldr	r2, [pc, #240]	@ (8007060 <HAL_ADC_ConfigChannel+0x7c4>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d004      	beq.n	8006f7e <HAL_ADC_ConfigChannel+0x6e2>
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a3a      	ldr	r2, [pc, #232]	@ (8007064 <HAL_ADC_ConfigChannel+0x7c8>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d127      	bne.n	8006fce <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006f7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d121      	bne.n	8006fce <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f92:	d157      	bne.n	8007044 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006f94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f98:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006f9c:	4619      	mov	r1, r3
 8006f9e:	482f      	ldr	r0, [pc, #188]	@ (800705c <HAL_ADC_ConfigChannel+0x7c0>)
 8006fa0:	f7fe febb 	bl	8005d1a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006fa4:	4b30      	ldr	r3, [pc, #192]	@ (8007068 <HAL_ADC_ConfigChannel+0x7cc>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	099b      	lsrs	r3, r3, #6
 8006faa:	4a30      	ldr	r2, [pc, #192]	@ (800706c <HAL_ADC_ConfigChannel+0x7d0>)
 8006fac:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb0:	099b      	lsrs	r3, r3, #6
 8006fb2:	1c5a      	adds	r2, r3, #1
 8006fb4:	4613      	mov	r3, r2
 8006fb6:	005b      	lsls	r3, r3, #1
 8006fb8:	4413      	add	r3, r2
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006fbe:	e002      	b.n	8006fc6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1f9      	bne.n	8006fc0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006fcc:	e03a      	b.n	8007044 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a27      	ldr	r2, [pc, #156]	@ (8007070 <HAL_ADC_ConfigChannel+0x7d4>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d113      	bne.n	8007000 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006fd8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fdc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10d      	bne.n	8007000 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a22      	ldr	r2, [pc, #136]	@ (8007074 <HAL_ADC_ConfigChannel+0x7d8>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d02a      	beq.n	8007044 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006fee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ff2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	4818      	ldr	r0, [pc, #96]	@ (800705c <HAL_ADC_ConfigChannel+0x7c0>)
 8006ffa:	f7fe fe8e 	bl	8005d1a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006ffe:	e021      	b.n	8007044 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a1c      	ldr	r2, [pc, #112]	@ (8007078 <HAL_ADC_ConfigChannel+0x7dc>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d11c      	bne.n	8007044 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800700a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800700e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007012:	2b00      	cmp	r3, #0
 8007014:	d116      	bne.n	8007044 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a16      	ldr	r2, [pc, #88]	@ (8007074 <HAL_ADC_ConfigChannel+0x7d8>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d011      	beq.n	8007044 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007020:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007024:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007028:	4619      	mov	r1, r3
 800702a:	480c      	ldr	r0, [pc, #48]	@ (800705c <HAL_ADC_ConfigChannel+0x7c0>)
 800702c:	f7fe fe75 	bl	8005d1a <LL_ADC_SetCommonPathInternalCh>
 8007030:	e008      	b.n	8007044 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007036:	f043 0220 	orr.w	r2, r3, #32
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2200      	movs	r2, #0
 8007048:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800704c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007050:	4618      	mov	r0, r3
 8007052:	37d8      	adds	r7, #216	@ 0xd8
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}
 8007058:	80080000 	.word	0x80080000
 800705c:	50000300 	.word	0x50000300
 8007060:	c3210000 	.word	0xc3210000
 8007064:	90c00010 	.word	0x90c00010
 8007068:	20000004 	.word	0x20000004
 800706c:	053e2d63 	.word	0x053e2d63
 8007070:	c7520000 	.word	0xc7520000
 8007074:	50000100 	.word	0x50000100
 8007078:	cb840000 	.word	0xcb840000

0800707c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b088      	sub	sp, #32
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007086:	2300      	movs	r3, #0
 8007088:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4618      	mov	r0, r3
 8007094:	f7ff f86e 	bl	8006174 <LL_ADC_REG_IsConversionOngoing>
 8007098:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4618      	mov	r0, r3
 80070a0:	f7ff f88f 	bl	80061c2 <LL_ADC_INJ_IsConversionOngoing>
 80070a4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d103      	bne.n	80070b4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f000 8098 	beq.w	80071e4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d02a      	beq.n	8007118 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	7f5b      	ldrb	r3, [r3, #29]
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d126      	bne.n	8007118 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	7f1b      	ldrb	r3, [r3, #28]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d122      	bne.n	8007118 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80070d2:	2301      	movs	r3, #1
 80070d4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80070d6:	e014      	b.n	8007102 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	4a45      	ldr	r2, [pc, #276]	@ (80071f0 <ADC_ConversionStop+0x174>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d90d      	bls.n	80070fc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070e4:	f043 0210 	orr.w	r2, r3, #16
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070f0:	f043 0201 	orr.w	r2, r3, #1
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e074      	b.n	80071e6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	3301      	adds	r3, #1
 8007100:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800710c:	2b40      	cmp	r3, #64	@ 0x40
 800710e:	d1e3      	bne.n	80070d8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2240      	movs	r2, #64	@ 0x40
 8007116:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007118:	69bb      	ldr	r3, [r7, #24]
 800711a:	2b02      	cmp	r3, #2
 800711c:	d014      	beq.n	8007148 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4618      	mov	r0, r3
 8007124:	f7ff f826 	bl	8006174 <LL_ADC_REG_IsConversionOngoing>
 8007128:	4603      	mov	r3, r0
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00c      	beq.n	8007148 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4618      	mov	r0, r3
 8007134:	f7fe ffe3 	bl	80060fe <LL_ADC_IsDisableOngoing>
 8007138:	4603      	mov	r3, r0
 800713a:	2b00      	cmp	r3, #0
 800713c:	d104      	bne.n	8007148 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4618      	mov	r0, r3
 8007144:	f7ff f802 	bl	800614c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	2b01      	cmp	r3, #1
 800714c:	d014      	beq.n	8007178 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4618      	mov	r0, r3
 8007154:	f7ff f835 	bl	80061c2 <LL_ADC_INJ_IsConversionOngoing>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00c      	beq.n	8007178 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4618      	mov	r0, r3
 8007164:	f7fe ffcb 	bl	80060fe <LL_ADC_IsDisableOngoing>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d104      	bne.n	8007178 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4618      	mov	r0, r3
 8007174:	f7ff f811 	bl	800619a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	2b02      	cmp	r3, #2
 800717c:	d005      	beq.n	800718a <ADC_ConversionStop+0x10e>
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	2b03      	cmp	r3, #3
 8007182:	d105      	bne.n	8007190 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007184:	230c      	movs	r3, #12
 8007186:	617b      	str	r3, [r7, #20]
        break;
 8007188:	e005      	b.n	8007196 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800718a:	2308      	movs	r3, #8
 800718c:	617b      	str	r3, [r7, #20]
        break;
 800718e:	e002      	b.n	8007196 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007190:	2304      	movs	r3, #4
 8007192:	617b      	str	r3, [r7, #20]
        break;
 8007194:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007196:	f7fe fd7f 	bl	8005c98 <HAL_GetTick>
 800719a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800719c:	e01b      	b.n	80071d6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800719e:	f7fe fd7b 	bl	8005c98 <HAL_GetTick>
 80071a2:	4602      	mov	r2, r0
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	1ad3      	subs	r3, r2, r3
 80071a8:	2b05      	cmp	r3, #5
 80071aa:	d914      	bls.n	80071d6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	689a      	ldr	r2, [r3, #8]
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	4013      	ands	r3, r2
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d00d      	beq.n	80071d6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071be:	f043 0210 	orr.w	r2, r3, #16
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ca:	f043 0201 	orr.w	r2, r3, #1
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e007      	b.n	80071e6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689a      	ldr	r2, [r3, #8]
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	4013      	ands	r3, r2
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1dc      	bne.n	800719e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80071e4:	2300      	movs	r3, #0
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3720      	adds	r7, #32
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	a33fffff 	.word	0xa33fffff

080071f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80071fc:	2300      	movs	r3, #0
 80071fe:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4618      	mov	r0, r3
 8007206:	f7fe ff67 	bl	80060d8 <LL_ADC_IsEnabled>
 800720a:	4603      	mov	r3, r0
 800720c:	2b00      	cmp	r3, #0
 800720e:	d169      	bne.n	80072e4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	689a      	ldr	r2, [r3, #8]
 8007216:	4b36      	ldr	r3, [pc, #216]	@ (80072f0 <ADC_Enable+0xfc>)
 8007218:	4013      	ands	r3, r2
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00d      	beq.n	800723a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007222:	f043 0210 	orr.w	r2, r3, #16
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800722e:	f043 0201 	orr.w	r2, r3, #1
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e055      	b.n	80072e6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4618      	mov	r0, r3
 8007240:	f7fe ff22 	bl	8006088 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007244:	482b      	ldr	r0, [pc, #172]	@ (80072f4 <ADC_Enable+0x100>)
 8007246:	f7fe fd7b 	bl	8005d40 <LL_ADC_GetCommonPathInternalCh>
 800724a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800724c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007250:	2b00      	cmp	r3, #0
 8007252:	d013      	beq.n	800727c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007254:	4b28      	ldr	r3, [pc, #160]	@ (80072f8 <ADC_Enable+0x104>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	099b      	lsrs	r3, r3, #6
 800725a:	4a28      	ldr	r2, [pc, #160]	@ (80072fc <ADC_Enable+0x108>)
 800725c:	fba2 2303 	umull	r2, r3, r2, r3
 8007260:	099b      	lsrs	r3, r3, #6
 8007262:	1c5a      	adds	r2, r3, #1
 8007264:	4613      	mov	r3, r2
 8007266:	005b      	lsls	r3, r3, #1
 8007268:	4413      	add	r3, r2
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800726e:	e002      	b.n	8007276 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	3b01      	subs	r3, #1
 8007274:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d1f9      	bne.n	8007270 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800727c:	f7fe fd0c 	bl	8005c98 <HAL_GetTick>
 8007280:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007282:	e028      	b.n	80072d6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4618      	mov	r0, r3
 800728a:	f7fe ff25 	bl	80060d8 <LL_ADC_IsEnabled>
 800728e:	4603      	mov	r3, r0
 8007290:	2b00      	cmp	r3, #0
 8007292:	d104      	bne.n	800729e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4618      	mov	r0, r3
 800729a:	f7fe fef5 	bl	8006088 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800729e:	f7fe fcfb 	bl	8005c98 <HAL_GetTick>
 80072a2:	4602      	mov	r2, r0
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d914      	bls.n	80072d6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d00d      	beq.n	80072d6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072be:	f043 0210 	orr.w	r2, r3, #16
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072ca:	f043 0201 	orr.w	r2, r3, #1
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e007      	b.n	80072e6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 0301 	and.w	r3, r3, #1
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d1cf      	bne.n	8007284 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80072e4:	2300      	movs	r3, #0
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3710      	adds	r7, #16
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	8000003f 	.word	0x8000003f
 80072f4:	50000300 	.word	0x50000300
 80072f8:	20000004 	.word	0x20000004
 80072fc:	053e2d63 	.word	0x053e2d63

08007300 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4618      	mov	r0, r3
 800730e:	f7fe fef6 	bl	80060fe <LL_ADC_IsDisableOngoing>
 8007312:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4618      	mov	r0, r3
 800731a:	f7fe fedd 	bl	80060d8 <LL_ADC_IsEnabled>
 800731e:	4603      	mov	r3, r0
 8007320:	2b00      	cmp	r3, #0
 8007322:	d047      	beq.n	80073b4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d144      	bne.n	80073b4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	f003 030d 	and.w	r3, r3, #13
 8007334:	2b01      	cmp	r3, #1
 8007336:	d10c      	bne.n	8007352 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4618      	mov	r0, r3
 800733e:	f7fe feb7 	bl	80060b0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	2203      	movs	r2, #3
 8007348:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800734a:	f7fe fca5 	bl	8005c98 <HAL_GetTick>
 800734e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007350:	e029      	b.n	80073a6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007356:	f043 0210 	orr.w	r2, r3, #16
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007362:	f043 0201 	orr.w	r2, r3, #1
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e023      	b.n	80073b6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800736e:	f7fe fc93 	bl	8005c98 <HAL_GetTick>
 8007372:	4602      	mov	r2, r0
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	1ad3      	subs	r3, r2, r3
 8007378:	2b02      	cmp	r3, #2
 800737a:	d914      	bls.n	80073a6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	f003 0301 	and.w	r3, r3, #1
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00d      	beq.n	80073a6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800738e:	f043 0210 	orr.w	r2, r3, #16
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800739a:	f043 0201 	orr.w	r2, r3, #1
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	e007      	b.n	80073b6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f003 0301 	and.w	r3, r3, #1
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d1dc      	bne.n	800736e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3710      	adds	r7, #16
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}

080073be <LL_ADC_IsEnabled>:
{
 80073be:	b480      	push	{r7}
 80073c0:	b083      	sub	sp, #12
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	f003 0301 	and.w	r3, r3, #1
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d101      	bne.n	80073d6 <LL_ADC_IsEnabled+0x18>
 80073d2:	2301      	movs	r3, #1
 80073d4:	e000      	b.n	80073d8 <LL_ADC_IsEnabled+0x1a>
 80073d6:	2300      	movs	r3, #0
}
 80073d8:	4618      	mov	r0, r3
 80073da:	370c      	adds	r7, #12
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <LL_ADC_REG_IsConversionOngoing>:
{
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	f003 0304 	and.w	r3, r3, #4
 80073f4:	2b04      	cmp	r3, #4
 80073f6:	d101      	bne.n	80073fc <LL_ADC_REG_IsConversionOngoing+0x18>
 80073f8:	2301      	movs	r3, #1
 80073fa:	e000      	b.n	80073fe <LL_ADC_REG_IsConversionOngoing+0x1a>
 80073fc:	2300      	movs	r3, #0
}
 80073fe:	4618      	mov	r0, r3
 8007400:	370c      	adds	r7, #12
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
	...

0800740c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800740c:	b590      	push	{r4, r7, lr}
 800740e:	b0a1      	sub	sp, #132	@ 0x84
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007416:	2300      	movs	r3, #0
 8007418:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007422:	2b01      	cmp	r3, #1
 8007424:	d101      	bne.n	800742a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007426:	2302      	movs	r3, #2
 8007428:	e08b      	b.n	8007542 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2201      	movs	r2, #1
 800742e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007432:	2300      	movs	r3, #0
 8007434:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007436:	2300      	movs	r3, #0
 8007438:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007442:	d102      	bne.n	800744a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007444:	4b41      	ldr	r3, [pc, #260]	@ (800754c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007446:	60bb      	str	r3, [r7, #8]
 8007448:	e001      	b.n	800744e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800744a:	2300      	movs	r3, #0
 800744c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d10b      	bne.n	800746c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007458:	f043 0220 	orr.w	r2, r3, #32
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e06a      	b.n	8007542 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	4618      	mov	r0, r3
 8007470:	f7ff ffb8 	bl	80073e4 <LL_ADC_REG_IsConversionOngoing>
 8007474:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4618      	mov	r0, r3
 800747c:	f7ff ffb2 	bl	80073e4 <LL_ADC_REG_IsConversionOngoing>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d14c      	bne.n	8007520 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007486:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007488:	2b00      	cmp	r3, #0
 800748a:	d149      	bne.n	8007520 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800748c:	4b30      	ldr	r3, [pc, #192]	@ (8007550 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800748e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d028      	beq.n	80074ea <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007498:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	6859      	ldr	r1, [r3, #4]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80074aa:	035b      	lsls	r3, r3, #13
 80074ac:	430b      	orrs	r3, r1
 80074ae:	431a      	orrs	r2, r3
 80074b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074b2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80074b4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80074b8:	f7ff ff81 	bl	80073be <LL_ADC_IsEnabled>
 80074bc:	4604      	mov	r4, r0
 80074be:	4823      	ldr	r0, [pc, #140]	@ (800754c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80074c0:	f7ff ff7d 	bl	80073be <LL_ADC_IsEnabled>
 80074c4:	4603      	mov	r3, r0
 80074c6:	4323      	orrs	r3, r4
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d133      	bne.n	8007534 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80074cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80074d4:	f023 030f 	bic.w	r3, r3, #15
 80074d8:	683a      	ldr	r2, [r7, #0]
 80074da:	6811      	ldr	r1, [r2, #0]
 80074dc:	683a      	ldr	r2, [r7, #0]
 80074de:	6892      	ldr	r2, [r2, #8]
 80074e0:	430a      	orrs	r2, r1
 80074e2:	431a      	orrs	r2, r3
 80074e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074e6:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80074e8:	e024      	b.n	8007534 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80074ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80074f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074f4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80074f6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80074fa:	f7ff ff60 	bl	80073be <LL_ADC_IsEnabled>
 80074fe:	4604      	mov	r4, r0
 8007500:	4812      	ldr	r0, [pc, #72]	@ (800754c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007502:	f7ff ff5c 	bl	80073be <LL_ADC_IsEnabled>
 8007506:	4603      	mov	r3, r0
 8007508:	4323      	orrs	r3, r4
 800750a:	2b00      	cmp	r3, #0
 800750c:	d112      	bne.n	8007534 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800750e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007510:	689b      	ldr	r3, [r3, #8]
 8007512:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007516:	f023 030f 	bic.w	r3, r3, #15
 800751a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800751c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800751e:	e009      	b.n	8007534 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007524:	f043 0220 	orr.w	r2, r3, #32
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007532:	e000      	b.n	8007536 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007534:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800753e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007542:	4618      	mov	r0, r3
 8007544:	3784      	adds	r7, #132	@ 0x84
 8007546:	46bd      	mov	sp, r7
 8007548:	bd90      	pop	{r4, r7, pc}
 800754a:	bf00      	nop
 800754c:	50000100 	.word	0x50000100
 8007550:	50000300 	.word	0x50000300

08007554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007554:	b480      	push	{r7}
 8007556:	b085      	sub	sp, #20
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f003 0307 	and.w	r3, r3, #7
 8007562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007564:	4b0c      	ldr	r3, [pc, #48]	@ (8007598 <__NVIC_SetPriorityGrouping+0x44>)
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800756a:	68ba      	ldr	r2, [r7, #8]
 800756c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007570:	4013      	ands	r3, r2
 8007572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800757c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007586:	4a04      	ldr	r2, [pc, #16]	@ (8007598 <__NVIC_SetPriorityGrouping+0x44>)
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	60d3      	str	r3, [r2, #12]
}
 800758c:	bf00      	nop
 800758e:	3714      	adds	r7, #20
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr
 8007598:	e000ed00 	.word	0xe000ed00

0800759c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800759c:	b480      	push	{r7}
 800759e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80075a0:	4b04      	ldr	r3, [pc, #16]	@ (80075b4 <__NVIC_GetPriorityGrouping+0x18>)
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	0a1b      	lsrs	r3, r3, #8
 80075a6:	f003 0307 	and.w	r3, r3, #7
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr
 80075b4:	e000ed00 	.word	0xe000ed00

080075b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	4603      	mov	r3, r0
 80075c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	db0b      	blt.n	80075e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80075ca:	79fb      	ldrb	r3, [r7, #7]
 80075cc:	f003 021f 	and.w	r2, r3, #31
 80075d0:	4907      	ldr	r1, [pc, #28]	@ (80075f0 <__NVIC_EnableIRQ+0x38>)
 80075d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075d6:	095b      	lsrs	r3, r3, #5
 80075d8:	2001      	movs	r0, #1
 80075da:	fa00 f202 	lsl.w	r2, r0, r2
 80075de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80075e2:	bf00      	nop
 80075e4:	370c      	adds	r7, #12
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr
 80075ee:	bf00      	nop
 80075f0:	e000e100 	.word	0xe000e100

080075f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	4603      	mov	r3, r0
 80075fc:	6039      	str	r1, [r7, #0]
 80075fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007604:	2b00      	cmp	r3, #0
 8007606:	db0a      	blt.n	800761e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	b2da      	uxtb	r2, r3
 800760c:	490c      	ldr	r1, [pc, #48]	@ (8007640 <__NVIC_SetPriority+0x4c>)
 800760e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007612:	0112      	lsls	r2, r2, #4
 8007614:	b2d2      	uxtb	r2, r2
 8007616:	440b      	add	r3, r1
 8007618:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800761c:	e00a      	b.n	8007634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	b2da      	uxtb	r2, r3
 8007622:	4908      	ldr	r1, [pc, #32]	@ (8007644 <__NVIC_SetPriority+0x50>)
 8007624:	79fb      	ldrb	r3, [r7, #7]
 8007626:	f003 030f 	and.w	r3, r3, #15
 800762a:	3b04      	subs	r3, #4
 800762c:	0112      	lsls	r2, r2, #4
 800762e:	b2d2      	uxtb	r2, r2
 8007630:	440b      	add	r3, r1
 8007632:	761a      	strb	r2, [r3, #24]
}
 8007634:	bf00      	nop
 8007636:	370c      	adds	r7, #12
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr
 8007640:	e000e100 	.word	0xe000e100
 8007644:	e000ed00 	.word	0xe000ed00

08007648 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007648:	b480      	push	{r7}
 800764a:	b089      	sub	sp, #36	@ 0x24
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f003 0307 	and.w	r3, r3, #7
 800765a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	f1c3 0307 	rsb	r3, r3, #7
 8007662:	2b04      	cmp	r3, #4
 8007664:	bf28      	it	cs
 8007666:	2304      	movcs	r3, #4
 8007668:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800766a:	69fb      	ldr	r3, [r7, #28]
 800766c:	3304      	adds	r3, #4
 800766e:	2b06      	cmp	r3, #6
 8007670:	d902      	bls.n	8007678 <NVIC_EncodePriority+0x30>
 8007672:	69fb      	ldr	r3, [r7, #28]
 8007674:	3b03      	subs	r3, #3
 8007676:	e000      	b.n	800767a <NVIC_EncodePriority+0x32>
 8007678:	2300      	movs	r3, #0
 800767a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800767c:	f04f 32ff 	mov.w	r2, #4294967295
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	fa02 f303 	lsl.w	r3, r2, r3
 8007686:	43da      	mvns	r2, r3
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	401a      	ands	r2, r3
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007690:	f04f 31ff 	mov.w	r1, #4294967295
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	fa01 f303 	lsl.w	r3, r1, r3
 800769a:	43d9      	mvns	r1, r3
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076a0:	4313      	orrs	r3, r2
         );
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3724      	adds	r7, #36	@ 0x24
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr
	...

080076b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b082      	sub	sp, #8
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	3b01      	subs	r3, #1
 80076bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076c0:	d301      	bcc.n	80076c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80076c2:	2301      	movs	r3, #1
 80076c4:	e00f      	b.n	80076e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80076c6:	4a0a      	ldr	r2, [pc, #40]	@ (80076f0 <SysTick_Config+0x40>)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	3b01      	subs	r3, #1
 80076cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80076ce:	210f      	movs	r1, #15
 80076d0:	f04f 30ff 	mov.w	r0, #4294967295
 80076d4:	f7ff ff8e 	bl	80075f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80076d8:	4b05      	ldr	r3, [pc, #20]	@ (80076f0 <SysTick_Config+0x40>)
 80076da:	2200      	movs	r2, #0
 80076dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80076de:	4b04      	ldr	r3, [pc, #16]	@ (80076f0 <SysTick_Config+0x40>)
 80076e0:	2207      	movs	r2, #7
 80076e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80076e4:	2300      	movs	r3, #0
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3708      	adds	r7, #8
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}
 80076ee:	bf00      	nop
 80076f0:	e000e010 	.word	0xe000e010

080076f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f7ff ff29 	bl	8007554 <__NVIC_SetPriorityGrouping>
}
 8007702:	bf00      	nop
 8007704:	3708      	adds	r7, #8
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}

0800770a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800770a:	b580      	push	{r7, lr}
 800770c:	b086      	sub	sp, #24
 800770e:	af00      	add	r7, sp, #0
 8007710:	4603      	mov	r3, r0
 8007712:	60b9      	str	r1, [r7, #8]
 8007714:	607a      	str	r2, [r7, #4]
 8007716:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007718:	f7ff ff40 	bl	800759c <__NVIC_GetPriorityGrouping>
 800771c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	68b9      	ldr	r1, [r7, #8]
 8007722:	6978      	ldr	r0, [r7, #20]
 8007724:	f7ff ff90 	bl	8007648 <NVIC_EncodePriority>
 8007728:	4602      	mov	r2, r0
 800772a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800772e:	4611      	mov	r1, r2
 8007730:	4618      	mov	r0, r3
 8007732:	f7ff ff5f 	bl	80075f4 <__NVIC_SetPriority>
}
 8007736:	bf00      	nop
 8007738:	3718      	adds	r7, #24
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800773e:	b580      	push	{r7, lr}
 8007740:	b082      	sub	sp, #8
 8007742:	af00      	add	r7, sp, #0
 8007744:	4603      	mov	r3, r0
 8007746:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800774c:	4618      	mov	r0, r3
 800774e:	f7ff ff33 	bl	80075b8 <__NVIC_EnableIRQ>
}
 8007752:	bf00      	nop
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}

0800775a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b082      	sub	sp, #8
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f7ff ffa4 	bl	80076b0 <SysTick_Config>
 8007768:	4603      	mov	r3, r0
}
 800776a:	4618      	mov	r0, r3
 800776c:	3708      	adds	r7, #8
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}

08007772 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8007772:	b580      	push	{r7, lr}
 8007774:	b082      	sub	sp, #8
 8007776:	af00      	add	r7, sp, #0
 8007778:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d101      	bne.n	8007784 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e014      	b.n	80077ae <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	791b      	ldrb	r3, [r3, #4]
 8007788:	b2db      	uxtb	r3, r3
 800778a:	2b00      	cmp	r3, #0
 800778c:	d105      	bne.n	800779a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f7fb fe8b 	bl	80034b0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2202      	movs	r2, #2
 800779e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2201      	movs	r2, #1
 80077aa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3708      	adds	r7, #8
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
	...

080077b8 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e056      	b.n	800787a <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	795b      	ldrb	r3, [r3, #5]
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d101      	bne.n	80077d8 <HAL_DAC_Start+0x20>
 80077d4:	2302      	movs	r3, #2
 80077d6:	e050      	b.n	800787a <HAL_DAC_Start+0xc2>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2202      	movs	r2, #2
 80077e2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	6819      	ldr	r1, [r3, #0]
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	f003 0310 	and.w	r3, r3, #16
 80077f0:	2201      	movs	r2, #1
 80077f2:	409a      	lsls	r2, r3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	430a      	orrs	r2, r1
 80077fa:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80077fc:	4b22      	ldr	r3, [pc, #136]	@ (8007888 <HAL_DAC_Start+0xd0>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	099b      	lsrs	r3, r3, #6
 8007802:	4a22      	ldr	r2, [pc, #136]	@ (800788c <HAL_DAC_Start+0xd4>)
 8007804:	fba2 2303 	umull	r2, r3, r2, r3
 8007808:	099b      	lsrs	r3, r3, #6
 800780a:	3301      	adds	r3, #1
 800780c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800780e:	e002      	b.n	8007816 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	3b01      	subs	r3, #1
 8007814:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1f9      	bne.n	8007810 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10f      	bne.n	8007842 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800782c:	2b02      	cmp	r3, #2
 800782e:	d11d      	bne.n	800786c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685a      	ldr	r2, [r3, #4]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f042 0201 	orr.w	r2, r2, #1
 800783e:	605a      	str	r2, [r3, #4]
 8007840:	e014      	b.n	800786c <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	f003 0310 	and.w	r3, r3, #16
 8007852:	2102      	movs	r1, #2
 8007854:	fa01 f303 	lsl.w	r3, r1, r3
 8007858:	429a      	cmp	r2, r3
 800785a:	d107      	bne.n	800786c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	685a      	ldr	r2, [r3, #4]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f042 0202 	orr.w	r2, r2, #2
 800786a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	3714      	adds	r7, #20
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	20000004 	.word	0x20000004
 800788c:	053e2d63 	.word	0x053e2d63

08007890 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007890:	b480      	push	{r7}
 8007892:	b087      	sub	sp, #28
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
 800789c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800789e:	2300      	movs	r3, #0
 80078a0:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d101      	bne.n	80078ac <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80078a8:	2301      	movs	r3, #1
 80078aa:	e018      	b.n	80078de <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d105      	bne.n	80078ca <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80078be:	697a      	ldr	r2, [r7, #20]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4413      	add	r3, r2
 80078c4:	3308      	adds	r3, #8
 80078c6:	617b      	str	r3, [r7, #20]
 80078c8:	e004      	b.n	80078d4 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80078ca:	697a      	ldr	r2, [r7, #20]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4413      	add	r3, r2
 80078d0:	3314      	adds	r3, #20
 80078d2:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	461a      	mov	r2, r3
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80078dc:	2300      	movs	r3, #0
}
 80078de:	4618      	mov	r0, r3
 80078e0:	371c      	adds	r7, #28
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
	...

080078ec <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b08a      	sub	sp, #40	@ 0x28
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	60f8      	str	r0, [r7, #12]
 80078f4:	60b9      	str	r1, [r7, #8]
 80078f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078f8:	2300      	movs	r3, #0
 80078fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d002      	beq.n	8007908 <HAL_DAC_ConfigChannel+0x1c>
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d101      	bne.n	800790c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8007908:	2301      	movs	r3, #1
 800790a:	e1a1      	b.n	8007c50 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	795b      	ldrb	r3, [r3, #5]
 8007916:	2b01      	cmp	r3, #1
 8007918:	d101      	bne.n	800791e <HAL_DAC_ConfigChannel+0x32>
 800791a:	2302      	movs	r3, #2
 800791c:	e198      	b.n	8007c50 <HAL_DAC_ConfigChannel+0x364>
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2201      	movs	r2, #1
 8007922:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2202      	movs	r2, #2
 8007928:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	2b04      	cmp	r3, #4
 8007930:	d17a      	bne.n	8007a28 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8007932:	f7fe f9b1 	bl	8005c98 <HAL_GetTick>
 8007936:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d13d      	bne.n	80079ba <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800793e:	e018      	b.n	8007972 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007940:	f7fe f9aa 	bl	8005c98 <HAL_GetTick>
 8007944:	4602      	mov	r2, r0
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	2b01      	cmp	r3, #1
 800794c:	d911      	bls.n	8007972 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007954:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007958:	2b00      	cmp	r3, #0
 800795a:	d00a      	beq.n	8007972 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	f043 0208 	orr.w	r2, r3, #8
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2203      	movs	r2, #3
 800796c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800796e:	2303      	movs	r3, #3
 8007970:	e16e      	b.n	8007c50 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007978:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1df      	bne.n	8007940 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	68ba      	ldr	r2, [r7, #8]
 8007986:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007988:	641a      	str	r2, [r3, #64]	@ 0x40
 800798a:	e020      	b.n	80079ce <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800798c:	f7fe f984 	bl	8005c98 <HAL_GetTick>
 8007990:	4602      	mov	r2, r0
 8007992:	69bb      	ldr	r3, [r7, #24]
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	2b01      	cmp	r3, #1
 8007998:	d90f      	bls.n	80079ba <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	da0a      	bge.n	80079ba <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	691b      	ldr	r3, [r3, #16]
 80079a8:	f043 0208 	orr.w	r2, r3, #8
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2203      	movs	r2, #3
 80079b4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80079b6:	2303      	movs	r3, #3
 80079b8:	e14a      	b.n	8007c50 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	dbe3      	blt.n	800798c <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	68ba      	ldr	r2, [r7, #8]
 80079ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80079cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f003 0310 	and.w	r3, r3, #16
 80079da:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80079de:	fa01 f303 	lsl.w	r3, r1, r3
 80079e2:	43db      	mvns	r3, r3
 80079e4:	ea02 0103 	and.w	r1, r2, r3
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f003 0310 	and.w	r3, r3, #16
 80079f2:	409a      	lsls	r2, r3
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	430a      	orrs	r2, r1
 80079fa:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f003 0310 	and.w	r3, r3, #16
 8007a08:	21ff      	movs	r1, #255	@ 0xff
 8007a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007a0e:	43db      	mvns	r3, r3
 8007a10:	ea02 0103 	and.w	r1, r2, r3
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f003 0310 	and.w	r3, r3, #16
 8007a1e:	409a      	lsls	r2, r3
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	430a      	orrs	r2, r1
 8007a26:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	69db      	ldr	r3, [r3, #28]
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d11d      	bne.n	8007a6c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a36:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f003 0310 	and.w	r3, r3, #16
 8007a3e:	221f      	movs	r2, #31
 8007a40:	fa02 f303 	lsl.w	r3, r2, r3
 8007a44:	43db      	mvns	r3, r3
 8007a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a48:	4013      	ands	r3, r2
 8007a4a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	6a1b      	ldr	r3, [r3, #32]
 8007a50:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f003 0310 	and.w	r3, r3, #16
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a60:	4313      	orrs	r3, r2
 8007a62:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a6a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a72:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f003 0310 	and.w	r3, r3, #16
 8007a7a:	2207      	movs	r2, #7
 8007a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a80:	43db      	mvns	r3, r3
 8007a82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a84:	4013      	ands	r3, r2
 8007a86:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d102      	bne.n	8007a96 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8007a90:	2300      	movs	r3, #0
 8007a92:	623b      	str	r3, [r7, #32]
 8007a94:	e00f      	b.n	8007ab6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	699b      	ldr	r3, [r3, #24]
 8007a9a:	2b02      	cmp	r3, #2
 8007a9c:	d102      	bne.n	8007aa4 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	623b      	str	r3, [r7, #32]
 8007aa2:	e008      	b.n	8007ab6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	695b      	ldr	r3, [r3, #20]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d102      	bne.n	8007ab2 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8007aac:	2301      	movs	r3, #1
 8007aae:	623b      	str	r3, [r7, #32]
 8007ab0:	e001      	b.n	8007ab6 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	689a      	ldr	r2, [r3, #8]
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	695b      	ldr	r3, [r3, #20]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	6a3a      	ldr	r2, [r7, #32]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f003 0310 	and.w	r3, r3, #16
 8007acc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad4:	43db      	mvns	r3, r3
 8007ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ad8:	4013      	ands	r3, r2
 8007ada:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	791b      	ldrb	r3, [r3, #4]
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d102      	bne.n	8007aea <HAL_DAC_ConfigChannel+0x1fe>
 8007ae4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007ae8:	e000      	b.n	8007aec <HAL_DAC_ConfigChannel+0x200>
 8007aea:	2300      	movs	r3, #0
 8007aec:	697a      	ldr	r2, [r7, #20]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f003 0310 	and.w	r3, r3, #16
 8007af8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007afc:	fa02 f303 	lsl.w	r3, r2, r3
 8007b00:	43db      	mvns	r3, r3
 8007b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b04:	4013      	ands	r3, r2
 8007b06:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	795b      	ldrb	r3, [r3, #5]
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d102      	bne.n	8007b16 <HAL_DAC_ConfigChannel+0x22a>
 8007b10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b14:	e000      	b.n	8007b18 <HAL_DAC_ConfigChannel+0x22c>
 8007b16:	2300      	movs	r3, #0
 8007b18:	697a      	ldr	r2, [r7, #20]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8007b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b20:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8007b24:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	2b02      	cmp	r3, #2
 8007b2c:	d114      	bne.n	8007b58 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8007b2e:	f003 ff2f 	bl	800b990 <HAL_RCC_GetHCLKFreq>
 8007b32:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	4a48      	ldr	r2, [pc, #288]	@ (8007c58 <HAL_DAC_ConfigChannel+0x36c>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d904      	bls.n	8007b46 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8007b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b42:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b44:	e00f      	b.n	8007b66 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	4a44      	ldr	r2, [pc, #272]	@ (8007c5c <HAL_DAC_ConfigChannel+0x370>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d90a      	bls.n	8007b64 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007b54:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b56:	e006      	b.n	8007b66 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b62:	e000      	b.n	8007b66 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8007b64:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f003 0310 	and.w	r3, r3, #16
 8007b6c:	697a      	ldr	r2, [r7, #20]
 8007b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b74:	4313      	orrs	r3, r2
 8007b76:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b7e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	6819      	ldr	r1, [r3, #0]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f003 0310 	and.w	r3, r3, #16
 8007b8c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007b90:	fa02 f303 	lsl.w	r3, r2, r3
 8007b94:	43da      	mvns	r2, r3
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	400a      	ands	r2, r1
 8007b9c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f003 0310 	and.w	r3, r3, #16
 8007bac:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8007bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb4:	43db      	mvns	r3, r3
 8007bb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bb8:	4013      	ands	r3, r2
 8007bba:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f003 0310 	and.w	r3, r3, #16
 8007bc8:	697a      	ldr	r2, [r7, #20]
 8007bca:	fa02 f303 	lsl.w	r3, r2, r3
 8007bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bda:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	6819      	ldr	r1, [r3, #0]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f003 0310 	and.w	r3, r3, #16
 8007be8:	22c0      	movs	r2, #192	@ 0xc0
 8007bea:	fa02 f303 	lsl.w	r3, r2, r3
 8007bee:	43da      	mvns	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	400a      	ands	r2, r1
 8007bf6:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	68db      	ldr	r3, [r3, #12]
 8007bfc:	089b      	lsrs	r3, r3, #2
 8007bfe:	f003 030f 	and.w	r3, r3, #15
 8007c02:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	691b      	ldr	r3, [r3, #16]
 8007c08:	089b      	lsrs	r3, r3, #2
 8007c0a:	021b      	lsls	r3, r3, #8
 8007c0c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007c10:	697a      	ldr	r2, [r7, #20]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f003 0310 	and.w	r3, r3, #16
 8007c22:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8007c26:	fa01 f303 	lsl.w	r3, r1, r3
 8007c2a:	43db      	mvns	r3, r3
 8007c2c:	ea02 0103 	and.w	r1, r2, r3
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f003 0310 	and.w	r3, r3, #16
 8007c36:	697a      	ldr	r2, [r7, #20]
 8007c38:	409a      	lsls	r2, r3
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	430a      	orrs	r2, r1
 8007c40:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2201      	movs	r2, #1
 8007c46:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8007c4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3728      	adds	r7, #40	@ 0x28
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	09896800 	.word	0x09896800
 8007c5c:	04c4b400 	.word	0x04c4b400

08007c60 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b084      	sub	sp, #16
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d101      	bne.n	8007c72 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e08d      	b.n	8007d8e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	461a      	mov	r2, r3
 8007c78:	4b47      	ldr	r3, [pc, #284]	@ (8007d98 <HAL_DMA_Init+0x138>)
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d80f      	bhi.n	8007c9e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	461a      	mov	r2, r3
 8007c84:	4b45      	ldr	r3, [pc, #276]	@ (8007d9c <HAL_DMA_Init+0x13c>)
 8007c86:	4413      	add	r3, r2
 8007c88:	4a45      	ldr	r2, [pc, #276]	@ (8007da0 <HAL_DMA_Init+0x140>)
 8007c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c8e:	091b      	lsrs	r3, r3, #4
 8007c90:	009a      	lsls	r2, r3, #2
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	4a42      	ldr	r2, [pc, #264]	@ (8007da4 <HAL_DMA_Init+0x144>)
 8007c9a:	641a      	str	r2, [r3, #64]	@ 0x40
 8007c9c:	e00e      	b.n	8007cbc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	4b40      	ldr	r3, [pc, #256]	@ (8007da8 <HAL_DMA_Init+0x148>)
 8007ca6:	4413      	add	r3, r2
 8007ca8:	4a3d      	ldr	r2, [pc, #244]	@ (8007da0 <HAL_DMA_Init+0x140>)
 8007caa:	fba2 2303 	umull	r2, r3, r2, r3
 8007cae:	091b      	lsrs	r3, r3, #4
 8007cb0:	009a      	lsls	r2, r3, #2
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	4a3c      	ldr	r2, [pc, #240]	@ (8007dac <HAL_DMA_Init+0x14c>)
 8007cba:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2202      	movs	r2, #2
 8007cc0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007cd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cd6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007ce0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	691b      	ldr	r3, [r3, #16]
 8007ce6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007cec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007cf8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6a1b      	ldr	r3, [r3, #32]
 8007cfe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f000 fa76 	bl	8008200 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d1c:	d102      	bne.n	8007d24 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	685a      	ldr	r2, [r3, #4]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d2c:	b2d2      	uxtb	r2, r2
 8007d2e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007d38:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d010      	beq.n	8007d64 <HAL_DMA_Init+0x104>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	2b04      	cmp	r3, #4
 8007d48:	d80c      	bhi.n	8007d64 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 fa96 	bl	800827c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d54:	2200      	movs	r2, #0
 8007d56:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007d60:	605a      	str	r2, [r3, #4]
 8007d62:	e008      	b.n	8007d76 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007d8c:	2300      	movs	r3, #0
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3710      	adds	r7, #16
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	40020407 	.word	0x40020407
 8007d9c:	bffdfff8 	.word	0xbffdfff8
 8007da0:	cccccccd 	.word	0xcccccccd
 8007da4:	40020000 	.word	0x40020000
 8007da8:	bffdfbf8 	.word	0xbffdfbf8
 8007dac:	40020400 	.word	0x40020400

08007db0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b086      	sub	sp, #24
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	60b9      	str	r1, [r7, #8]
 8007dba:	607a      	str	r2, [r7, #4]
 8007dbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d101      	bne.n	8007dd0 <HAL_DMA_Start_IT+0x20>
 8007dcc:	2302      	movs	r3, #2
 8007dce:	e066      	b.n	8007e9e <HAL_DMA_Start_IT+0xee>
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d155      	bne.n	8007e90 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2202      	movs	r2, #2
 8007de8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2200      	movs	r2, #0
 8007df0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f022 0201 	bic.w	r2, r2, #1
 8007e00:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	68b9      	ldr	r1, [r7, #8]
 8007e08:	68f8      	ldr	r0, [r7, #12]
 8007e0a:	f000 f9bb 	bl	8008184 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d008      	beq.n	8007e28 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f042 020e 	orr.w	r2, r2, #14
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	e00f      	b.n	8007e48 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f022 0204 	bic.w	r2, r2, #4
 8007e36:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f042 020a 	orr.w	r2, r2, #10
 8007e46:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d007      	beq.n	8007e66 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e64:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d007      	beq.n	8007e7e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e72:	681a      	ldr	r2, [r3, #0]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e7c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f042 0201 	orr.w	r2, r2, #1
 8007e8c:	601a      	str	r2, [r3, #0]
 8007e8e:	e005      	b.n	8007e9c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2200      	movs	r2, #0
 8007e94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007e98:	2302      	movs	r3, #2
 8007e9a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007e9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3718      	adds	r7, #24
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}

08007ea6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007ea6:	b480      	push	{r7}
 8007ea8:	b085      	sub	sp, #20
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	2b02      	cmp	r3, #2
 8007ebc:	d005      	beq.n	8007eca <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2204      	movs	r2, #4
 8007ec2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	73fb      	strb	r3, [r7, #15]
 8007ec8:	e037      	b.n	8007f3a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	681a      	ldr	r2, [r3, #0]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f022 020e 	bic.w	r2, r2, #14
 8007ed8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ee4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ee8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f022 0201 	bic.w	r2, r2, #1
 8007ef8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007efe:	f003 021f 	and.w	r2, r3, #31
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f06:	2101      	movs	r1, #1
 8007f08:	fa01 f202 	lsl.w	r2, r1, r2
 8007f0c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007f16:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d00c      	beq.n	8007f3a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f2a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f2e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f34:	687a      	ldr	r2, [r7, #4]
 8007f36:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007f38:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3714      	adds	r7, #20
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f60:	2300      	movs	r3, #0
 8007f62:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	2b02      	cmp	r3, #2
 8007f6e:	d00d      	beq.n	8007f8c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2204      	movs	r2, #4
 8007f74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	73fb      	strb	r3, [r7, #15]
 8007f8a:	e047      	b.n	800801c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f022 020e 	bic.w	r2, r2, #14
 8007f9a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f022 0201 	bic.w	r2, r2, #1
 8007faa:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fb0:	681a      	ldr	r2, [r3, #0]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fb6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007fba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fc0:	f003 021f 	and.w	r2, r3, #31
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc8:	2101      	movs	r1, #1
 8007fca:	fa01 f202 	lsl.w	r2, r1, r2
 8007fce:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007fd8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00c      	beq.n	8007ffc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ff0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007ffa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2200      	movs	r2, #0
 8008008:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008010:	2b00      	cmp	r3, #0
 8008012:	d003      	beq.n	800801c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	4798      	blx	r3
    }
  }
  return status;
 800801c:	7bfb      	ldrb	r3, [r7, #15]
}
 800801e:	4618      	mov	r0, r3
 8008020:	3710      	adds	r7, #16
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}

08008026 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008026:	b580      	push	{r7, lr}
 8008028:	b084      	sub	sp, #16
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008042:	f003 031f 	and.w	r3, r3, #31
 8008046:	2204      	movs	r2, #4
 8008048:	409a      	lsls	r2, r3
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	4013      	ands	r3, r2
 800804e:	2b00      	cmp	r3, #0
 8008050:	d026      	beq.n	80080a0 <HAL_DMA_IRQHandler+0x7a>
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	f003 0304 	and.w	r3, r3, #4
 8008058:	2b00      	cmp	r3, #0
 800805a:	d021      	beq.n	80080a0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f003 0320 	and.w	r3, r3, #32
 8008066:	2b00      	cmp	r3, #0
 8008068:	d107      	bne.n	800807a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f022 0204 	bic.w	r2, r2, #4
 8008078:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800807e:	f003 021f 	and.w	r2, r3, #31
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008086:	2104      	movs	r1, #4
 8008088:	fa01 f202 	lsl.w	r2, r1, r2
 800808c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008092:	2b00      	cmp	r3, #0
 8008094:	d071      	beq.n	800817a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800809e:	e06c      	b.n	800817a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080a4:	f003 031f 	and.w	r3, r3, #31
 80080a8:	2202      	movs	r2, #2
 80080aa:	409a      	lsls	r2, r3
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	4013      	ands	r3, r2
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d02e      	beq.n	8008112 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	f003 0302 	and.w	r3, r3, #2
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d029      	beq.n	8008112 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f003 0320 	and.w	r3, r3, #32
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d10b      	bne.n	80080e4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f022 020a 	bic.w	r2, r2, #10
 80080da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2201      	movs	r2, #1
 80080e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e8:	f003 021f 	and.w	r2, r3, #31
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080f0:	2102      	movs	r1, #2
 80080f2:	fa01 f202 	lsl.w	r2, r1, r2
 80080f6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2200      	movs	r2, #0
 80080fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008104:	2b00      	cmp	r3, #0
 8008106:	d038      	beq.n	800817a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008110:	e033      	b.n	800817a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008116:	f003 031f 	and.w	r3, r3, #31
 800811a:	2208      	movs	r2, #8
 800811c:	409a      	lsls	r2, r3
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	4013      	ands	r3, r2
 8008122:	2b00      	cmp	r3, #0
 8008124:	d02a      	beq.n	800817c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	f003 0308 	and.w	r3, r3, #8
 800812c:	2b00      	cmp	r3, #0
 800812e:	d025      	beq.n	800817c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	681a      	ldr	r2, [r3, #0]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f022 020e 	bic.w	r2, r2, #14
 800813e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008144:	f003 021f 	and.w	r2, r3, #31
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800814c:	2101      	movs	r1, #1
 800814e:	fa01 f202 	lsl.w	r2, r1, r2
 8008152:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2201      	movs	r2, #1
 800815e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800816e:	2b00      	cmp	r3, #0
 8008170:	d004      	beq.n	800817c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800817a:	bf00      	nop
 800817c:	bf00      	nop
}
 800817e:	3710      	adds	r7, #16
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008184:	b480      	push	{r7}
 8008186:	b085      	sub	sp, #20
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	60b9      	str	r1, [r7, #8]
 800818e:	607a      	str	r2, [r7, #4]
 8008190:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008196:	68fa      	ldr	r2, [r7, #12]
 8008198:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800819a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d004      	beq.n	80081ae <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80081ac:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081b2:	f003 021f 	and.w	r2, r3, #31
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ba:	2101      	movs	r1, #1
 80081bc:	fa01 f202 	lsl.w	r2, r1, r2
 80081c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	683a      	ldr	r2, [r7, #0]
 80081c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	2b10      	cmp	r3, #16
 80081d0:	d108      	bne.n	80081e4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68ba      	ldr	r2, [r7, #8]
 80081e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80081e2:	e007      	b.n	80081f4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	68ba      	ldr	r2, [r7, #8]
 80081ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	60da      	str	r2, [r3, #12]
}
 80081f4:	bf00      	nop
 80081f6:	3714      	adds	r7, #20
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008200:	b480      	push	{r7}
 8008202:	b087      	sub	sp, #28
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	461a      	mov	r2, r3
 800820e:	4b16      	ldr	r3, [pc, #88]	@ (8008268 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008210:	429a      	cmp	r2, r3
 8008212:	d802      	bhi.n	800821a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008214:	4b15      	ldr	r3, [pc, #84]	@ (800826c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008216:	617b      	str	r3, [r7, #20]
 8008218:	e001      	b.n	800821e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800821a:	4b15      	ldr	r3, [pc, #84]	@ (8008270 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800821c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	b2db      	uxtb	r3, r3
 8008228:	3b08      	subs	r3, #8
 800822a:	4a12      	ldr	r2, [pc, #72]	@ (8008274 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800822c:	fba2 2303 	umull	r2, r3, r2, r3
 8008230:	091b      	lsrs	r3, r3, #4
 8008232:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008238:	089b      	lsrs	r3, r3, #2
 800823a:	009a      	lsls	r2, r3, #2
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	4413      	add	r3, r2
 8008240:	461a      	mov	r2, r3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a0b      	ldr	r2, [pc, #44]	@ (8008278 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800824a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f003 031f 	and.w	r3, r3, #31
 8008252:	2201      	movs	r2, #1
 8008254:	409a      	lsls	r2, r3
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800825a:	bf00      	nop
 800825c:	371c      	adds	r7, #28
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	40020407 	.word	0x40020407
 800826c:	40020800 	.word	0x40020800
 8008270:	40020820 	.word	0x40020820
 8008274:	cccccccd 	.word	0xcccccccd
 8008278:	40020880 	.word	0x40020880

0800827c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800827c:	b480      	push	{r7}
 800827e:	b085      	sub	sp, #20
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	b2db      	uxtb	r3, r3
 800828a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	4b0b      	ldr	r3, [pc, #44]	@ (80082bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008290:	4413      	add	r3, r2
 8008292:	009b      	lsls	r3, r3, #2
 8008294:	461a      	mov	r2, r3
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4a08      	ldr	r2, [pc, #32]	@ (80082c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800829e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	3b01      	subs	r3, #1
 80082a4:	f003 031f 	and.w	r3, r3, #31
 80082a8:	2201      	movs	r2, #1
 80082aa:	409a      	lsls	r2, r3
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80082b0:	bf00      	nop
 80082b2:	3714      	adds	r7, #20
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr
 80082bc:	1000823f 	.word	0x1000823f
 80082c0:	40020940 	.word	0x40020940

080082c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b087      	sub	sp, #28
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80082ce:	2300      	movs	r3, #0
 80082d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80082d2:	e15a      	b.n	800858a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	2101      	movs	r1, #1
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	fa01 f303 	lsl.w	r3, r1, r3
 80082e0:	4013      	ands	r3, r2
 80082e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	f000 814c 	beq.w	8008584 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	f003 0303 	and.w	r3, r3, #3
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d005      	beq.n	8008304 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008300:	2b02      	cmp	r3, #2
 8008302:	d130      	bne.n	8008366 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	689b      	ldr	r3, [r3, #8]
 8008308:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	005b      	lsls	r3, r3, #1
 800830e:	2203      	movs	r2, #3
 8008310:	fa02 f303 	lsl.w	r3, r2, r3
 8008314:	43db      	mvns	r3, r3
 8008316:	693a      	ldr	r2, [r7, #16]
 8008318:	4013      	ands	r3, r2
 800831a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	68da      	ldr	r2, [r3, #12]
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	005b      	lsls	r3, r3, #1
 8008324:	fa02 f303 	lsl.w	r3, r2, r3
 8008328:	693a      	ldr	r2, [r7, #16]
 800832a:	4313      	orrs	r3, r2
 800832c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	693a      	ldr	r2, [r7, #16]
 8008332:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800833a:	2201      	movs	r2, #1
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	fa02 f303 	lsl.w	r3, r2, r3
 8008342:	43db      	mvns	r3, r3
 8008344:	693a      	ldr	r2, [r7, #16]
 8008346:	4013      	ands	r3, r2
 8008348:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	091b      	lsrs	r3, r3, #4
 8008350:	f003 0201 	and.w	r2, r3, #1
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	fa02 f303 	lsl.w	r3, r2, r3
 800835a:	693a      	ldr	r2, [r7, #16]
 800835c:	4313      	orrs	r3, r2
 800835e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	693a      	ldr	r2, [r7, #16]
 8008364:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	f003 0303 	and.w	r3, r3, #3
 800836e:	2b03      	cmp	r3, #3
 8008370:	d017      	beq.n	80083a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	005b      	lsls	r3, r3, #1
 800837c:	2203      	movs	r2, #3
 800837e:	fa02 f303 	lsl.w	r3, r2, r3
 8008382:	43db      	mvns	r3, r3
 8008384:	693a      	ldr	r2, [r7, #16]
 8008386:	4013      	ands	r3, r2
 8008388:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	689a      	ldr	r2, [r3, #8]
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	005b      	lsls	r3, r3, #1
 8008392:	fa02 f303 	lsl.w	r3, r2, r3
 8008396:	693a      	ldr	r2, [r7, #16]
 8008398:	4313      	orrs	r3, r2
 800839a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	693a      	ldr	r2, [r7, #16]
 80083a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	f003 0303 	and.w	r3, r3, #3
 80083aa:	2b02      	cmp	r3, #2
 80083ac:	d123      	bne.n	80083f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	08da      	lsrs	r2, r3, #3
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	3208      	adds	r2, #8
 80083b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	f003 0307 	and.w	r3, r3, #7
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	220f      	movs	r2, #15
 80083c6:	fa02 f303 	lsl.w	r3, r2, r3
 80083ca:	43db      	mvns	r3, r3
 80083cc:	693a      	ldr	r2, [r7, #16]
 80083ce:	4013      	ands	r3, r2
 80083d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	691a      	ldr	r2, [r3, #16]
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	f003 0307 	and.w	r3, r3, #7
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	fa02 f303 	lsl.w	r3, r2, r3
 80083e2:	693a      	ldr	r2, [r7, #16]
 80083e4:	4313      	orrs	r3, r2
 80083e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	08da      	lsrs	r2, r3, #3
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	3208      	adds	r2, #8
 80083f0:	6939      	ldr	r1, [r7, #16]
 80083f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	005b      	lsls	r3, r3, #1
 8008400:	2203      	movs	r2, #3
 8008402:	fa02 f303 	lsl.w	r3, r2, r3
 8008406:	43db      	mvns	r3, r3
 8008408:	693a      	ldr	r2, [r7, #16]
 800840a:	4013      	ands	r3, r2
 800840c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	f003 0203 	and.w	r2, r3, #3
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	005b      	lsls	r3, r3, #1
 800841a:	fa02 f303 	lsl.w	r3, r2, r3
 800841e:	693a      	ldr	r2, [r7, #16]
 8008420:	4313      	orrs	r3, r2
 8008422:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008432:	2b00      	cmp	r3, #0
 8008434:	f000 80a6 	beq.w	8008584 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008438:	4b5b      	ldr	r3, [pc, #364]	@ (80085a8 <HAL_GPIO_Init+0x2e4>)
 800843a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800843c:	4a5a      	ldr	r2, [pc, #360]	@ (80085a8 <HAL_GPIO_Init+0x2e4>)
 800843e:	f043 0301 	orr.w	r3, r3, #1
 8008442:	6613      	str	r3, [r2, #96]	@ 0x60
 8008444:	4b58      	ldr	r3, [pc, #352]	@ (80085a8 <HAL_GPIO_Init+0x2e4>)
 8008446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008448:	f003 0301 	and.w	r3, r3, #1
 800844c:	60bb      	str	r3, [r7, #8]
 800844e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008450:	4a56      	ldr	r2, [pc, #344]	@ (80085ac <HAL_GPIO_Init+0x2e8>)
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	089b      	lsrs	r3, r3, #2
 8008456:	3302      	adds	r3, #2
 8008458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800845c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	f003 0303 	and.w	r3, r3, #3
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	220f      	movs	r2, #15
 8008468:	fa02 f303 	lsl.w	r3, r2, r3
 800846c:	43db      	mvns	r3, r3
 800846e:	693a      	ldr	r2, [r7, #16]
 8008470:	4013      	ands	r3, r2
 8008472:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800847a:	d01f      	beq.n	80084bc <HAL_GPIO_Init+0x1f8>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4a4c      	ldr	r2, [pc, #304]	@ (80085b0 <HAL_GPIO_Init+0x2ec>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d019      	beq.n	80084b8 <HAL_GPIO_Init+0x1f4>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	4a4b      	ldr	r2, [pc, #300]	@ (80085b4 <HAL_GPIO_Init+0x2f0>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d013      	beq.n	80084b4 <HAL_GPIO_Init+0x1f0>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	4a4a      	ldr	r2, [pc, #296]	@ (80085b8 <HAL_GPIO_Init+0x2f4>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d00d      	beq.n	80084b0 <HAL_GPIO_Init+0x1ec>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	4a49      	ldr	r2, [pc, #292]	@ (80085bc <HAL_GPIO_Init+0x2f8>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d007      	beq.n	80084ac <HAL_GPIO_Init+0x1e8>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	4a48      	ldr	r2, [pc, #288]	@ (80085c0 <HAL_GPIO_Init+0x2fc>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d101      	bne.n	80084a8 <HAL_GPIO_Init+0x1e4>
 80084a4:	2305      	movs	r3, #5
 80084a6:	e00a      	b.n	80084be <HAL_GPIO_Init+0x1fa>
 80084a8:	2306      	movs	r3, #6
 80084aa:	e008      	b.n	80084be <HAL_GPIO_Init+0x1fa>
 80084ac:	2304      	movs	r3, #4
 80084ae:	e006      	b.n	80084be <HAL_GPIO_Init+0x1fa>
 80084b0:	2303      	movs	r3, #3
 80084b2:	e004      	b.n	80084be <HAL_GPIO_Init+0x1fa>
 80084b4:	2302      	movs	r3, #2
 80084b6:	e002      	b.n	80084be <HAL_GPIO_Init+0x1fa>
 80084b8:	2301      	movs	r3, #1
 80084ba:	e000      	b.n	80084be <HAL_GPIO_Init+0x1fa>
 80084bc:	2300      	movs	r3, #0
 80084be:	697a      	ldr	r2, [r7, #20]
 80084c0:	f002 0203 	and.w	r2, r2, #3
 80084c4:	0092      	lsls	r2, r2, #2
 80084c6:	4093      	lsls	r3, r2
 80084c8:	693a      	ldr	r2, [r7, #16]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80084ce:	4937      	ldr	r1, [pc, #220]	@ (80085ac <HAL_GPIO_Init+0x2e8>)
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	089b      	lsrs	r3, r3, #2
 80084d4:	3302      	adds	r3, #2
 80084d6:	693a      	ldr	r2, [r7, #16]
 80084d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80084dc:	4b39      	ldr	r3, [pc, #228]	@ (80085c4 <HAL_GPIO_Init+0x300>)
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	43db      	mvns	r3, r3
 80084e6:	693a      	ldr	r2, [r7, #16]
 80084e8:	4013      	ands	r3, r2
 80084ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d003      	beq.n	8008500 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80084f8:	693a      	ldr	r2, [r7, #16]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008500:	4a30      	ldr	r2, [pc, #192]	@ (80085c4 <HAL_GPIO_Init+0x300>)
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008506:	4b2f      	ldr	r3, [pc, #188]	@ (80085c4 <HAL_GPIO_Init+0x300>)
 8008508:	68db      	ldr	r3, [r3, #12]
 800850a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	43db      	mvns	r3, r3
 8008510:	693a      	ldr	r2, [r7, #16]
 8008512:	4013      	ands	r3, r2
 8008514:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800851e:	2b00      	cmp	r3, #0
 8008520:	d003      	beq.n	800852a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008522:	693a      	ldr	r2, [r7, #16]
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	4313      	orrs	r3, r2
 8008528:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800852a:	4a26      	ldr	r2, [pc, #152]	@ (80085c4 <HAL_GPIO_Init+0x300>)
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008530:	4b24      	ldr	r3, [pc, #144]	@ (80085c4 <HAL_GPIO_Init+0x300>)
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	43db      	mvns	r3, r3
 800853a:	693a      	ldr	r2, [r7, #16]
 800853c:	4013      	ands	r3, r2
 800853e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008548:	2b00      	cmp	r3, #0
 800854a:	d003      	beq.n	8008554 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800854c:	693a      	ldr	r2, [r7, #16]
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	4313      	orrs	r3, r2
 8008552:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008554:	4a1b      	ldr	r2, [pc, #108]	@ (80085c4 <HAL_GPIO_Init+0x300>)
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800855a:	4b1a      	ldr	r3, [pc, #104]	@ (80085c4 <HAL_GPIO_Init+0x300>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	43db      	mvns	r3, r3
 8008564:	693a      	ldr	r2, [r7, #16]
 8008566:	4013      	ands	r3, r2
 8008568:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008572:	2b00      	cmp	r3, #0
 8008574:	d003      	beq.n	800857e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008576:	693a      	ldr	r2, [r7, #16]
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	4313      	orrs	r3, r2
 800857c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800857e:	4a11      	ldr	r2, [pc, #68]	@ (80085c4 <HAL_GPIO_Init+0x300>)
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	3301      	adds	r3, #1
 8008588:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	fa22 f303 	lsr.w	r3, r2, r3
 8008594:	2b00      	cmp	r3, #0
 8008596:	f47f ae9d 	bne.w	80082d4 <HAL_GPIO_Init+0x10>
  }
}
 800859a:	bf00      	nop
 800859c:	bf00      	nop
 800859e:	371c      	adds	r7, #28
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr
 80085a8:	40021000 	.word	0x40021000
 80085ac:	40010000 	.word	0x40010000
 80085b0:	48000400 	.word	0x48000400
 80085b4:	48000800 	.word	0x48000800
 80085b8:	48000c00 	.word	0x48000c00
 80085bc:	48001000 	.word	0x48001000
 80085c0:	48001400 	.word	0x48001400
 80085c4:	40010400 	.word	0x40010400

080085c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80085c8:	b480      	push	{r7}
 80085ca:	b085      	sub	sp, #20
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	460b      	mov	r3, r1
 80085d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	691a      	ldr	r2, [r3, #16]
 80085d8:	887b      	ldrh	r3, [r7, #2]
 80085da:	4013      	ands	r3, r2
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d002      	beq.n	80085e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80085e0:	2301      	movs	r3, #1
 80085e2:	73fb      	strb	r3, [r7, #15]
 80085e4:	e001      	b.n	80085ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80085e6:	2300      	movs	r3, #0
 80085e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80085ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3714      	adds	r7, #20
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	460b      	mov	r3, r1
 8008602:	807b      	strh	r3, [r7, #2]
 8008604:	4613      	mov	r3, r2
 8008606:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008608:	787b      	ldrb	r3, [r7, #1]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d003      	beq.n	8008616 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800860e:	887a      	ldrh	r2, [r7, #2]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008614:	e002      	b.n	800861c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008616:	887a      	ldrh	r2, [r7, #2]
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800861c:	bf00      	nop
 800861e:	370c      	adds	r7, #12
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr

08008628 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b082      	sub	sp, #8
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d101      	bne.n	800863a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	e08d      	b.n	8008756 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008640:	b2db      	uxtb	r3, r3
 8008642:	2b00      	cmp	r3, #0
 8008644:	d106      	bne.n	8008654 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f7fa ff6c 	bl	800352c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2224      	movs	r2, #36	@ 0x24
 8008658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f022 0201 	bic.w	r2, r2, #1
 800866a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	685a      	ldr	r2, [r3, #4]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008678:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	689a      	ldr	r2, [r3, #8]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008688:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	68db      	ldr	r3, [r3, #12]
 800868e:	2b01      	cmp	r3, #1
 8008690:	d107      	bne.n	80086a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	689a      	ldr	r2, [r3, #8]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800869e:	609a      	str	r2, [r3, #8]
 80086a0:	e006      	b.n	80086b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	689a      	ldr	r2, [r3, #8]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80086ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	2b02      	cmp	r3, #2
 80086b6:	d108      	bne.n	80086ca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	685a      	ldr	r2, [r3, #4]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086c6:	605a      	str	r2, [r3, #4]
 80086c8:	e007      	b.n	80086da <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	685a      	ldr	r2, [r3, #4]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80086d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	6812      	ldr	r2, [r2, #0]
 80086e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80086e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	68da      	ldr	r2, [r3, #12]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80086fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	691a      	ldr	r2, [r3, #16]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	695b      	ldr	r3, [r3, #20]
 8008706:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	699b      	ldr	r3, [r3, #24]
 800870e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	430a      	orrs	r2, r1
 8008716:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	69d9      	ldr	r1, [r3, #28]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6a1a      	ldr	r2, [r3, #32]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	430a      	orrs	r2, r1
 8008726:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f042 0201 	orr.w	r2, r2, #1
 8008736:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2200      	movs	r2, #0
 800873c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2220      	movs	r2, #32
 8008742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2200      	movs	r2, #0
 800874a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2200      	movs	r2, #0
 8008750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3708      	adds	r7, #8
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
	...

08008760 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b088      	sub	sp, #32
 8008764:	af02      	add	r7, sp, #8
 8008766:	60f8      	str	r0, [r7, #12]
 8008768:	607a      	str	r2, [r7, #4]
 800876a:	461a      	mov	r2, r3
 800876c:	460b      	mov	r3, r1
 800876e:	817b      	strh	r3, [r7, #10]
 8008770:	4613      	mov	r3, r2
 8008772:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800877a:	b2db      	uxtb	r3, r3
 800877c:	2b20      	cmp	r3, #32
 800877e:	f040 80fd 	bne.w	800897c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008788:	2b01      	cmp	r3, #1
 800878a:	d101      	bne.n	8008790 <HAL_I2C_Master_Transmit+0x30>
 800878c:	2302      	movs	r3, #2
 800878e:	e0f6      	b.n	800897e <HAL_I2C_Master_Transmit+0x21e>
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008798:	f7fd fa7e 	bl	8005c98 <HAL_GetTick>
 800879c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	9300      	str	r3, [sp, #0]
 80087a2:	2319      	movs	r3, #25
 80087a4:	2201      	movs	r2, #1
 80087a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80087aa:	68f8      	ldr	r0, [r7, #12]
 80087ac:	f000 fb72 	bl	8008e94 <I2C_WaitOnFlagUntilTimeout>
 80087b0:	4603      	mov	r3, r0
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d001      	beq.n	80087ba <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	e0e1      	b.n	800897e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2221      	movs	r2, #33	@ 0x21
 80087be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2210      	movs	r2, #16
 80087c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2200      	movs	r2, #0
 80087ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	893a      	ldrh	r2, [r7, #8]
 80087da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2200      	movs	r2, #0
 80087e0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	2bff      	cmp	r3, #255	@ 0xff
 80087ea:	d906      	bls.n	80087fa <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	22ff      	movs	r2, #255	@ 0xff
 80087f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80087f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80087f6:	617b      	str	r3, [r7, #20]
 80087f8:	e007      	b.n	800880a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087fe:	b29a      	uxth	r2, r3
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008804:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008808:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800880e:	2b00      	cmp	r3, #0
 8008810:	d024      	beq.n	800885c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008816:	781a      	ldrb	r2, [r3, #0]
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008822:	1c5a      	adds	r2, r3, #1
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800882c:	b29b      	uxth	r3, r3
 800882e:	3b01      	subs	r3, #1
 8008830:	b29a      	uxth	r2, r3
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800883a:	3b01      	subs	r3, #1
 800883c:	b29a      	uxth	r2, r3
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008846:	b2db      	uxtb	r3, r3
 8008848:	3301      	adds	r3, #1
 800884a:	b2da      	uxtb	r2, r3
 800884c:	8979      	ldrh	r1, [r7, #10]
 800884e:	4b4e      	ldr	r3, [pc, #312]	@ (8008988 <HAL_I2C_Master_Transmit+0x228>)
 8008850:	9300      	str	r3, [sp, #0]
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	68f8      	ldr	r0, [r7, #12]
 8008856:	f000 fd6d 	bl	8009334 <I2C_TransferConfig>
 800885a:	e066      	b.n	800892a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008860:	b2da      	uxtb	r2, r3
 8008862:	8979      	ldrh	r1, [r7, #10]
 8008864:	4b48      	ldr	r3, [pc, #288]	@ (8008988 <HAL_I2C_Master_Transmit+0x228>)
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	68f8      	ldr	r0, [r7, #12]
 800886c:	f000 fd62 	bl	8009334 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008870:	e05b      	b.n	800892a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008872:	693a      	ldr	r2, [r7, #16]
 8008874:	6a39      	ldr	r1, [r7, #32]
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	f000 fb65 	bl	8008f46 <I2C_WaitOnTXISFlagUntilTimeout>
 800887c:	4603      	mov	r3, r0
 800887e:	2b00      	cmp	r3, #0
 8008880:	d001      	beq.n	8008886 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8008882:	2301      	movs	r3, #1
 8008884:	e07b      	b.n	800897e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800888a:	781a      	ldrb	r2, [r3, #0]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008896:	1c5a      	adds	r2, r3, #1
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	3b01      	subs	r3, #1
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088ae:	3b01      	subs	r3, #1
 80088b0:	b29a      	uxth	r2, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d034      	beq.n	800892a <HAL_I2C_Master_Transmit+0x1ca>
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d130      	bne.n	800892a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	9300      	str	r3, [sp, #0]
 80088cc:	6a3b      	ldr	r3, [r7, #32]
 80088ce:	2200      	movs	r2, #0
 80088d0:	2180      	movs	r1, #128	@ 0x80
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f000 fade 	bl	8008e94 <I2C_WaitOnFlagUntilTimeout>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d001      	beq.n	80088e2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80088de:	2301      	movs	r3, #1
 80088e0:	e04d      	b.n	800897e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088e6:	b29b      	uxth	r3, r3
 80088e8:	2bff      	cmp	r3, #255	@ 0xff
 80088ea:	d90e      	bls.n	800890a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	22ff      	movs	r2, #255	@ 0xff
 80088f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088f6:	b2da      	uxtb	r2, r3
 80088f8:	8979      	ldrh	r1, [r7, #10]
 80088fa:	2300      	movs	r3, #0
 80088fc:	9300      	str	r3, [sp, #0]
 80088fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008902:	68f8      	ldr	r0, [r7, #12]
 8008904:	f000 fd16 	bl	8009334 <I2C_TransferConfig>
 8008908:	e00f      	b.n	800892a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800890e:	b29a      	uxth	r2, r3
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008918:	b2da      	uxtb	r2, r3
 800891a:	8979      	ldrh	r1, [r7, #10]
 800891c:	2300      	movs	r3, #0
 800891e:	9300      	str	r3, [sp, #0]
 8008920:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f000 fd05 	bl	8009334 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800892e:	b29b      	uxth	r3, r3
 8008930:	2b00      	cmp	r3, #0
 8008932:	d19e      	bne.n	8008872 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008934:	693a      	ldr	r2, [r7, #16]
 8008936:	6a39      	ldr	r1, [r7, #32]
 8008938:	68f8      	ldr	r0, [r7, #12]
 800893a:	f000 fb4b 	bl	8008fd4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800893e:	4603      	mov	r3, r0
 8008940:	2b00      	cmp	r3, #0
 8008942:	d001      	beq.n	8008948 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008944:	2301      	movs	r3, #1
 8008946:	e01a      	b.n	800897e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	2220      	movs	r2, #32
 800894e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	6859      	ldr	r1, [r3, #4]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	4b0c      	ldr	r3, [pc, #48]	@ (800898c <HAL_I2C_Master_Transmit+0x22c>)
 800895c:	400b      	ands	r3, r1
 800895e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2220      	movs	r2, #32
 8008964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2200      	movs	r2, #0
 800896c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2200      	movs	r2, #0
 8008974:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008978:	2300      	movs	r3, #0
 800897a:	e000      	b.n	800897e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800897c:	2302      	movs	r3, #2
  }
}
 800897e:	4618      	mov	r0, r3
 8008980:	3718      	adds	r7, #24
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	80002000 	.word	0x80002000
 800898c:	fe00e800 	.word	0xfe00e800

08008990 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b088      	sub	sp, #32
 8008994:	af02      	add	r7, sp, #8
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	607a      	str	r2, [r7, #4]
 800899a:	461a      	mov	r2, r3
 800899c:	460b      	mov	r3, r1
 800899e:	817b      	strh	r3, [r7, #10]
 80089a0:	4613      	mov	r3, r2
 80089a2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	2b20      	cmp	r3, #32
 80089ae:	f040 80db 	bne.w	8008b68 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d101      	bne.n	80089c0 <HAL_I2C_Master_Receive+0x30>
 80089bc:	2302      	movs	r3, #2
 80089be:	e0d4      	b.n	8008b6a <HAL_I2C_Master_Receive+0x1da>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80089c8:	f7fd f966 	bl	8005c98 <HAL_GetTick>
 80089cc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	9300      	str	r3, [sp, #0]
 80089d2:	2319      	movs	r3, #25
 80089d4:	2201      	movs	r2, #1
 80089d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80089da:	68f8      	ldr	r0, [r7, #12]
 80089dc:	f000 fa5a 	bl	8008e94 <I2C_WaitOnFlagUntilTimeout>
 80089e0:	4603      	mov	r3, r0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d001      	beq.n	80089ea <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80089e6:	2301      	movs	r3, #1
 80089e8:	e0bf      	b.n	8008b6a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2222      	movs	r2, #34	@ 0x22
 80089ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2210      	movs	r2, #16
 80089f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	687a      	ldr	r2, [r7, #4]
 8008a04:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	893a      	ldrh	r2, [r7, #8]
 8008a0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	2bff      	cmp	r3, #255	@ 0xff
 8008a1a:	d90e      	bls.n	8008a3a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	22ff      	movs	r2, #255	@ 0xff
 8008a20:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a26:	b2da      	uxtb	r2, r3
 8008a28:	8979      	ldrh	r1, [r7, #10]
 8008a2a:	4b52      	ldr	r3, [pc, #328]	@ (8008b74 <HAL_I2C_Master_Receive+0x1e4>)
 8008a2c:	9300      	str	r3, [sp, #0]
 8008a2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008a32:	68f8      	ldr	r0, [r7, #12]
 8008a34:	f000 fc7e 	bl	8009334 <I2C_TransferConfig>
 8008a38:	e06d      	b.n	8008b16 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a3e:	b29a      	uxth	r2, r3
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a48:	b2da      	uxtb	r2, r3
 8008a4a:	8979      	ldrh	r1, [r7, #10]
 8008a4c:	4b49      	ldr	r3, [pc, #292]	@ (8008b74 <HAL_I2C_Master_Receive+0x1e4>)
 8008a4e:	9300      	str	r3, [sp, #0]
 8008a50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008a54:	68f8      	ldr	r0, [r7, #12]
 8008a56:	f000 fc6d 	bl	8009334 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008a5a:	e05c      	b.n	8008b16 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a5c:	697a      	ldr	r2, [r7, #20]
 8008a5e:	6a39      	ldr	r1, [r7, #32]
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f000 fafb 	bl	800905c <I2C_WaitOnRXNEFlagUntilTimeout>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d001      	beq.n	8008a70 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	e07c      	b.n	8008b6a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a7a:	b2d2      	uxtb	r2, r2
 8008a7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a82:	1c5a      	adds	r2, r3, #1
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a8c:	3b01      	subs	r3, #1
 8008a8e:	b29a      	uxth	r2, r3
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a98:	b29b      	uxth	r3, r3
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	b29a      	uxth	r2, r3
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008aa6:	b29b      	uxth	r3, r3
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d034      	beq.n	8008b16 <HAL_I2C_Master_Receive+0x186>
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d130      	bne.n	8008b16 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	9300      	str	r3, [sp, #0]
 8008ab8:	6a3b      	ldr	r3, [r7, #32]
 8008aba:	2200      	movs	r2, #0
 8008abc:	2180      	movs	r1, #128	@ 0x80
 8008abe:	68f8      	ldr	r0, [r7, #12]
 8008ac0:	f000 f9e8 	bl	8008e94 <I2C_WaitOnFlagUntilTimeout>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d001      	beq.n	8008ace <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	e04d      	b.n	8008b6a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	2bff      	cmp	r3, #255	@ 0xff
 8008ad6:	d90e      	bls.n	8008af6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	22ff      	movs	r2, #255	@ 0xff
 8008adc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ae2:	b2da      	uxtb	r2, r3
 8008ae4:	8979      	ldrh	r1, [r7, #10]
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	9300      	str	r3, [sp, #0]
 8008aea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008aee:	68f8      	ldr	r0, [r7, #12]
 8008af0:	f000 fc20 	bl	8009334 <I2C_TransferConfig>
 8008af4:	e00f      	b.n	8008b16 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008afa:	b29a      	uxth	r2, r3
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b04:	b2da      	uxtb	r2, r3
 8008b06:	8979      	ldrh	r1, [r7, #10]
 8008b08:	2300      	movs	r3, #0
 8008b0a:	9300      	str	r3, [sp, #0]
 8008b0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008b10:	68f8      	ldr	r0, [r7, #12]
 8008b12:	f000 fc0f 	bl	8009334 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d19d      	bne.n	8008a5c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008b20:	697a      	ldr	r2, [r7, #20]
 8008b22:	6a39      	ldr	r1, [r7, #32]
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f000 fa55 	bl	8008fd4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d001      	beq.n	8008b34 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8008b30:	2301      	movs	r3, #1
 8008b32:	e01a      	b.n	8008b6a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2220      	movs	r2, #32
 8008b3a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	6859      	ldr	r1, [r3, #4]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	4b0c      	ldr	r3, [pc, #48]	@ (8008b78 <HAL_I2C_Master_Receive+0x1e8>)
 8008b48:	400b      	ands	r3, r1
 8008b4a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2220      	movs	r2, #32
 8008b50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2200      	movs	r2, #0
 8008b58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008b64:	2300      	movs	r3, #0
 8008b66:	e000      	b.n	8008b6a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8008b68:	2302      	movs	r3, #2
  }
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3718      	adds	r7, #24
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}
 8008b72:	bf00      	nop
 8008b74:	80002400 	.word	0x80002400
 8008b78:	fe00e800 	.word	0xfe00e800

08008b7c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b088      	sub	sp, #32
 8008b80:	af02      	add	r7, sp, #8
 8008b82:	60f8      	str	r0, [r7, #12]
 8008b84:	4608      	mov	r0, r1
 8008b86:	4611      	mov	r1, r2
 8008b88:	461a      	mov	r2, r3
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	817b      	strh	r3, [r7, #10]
 8008b8e:	460b      	mov	r3, r1
 8008b90:	813b      	strh	r3, [r7, #8]
 8008b92:	4613      	mov	r3, r2
 8008b94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b9c:	b2db      	uxtb	r3, r3
 8008b9e:	2b20      	cmp	r3, #32
 8008ba0:	f040 80f9 	bne.w	8008d96 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ba4:	6a3b      	ldr	r3, [r7, #32]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d002      	beq.n	8008bb0 <HAL_I2C_Mem_Write+0x34>
 8008baa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d105      	bne.n	8008bbc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008bb6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e0ed      	b.n	8008d98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d101      	bne.n	8008bca <HAL_I2C_Mem_Write+0x4e>
 8008bc6:	2302      	movs	r3, #2
 8008bc8:	e0e6      	b.n	8008d98 <HAL_I2C_Mem_Write+0x21c>
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008bd2:	f7fd f861 	bl	8005c98 <HAL_GetTick>
 8008bd6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	9300      	str	r3, [sp, #0]
 8008bdc:	2319      	movs	r3, #25
 8008bde:	2201      	movs	r2, #1
 8008be0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008be4:	68f8      	ldr	r0, [r7, #12]
 8008be6:	f000 f955 	bl	8008e94 <I2C_WaitOnFlagUntilTimeout>
 8008bea:	4603      	mov	r3, r0
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d001      	beq.n	8008bf4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	e0d1      	b.n	8008d98 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2221      	movs	r2, #33	@ 0x21
 8008bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2240      	movs	r2, #64	@ 0x40
 8008c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6a3a      	ldr	r2, [r7, #32]
 8008c0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008c14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008c1c:	88f8      	ldrh	r0, [r7, #6]
 8008c1e:	893a      	ldrh	r2, [r7, #8]
 8008c20:	8979      	ldrh	r1, [r7, #10]
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	9301      	str	r3, [sp, #4]
 8008c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c28:	9300      	str	r3, [sp, #0]
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	f000 f8b9 	bl	8008da4 <I2C_RequestMemoryWrite>
 8008c32:	4603      	mov	r3, r0
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d005      	beq.n	8008c44 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008c40:	2301      	movs	r3, #1
 8008c42:	e0a9      	b.n	8008d98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	2bff      	cmp	r3, #255	@ 0xff
 8008c4c:	d90e      	bls.n	8008c6c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	22ff      	movs	r2, #255	@ 0xff
 8008c52:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c58:	b2da      	uxtb	r2, r3
 8008c5a:	8979      	ldrh	r1, [r7, #10]
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	9300      	str	r3, [sp, #0]
 8008c60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008c64:	68f8      	ldr	r0, [r7, #12]
 8008c66:	f000 fb65 	bl	8009334 <I2C_TransferConfig>
 8008c6a:	e00f      	b.n	8008c8c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c70:	b29a      	uxth	r2, r3
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c7a:	b2da      	uxtb	r2, r3
 8008c7c:	8979      	ldrh	r1, [r7, #10]
 8008c7e:	2300      	movs	r3, #0
 8008c80:	9300      	str	r3, [sp, #0]
 8008c82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008c86:	68f8      	ldr	r0, [r7, #12]
 8008c88:	f000 fb54 	bl	8009334 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c8c:	697a      	ldr	r2, [r7, #20]
 8008c8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c90:	68f8      	ldr	r0, [r7, #12]
 8008c92:	f000 f958 	bl	8008f46 <I2C_WaitOnTXISFlagUntilTimeout>
 8008c96:	4603      	mov	r3, r0
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d001      	beq.n	8008ca0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e07b      	b.n	8008d98 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ca4:	781a      	ldrb	r2, [r3, #0]
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cb0:	1c5a      	adds	r2, r3, #1
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	b29a      	uxth	r2, r3
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cc8:	3b01      	subs	r3, #1
 8008cca:	b29a      	uxth	r2, r3
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d034      	beq.n	8008d44 <HAL_I2C_Mem_Write+0x1c8>
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d130      	bne.n	8008d44 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	9300      	str	r3, [sp, #0]
 8008ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce8:	2200      	movs	r2, #0
 8008cea:	2180      	movs	r1, #128	@ 0x80
 8008cec:	68f8      	ldr	r0, [r7, #12]
 8008cee:	f000 f8d1 	bl	8008e94 <I2C_WaitOnFlagUntilTimeout>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d001      	beq.n	8008cfc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e04d      	b.n	8008d98 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	2bff      	cmp	r3, #255	@ 0xff
 8008d04:	d90e      	bls.n	8008d24 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	22ff      	movs	r2, #255	@ 0xff
 8008d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d10:	b2da      	uxtb	r2, r3
 8008d12:	8979      	ldrh	r1, [r7, #10]
 8008d14:	2300      	movs	r3, #0
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008d1c:	68f8      	ldr	r0, [r7, #12]
 8008d1e:	f000 fb09 	bl	8009334 <I2C_TransferConfig>
 8008d22:	e00f      	b.n	8008d44 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d28:	b29a      	uxth	r2, r3
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d32:	b2da      	uxtb	r2, r3
 8008d34:	8979      	ldrh	r1, [r7, #10]
 8008d36:	2300      	movs	r3, #0
 8008d38:	9300      	str	r3, [sp, #0]
 8008d3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008d3e:	68f8      	ldr	r0, [r7, #12]
 8008d40:	f000 faf8 	bl	8009334 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d19e      	bne.n	8008c8c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d4e:	697a      	ldr	r2, [r7, #20]
 8008d50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d52:	68f8      	ldr	r0, [r7, #12]
 8008d54:	f000 f93e 	bl	8008fd4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d001      	beq.n	8008d62 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	e01a      	b.n	8008d98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	2220      	movs	r2, #32
 8008d68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	6859      	ldr	r1, [r3, #4]
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681a      	ldr	r2, [r3, #0]
 8008d74:	4b0a      	ldr	r3, [pc, #40]	@ (8008da0 <HAL_I2C_Mem_Write+0x224>)
 8008d76:	400b      	ands	r3, r1
 8008d78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2220      	movs	r2, #32
 8008d7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2200      	movs	r2, #0
 8008d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008d92:	2300      	movs	r3, #0
 8008d94:	e000      	b.n	8008d98 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008d96:	2302      	movs	r3, #2
  }
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3718      	adds	r7, #24
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}
 8008da0:	fe00e800 	.word	0xfe00e800

08008da4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b086      	sub	sp, #24
 8008da8:	af02      	add	r7, sp, #8
 8008daa:	60f8      	str	r0, [r7, #12]
 8008dac:	4608      	mov	r0, r1
 8008dae:	4611      	mov	r1, r2
 8008db0:	461a      	mov	r2, r3
 8008db2:	4603      	mov	r3, r0
 8008db4:	817b      	strh	r3, [r7, #10]
 8008db6:	460b      	mov	r3, r1
 8008db8:	813b      	strh	r3, [r7, #8]
 8008dba:	4613      	mov	r3, r2
 8008dbc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008dbe:	88fb      	ldrh	r3, [r7, #6]
 8008dc0:	b2da      	uxtb	r2, r3
 8008dc2:	8979      	ldrh	r1, [r7, #10]
 8008dc4:	4b20      	ldr	r3, [pc, #128]	@ (8008e48 <I2C_RequestMemoryWrite+0xa4>)
 8008dc6:	9300      	str	r3, [sp, #0]
 8008dc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008dcc:	68f8      	ldr	r0, [r7, #12]
 8008dce:	f000 fab1 	bl	8009334 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008dd2:	69fa      	ldr	r2, [r7, #28]
 8008dd4:	69b9      	ldr	r1, [r7, #24]
 8008dd6:	68f8      	ldr	r0, [r7, #12]
 8008dd8:	f000 f8b5 	bl	8008f46 <I2C_WaitOnTXISFlagUntilTimeout>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d001      	beq.n	8008de6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008de2:	2301      	movs	r3, #1
 8008de4:	e02c      	b.n	8008e40 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008de6:	88fb      	ldrh	r3, [r7, #6]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d105      	bne.n	8008df8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008dec:	893b      	ldrh	r3, [r7, #8]
 8008dee:	b2da      	uxtb	r2, r3
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	629a      	str	r2, [r3, #40]	@ 0x28
 8008df6:	e015      	b.n	8008e24 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008df8:	893b      	ldrh	r3, [r7, #8]
 8008dfa:	0a1b      	lsrs	r3, r3, #8
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008e06:	69fa      	ldr	r2, [r7, #28]
 8008e08:	69b9      	ldr	r1, [r7, #24]
 8008e0a:	68f8      	ldr	r0, [r7, #12]
 8008e0c:	f000 f89b 	bl	8008f46 <I2C_WaitOnTXISFlagUntilTimeout>
 8008e10:	4603      	mov	r3, r0
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d001      	beq.n	8008e1a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	e012      	b.n	8008e40 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008e1a:	893b      	ldrh	r3, [r7, #8]
 8008e1c:	b2da      	uxtb	r2, r3
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008e24:	69fb      	ldr	r3, [r7, #28]
 8008e26:	9300      	str	r3, [sp, #0]
 8008e28:	69bb      	ldr	r3, [r7, #24]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	2180      	movs	r1, #128	@ 0x80
 8008e2e:	68f8      	ldr	r0, [r7, #12]
 8008e30:	f000 f830 	bl	8008e94 <I2C_WaitOnFlagUntilTimeout>
 8008e34:	4603      	mov	r3, r0
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d001      	beq.n	8008e3e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	e000      	b.n	8008e40 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008e3e:	2300      	movs	r3, #0
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3710      	adds	r7, #16
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	80002000 	.word	0x80002000

08008e4c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b083      	sub	sp, #12
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	699b      	ldr	r3, [r3, #24]
 8008e5a:	f003 0302 	and.w	r3, r3, #2
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	d103      	bne.n	8008e6a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	2200      	movs	r2, #0
 8008e68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	f003 0301 	and.w	r3, r3, #1
 8008e74:	2b01      	cmp	r3, #1
 8008e76:	d007      	beq.n	8008e88 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	699a      	ldr	r2, [r3, #24]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f042 0201 	orr.w	r2, r2, #1
 8008e86:	619a      	str	r2, [r3, #24]
  }
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b084      	sub	sp, #16
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	60f8      	str	r0, [r7, #12]
 8008e9c:	60b9      	str	r1, [r7, #8]
 8008e9e:	603b      	str	r3, [r7, #0]
 8008ea0:	4613      	mov	r3, r2
 8008ea2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008ea4:	e03b      	b.n	8008f1e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ea6:	69ba      	ldr	r2, [r7, #24]
 8008ea8:	6839      	ldr	r1, [r7, #0]
 8008eaa:	68f8      	ldr	r0, [r7, #12]
 8008eac:	f000 f962 	bl	8009174 <I2C_IsErrorOccurred>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d001      	beq.n	8008eba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e041      	b.n	8008f3e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec0:	d02d      	beq.n	8008f1e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ec2:	f7fc fee9 	bl	8005c98 <HAL_GetTick>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	69bb      	ldr	r3, [r7, #24]
 8008eca:	1ad3      	subs	r3, r2, r3
 8008ecc:	683a      	ldr	r2, [r7, #0]
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d302      	bcc.n	8008ed8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d122      	bne.n	8008f1e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	699a      	ldr	r2, [r3, #24]
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	4013      	ands	r3, r2
 8008ee2:	68ba      	ldr	r2, [r7, #8]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	bf0c      	ite	eq
 8008ee8:	2301      	moveq	r3, #1
 8008eea:	2300      	movne	r3, #0
 8008eec:	b2db      	uxtb	r3, r3
 8008eee:	461a      	mov	r2, r3
 8008ef0:	79fb      	ldrb	r3, [r7, #7]
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	d113      	bne.n	8008f1e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008efa:	f043 0220 	orr.w	r2, r3, #32
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	2220      	movs	r2, #32
 8008f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	2200      	movs	r2, #0
 8008f16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e00f      	b.n	8008f3e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	699a      	ldr	r2, [r3, #24]
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	4013      	ands	r3, r2
 8008f28:	68ba      	ldr	r2, [r7, #8]
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	bf0c      	ite	eq
 8008f2e:	2301      	moveq	r3, #1
 8008f30:	2300      	movne	r3, #0
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	461a      	mov	r2, r3
 8008f36:	79fb      	ldrb	r3, [r7, #7]
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d0b4      	beq.n	8008ea6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f3c:	2300      	movs	r3, #0
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3710      	adds	r7, #16
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}

08008f46 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008f46:	b580      	push	{r7, lr}
 8008f48:	b084      	sub	sp, #16
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	60f8      	str	r0, [r7, #12]
 8008f4e:	60b9      	str	r1, [r7, #8]
 8008f50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008f52:	e033      	b.n	8008fbc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	68b9      	ldr	r1, [r7, #8]
 8008f58:	68f8      	ldr	r0, [r7, #12]
 8008f5a:	f000 f90b 	bl	8009174 <I2C_IsErrorOccurred>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d001      	beq.n	8008f68 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008f64:	2301      	movs	r3, #1
 8008f66:	e031      	b.n	8008fcc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f6e:	d025      	beq.n	8008fbc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f70:	f7fc fe92 	bl	8005c98 <HAL_GetTick>
 8008f74:	4602      	mov	r2, r0
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	1ad3      	subs	r3, r2, r3
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d302      	bcc.n	8008f86 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d11a      	bne.n	8008fbc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	699b      	ldr	r3, [r3, #24]
 8008f8c:	f003 0302 	and.w	r3, r3, #2
 8008f90:	2b02      	cmp	r3, #2
 8008f92:	d013      	beq.n	8008fbc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f98:	f043 0220 	orr.w	r2, r3, #32
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2220      	movs	r2, #32
 8008fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2200      	movs	r2, #0
 8008fac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e007      	b.n	8008fcc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	699b      	ldr	r3, [r3, #24]
 8008fc2:	f003 0302 	and.w	r3, r3, #2
 8008fc6:	2b02      	cmp	r3, #2
 8008fc8:	d1c4      	bne.n	8008f54 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3710      	adds	r7, #16
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}

08008fd4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b084      	sub	sp, #16
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	60f8      	str	r0, [r7, #12]
 8008fdc:	60b9      	str	r1, [r7, #8]
 8008fde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008fe0:	e02f      	b.n	8009042 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	68b9      	ldr	r1, [r7, #8]
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	f000 f8c4 	bl	8009174 <I2C_IsErrorOccurred>
 8008fec:	4603      	mov	r3, r0
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d001      	beq.n	8008ff6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e02d      	b.n	8009052 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ff6:	f7fc fe4f 	bl	8005c98 <HAL_GetTick>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	1ad3      	subs	r3, r2, r3
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	429a      	cmp	r2, r3
 8009004:	d302      	bcc.n	800900c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d11a      	bne.n	8009042 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	699b      	ldr	r3, [r3, #24]
 8009012:	f003 0320 	and.w	r3, r3, #32
 8009016:	2b20      	cmp	r3, #32
 8009018:	d013      	beq.n	8009042 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800901e:	f043 0220 	orr.w	r2, r3, #32
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2220      	movs	r2, #32
 800902a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2200      	movs	r2, #0
 800903a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800903e:	2301      	movs	r3, #1
 8009040:	e007      	b.n	8009052 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	699b      	ldr	r3, [r3, #24]
 8009048:	f003 0320 	and.w	r3, r3, #32
 800904c:	2b20      	cmp	r3, #32
 800904e:	d1c8      	bne.n	8008fe2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009050:	2300      	movs	r3, #0
}
 8009052:	4618      	mov	r0, r3
 8009054:	3710      	adds	r7, #16
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
	...

0800905c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b086      	sub	sp, #24
 8009060:	af00      	add	r7, sp, #0
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009068:	2300      	movs	r3, #0
 800906a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800906c:	e071      	b.n	8009152 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800906e:	687a      	ldr	r2, [r7, #4]
 8009070:	68b9      	ldr	r1, [r7, #8]
 8009072:	68f8      	ldr	r0, [r7, #12]
 8009074:	f000 f87e 	bl	8009174 <I2C_IsErrorOccurred>
 8009078:	4603      	mov	r3, r0
 800907a:	2b00      	cmp	r3, #0
 800907c:	d001      	beq.n	8009082 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800907e:	2301      	movs	r3, #1
 8009080:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	699b      	ldr	r3, [r3, #24]
 8009088:	f003 0320 	and.w	r3, r3, #32
 800908c:	2b20      	cmp	r3, #32
 800908e:	d13b      	bne.n	8009108 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009090:	7dfb      	ldrb	r3, [r7, #23]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d138      	bne.n	8009108 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	699b      	ldr	r3, [r3, #24]
 800909c:	f003 0304 	and.w	r3, r3, #4
 80090a0:	2b04      	cmp	r3, #4
 80090a2:	d105      	bne.n	80090b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d001      	beq.n	80090b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80090ac:	2300      	movs	r3, #0
 80090ae:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	699b      	ldr	r3, [r3, #24]
 80090b6:	f003 0310 	and.w	r3, r3, #16
 80090ba:	2b10      	cmp	r3, #16
 80090bc:	d121      	bne.n	8009102 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	2210      	movs	r2, #16
 80090c4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2204      	movs	r2, #4
 80090ca:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	2220      	movs	r2, #32
 80090d2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	6859      	ldr	r1, [r3, #4]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	4b24      	ldr	r3, [pc, #144]	@ (8009170 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80090e0:	400b      	ands	r3, r1
 80090e2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	2220      	movs	r2, #32
 80090e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2200      	movs	r2, #0
 80090f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	75fb      	strb	r3, [r7, #23]
 8009100:	e002      	b.n	8009108 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2200      	movs	r2, #0
 8009106:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009108:	f7fc fdc6 	bl	8005c98 <HAL_GetTick>
 800910c:	4602      	mov	r2, r0
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	1ad3      	subs	r3, r2, r3
 8009112:	68ba      	ldr	r2, [r7, #8]
 8009114:	429a      	cmp	r2, r3
 8009116:	d302      	bcc.n	800911e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d119      	bne.n	8009152 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800911e:	7dfb      	ldrb	r3, [r7, #23]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d116      	bne.n	8009152 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	699b      	ldr	r3, [r3, #24]
 800912a:	f003 0304 	and.w	r3, r3, #4
 800912e:	2b04      	cmp	r3, #4
 8009130:	d00f      	beq.n	8009152 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009136:	f043 0220 	orr.w	r2, r3, #32
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2220      	movs	r2, #32
 8009142:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2200      	movs	r2, #0
 800914a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800914e:	2301      	movs	r3, #1
 8009150:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	699b      	ldr	r3, [r3, #24]
 8009158:	f003 0304 	and.w	r3, r3, #4
 800915c:	2b04      	cmp	r3, #4
 800915e:	d002      	beq.n	8009166 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009160:	7dfb      	ldrb	r3, [r7, #23]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d083      	beq.n	800906e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8009166:	7dfb      	ldrb	r3, [r7, #23]
}
 8009168:	4618      	mov	r0, r3
 800916a:	3718      	adds	r7, #24
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}
 8009170:	fe00e800 	.word	0xfe00e800

08009174 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b08a      	sub	sp, #40	@ 0x28
 8009178:	af00      	add	r7, sp, #0
 800917a:	60f8      	str	r0, [r7, #12]
 800917c:	60b9      	str	r1, [r7, #8]
 800917e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009180:	2300      	movs	r3, #0
 8009182:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	699b      	ldr	r3, [r3, #24]
 800918c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800918e:	2300      	movs	r3, #0
 8009190:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009196:	69bb      	ldr	r3, [r7, #24]
 8009198:	f003 0310 	and.w	r3, r3, #16
 800919c:	2b00      	cmp	r3, #0
 800919e:	d068      	beq.n	8009272 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	2210      	movs	r2, #16
 80091a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80091a8:	e049      	b.n	800923e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091b0:	d045      	beq.n	800923e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80091b2:	f7fc fd71 	bl	8005c98 <HAL_GetTick>
 80091b6:	4602      	mov	r2, r0
 80091b8:	69fb      	ldr	r3, [r7, #28]
 80091ba:	1ad3      	subs	r3, r2, r3
 80091bc:	68ba      	ldr	r2, [r7, #8]
 80091be:	429a      	cmp	r2, r3
 80091c0:	d302      	bcc.n	80091c8 <I2C_IsErrorOccurred+0x54>
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d13a      	bne.n	800923e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	685b      	ldr	r3, [r3, #4]
 80091ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80091d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80091da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	699b      	ldr	r3, [r3, #24]
 80091e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80091e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091ea:	d121      	bne.n	8009230 <I2C_IsErrorOccurred+0xbc>
 80091ec:	697b      	ldr	r3, [r7, #20]
 80091ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091f2:	d01d      	beq.n	8009230 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80091f4:	7cfb      	ldrb	r3, [r7, #19]
 80091f6:	2b20      	cmp	r3, #32
 80091f8:	d01a      	beq.n	8009230 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	685a      	ldr	r2, [r3, #4]
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009208:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800920a:	f7fc fd45 	bl	8005c98 <HAL_GetTick>
 800920e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009210:	e00e      	b.n	8009230 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009212:	f7fc fd41 	bl	8005c98 <HAL_GetTick>
 8009216:	4602      	mov	r2, r0
 8009218:	69fb      	ldr	r3, [r7, #28]
 800921a:	1ad3      	subs	r3, r2, r3
 800921c:	2b19      	cmp	r3, #25
 800921e:	d907      	bls.n	8009230 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009220:	6a3b      	ldr	r3, [r7, #32]
 8009222:	f043 0320 	orr.w	r3, r3, #32
 8009226:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009228:	2301      	movs	r3, #1
 800922a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800922e:	e006      	b.n	800923e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	699b      	ldr	r3, [r3, #24]
 8009236:	f003 0320 	and.w	r3, r3, #32
 800923a:	2b20      	cmp	r3, #32
 800923c:	d1e9      	bne.n	8009212 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	699b      	ldr	r3, [r3, #24]
 8009244:	f003 0320 	and.w	r3, r3, #32
 8009248:	2b20      	cmp	r3, #32
 800924a:	d003      	beq.n	8009254 <I2C_IsErrorOccurred+0xe0>
 800924c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009250:	2b00      	cmp	r3, #0
 8009252:	d0aa      	beq.n	80091aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009254:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009258:	2b00      	cmp	r3, #0
 800925a:	d103      	bne.n	8009264 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2220      	movs	r2, #32
 8009262:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009264:	6a3b      	ldr	r3, [r7, #32]
 8009266:	f043 0304 	orr.w	r3, r3, #4
 800926a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800926c:	2301      	movs	r3, #1
 800926e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	699b      	ldr	r3, [r3, #24]
 8009278:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800927a:	69bb      	ldr	r3, [r7, #24]
 800927c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009280:	2b00      	cmp	r3, #0
 8009282:	d00b      	beq.n	800929c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009284:	6a3b      	ldr	r3, [r7, #32]
 8009286:	f043 0301 	orr.w	r3, r3, #1
 800928a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009294:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d00b      	beq.n	80092be <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80092a6:	6a3b      	ldr	r3, [r7, #32]
 80092a8:	f043 0308 	orr.w	r3, r3, #8
 80092ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80092b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80092b8:	2301      	movs	r3, #1
 80092ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80092be:	69bb      	ldr	r3, [r7, #24]
 80092c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d00b      	beq.n	80092e0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80092c8:	6a3b      	ldr	r3, [r7, #32]
 80092ca:	f043 0302 	orr.w	r3, r3, #2
 80092ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80092d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80092e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d01c      	beq.n	8009322 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80092e8:	68f8      	ldr	r0, [r7, #12]
 80092ea:	f7ff fdaf 	bl	8008e4c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	6859      	ldr	r1, [r3, #4]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	4b0d      	ldr	r3, [pc, #52]	@ (8009330 <I2C_IsErrorOccurred+0x1bc>)
 80092fa:	400b      	ands	r3, r1
 80092fc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009302:	6a3b      	ldr	r3, [r7, #32]
 8009304:	431a      	orrs	r2, r3
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2220      	movs	r2, #32
 800930e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2200      	movs	r2, #0
 8009316:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009322:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009326:	4618      	mov	r0, r3
 8009328:	3728      	adds	r7, #40	@ 0x28
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	fe00e800 	.word	0xfe00e800

08009334 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009334:	b480      	push	{r7}
 8009336:	b087      	sub	sp, #28
 8009338:	af00      	add	r7, sp, #0
 800933a:	60f8      	str	r0, [r7, #12]
 800933c:	607b      	str	r3, [r7, #4]
 800933e:	460b      	mov	r3, r1
 8009340:	817b      	strh	r3, [r7, #10]
 8009342:	4613      	mov	r3, r2
 8009344:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009346:	897b      	ldrh	r3, [r7, #10]
 8009348:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800934c:	7a7b      	ldrb	r3, [r7, #9]
 800934e:	041b      	lsls	r3, r3, #16
 8009350:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009354:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800935a:	6a3b      	ldr	r3, [r7, #32]
 800935c:	4313      	orrs	r3, r2
 800935e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009362:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	685a      	ldr	r2, [r3, #4]
 800936a:	6a3b      	ldr	r3, [r7, #32]
 800936c:	0d5b      	lsrs	r3, r3, #21
 800936e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009372:	4b08      	ldr	r3, [pc, #32]	@ (8009394 <I2C_TransferConfig+0x60>)
 8009374:	430b      	orrs	r3, r1
 8009376:	43db      	mvns	r3, r3
 8009378:	ea02 0103 	and.w	r1, r2, r3
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	697a      	ldr	r2, [r7, #20]
 8009382:	430a      	orrs	r2, r1
 8009384:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009386:	bf00      	nop
 8009388:	371c      	adds	r7, #28
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr
 8009392:	bf00      	nop
 8009394:	03ff63ff 	.word	0x03ff63ff

08009398 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009398:	b480      	push	{r7}
 800939a:	b083      	sub	sp, #12
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093a8:	b2db      	uxtb	r3, r3
 80093aa:	2b20      	cmp	r3, #32
 80093ac:	d138      	bne.n	8009420 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d101      	bne.n	80093bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80093b8:	2302      	movs	r3, #2
 80093ba:	e032      	b.n	8009422 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2201      	movs	r2, #1
 80093c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2224      	movs	r2, #36	@ 0x24
 80093c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	681a      	ldr	r2, [r3, #0]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f022 0201 	bic.w	r2, r2, #1
 80093da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	681a      	ldr	r2, [r3, #0]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80093ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	6819      	ldr	r1, [r3, #0]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	683a      	ldr	r2, [r7, #0]
 80093f8:	430a      	orrs	r2, r1
 80093fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	681a      	ldr	r2, [r3, #0]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f042 0201 	orr.w	r2, r2, #1
 800940a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2220      	movs	r2, #32
 8009410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2200      	movs	r2, #0
 8009418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800941c:	2300      	movs	r3, #0
 800941e:	e000      	b.n	8009422 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009420:	2302      	movs	r3, #2
  }
}
 8009422:	4618      	mov	r0, r3
 8009424:	370c      	adds	r7, #12
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr

0800942e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800942e:	b480      	push	{r7}
 8009430:	b085      	sub	sp, #20
 8009432:	af00      	add	r7, sp, #0
 8009434:	6078      	str	r0, [r7, #4]
 8009436:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800943e:	b2db      	uxtb	r3, r3
 8009440:	2b20      	cmp	r3, #32
 8009442:	d139      	bne.n	80094b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800944a:	2b01      	cmp	r3, #1
 800944c:	d101      	bne.n	8009452 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800944e:	2302      	movs	r3, #2
 8009450:	e033      	b.n	80094ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2201      	movs	r2, #1
 8009456:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2224      	movs	r2, #36	@ 0x24
 800945e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	681a      	ldr	r2, [r3, #0]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f022 0201 	bic.w	r2, r2, #1
 8009470:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009480:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	021b      	lsls	r3, r3, #8
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	4313      	orrs	r3, r2
 800948a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	68fa      	ldr	r2, [r7, #12]
 8009492:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f042 0201 	orr.w	r2, r2, #1
 80094a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2220      	movs	r2, #32
 80094a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80094b4:	2300      	movs	r3, #0
 80094b6:	e000      	b.n	80094ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80094b8:	2302      	movs	r3, #2
  }
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3714      	adds	r7, #20
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr

080094c6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80094c6:	b580      	push	{r7, lr}
 80094c8:	b084      	sub	sp, #16
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d101      	bne.n	80094d8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80094d4:	2301      	movs	r3, #1
 80094d6:	e0c0      	b.n	800965a <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80094de:	b2db      	uxtb	r3, r3
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d106      	bne.n	80094f2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f008 f827 	bl	8011540 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2203      	movs	r2, #3
 80094f6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	4618      	mov	r0, r3
 8009500:	f004 fa87 	bl	800da12 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009504:	2300      	movs	r3, #0
 8009506:	73fb      	strb	r3, [r7, #15]
 8009508:	e03e      	b.n	8009588 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800950a:	7bfa      	ldrb	r2, [r7, #15]
 800950c:	6879      	ldr	r1, [r7, #4]
 800950e:	4613      	mov	r3, r2
 8009510:	009b      	lsls	r3, r3, #2
 8009512:	4413      	add	r3, r2
 8009514:	00db      	lsls	r3, r3, #3
 8009516:	440b      	add	r3, r1
 8009518:	3311      	adds	r3, #17
 800951a:	2201      	movs	r2, #1
 800951c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800951e:	7bfa      	ldrb	r2, [r7, #15]
 8009520:	6879      	ldr	r1, [r7, #4]
 8009522:	4613      	mov	r3, r2
 8009524:	009b      	lsls	r3, r3, #2
 8009526:	4413      	add	r3, r2
 8009528:	00db      	lsls	r3, r3, #3
 800952a:	440b      	add	r3, r1
 800952c:	3310      	adds	r3, #16
 800952e:	7bfa      	ldrb	r2, [r7, #15]
 8009530:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009532:	7bfa      	ldrb	r2, [r7, #15]
 8009534:	6879      	ldr	r1, [r7, #4]
 8009536:	4613      	mov	r3, r2
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	4413      	add	r3, r2
 800953c:	00db      	lsls	r3, r3, #3
 800953e:	440b      	add	r3, r1
 8009540:	3313      	adds	r3, #19
 8009542:	2200      	movs	r2, #0
 8009544:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009546:	7bfa      	ldrb	r2, [r7, #15]
 8009548:	6879      	ldr	r1, [r7, #4]
 800954a:	4613      	mov	r3, r2
 800954c:	009b      	lsls	r3, r3, #2
 800954e:	4413      	add	r3, r2
 8009550:	00db      	lsls	r3, r3, #3
 8009552:	440b      	add	r3, r1
 8009554:	3320      	adds	r3, #32
 8009556:	2200      	movs	r2, #0
 8009558:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800955a:	7bfa      	ldrb	r2, [r7, #15]
 800955c:	6879      	ldr	r1, [r7, #4]
 800955e:	4613      	mov	r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	4413      	add	r3, r2
 8009564:	00db      	lsls	r3, r3, #3
 8009566:	440b      	add	r3, r1
 8009568:	3324      	adds	r3, #36	@ 0x24
 800956a:	2200      	movs	r2, #0
 800956c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800956e:	7bfb      	ldrb	r3, [r7, #15]
 8009570:	6879      	ldr	r1, [r7, #4]
 8009572:	1c5a      	adds	r2, r3, #1
 8009574:	4613      	mov	r3, r2
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	4413      	add	r3, r2
 800957a:	00db      	lsls	r3, r3, #3
 800957c:	440b      	add	r3, r1
 800957e:	2200      	movs	r2, #0
 8009580:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009582:	7bfb      	ldrb	r3, [r7, #15]
 8009584:	3301      	adds	r3, #1
 8009586:	73fb      	strb	r3, [r7, #15]
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	791b      	ldrb	r3, [r3, #4]
 800958c:	7bfa      	ldrb	r2, [r7, #15]
 800958e:	429a      	cmp	r2, r3
 8009590:	d3bb      	bcc.n	800950a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009592:	2300      	movs	r3, #0
 8009594:	73fb      	strb	r3, [r7, #15]
 8009596:	e044      	b.n	8009622 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009598:	7bfa      	ldrb	r2, [r7, #15]
 800959a:	6879      	ldr	r1, [r7, #4]
 800959c:	4613      	mov	r3, r2
 800959e:	009b      	lsls	r3, r3, #2
 80095a0:	4413      	add	r3, r2
 80095a2:	00db      	lsls	r3, r3, #3
 80095a4:	440b      	add	r3, r1
 80095a6:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80095aa:	2200      	movs	r2, #0
 80095ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80095ae:	7bfa      	ldrb	r2, [r7, #15]
 80095b0:	6879      	ldr	r1, [r7, #4]
 80095b2:	4613      	mov	r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	4413      	add	r3, r2
 80095b8:	00db      	lsls	r3, r3, #3
 80095ba:	440b      	add	r3, r1
 80095bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80095c0:	7bfa      	ldrb	r2, [r7, #15]
 80095c2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80095c4:	7bfa      	ldrb	r2, [r7, #15]
 80095c6:	6879      	ldr	r1, [r7, #4]
 80095c8:	4613      	mov	r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	4413      	add	r3, r2
 80095ce:	00db      	lsls	r3, r3, #3
 80095d0:	440b      	add	r3, r1
 80095d2:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80095d6:	2200      	movs	r2, #0
 80095d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80095da:	7bfa      	ldrb	r2, [r7, #15]
 80095dc:	6879      	ldr	r1, [r7, #4]
 80095de:	4613      	mov	r3, r2
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	4413      	add	r3, r2
 80095e4:	00db      	lsls	r3, r3, #3
 80095e6:	440b      	add	r3, r1
 80095e8:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80095ec:	2200      	movs	r2, #0
 80095ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80095f0:	7bfa      	ldrb	r2, [r7, #15]
 80095f2:	6879      	ldr	r1, [r7, #4]
 80095f4:	4613      	mov	r3, r2
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	4413      	add	r3, r2
 80095fa:	00db      	lsls	r3, r3, #3
 80095fc:	440b      	add	r3, r1
 80095fe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009602:	2200      	movs	r2, #0
 8009604:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009606:	7bfa      	ldrb	r2, [r7, #15]
 8009608:	6879      	ldr	r1, [r7, #4]
 800960a:	4613      	mov	r3, r2
 800960c:	009b      	lsls	r3, r3, #2
 800960e:	4413      	add	r3, r2
 8009610:	00db      	lsls	r3, r3, #3
 8009612:	440b      	add	r3, r1
 8009614:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8009618:	2200      	movs	r2, #0
 800961a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800961c:	7bfb      	ldrb	r3, [r7, #15]
 800961e:	3301      	adds	r3, #1
 8009620:	73fb      	strb	r3, [r7, #15]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	791b      	ldrb	r3, [r3, #4]
 8009626:	7bfa      	ldrb	r2, [r7, #15]
 8009628:	429a      	cmp	r2, r3
 800962a:	d3b5      	bcc.n	8009598 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6818      	ldr	r0, [r3, #0]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	3304      	adds	r3, #4
 8009634:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009638:	f004 fa06 	bl	800da48 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2201      	movs	r2, #1
 8009646:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	7a9b      	ldrb	r3, [r3, #10]
 800964e:	2b01      	cmp	r3, #1
 8009650:	d102      	bne.n	8009658 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f001 fc0e 	bl	800ae74 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	3710      	adds	r7, #16
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009662:	b580      	push	{r7, lr}
 8009664:	b082      	sub	sp, #8
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009670:	2b01      	cmp	r3, #1
 8009672:	d101      	bne.n	8009678 <HAL_PCD_Start+0x16>
 8009674:	2302      	movs	r3, #2
 8009676:	e012      	b.n	800969e <HAL_PCD_Start+0x3c>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4618      	mov	r0, r3
 8009686:	f004 f9ad 	bl	800d9e4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4618      	mov	r0, r3
 8009690:	f005 ff8a 	bl	800f5a8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2200      	movs	r2, #0
 8009698:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800969c:	2300      	movs	r3, #0
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3708      	adds	r7, #8
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}

080096a6 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80096a6:	b580      	push	{r7, lr}
 80096a8:	b084      	sub	sp, #16
 80096aa:	af00      	add	r7, sp, #0
 80096ac:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	4618      	mov	r0, r3
 80096b4:	f005 ff8f 	bl	800f5d6 <USB_ReadInterrupts>
 80096b8:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d003      	beq.n	80096cc <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f000 fb06 	bl	8009cd6 <PCD_EP_ISR_Handler>

    return;
 80096ca:	e110      	b.n	80098ee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d013      	beq.n	80096fe <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80096de:	b29a      	uxth	r2, r3
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096e8:	b292      	uxth	r2, r2
 80096ea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f007 ffb7 	bl	8011662 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80096f4:	2100      	movs	r1, #0
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 f8fc 	bl	80098f4 <HAL_PCD_SetAddress>

    return;
 80096fc:	e0f7      	b.n	80098ee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009704:	2b00      	cmp	r3, #0
 8009706:	d00c      	beq.n	8009722 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009710:	b29a      	uxth	r2, r3
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800971a:	b292      	uxth	r2, r2
 800971c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009720:	e0e5      	b.n	80098ee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009728:	2b00      	cmp	r3, #0
 800972a:	d00c      	beq.n	8009746 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009734:	b29a      	uxth	r2, r3
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800973e:	b292      	uxth	r2, r2
 8009740:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009744:	e0d3      	b.n	80098ee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800974c:	2b00      	cmp	r3, #0
 800974e:	d034      	beq.n	80097ba <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009758:	b29a      	uxth	r2, r3
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f022 0204 	bic.w	r2, r2, #4
 8009762:	b292      	uxth	r2, r2
 8009764:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009770:	b29a      	uxth	r2, r3
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f022 0208 	bic.w	r2, r2, #8
 800977a:	b292      	uxth	r2, r2
 800977c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009786:	2b01      	cmp	r3, #1
 8009788:	d107      	bne.n	800979a <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2200      	movs	r2, #0
 800978e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009792:	2100      	movs	r1, #0
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f008 f957 	bl	8011a48 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f007 ff9a 	bl	80116d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80097a8:	b29a      	uxth	r2, r3
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80097b2:	b292      	uxth	r2, r2
 80097b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80097b8:	e099      	b.n	80098ee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d027      	beq.n	8009814 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80097cc:	b29a      	uxth	r2, r3
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f042 0208 	orr.w	r2, r2, #8
 80097d6:	b292      	uxth	r2, r2
 80097d8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80097e4:	b29a      	uxth	r2, r3
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80097ee:	b292      	uxth	r2, r2
 80097f0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80097fc:	b29a      	uxth	r2, r3
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f042 0204 	orr.w	r2, r2, #4
 8009806:	b292      	uxth	r2, r2
 8009808:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f007 ff47 	bl	80116a0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009812:	e06c      	b.n	80098ee <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800981a:	2b00      	cmp	r3, #0
 800981c:	d040      	beq.n	80098a0 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009826:	b29a      	uxth	r2, r3
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009830:	b292      	uxth	r2, r2
 8009832:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800983c:	2b00      	cmp	r3, #0
 800983e:	d12b      	bne.n	8009898 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009848:	b29a      	uxth	r2, r3
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f042 0204 	orr.w	r2, r2, #4
 8009852:	b292      	uxth	r2, r2
 8009854:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009860:	b29a      	uxth	r2, r3
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f042 0208 	orr.w	r2, r2, #8
 800986a:	b292      	uxth	r2, r2
 800986c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2201      	movs	r2, #1
 8009874:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009880:	b29b      	uxth	r3, r3
 8009882:	089b      	lsrs	r3, r3, #2
 8009884:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800988e:	2101      	movs	r1, #1
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f008 f8d9 	bl	8011a48 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8009896:	e02a      	b.n	80098ee <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f007 ff01 	bl	80116a0 <HAL_PCD_SuspendCallback>
    return;
 800989e:	e026      	b.n	80098ee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d00f      	beq.n	80098ca <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80098b2:	b29a      	uxth	r2, r3
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80098bc:	b292      	uxth	r2, r2
 80098be:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f007 febf 	bl	8011646 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80098c8:	e011      	b.n	80098ee <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d00c      	beq.n	80098ee <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80098dc:	b29a      	uxth	r2, r3
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80098e6:	b292      	uxth	r2, r2
 80098e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80098ec:	bf00      	nop
  }
}
 80098ee:	3710      	adds	r7, #16
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}

080098f4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b082      	sub	sp, #8
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	460b      	mov	r3, r1
 80098fe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009906:	2b01      	cmp	r3, #1
 8009908:	d101      	bne.n	800990e <HAL_PCD_SetAddress+0x1a>
 800990a:	2302      	movs	r3, #2
 800990c:	e012      	b.n	8009934 <HAL_PCD_SetAddress+0x40>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2201      	movs	r2, #1
 8009912:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	78fa      	ldrb	r2, [r7, #3]
 800991a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	78fa      	ldrb	r2, [r7, #3]
 8009922:	4611      	mov	r1, r2
 8009924:	4618      	mov	r0, r3
 8009926:	f005 fe2b 	bl	800f580 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2200      	movs	r2, #0
 800992e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009932:	2300      	movs	r3, #0
}
 8009934:	4618      	mov	r0, r3
 8009936:	3708      	adds	r7, #8
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}

0800993c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b084      	sub	sp, #16
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
 8009944:	4608      	mov	r0, r1
 8009946:	4611      	mov	r1, r2
 8009948:	461a      	mov	r2, r3
 800994a:	4603      	mov	r3, r0
 800994c:	70fb      	strb	r3, [r7, #3]
 800994e:	460b      	mov	r3, r1
 8009950:	803b      	strh	r3, [r7, #0]
 8009952:	4613      	mov	r3, r2
 8009954:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8009956:	2300      	movs	r3, #0
 8009958:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800995a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800995e:	2b00      	cmp	r3, #0
 8009960:	da0e      	bge.n	8009980 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009962:	78fb      	ldrb	r3, [r7, #3]
 8009964:	f003 0207 	and.w	r2, r3, #7
 8009968:	4613      	mov	r3, r2
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	4413      	add	r3, r2
 800996e:	00db      	lsls	r3, r3, #3
 8009970:	3310      	adds	r3, #16
 8009972:	687a      	ldr	r2, [r7, #4]
 8009974:	4413      	add	r3, r2
 8009976:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	2201      	movs	r2, #1
 800997c:	705a      	strb	r2, [r3, #1]
 800997e:	e00e      	b.n	800999e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009980:	78fb      	ldrb	r3, [r7, #3]
 8009982:	f003 0207 	and.w	r2, r3, #7
 8009986:	4613      	mov	r3, r2
 8009988:	009b      	lsls	r3, r3, #2
 800998a:	4413      	add	r3, r2
 800998c:	00db      	lsls	r3, r3, #3
 800998e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	4413      	add	r3, r2
 8009996:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2200      	movs	r2, #0
 800999c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800999e:	78fb      	ldrb	r3, [r7, #3]
 80099a0:	f003 0307 	and.w	r3, r3, #7
 80099a4:	b2da      	uxtb	r2, r3
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80099aa:	883b      	ldrh	r3, [r7, #0]
 80099ac:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	78ba      	ldrb	r2, [r7, #2]
 80099b8:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80099ba:	78bb      	ldrb	r3, [r7, #2]
 80099bc:	2b02      	cmp	r3, #2
 80099be:	d102      	bne.n	80099c6 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2200      	movs	r2, #0
 80099c4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d101      	bne.n	80099d4 <HAL_PCD_EP_Open+0x98>
 80099d0:	2302      	movs	r3, #2
 80099d2:	e00e      	b.n	80099f2 <HAL_PCD_EP_Open+0xb6>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2201      	movs	r2, #1
 80099d8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	68f9      	ldr	r1, [r7, #12]
 80099e2:	4618      	mov	r0, r3
 80099e4:	f004 f84e 	bl	800da84 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2200      	movs	r2, #0
 80099ec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80099f0:	7afb      	ldrb	r3, [r7, #11]
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	3710      	adds	r7, #16
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}

080099fa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80099fa:	b580      	push	{r7, lr}
 80099fc:	b084      	sub	sp, #16
 80099fe:	af00      	add	r7, sp, #0
 8009a00:	6078      	str	r0, [r7, #4]
 8009a02:	460b      	mov	r3, r1
 8009a04:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009a06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	da0e      	bge.n	8009a2c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009a0e:	78fb      	ldrb	r3, [r7, #3]
 8009a10:	f003 0207 	and.w	r2, r3, #7
 8009a14:	4613      	mov	r3, r2
 8009a16:	009b      	lsls	r3, r3, #2
 8009a18:	4413      	add	r3, r2
 8009a1a:	00db      	lsls	r3, r3, #3
 8009a1c:	3310      	adds	r3, #16
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	4413      	add	r3, r2
 8009a22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2201      	movs	r2, #1
 8009a28:	705a      	strb	r2, [r3, #1]
 8009a2a:	e00e      	b.n	8009a4a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a2c:	78fb      	ldrb	r3, [r7, #3]
 8009a2e:	f003 0207 	and.w	r2, r3, #7
 8009a32:	4613      	mov	r3, r2
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	4413      	add	r3, r2
 8009a38:	00db      	lsls	r3, r3, #3
 8009a3a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009a3e:	687a      	ldr	r2, [r7, #4]
 8009a40:	4413      	add	r3, r2
 8009a42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2200      	movs	r2, #0
 8009a48:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009a4a:	78fb      	ldrb	r3, [r7, #3]
 8009a4c:	f003 0307 	and.w	r3, r3, #7
 8009a50:	b2da      	uxtb	r2, r3
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d101      	bne.n	8009a64 <HAL_PCD_EP_Close+0x6a>
 8009a60:	2302      	movs	r3, #2
 8009a62:	e00e      	b.n	8009a82 <HAL_PCD_EP_Close+0x88>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2201      	movs	r2, #1
 8009a68:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	68f9      	ldr	r1, [r7, #12]
 8009a72:	4618      	mov	r0, r3
 8009a74:	f004 fcee 	bl	800e454 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3710      	adds	r7, #16
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}

08009a8a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009a8a:	b580      	push	{r7, lr}
 8009a8c:	b086      	sub	sp, #24
 8009a8e:	af00      	add	r7, sp, #0
 8009a90:	60f8      	str	r0, [r7, #12]
 8009a92:	607a      	str	r2, [r7, #4]
 8009a94:	603b      	str	r3, [r7, #0]
 8009a96:	460b      	mov	r3, r1
 8009a98:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a9a:	7afb      	ldrb	r3, [r7, #11]
 8009a9c:	f003 0207 	and.w	r2, r3, #7
 8009aa0:	4613      	mov	r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	4413      	add	r3, r2
 8009aa6:	00db      	lsls	r3, r3, #3
 8009aa8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009aac:	68fa      	ldr	r2, [r7, #12]
 8009aae:	4413      	add	r3, r2
 8009ab0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	687a      	ldr	r2, [r7, #4]
 8009ab6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	683a      	ldr	r2, [r7, #0]
 8009abc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009aca:	7afb      	ldrb	r3, [r7, #11]
 8009acc:	f003 0307 	and.w	r3, r3, #7
 8009ad0:	b2da      	uxtb	r2, r3
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	6979      	ldr	r1, [r7, #20]
 8009adc:	4618      	mov	r0, r3
 8009ade:	f004 fea6 	bl	800e82e <USB_EPStartXfer>

  return HAL_OK;
 8009ae2:	2300      	movs	r3, #0
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3718      	adds	r7, #24
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}

08009aec <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b083      	sub	sp, #12
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
 8009af4:	460b      	mov	r3, r1
 8009af6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009af8:	78fb      	ldrb	r3, [r7, #3]
 8009afa:	f003 0207 	and.w	r2, r3, #7
 8009afe:	6879      	ldr	r1, [r7, #4]
 8009b00:	4613      	mov	r3, r2
 8009b02:	009b      	lsls	r3, r3, #2
 8009b04:	4413      	add	r3, r2
 8009b06:	00db      	lsls	r3, r3, #3
 8009b08:	440b      	add	r3, r1
 8009b0a:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8009b0e:	681b      	ldr	r3, [r3, #0]
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr

08009b1c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b086      	sub	sp, #24
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	60f8      	str	r0, [r7, #12]
 8009b24:	607a      	str	r2, [r7, #4]
 8009b26:	603b      	str	r3, [r7, #0]
 8009b28:	460b      	mov	r3, r1
 8009b2a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009b2c:	7afb      	ldrb	r3, [r7, #11]
 8009b2e:	f003 0207 	and.w	r2, r3, #7
 8009b32:	4613      	mov	r3, r2
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	4413      	add	r3, r2
 8009b38:	00db      	lsls	r3, r3, #3
 8009b3a:	3310      	adds	r3, #16
 8009b3c:	68fa      	ldr	r2, [r7, #12]
 8009b3e:	4413      	add	r3, r2
 8009b40:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	683a      	ldr	r2, [r7, #0]
 8009b4c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	2201      	movs	r2, #1
 8009b52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	683a      	ldr	r2, [r7, #0]
 8009b5a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	2201      	movs	r2, #1
 8009b66:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009b68:	7afb      	ldrb	r3, [r7, #11]
 8009b6a:	f003 0307 	and.w	r3, r3, #7
 8009b6e:	b2da      	uxtb	r2, r3
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	6979      	ldr	r1, [r7, #20]
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f004 fe57 	bl	800e82e <USB_EPStartXfer>

  return HAL_OK;
 8009b80:	2300      	movs	r3, #0
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3718      	adds	r7, #24
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009b8a:	b580      	push	{r7, lr}
 8009b8c:	b084      	sub	sp, #16
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
 8009b92:	460b      	mov	r3, r1
 8009b94:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009b96:	78fb      	ldrb	r3, [r7, #3]
 8009b98:	f003 0307 	and.w	r3, r3, #7
 8009b9c:	687a      	ldr	r2, [r7, #4]
 8009b9e:	7912      	ldrb	r2, [r2, #4]
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d901      	bls.n	8009ba8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	e03e      	b.n	8009c26 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009ba8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	da0e      	bge.n	8009bce <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009bb0:	78fb      	ldrb	r3, [r7, #3]
 8009bb2:	f003 0207 	and.w	r2, r3, #7
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	009b      	lsls	r3, r3, #2
 8009bba:	4413      	add	r3, r2
 8009bbc:	00db      	lsls	r3, r3, #3
 8009bbe:	3310      	adds	r3, #16
 8009bc0:	687a      	ldr	r2, [r7, #4]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	705a      	strb	r2, [r3, #1]
 8009bcc:	e00c      	b.n	8009be8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009bce:	78fa      	ldrb	r2, [r7, #3]
 8009bd0:	4613      	mov	r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	4413      	add	r3, r2
 8009bd6:	00db      	lsls	r3, r3, #3
 8009bd8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009bdc:	687a      	ldr	r2, [r7, #4]
 8009bde:	4413      	add	r3, r2
 8009be0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2200      	movs	r2, #0
 8009be6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	2201      	movs	r2, #1
 8009bec:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009bee:	78fb      	ldrb	r3, [r7, #3]
 8009bf0:	f003 0307 	and.w	r3, r3, #7
 8009bf4:	b2da      	uxtb	r2, r3
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d101      	bne.n	8009c08 <HAL_PCD_EP_SetStall+0x7e>
 8009c04:	2302      	movs	r3, #2
 8009c06:	e00e      	b.n	8009c26 <HAL_PCD_EP_SetStall+0x9c>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	68f9      	ldr	r1, [r7, #12]
 8009c16:	4618      	mov	r0, r3
 8009c18:	f005 fbb8 	bl	800f38c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b084      	sub	sp, #16
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	6078      	str	r0, [r7, #4]
 8009c36:	460b      	mov	r3, r1
 8009c38:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009c3a:	78fb      	ldrb	r3, [r7, #3]
 8009c3c:	f003 030f 	and.w	r3, r3, #15
 8009c40:	687a      	ldr	r2, [r7, #4]
 8009c42:	7912      	ldrb	r2, [r2, #4]
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d901      	bls.n	8009c4c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	e040      	b.n	8009cce <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009c4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	da0e      	bge.n	8009c72 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c54:	78fb      	ldrb	r3, [r7, #3]
 8009c56:	f003 0207 	and.w	r2, r3, #7
 8009c5a:	4613      	mov	r3, r2
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	4413      	add	r3, r2
 8009c60:	00db      	lsls	r3, r3, #3
 8009c62:	3310      	adds	r3, #16
 8009c64:	687a      	ldr	r2, [r7, #4]
 8009c66:	4413      	add	r3, r2
 8009c68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	705a      	strb	r2, [r3, #1]
 8009c70:	e00e      	b.n	8009c90 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009c72:	78fb      	ldrb	r3, [r7, #3]
 8009c74:	f003 0207 	and.w	r2, r3, #7
 8009c78:	4613      	mov	r3, r2
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	4413      	add	r3, r2
 8009c7e:	00db      	lsls	r3, r3, #3
 8009c80:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009c84:	687a      	ldr	r2, [r7, #4]
 8009c86:	4413      	add	r3, r2
 8009c88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	2200      	movs	r2, #0
 8009c94:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c96:	78fb      	ldrb	r3, [r7, #3]
 8009c98:	f003 0307 	and.w	r3, r3, #7
 8009c9c:	b2da      	uxtb	r2, r3
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d101      	bne.n	8009cb0 <HAL_PCD_EP_ClrStall+0x82>
 8009cac:	2302      	movs	r3, #2
 8009cae:	e00e      	b.n	8009cce <HAL_PCD_EP_ClrStall+0xa0>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	68f9      	ldr	r1, [r7, #12]
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f005 fbb5 	bl	800f42e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3710      	adds	r7, #16
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}

08009cd6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8009cd6:	b580      	push	{r7, lr}
 8009cd8:	b092      	sub	sp, #72	@ 0x48
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8009cde:	e333      	b.n	800a348 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009ce8:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8009cea:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	f003 030f 	and.w	r3, r3, #15
 8009cf2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8009cf6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	f040 8108 	bne.w	8009f10 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8009d00:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009d02:	f003 0310 	and.w	r3, r3, #16
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d14c      	bne.n	8009da4 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	881b      	ldrh	r3, [r3, #0]
 8009d10:	b29b      	uxth	r3, r3
 8009d12:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8009d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d1a:	813b      	strh	r3, [r7, #8]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681a      	ldr	r2, [r3, #0]
 8009d20:	893b      	ldrh	r3, [r7, #8]
 8009d22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d2a:	b29b      	uxth	r3, r3
 8009d2c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	3310      	adds	r3, #16
 8009d32:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d3c:	b29b      	uxth	r3, r3
 8009d3e:	461a      	mov	r2, r3
 8009d40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d42:	781b      	ldrb	r3, [r3, #0]
 8009d44:	00db      	lsls	r3, r3, #3
 8009d46:	4413      	add	r3, r2
 8009d48:	687a      	ldr	r2, [r7, #4]
 8009d4a:	6812      	ldr	r2, [r2, #0]
 8009d4c:	4413      	add	r3, r2
 8009d4e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009d52:	881b      	ldrh	r3, [r3, #0]
 8009d54:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009d58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d5a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8009d5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d5e:	695a      	ldr	r2, [r3, #20]
 8009d60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d62:	69db      	ldr	r3, [r3, #28]
 8009d64:	441a      	add	r2, r3
 8009d66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d68:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8009d6a:	2100      	movs	r1, #0
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f007 fc50 	bl	8011612 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	7b1b      	ldrb	r3, [r3, #12]
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	f000 82e5 	beq.w	800a348 <PCD_EP_ISR_Handler+0x672>
 8009d7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d80:	699b      	ldr	r3, [r3, #24]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	f040 82e0 	bne.w	800a348 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	7b1b      	ldrb	r3, [r3, #12]
 8009d8c:	b2db      	uxtb	r3, r3
 8009d8e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009d92:	b2da      	uxtb	r2, r3
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	731a      	strb	r2, [r3, #12]
 8009da2:	e2d1      	b.n	800a348 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009daa:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	881b      	ldrh	r3, [r3, #0]
 8009db2:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8009db4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009db6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d032      	beq.n	8009e24 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009dc6:	b29b      	uxth	r3, r3
 8009dc8:	461a      	mov	r2, r3
 8009dca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dcc:	781b      	ldrb	r3, [r3, #0]
 8009dce:	00db      	lsls	r3, r3, #3
 8009dd0:	4413      	add	r3, r2
 8009dd2:	687a      	ldr	r2, [r7, #4]
 8009dd4:	6812      	ldr	r2, [r2, #0]
 8009dd6:	4413      	add	r3, r2
 8009dd8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009ddc:	881b      	ldrh	r3, [r3, #0]
 8009dde:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009de2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009de4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6818      	ldr	r0, [r3, #0]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8009df0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009df2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8009df4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009df6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	f005 fc3f 	bl	800f67c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	881b      	ldrh	r3, [r3, #0]
 8009e04:	b29a      	uxth	r2, r3
 8009e06:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8009e0a:	4013      	ands	r3, r2
 8009e0c:	817b      	strh	r3, [r7, #10]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	897a      	ldrh	r2, [r7, #10]
 8009e14:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009e18:	b292      	uxth	r2, r2
 8009e1a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f007 fbcb 	bl	80115b8 <HAL_PCD_SetupStageCallback>
 8009e22:	e291      	b.n	800a348 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8009e24:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	f280 828d 	bge.w	800a348 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	881b      	ldrh	r3, [r3, #0]
 8009e34:	b29a      	uxth	r2, r3
 8009e36:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8009e3a:	4013      	ands	r3, r2
 8009e3c:	81fb      	strh	r3, [r7, #14]
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	89fa      	ldrh	r2, [r7, #14]
 8009e44:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009e48:	b292      	uxth	r2, r2
 8009e4a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	461a      	mov	r2, r3
 8009e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	00db      	lsls	r3, r3, #3
 8009e5e:	4413      	add	r3, r2
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	6812      	ldr	r2, [r2, #0]
 8009e64:	4413      	add	r3, r2
 8009e66:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009e6a:	881b      	ldrh	r3, [r3, #0]
 8009e6c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009e70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e72:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8009e74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e76:	69db      	ldr	r3, [r3, #28]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d019      	beq.n	8009eb0 <PCD_EP_ISR_Handler+0x1da>
 8009e7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e7e:	695b      	ldr	r3, [r3, #20]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d015      	beq.n	8009eb0 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6818      	ldr	r0, [r3, #0]
 8009e88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e8a:	6959      	ldr	r1, [r3, #20]
 8009e8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e8e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8009e90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e92:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	f005 fbf1 	bl	800f67c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8009e9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e9c:	695a      	ldr	r2, [r3, #20]
 8009e9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ea0:	69db      	ldr	r3, [r3, #28]
 8009ea2:	441a      	add	r2, r3
 8009ea4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ea6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8009ea8:	2100      	movs	r1, #0
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f007 fb96 	bl	80115dc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	881b      	ldrh	r3, [r3, #0]
 8009eb6:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8009eb8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009eba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	f040 8242 	bne.w	800a348 <PCD_EP_ISR_Handler+0x672>
 8009ec4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009ec6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009eca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009ece:	f000 823b 	beq.w	800a348 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	881b      	ldrh	r3, [r3, #0]
 8009ed8:	b29b      	uxth	r3, r3
 8009eda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ee2:	81bb      	strh	r3, [r7, #12]
 8009ee4:	89bb      	ldrh	r3, [r7, #12]
 8009ee6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009eea:	81bb      	strh	r3, [r7, #12]
 8009eec:	89bb      	ldrh	r3, [r7, #12]
 8009eee:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009ef2:	81bb      	strh	r3, [r7, #12]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681a      	ldr	r2, [r3, #0]
 8009ef8:	89bb      	ldrh	r3, [r7, #12]
 8009efa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009efe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009f02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f0a:	b29b      	uxth	r3, r3
 8009f0c:	8013      	strh	r3, [r2, #0]
 8009f0e:	e21b      	b.n	800a348 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	461a      	mov	r2, r3
 8009f16:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009f1a:	009b      	lsls	r3, r3, #2
 8009f1c:	4413      	add	r3, r2
 8009f1e:	881b      	ldrh	r3, [r3, #0]
 8009f20:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8009f22:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	f280 80f1 	bge.w	800a10e <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	461a      	mov	r2, r3
 8009f32:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009f36:	009b      	lsls	r3, r3, #2
 8009f38:	4413      	add	r3, r2
 8009f3a:	881b      	ldrh	r3, [r3, #0]
 8009f3c:	b29a      	uxth	r2, r3
 8009f3e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8009f42:	4013      	ands	r3, r2
 8009f44:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	461a      	mov	r2, r3
 8009f4c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009f50:	009b      	lsls	r3, r3, #2
 8009f52:	4413      	add	r3, r2
 8009f54:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8009f56:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009f5a:	b292      	uxth	r2, r2
 8009f5c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8009f5e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8009f62:	4613      	mov	r3, r2
 8009f64:	009b      	lsls	r3, r3, #2
 8009f66:	4413      	add	r3, r2
 8009f68:	00db      	lsls	r3, r3, #3
 8009f6a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f6e:	687a      	ldr	r2, [r7, #4]
 8009f70:	4413      	add	r3, r2
 8009f72:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8009f74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f76:	7b1b      	ldrb	r3, [r3, #12]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d123      	bne.n	8009fc4 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f84:	b29b      	uxth	r3, r3
 8009f86:	461a      	mov	r2, r3
 8009f88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f8a:	781b      	ldrb	r3, [r3, #0]
 8009f8c:	00db      	lsls	r3, r3, #3
 8009f8e:	4413      	add	r3, r2
 8009f90:	687a      	ldr	r2, [r7, #4]
 8009f92:	6812      	ldr	r2, [r2, #0]
 8009f94:	4413      	add	r3, r2
 8009f96:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009f9a:	881b      	ldrh	r3, [r3, #0]
 8009f9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009fa0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8009fa4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	f000 808b 	beq.w	800a0c4 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6818      	ldr	r0, [r3, #0]
 8009fb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fb4:	6959      	ldr	r1, [r3, #20]
 8009fb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fb8:	88da      	ldrh	r2, [r3, #6]
 8009fba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009fbe:	f005 fb5d 	bl	800f67c <USB_ReadPMA>
 8009fc2:	e07f      	b.n	800a0c4 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8009fc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fc6:	78db      	ldrb	r3, [r3, #3]
 8009fc8:	2b02      	cmp	r3, #2
 8009fca:	d109      	bne.n	8009fe0 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8009fcc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009fce:	461a      	mov	r2, r3
 8009fd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	f000 f9c6 	bl	800a364 <HAL_PCD_EP_DB_Receive>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8009fde:	e071      	b.n	800a0c4 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	4413      	add	r3, r2
 8009fee:	881b      	ldrh	r3, [r3, #0]
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ffa:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	461a      	mov	r2, r3
 800a002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	009b      	lsls	r3, r3, #2
 800a008:	441a      	add	r2, r3
 800a00a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a00c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a010:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a014:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a018:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a01c:	b29b      	uxth	r3, r3
 800a01e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	461a      	mov	r2, r3
 800a026:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a028:	781b      	ldrb	r3, [r3, #0]
 800a02a:	009b      	lsls	r3, r3, #2
 800a02c:	4413      	add	r3, r2
 800a02e:	881b      	ldrh	r3, [r3, #0]
 800a030:	b29b      	uxth	r3, r3
 800a032:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a036:	2b00      	cmp	r3, #0
 800a038:	d022      	beq.n	800a080 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a042:	b29b      	uxth	r3, r3
 800a044:	461a      	mov	r2, r3
 800a046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a048:	781b      	ldrb	r3, [r3, #0]
 800a04a:	00db      	lsls	r3, r3, #3
 800a04c:	4413      	add	r3, r2
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	6812      	ldr	r2, [r2, #0]
 800a052:	4413      	add	r3, r2
 800a054:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a058:	881b      	ldrh	r3, [r3, #0]
 800a05a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a05e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a062:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a066:	2b00      	cmp	r3, #0
 800a068:	d02c      	beq.n	800a0c4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6818      	ldr	r0, [r3, #0]
 800a06e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a070:	6959      	ldr	r1, [r3, #20]
 800a072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a074:	891a      	ldrh	r2, [r3, #8]
 800a076:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a07a:	f005 faff 	bl	800f67c <USB_ReadPMA>
 800a07e:	e021      	b.n	800a0c4 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a088:	b29b      	uxth	r3, r3
 800a08a:	461a      	mov	r2, r3
 800a08c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	00db      	lsls	r3, r3, #3
 800a092:	4413      	add	r3, r2
 800a094:	687a      	ldr	r2, [r7, #4]
 800a096:	6812      	ldr	r2, [r2, #0]
 800a098:	4413      	add	r3, r2
 800a09a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a09e:	881b      	ldrh	r3, [r3, #0]
 800a0a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a0a4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a0a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d009      	beq.n	800a0c4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6818      	ldr	r0, [r3, #0]
 800a0b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0b6:	6959      	ldr	r1, [r3, #20]
 800a0b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0ba:	895a      	ldrh	r2, [r3, #10]
 800a0bc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a0c0:	f005 fadc 	bl	800f67c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800a0c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0c6:	69da      	ldr	r2, [r3, #28]
 800a0c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a0cc:	441a      	add	r2, r3
 800a0ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0d0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800a0d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0d4:	695a      	ldr	r2, [r3, #20]
 800a0d6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a0da:	441a      	add	r2, r3
 800a0dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0de:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800a0e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0e2:	699b      	ldr	r3, [r3, #24]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d005      	beq.n	800a0f4 <PCD_EP_ISR_Handler+0x41e>
 800a0e8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a0ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0ee:	691b      	ldr	r3, [r3, #16]
 800a0f0:	429a      	cmp	r2, r3
 800a0f2:	d206      	bcs.n	800a102 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800a0f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	4619      	mov	r1, r3
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f007 fa6e 	bl	80115dc <HAL_PCD_DataOutStageCallback>
 800a100:	e005      	b.n	800a10e <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a108:	4618      	mov	r0, r3
 800a10a:	f004 fb90 	bl	800e82e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800a10e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a114:	2b00      	cmp	r3, #0
 800a116:	f000 8117 	beq.w	800a348 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800a11a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a11e:	4613      	mov	r3, r2
 800a120:	009b      	lsls	r3, r3, #2
 800a122:	4413      	add	r3, r2
 800a124:	00db      	lsls	r3, r3, #3
 800a126:	3310      	adds	r3, #16
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	4413      	add	r3, r2
 800a12c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	461a      	mov	r2, r3
 800a134:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a138:	009b      	lsls	r3, r3, #2
 800a13a:	4413      	add	r3, r2
 800a13c:	881b      	ldrh	r3, [r3, #0]
 800a13e:	b29b      	uxth	r3, r3
 800a140:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a144:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a148:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	461a      	mov	r2, r3
 800a150:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a154:	009b      	lsls	r3, r3, #2
 800a156:	441a      	add	r2, r3
 800a158:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a15a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a15e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a162:	b29b      	uxth	r3, r3
 800a164:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800a166:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a168:	78db      	ldrb	r3, [r3, #3]
 800a16a:	2b01      	cmp	r3, #1
 800a16c:	f040 80a1 	bne.w	800a2b2 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800a170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a172:	2200      	movs	r2, #0
 800a174:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800a176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a178:	7b1b      	ldrb	r3, [r3, #12]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	f000 8092 	beq.w	800a2a4 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a180:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a186:	2b00      	cmp	r3, #0
 800a188:	d046      	beq.n	800a218 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a18a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a18c:	785b      	ldrb	r3, [r3, #1]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d126      	bne.n	800a1e0 <PCD_EP_ISR_Handler+0x50a>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	617b      	str	r3, [r7, #20]
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a1a0:	b29b      	uxth	r3, r3
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	4413      	add	r3, r2
 800a1a8:	617b      	str	r3, [r7, #20]
 800a1aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1ac:	781b      	ldrb	r3, [r3, #0]
 800a1ae:	00da      	lsls	r2, r3, #3
 800a1b0:	697b      	ldr	r3, [r7, #20]
 800a1b2:	4413      	add	r3, r2
 800a1b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a1b8:	613b      	str	r3, [r7, #16]
 800a1ba:	693b      	ldr	r3, [r7, #16]
 800a1bc:	881b      	ldrh	r3, [r3, #0]
 800a1be:	b29b      	uxth	r3, r3
 800a1c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a1c4:	b29a      	uxth	r2, r3
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	801a      	strh	r2, [r3, #0]
 800a1ca:	693b      	ldr	r3, [r7, #16]
 800a1cc:	881b      	ldrh	r3, [r3, #0]
 800a1ce:	b29b      	uxth	r3, r3
 800a1d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1d8:	b29a      	uxth	r2, r3
 800a1da:	693b      	ldr	r3, [r7, #16]
 800a1dc:	801a      	strh	r2, [r3, #0]
 800a1de:	e061      	b.n	800a2a4 <PCD_EP_ISR_Handler+0x5ce>
 800a1e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1e2:	785b      	ldrb	r3, [r3, #1]
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d15d      	bne.n	800a2a4 <PCD_EP_ISR_Handler+0x5ce>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	61fb      	str	r3, [r7, #28]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a1f6:	b29b      	uxth	r3, r3
 800a1f8:	461a      	mov	r2, r3
 800a1fa:	69fb      	ldr	r3, [r7, #28]
 800a1fc:	4413      	add	r3, r2
 800a1fe:	61fb      	str	r3, [r7, #28]
 800a200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a202:	781b      	ldrb	r3, [r3, #0]
 800a204:	00da      	lsls	r2, r3, #3
 800a206:	69fb      	ldr	r3, [r7, #28]
 800a208:	4413      	add	r3, r2
 800a20a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a20e:	61bb      	str	r3, [r7, #24]
 800a210:	69bb      	ldr	r3, [r7, #24]
 800a212:	2200      	movs	r2, #0
 800a214:	801a      	strh	r2, [r3, #0]
 800a216:	e045      	b.n	800a2a4 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a21e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a220:	785b      	ldrb	r3, [r3, #1]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d126      	bne.n	800a274 <PCD_EP_ISR_Handler+0x59e>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a234:	b29b      	uxth	r3, r3
 800a236:	461a      	mov	r2, r3
 800a238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a23a:	4413      	add	r3, r2
 800a23c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a23e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a240:	781b      	ldrb	r3, [r3, #0]
 800a242:	00da      	lsls	r2, r3, #3
 800a244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a246:	4413      	add	r3, r2
 800a248:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a24c:	623b      	str	r3, [r7, #32]
 800a24e:	6a3b      	ldr	r3, [r7, #32]
 800a250:	881b      	ldrh	r3, [r3, #0]
 800a252:	b29b      	uxth	r3, r3
 800a254:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a258:	b29a      	uxth	r2, r3
 800a25a:	6a3b      	ldr	r3, [r7, #32]
 800a25c:	801a      	strh	r2, [r3, #0]
 800a25e:	6a3b      	ldr	r3, [r7, #32]
 800a260:	881b      	ldrh	r3, [r3, #0]
 800a262:	b29b      	uxth	r3, r3
 800a264:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a268:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a26c:	b29a      	uxth	r2, r3
 800a26e:	6a3b      	ldr	r3, [r7, #32]
 800a270:	801a      	strh	r2, [r3, #0]
 800a272:	e017      	b.n	800a2a4 <PCD_EP_ISR_Handler+0x5ce>
 800a274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a276:	785b      	ldrb	r3, [r3, #1]
 800a278:	2b01      	cmp	r3, #1
 800a27a:	d113      	bne.n	800a2a4 <PCD_EP_ISR_Handler+0x5ce>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a284:	b29b      	uxth	r3, r3
 800a286:	461a      	mov	r2, r3
 800a288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a28a:	4413      	add	r3, r2
 800a28c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a28e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	00da      	lsls	r2, r3, #3
 800a294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a296:	4413      	add	r3, r2
 800a298:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a29c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a29e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a2a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2a6:	781b      	ldrb	r3, [r3, #0]
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f007 f9b1 	bl	8011612 <HAL_PCD_DataInStageCallback>
 800a2b0:	e04a      	b.n	800a348 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800a2b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a2b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d13f      	bne.n	800a33c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2ca:	781b      	ldrb	r3, [r3, #0]
 800a2cc:	00db      	lsls	r3, r3, #3
 800a2ce:	4413      	add	r3, r2
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	6812      	ldr	r2, [r2, #0]
 800a2d4:	4413      	add	r3, r2
 800a2d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a2da:	881b      	ldrh	r3, [r3, #0]
 800a2dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a2e0:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800a2e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2e4:	699a      	ldr	r2, [r3, #24]
 800a2e6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d906      	bls.n	800a2fa <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800a2ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2ee:	699a      	ldr	r2, [r3, #24]
 800a2f0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a2f2:	1ad2      	subs	r2, r2, r3
 800a2f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2f6:	619a      	str	r2, [r3, #24]
 800a2f8:	e002      	b.n	800a300 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800a2fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800a300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a302:	699b      	ldr	r3, [r3, #24]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d106      	bne.n	800a316 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	4619      	mov	r1, r3
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f007 f97f 	bl	8011612 <HAL_PCD_DataInStageCallback>
 800a314:	e018      	b.n	800a348 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800a316:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a318:	695a      	ldr	r2, [r3, #20]
 800a31a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a31c:	441a      	add	r2, r3
 800a31e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a320:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800a322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a324:	69da      	ldr	r2, [r3, #28]
 800a326:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a328:	441a      	add	r2, r3
 800a32a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a32c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a334:	4618      	mov	r0, r3
 800a336:	f004 fa7a 	bl	800e82e <USB_EPStartXfer>
 800a33a:	e005      	b.n	800a348 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800a33c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a33e:	461a      	mov	r2, r3
 800a340:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 f917 	bl	800a576 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a350:	b29b      	uxth	r3, r3
 800a352:	b21b      	sxth	r3, r3
 800a354:	2b00      	cmp	r3, #0
 800a356:	f6ff acc3 	blt.w	8009ce0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800a35a:	2300      	movs	r3, #0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3748      	adds	r7, #72	@ 0x48
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b088      	sub	sp, #32
 800a368:	af00      	add	r7, sp, #0
 800a36a:	60f8      	str	r0, [r7, #12]
 800a36c:	60b9      	str	r1, [r7, #8]
 800a36e:	4613      	mov	r3, r2
 800a370:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a372:	88fb      	ldrh	r3, [r7, #6]
 800a374:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d07c      	beq.n	800a476 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a384:	b29b      	uxth	r3, r3
 800a386:	461a      	mov	r2, r3
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	781b      	ldrb	r3, [r3, #0]
 800a38c:	00db      	lsls	r3, r3, #3
 800a38e:	4413      	add	r3, r2
 800a390:	68fa      	ldr	r2, [r7, #12]
 800a392:	6812      	ldr	r2, [r2, #0]
 800a394:	4413      	add	r3, r2
 800a396:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a39a:	881b      	ldrh	r3, [r3, #0]
 800a39c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a3a0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	699a      	ldr	r2, [r3, #24]
 800a3a6:	8b7b      	ldrh	r3, [r7, #26]
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	d306      	bcc.n	800a3ba <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	699a      	ldr	r2, [r3, #24]
 800a3b0:	8b7b      	ldrh	r3, [r7, #26]
 800a3b2:	1ad2      	subs	r2, r2, r3
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	619a      	str	r2, [r3, #24]
 800a3b8:	e002      	b.n	800a3c0 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	699b      	ldr	r3, [r3, #24]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d123      	bne.n	800a410 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	461a      	mov	r2, r3
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	781b      	ldrb	r3, [r3, #0]
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	4413      	add	r3, r2
 800a3d6:	881b      	ldrh	r3, [r3, #0]
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a3de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3e2:	833b      	strh	r3, [r7, #24]
 800a3e4:	8b3b      	ldrh	r3, [r7, #24]
 800a3e6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a3ea:	833b      	strh	r3, [r7, #24]
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	781b      	ldrb	r3, [r3, #0]
 800a3f6:	009b      	lsls	r3, r3, #2
 800a3f8:	441a      	add	r2, r3
 800a3fa:	8b3b      	ldrh	r3, [r7, #24]
 800a3fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a400:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a404:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a40c:	b29b      	uxth	r3, r3
 800a40e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a410:	88fb      	ldrh	r3, [r7, #6]
 800a412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a416:	2b00      	cmp	r3, #0
 800a418:	d01f      	beq.n	800a45a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	461a      	mov	r2, r3
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	781b      	ldrb	r3, [r3, #0]
 800a424:	009b      	lsls	r3, r3, #2
 800a426:	4413      	add	r3, r2
 800a428:	881b      	ldrh	r3, [r3, #0]
 800a42a:	b29b      	uxth	r3, r3
 800a42c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a430:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a434:	82fb      	strh	r3, [r7, #22]
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	461a      	mov	r2, r3
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	781b      	ldrb	r3, [r3, #0]
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	441a      	add	r2, r3
 800a444:	8afb      	ldrh	r3, [r7, #22]
 800a446:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a44a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a44e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a452:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a456:	b29b      	uxth	r3, r3
 800a458:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800a45a:	8b7b      	ldrh	r3, [r7, #26]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	f000 8085 	beq.w	800a56c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	6818      	ldr	r0, [r3, #0]
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	6959      	ldr	r1, [r3, #20]
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	891a      	ldrh	r2, [r3, #8]
 800a46e:	8b7b      	ldrh	r3, [r7, #26]
 800a470:	f005 f904 	bl	800f67c <USB_ReadPMA>
 800a474:	e07a      	b.n	800a56c <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a47e:	b29b      	uxth	r3, r3
 800a480:	461a      	mov	r2, r3
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	781b      	ldrb	r3, [r3, #0]
 800a486:	00db      	lsls	r3, r3, #3
 800a488:	4413      	add	r3, r2
 800a48a:	68fa      	ldr	r2, [r7, #12]
 800a48c:	6812      	ldr	r2, [r2, #0]
 800a48e:	4413      	add	r3, r2
 800a490:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a494:	881b      	ldrh	r3, [r3, #0]
 800a496:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a49a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	699a      	ldr	r2, [r3, #24]
 800a4a0:	8b7b      	ldrh	r3, [r7, #26]
 800a4a2:	429a      	cmp	r2, r3
 800a4a4:	d306      	bcc.n	800a4b4 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	699a      	ldr	r2, [r3, #24]
 800a4aa:	8b7b      	ldrh	r3, [r7, #26]
 800a4ac:	1ad2      	subs	r2, r2, r3
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	619a      	str	r2, [r3, #24]
 800a4b2:	e002      	b.n	800a4ba <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	699b      	ldr	r3, [r3, #24]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d123      	bne.n	800a50a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	781b      	ldrb	r3, [r3, #0]
 800a4cc:	009b      	lsls	r3, r3, #2
 800a4ce:	4413      	add	r3, r2
 800a4d0:	881b      	ldrh	r3, [r3, #0]
 800a4d2:	b29b      	uxth	r3, r3
 800a4d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a4d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4dc:	83fb      	strh	r3, [r7, #30]
 800a4de:	8bfb      	ldrh	r3, [r7, #30]
 800a4e0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a4e4:	83fb      	strh	r3, [r7, #30]
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	009b      	lsls	r3, r3, #2
 800a4f2:	441a      	add	r2, r3
 800a4f4:	8bfb      	ldrh	r3, [r7, #30]
 800a4f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a506:	b29b      	uxth	r3, r3
 800a508:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800a50a:	88fb      	ldrh	r3, [r7, #6]
 800a50c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a510:	2b00      	cmp	r3, #0
 800a512:	d11f      	bne.n	800a554 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	461a      	mov	r2, r3
 800a51a:	68bb      	ldr	r3, [r7, #8]
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	009b      	lsls	r3, r3, #2
 800a520:	4413      	add	r3, r2
 800a522:	881b      	ldrh	r3, [r3, #0]
 800a524:	b29b      	uxth	r3, r3
 800a526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a52a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a52e:	83bb      	strh	r3, [r7, #28]
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	461a      	mov	r2, r3
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	781b      	ldrb	r3, [r3, #0]
 800a53a:	009b      	lsls	r3, r3, #2
 800a53c:	441a      	add	r2, r3
 800a53e:	8bbb      	ldrh	r3, [r7, #28]
 800a540:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a544:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a548:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a54c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a550:	b29b      	uxth	r3, r3
 800a552:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800a554:	8b7b      	ldrh	r3, [r7, #26]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d008      	beq.n	800a56c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	6818      	ldr	r0, [r3, #0]
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	6959      	ldr	r1, [r3, #20]
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	895a      	ldrh	r2, [r3, #10]
 800a566:	8b7b      	ldrh	r3, [r7, #26]
 800a568:	f005 f888 	bl	800f67c <USB_ReadPMA>
    }
  }

  return count;
 800a56c:	8b7b      	ldrh	r3, [r7, #26]
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3720      	adds	r7, #32
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}

0800a576 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a576:	b580      	push	{r7, lr}
 800a578:	b0a6      	sub	sp, #152	@ 0x98
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	60f8      	str	r0, [r7, #12]
 800a57e:	60b9      	str	r1, [r7, #8]
 800a580:	4613      	mov	r3, r2
 800a582:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a584:	88fb      	ldrh	r3, [r7, #6]
 800a586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	f000 81f7 	beq.w	800a97e <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a598:	b29b      	uxth	r3, r3
 800a59a:	461a      	mov	r2, r3
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	781b      	ldrb	r3, [r3, #0]
 800a5a0:	00db      	lsls	r3, r3, #3
 800a5a2:	4413      	add	r3, r2
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	6812      	ldr	r2, [r2, #0]
 800a5a8:	4413      	add	r3, r2
 800a5aa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a5ae:	881b      	ldrh	r3, [r3, #0]
 800a5b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5b4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	699a      	ldr	r2, [r3, #24]
 800a5bc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	d907      	bls.n	800a5d4 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	699a      	ldr	r2, [r3, #24]
 800a5c8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a5cc:	1ad2      	subs	r2, r2, r3
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	619a      	str	r2, [r3, #24]
 800a5d2:	e002      	b.n	800a5da <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	699b      	ldr	r3, [r3, #24]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	f040 80e1 	bne.w	800a7a6 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	785b      	ldrb	r3, [r3, #1]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d126      	bne.n	800a63a <HAL_PCD_EP_DB_Transmit+0xc4>
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a5fa:	b29b      	uxth	r3, r3
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a600:	4413      	add	r3, r2
 800a602:	633b      	str	r3, [r7, #48]	@ 0x30
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	781b      	ldrb	r3, [r3, #0]
 800a608:	00da      	lsls	r2, r3, #3
 800a60a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a60c:	4413      	add	r3, r2
 800a60e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a612:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a616:	881b      	ldrh	r3, [r3, #0]
 800a618:	b29b      	uxth	r3, r3
 800a61a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a61e:	b29a      	uxth	r2, r3
 800a620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a622:	801a      	strh	r2, [r3, #0]
 800a624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a626:	881b      	ldrh	r3, [r3, #0]
 800a628:	b29b      	uxth	r3, r3
 800a62a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a62e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a632:	b29a      	uxth	r2, r3
 800a634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a636:	801a      	strh	r2, [r3, #0]
 800a638:	e01a      	b.n	800a670 <HAL_PCD_EP_DB_Transmit+0xfa>
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	785b      	ldrb	r3, [r3, #1]
 800a63e:	2b01      	cmp	r3, #1
 800a640:	d116      	bne.n	800a670 <HAL_PCD_EP_DB_Transmit+0xfa>
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a650:	b29b      	uxth	r3, r3
 800a652:	461a      	mov	r2, r3
 800a654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a656:	4413      	add	r3, r2
 800a658:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	781b      	ldrb	r3, [r3, #0]
 800a65e:	00da      	lsls	r2, r3, #3
 800a660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a662:	4413      	add	r3, r2
 800a664:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a668:	637b      	str	r3, [r7, #52]	@ 0x34
 800a66a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a66c:	2200      	movs	r2, #0
 800a66e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	785b      	ldrb	r3, [r3, #1]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d126      	bne.n	800a6cc <HAL_PCD_EP_DB_Transmit+0x156>
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	623b      	str	r3, [r7, #32]
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a68c:	b29b      	uxth	r3, r3
 800a68e:	461a      	mov	r2, r3
 800a690:	6a3b      	ldr	r3, [r7, #32]
 800a692:	4413      	add	r3, r2
 800a694:	623b      	str	r3, [r7, #32]
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	781b      	ldrb	r3, [r3, #0]
 800a69a:	00da      	lsls	r2, r3, #3
 800a69c:	6a3b      	ldr	r3, [r7, #32]
 800a69e:	4413      	add	r3, r2
 800a6a0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a6a4:	61fb      	str	r3, [r7, #28]
 800a6a6:	69fb      	ldr	r3, [r7, #28]
 800a6a8:	881b      	ldrh	r3, [r3, #0]
 800a6aa:	b29b      	uxth	r3, r3
 800a6ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a6b0:	b29a      	uxth	r2, r3
 800a6b2:	69fb      	ldr	r3, [r7, #28]
 800a6b4:	801a      	strh	r2, [r3, #0]
 800a6b6:	69fb      	ldr	r3, [r7, #28]
 800a6b8:	881b      	ldrh	r3, [r3, #0]
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a6c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a6c4:	b29a      	uxth	r2, r3
 800a6c6:	69fb      	ldr	r3, [r7, #28]
 800a6c8:	801a      	strh	r2, [r3, #0]
 800a6ca:	e017      	b.n	800a6fc <HAL_PCD_EP_DB_Transmit+0x186>
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	785b      	ldrb	r3, [r3, #1]
 800a6d0:	2b01      	cmp	r3, #1
 800a6d2:	d113      	bne.n	800a6fc <HAL_PCD_EP_DB_Transmit+0x186>
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	461a      	mov	r2, r3
 800a6e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e2:	4413      	add	r3, r2
 800a6e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	781b      	ldrb	r3, [r3, #0]
 800a6ea:	00da      	lsls	r2, r3, #3
 800a6ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ee:	4413      	add	r3, r2
 800a6f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a6f4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	78db      	ldrb	r3, [r3, #3]
 800a700:	2b02      	cmp	r3, #2
 800a702:	d123      	bne.n	800a74c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	461a      	mov	r2, r3
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	781b      	ldrb	r3, [r3, #0]
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	4413      	add	r3, r2
 800a712:	881b      	ldrh	r3, [r3, #0]
 800a714:	b29b      	uxth	r3, r3
 800a716:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a71a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a71e:	837b      	strh	r3, [r7, #26]
 800a720:	8b7b      	ldrh	r3, [r7, #26]
 800a722:	f083 0320 	eor.w	r3, r3, #32
 800a726:	837b      	strh	r3, [r7, #26]
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	461a      	mov	r2, r3
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	781b      	ldrb	r3, [r3, #0]
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	441a      	add	r2, r3
 800a736:	8b7b      	ldrh	r3, [r7, #26]
 800a738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a73c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a748:	b29b      	uxth	r3, r3
 800a74a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	4619      	mov	r1, r3
 800a752:	68f8      	ldr	r0, [r7, #12]
 800a754:	f006 ff5d 	bl	8011612 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a758:	88fb      	ldrh	r3, [r7, #6]
 800a75a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d01f      	beq.n	800a7a2 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	461a      	mov	r2, r3
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	781b      	ldrb	r3, [r3, #0]
 800a76c:	009b      	lsls	r3, r3, #2
 800a76e:	4413      	add	r3, r2
 800a770:	881b      	ldrh	r3, [r3, #0]
 800a772:	b29b      	uxth	r3, r3
 800a774:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a778:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a77c:	833b      	strh	r3, [r7, #24]
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	461a      	mov	r2, r3
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	781b      	ldrb	r3, [r3, #0]
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	441a      	add	r2, r3
 800a78c:	8b3b      	ldrh	r3, [r7, #24]
 800a78e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a792:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a796:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a79a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a79e:	b29b      	uxth	r3, r3
 800a7a0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	e31f      	b.n	800ade6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a7a6:	88fb      	ldrh	r3, [r7, #6]
 800a7a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d021      	beq.n	800a7f4 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	781b      	ldrb	r3, [r3, #0]
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	4413      	add	r3, r2
 800a7be:	881b      	ldrh	r3, [r3, #0]
 800a7c0:	b29b      	uxth	r3, r3
 800a7c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a7c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7ca:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	781b      	ldrb	r3, [r3, #0]
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	441a      	add	r2, r3
 800a7dc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800a7e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a7ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7f0:	b29b      	uxth	r3, r3
 800a7f2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a7fa:	2b01      	cmp	r3, #1
 800a7fc:	f040 82ca 	bne.w	800ad94 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	695a      	ldr	r2, [r3, #20]
 800a804:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a808:	441a      	add	r2, r3
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800a80e:	68bb      	ldr	r3, [r7, #8]
 800a810:	69da      	ldr	r2, [r3, #28]
 800a812:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a816:	441a      	add	r2, r3
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	6a1a      	ldr	r2, [r3, #32]
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	691b      	ldr	r3, [r3, #16]
 800a824:	429a      	cmp	r2, r3
 800a826:	d309      	bcc.n	800a83c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	691b      	ldr	r3, [r3, #16]
 800a82c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	6a1a      	ldr	r2, [r3, #32]
 800a832:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a834:	1ad2      	subs	r2, r2, r3
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	621a      	str	r2, [r3, #32]
 800a83a:	e015      	b.n	800a868 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	6a1b      	ldr	r3, [r3, #32]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d107      	bne.n	800a854 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800a844:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a848:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	2200      	movs	r2, #0
 800a84e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800a852:	e009      	b.n	800a868 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	2200      	movs	r2, #0
 800a858:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	6a1b      	ldr	r3, [r3, #32]
 800a860:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	2200      	movs	r2, #0
 800a866:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	785b      	ldrb	r3, [r3, #1]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d15f      	bne.n	800a930 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	643b      	str	r3, [r7, #64]	@ 0x40
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a87e:	b29b      	uxth	r3, r3
 800a880:	461a      	mov	r2, r3
 800a882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a884:	4413      	add	r3, r2
 800a886:	643b      	str	r3, [r7, #64]	@ 0x40
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	781b      	ldrb	r3, [r3, #0]
 800a88c:	00da      	lsls	r2, r3, #3
 800a88e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a890:	4413      	add	r3, r2
 800a892:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a896:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a89a:	881b      	ldrh	r3, [r3, #0]
 800a89c:	b29b      	uxth	r3, r3
 800a89e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8a2:	b29a      	uxth	r2, r3
 800a8a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8a6:	801a      	strh	r2, [r3, #0]
 800a8a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d10a      	bne.n	800a8c4 <HAL_PCD_EP_DB_Transmit+0x34e>
 800a8ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8b0:	881b      	ldrh	r3, [r3, #0]
 800a8b2:	b29b      	uxth	r3, r3
 800a8b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a8b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a8bc:	b29a      	uxth	r2, r3
 800a8be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8c0:	801a      	strh	r2, [r3, #0]
 800a8c2:	e051      	b.n	800a968 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a8c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a8c6:	2b3e      	cmp	r3, #62	@ 0x3e
 800a8c8:	d816      	bhi.n	800a8f8 <HAL_PCD_EP_DB_Transmit+0x382>
 800a8ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a8cc:	085b      	lsrs	r3, r3, #1
 800a8ce:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a8d2:	f003 0301 	and.w	r3, r3, #1
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d002      	beq.n	800a8e0 <HAL_PCD_EP_DB_Transmit+0x36a>
 800a8da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8dc:	3301      	adds	r3, #1
 800a8de:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8e2:	881b      	ldrh	r3, [r3, #0]
 800a8e4:	b29a      	uxth	r2, r3
 800a8e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8e8:	b29b      	uxth	r3, r3
 800a8ea:	029b      	lsls	r3, r3, #10
 800a8ec:	b29b      	uxth	r3, r3
 800a8ee:	4313      	orrs	r3, r2
 800a8f0:	b29a      	uxth	r2, r3
 800a8f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8f4:	801a      	strh	r2, [r3, #0]
 800a8f6:	e037      	b.n	800a968 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a8f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a8fa:	095b      	lsrs	r3, r3, #5
 800a8fc:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a900:	f003 031f 	and.w	r3, r3, #31
 800a904:	2b00      	cmp	r3, #0
 800a906:	d102      	bne.n	800a90e <HAL_PCD_EP_DB_Transmit+0x398>
 800a908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a90a:	3b01      	subs	r3, #1
 800a90c:	653b      	str	r3, [r7, #80]	@ 0x50
 800a90e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a910:	881b      	ldrh	r3, [r3, #0]
 800a912:	b29a      	uxth	r2, r3
 800a914:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a916:	b29b      	uxth	r3, r3
 800a918:	029b      	lsls	r3, r3, #10
 800a91a:	b29b      	uxth	r3, r3
 800a91c:	4313      	orrs	r3, r2
 800a91e:	b29b      	uxth	r3, r3
 800a920:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a924:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a928:	b29a      	uxth	r2, r3
 800a92a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a92c:	801a      	strh	r2, [r3, #0]
 800a92e:	e01b      	b.n	800a968 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	785b      	ldrb	r3, [r3, #1]
 800a934:	2b01      	cmp	r3, #1
 800a936:	d117      	bne.n	800a968 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a946:	b29b      	uxth	r3, r3
 800a948:	461a      	mov	r2, r3
 800a94a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a94c:	4413      	add	r3, r2
 800a94e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	00da      	lsls	r2, r3, #3
 800a956:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a958:	4413      	add	r3, r2
 800a95a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a95e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a960:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a962:	b29a      	uxth	r2, r3
 800a964:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a966:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	6818      	ldr	r0, [r3, #0]
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	6959      	ldr	r1, [r3, #20]
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	891a      	ldrh	r2, [r3, #8]
 800a974:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a976:	b29b      	uxth	r3, r3
 800a978:	f004 fe3d 	bl	800f5f6 <USB_WritePMA>
 800a97c:	e20a      	b.n	800ad94 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a986:	b29b      	uxth	r3, r3
 800a988:	461a      	mov	r2, r3
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	00db      	lsls	r3, r3, #3
 800a990:	4413      	add	r3, r2
 800a992:	68fa      	ldr	r2, [r7, #12]
 800a994:	6812      	ldr	r2, [r2, #0]
 800a996:	4413      	add	r3, r2
 800a998:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a99c:	881b      	ldrh	r3, [r3, #0]
 800a99e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a9a2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	699a      	ldr	r2, [r3, #24]
 800a9aa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d307      	bcc.n	800a9c2 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	699a      	ldr	r2, [r3, #24]
 800a9b6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a9ba:	1ad2      	subs	r2, r2, r3
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	619a      	str	r2, [r3, #24]
 800a9c0:	e002      	b.n	800a9c8 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	699b      	ldr	r3, [r3, #24]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	f040 80f6 	bne.w	800abbe <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	785b      	ldrb	r3, [r3, #1]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d126      	bne.n	800aa28 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	677b      	str	r3, [r7, #116]	@ 0x74
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a9e8:	b29b      	uxth	r3, r3
 800a9ea:	461a      	mov	r2, r3
 800a9ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a9ee:	4413      	add	r3, r2
 800a9f0:	677b      	str	r3, [r7, #116]	@ 0x74
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	781b      	ldrb	r3, [r3, #0]
 800a9f6:	00da      	lsls	r2, r3, #3
 800a9f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a9fa:	4413      	add	r3, r2
 800a9fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aa00:	673b      	str	r3, [r7, #112]	@ 0x70
 800aa02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa04:	881b      	ldrh	r3, [r3, #0]
 800aa06:	b29b      	uxth	r3, r3
 800aa08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa0c:	b29a      	uxth	r2, r3
 800aa0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa10:	801a      	strh	r2, [r3, #0]
 800aa12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa14:	881b      	ldrh	r3, [r3, #0]
 800aa16:	b29b      	uxth	r3, r3
 800aa18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa20:	b29a      	uxth	r2, r3
 800aa22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa24:	801a      	strh	r2, [r3, #0]
 800aa26:	e01a      	b.n	800aa5e <HAL_PCD_EP_DB_Transmit+0x4e8>
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	785b      	ldrb	r3, [r3, #1]
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d116      	bne.n	800aa5e <HAL_PCD_EP_DB_Transmit+0x4e8>
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa3e:	b29b      	uxth	r3, r3
 800aa40:	461a      	mov	r2, r3
 800aa42:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aa44:	4413      	add	r3, r2
 800aa46:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	00da      	lsls	r2, r3, #3
 800aa4e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aa50:	4413      	add	r3, r2
 800aa52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aa56:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aa58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	785b      	ldrb	r3, [r3, #1]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d12f      	bne.n	800aace <HAL_PCD_EP_DB_Transmit+0x558>
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa7e:	b29b      	uxth	r3, r3
 800aa80:	461a      	mov	r2, r3
 800aa82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aa86:	4413      	add	r3, r2
 800aa88:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	00da      	lsls	r2, r3, #3
 800aa92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aa96:	4413      	add	r3, r2
 800aa98:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aa9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aaa0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aaa4:	881b      	ldrh	r3, [r3, #0]
 800aaa6:	b29b      	uxth	r3, r3
 800aaa8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aaac:	b29a      	uxth	r2, r3
 800aaae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aab2:	801a      	strh	r2, [r3, #0]
 800aab4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aab8:	881b      	ldrh	r3, [r3, #0]
 800aaba:	b29b      	uxth	r3, r3
 800aabc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aac0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aac4:	b29a      	uxth	r2, r3
 800aac6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aaca:	801a      	strh	r2, [r3, #0]
 800aacc:	e01c      	b.n	800ab08 <HAL_PCD_EP_DB_Transmit+0x592>
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	785b      	ldrb	r3, [r3, #1]
 800aad2:	2b01      	cmp	r3, #1
 800aad4:	d118      	bne.n	800ab08 <HAL_PCD_EP_DB_Transmit+0x592>
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aade:	b29b      	uxth	r3, r3
 800aae0:	461a      	mov	r2, r3
 800aae2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aae6:	4413      	add	r3, r2
 800aae8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	781b      	ldrb	r3, [r3, #0]
 800aaf0:	00da      	lsls	r2, r3, #3
 800aaf2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aaf6:	4413      	add	r3, r2
 800aaf8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aafc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ab00:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ab04:	2200      	movs	r2, #0
 800ab06:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	78db      	ldrb	r3, [r3, #3]
 800ab0c:	2b02      	cmp	r3, #2
 800ab0e:	d127      	bne.n	800ab60 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	461a      	mov	r2, r3
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	009b      	lsls	r3, r3, #2
 800ab1c:	4413      	add	r3, r2
 800ab1e:	881b      	ldrh	r3, [r3, #0]
 800ab20:	b29b      	uxth	r3, r3
 800ab22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab2a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800ab2e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ab32:	f083 0320 	eor.w	r3, r3, #32
 800ab36:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	461a      	mov	r2, r3
 800ab40:	68bb      	ldr	r3, [r7, #8]
 800ab42:	781b      	ldrb	r3, [r3, #0]
 800ab44:	009b      	lsls	r3, r3, #2
 800ab46:	441a      	add	r2, r3
 800ab48:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ab4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab5c:	b29b      	uxth	r3, r3
 800ab5e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	4619      	mov	r1, r3
 800ab66:	68f8      	ldr	r0, [r7, #12]
 800ab68:	f006 fd53 	bl	8011612 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800ab6c:	88fb      	ldrh	r3, [r7, #6]
 800ab6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d121      	bne.n	800abba <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	461a      	mov	r2, r3
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	009b      	lsls	r3, r3, #2
 800ab82:	4413      	add	r3, r2
 800ab84:	881b      	ldrh	r3, [r3, #0]
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab90:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	461a      	mov	r2, r3
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	781b      	ldrb	r3, [r3, #0]
 800ab9e:	009b      	lsls	r3, r3, #2
 800aba0:	441a      	add	r2, r3
 800aba2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800aba6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800abae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800abb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abb6:	b29b      	uxth	r3, r3
 800abb8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800abba:	2300      	movs	r3, #0
 800abbc:	e113      	b.n	800ade6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800abbe:	88fb      	ldrh	r3, [r7, #6]
 800abc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d121      	bne.n	800ac0c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	461a      	mov	r2, r3
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	781b      	ldrb	r3, [r3, #0]
 800abd2:	009b      	lsls	r3, r3, #2
 800abd4:	4413      	add	r3, r2
 800abd6:	881b      	ldrh	r3, [r3, #0]
 800abd8:	b29b      	uxth	r3, r3
 800abda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800abde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abe2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	461a      	mov	r2, r3
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	781b      	ldrb	r3, [r3, #0]
 800abf0:	009b      	lsls	r3, r3, #2
 800abf2:	441a      	add	r2, r3
 800abf4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800abf8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abfc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac08:	b29b      	uxth	r3, r3
 800ac0a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ac12:	2b01      	cmp	r3, #1
 800ac14:	f040 80be 	bne.w	800ad94 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	695a      	ldr	r2, [r3, #20]
 800ac1c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ac20:	441a      	add	r2, r3
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	69da      	ldr	r2, [r3, #28]
 800ac2a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ac2e:	441a      	add	r2, r3
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	6a1a      	ldr	r2, [r3, #32]
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	691b      	ldr	r3, [r3, #16]
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d309      	bcc.n	800ac54 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	691b      	ldr	r3, [r3, #16]
 800ac44:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	6a1a      	ldr	r2, [r3, #32]
 800ac4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ac4c:	1ad2      	subs	r2, r2, r3
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	621a      	str	r2, [r3, #32]
 800ac52:	e015      	b.n	800ac80 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	6a1b      	ldr	r3, [r3, #32]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d107      	bne.n	800ac6c <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800ac5c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ac60:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	2200      	movs	r2, #0
 800ac66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800ac6a:	e009      	b.n	800ac80 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	6a1b      	ldr	r3, [r3, #32]
 800ac70:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	2200      	movs	r2, #0
 800ac76:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	785b      	ldrb	r3, [r3, #1]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d15f      	bne.n	800ad4e <HAL_PCD_EP_DB_Transmit+0x7d8>
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac9c:	b29b      	uxth	r3, r3
 800ac9e:	461a      	mov	r2, r3
 800aca0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aca2:	4413      	add	r3, r2
 800aca4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	781b      	ldrb	r3, [r3, #0]
 800acaa:	00da      	lsls	r2, r3, #3
 800acac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800acae:	4413      	add	r3, r2
 800acb0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800acb4:	667b      	str	r3, [r7, #100]	@ 0x64
 800acb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800acb8:	881b      	ldrh	r3, [r3, #0]
 800acba:	b29b      	uxth	r3, r3
 800acbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800acc0:	b29a      	uxth	r2, r3
 800acc2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800acc4:	801a      	strh	r2, [r3, #0]
 800acc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d10a      	bne.n	800ace2 <HAL_PCD_EP_DB_Transmit+0x76c>
 800accc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800acce:	881b      	ldrh	r3, [r3, #0]
 800acd0:	b29b      	uxth	r3, r3
 800acd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800acd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800acda:	b29a      	uxth	r2, r3
 800acdc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800acde:	801a      	strh	r2, [r3, #0]
 800ace0:	e04e      	b.n	800ad80 <HAL_PCD_EP_DB_Transmit+0x80a>
 800ace2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ace4:	2b3e      	cmp	r3, #62	@ 0x3e
 800ace6:	d816      	bhi.n	800ad16 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800ace8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acea:	085b      	lsrs	r3, r3, #1
 800acec:	663b      	str	r3, [r7, #96]	@ 0x60
 800acee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acf0:	f003 0301 	and.w	r3, r3, #1
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d002      	beq.n	800acfe <HAL_PCD_EP_DB_Transmit+0x788>
 800acf8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800acfa:	3301      	adds	r3, #1
 800acfc:	663b      	str	r3, [r7, #96]	@ 0x60
 800acfe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad00:	881b      	ldrh	r3, [r3, #0]
 800ad02:	b29a      	uxth	r2, r3
 800ad04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	029b      	lsls	r3, r3, #10
 800ad0a:	b29b      	uxth	r3, r3
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	b29a      	uxth	r2, r3
 800ad10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad12:	801a      	strh	r2, [r3, #0]
 800ad14:	e034      	b.n	800ad80 <HAL_PCD_EP_DB_Transmit+0x80a>
 800ad16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad18:	095b      	lsrs	r3, r3, #5
 800ad1a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ad1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad1e:	f003 031f 	and.w	r3, r3, #31
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d102      	bne.n	800ad2c <HAL_PCD_EP_DB_Transmit+0x7b6>
 800ad26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad28:	3b01      	subs	r3, #1
 800ad2a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ad2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad2e:	881b      	ldrh	r3, [r3, #0]
 800ad30:	b29a      	uxth	r2, r3
 800ad32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad34:	b29b      	uxth	r3, r3
 800ad36:	029b      	lsls	r3, r3, #10
 800ad38:	b29b      	uxth	r3, r3
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad46:	b29a      	uxth	r2, r3
 800ad48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad4a:	801a      	strh	r2, [r3, #0]
 800ad4c:	e018      	b.n	800ad80 <HAL_PCD_EP_DB_Transmit+0x80a>
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	785b      	ldrb	r3, [r3, #1]
 800ad52:	2b01      	cmp	r3, #1
 800ad54:	d114      	bne.n	800ad80 <HAL_PCD_EP_DB_Transmit+0x80a>
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad5e:	b29b      	uxth	r3, r3
 800ad60:	461a      	mov	r2, r3
 800ad62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad64:	4413      	add	r3, r2
 800ad66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	00da      	lsls	r2, r3, #3
 800ad6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad70:	4413      	add	r3, r2
 800ad72:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ad76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad7a:	b29a      	uxth	r2, r3
 800ad7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad7e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6818      	ldr	r0, [r3, #0]
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	6959      	ldr	r1, [r3, #20]
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	895a      	ldrh	r2, [r3, #10]
 800ad8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad8e:	b29b      	uxth	r3, r3
 800ad90:	f004 fc31 	bl	800f5f6 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	461a      	mov	r2, r3
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	781b      	ldrb	r3, [r3, #0]
 800ad9e:	009b      	lsls	r3, r3, #2
 800ada0:	4413      	add	r3, r2
 800ada2:	881b      	ldrh	r3, [r3, #0]
 800ada4:	b29b      	uxth	r3, r3
 800ada6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adae:	82fb      	strh	r3, [r7, #22]
 800adb0:	8afb      	ldrh	r3, [r7, #22]
 800adb2:	f083 0310 	eor.w	r3, r3, #16
 800adb6:	82fb      	strh	r3, [r7, #22]
 800adb8:	8afb      	ldrh	r3, [r7, #22]
 800adba:	f083 0320 	eor.w	r3, r3, #32
 800adbe:	82fb      	strh	r3, [r7, #22]
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	461a      	mov	r2, r3
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	781b      	ldrb	r3, [r3, #0]
 800adca:	009b      	lsls	r3, r3, #2
 800adcc:	441a      	add	r2, r3
 800adce:	8afb      	ldrh	r3, [r7, #22]
 800add0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800add4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800add8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800addc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ade0:	b29b      	uxth	r3, r3
 800ade2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800ade4:	2300      	movs	r3, #0
}
 800ade6:	4618      	mov	r0, r3
 800ade8:	3798      	adds	r7, #152	@ 0x98
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}

0800adee <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800adee:	b480      	push	{r7}
 800adf0:	b087      	sub	sp, #28
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	60f8      	str	r0, [r7, #12]
 800adf6:	607b      	str	r3, [r7, #4]
 800adf8:	460b      	mov	r3, r1
 800adfa:	817b      	strh	r3, [r7, #10]
 800adfc:	4613      	mov	r3, r2
 800adfe:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800ae00:	897b      	ldrh	r3, [r7, #10]
 800ae02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae06:	b29b      	uxth	r3, r3
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d00b      	beq.n	800ae24 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae0c:	897b      	ldrh	r3, [r7, #10]
 800ae0e:	f003 0207 	and.w	r2, r3, #7
 800ae12:	4613      	mov	r3, r2
 800ae14:	009b      	lsls	r3, r3, #2
 800ae16:	4413      	add	r3, r2
 800ae18:	00db      	lsls	r3, r3, #3
 800ae1a:	3310      	adds	r3, #16
 800ae1c:	68fa      	ldr	r2, [r7, #12]
 800ae1e:	4413      	add	r3, r2
 800ae20:	617b      	str	r3, [r7, #20]
 800ae22:	e009      	b.n	800ae38 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ae24:	897a      	ldrh	r2, [r7, #10]
 800ae26:	4613      	mov	r3, r2
 800ae28:	009b      	lsls	r3, r3, #2
 800ae2a:	4413      	add	r3, r2
 800ae2c:	00db      	lsls	r3, r3, #3
 800ae2e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ae32:	68fa      	ldr	r2, [r7, #12]
 800ae34:	4413      	add	r3, r2
 800ae36:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800ae38:	893b      	ldrh	r3, [r7, #8]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d107      	bne.n	800ae4e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	2200      	movs	r2, #0
 800ae42:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	b29a      	uxth	r2, r3
 800ae48:	697b      	ldr	r3, [r7, #20]
 800ae4a:	80da      	strh	r2, [r3, #6]
 800ae4c:	e00b      	b.n	800ae66 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800ae4e:	697b      	ldr	r3, [r7, #20]
 800ae50:	2201      	movs	r2, #1
 800ae52:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	b29a      	uxth	r2, r3
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	0c1b      	lsrs	r3, r3, #16
 800ae60:	b29a      	uxth	r2, r3
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ae66:	2300      	movs	r3, #0
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	371c      	adds	r7, #28
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae72:	4770      	bx	lr

0800ae74 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800ae74:	b480      	push	{r7}
 800ae76:	b085      	sub	sp, #20
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2201      	movs	r2, #1
 800ae86:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800ae98:	b29b      	uxth	r3, r3
 800ae9a:	f043 0301 	orr.w	r3, r3, #1
 800ae9e:	b29a      	uxth	r2, r3
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800aeac:	b29b      	uxth	r3, r3
 800aeae:	f043 0302 	orr.w	r3, r3, #2
 800aeb2:	b29a      	uxth	r2, r3
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800aeba:	2300      	movs	r3, #0
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	3714      	adds	r7, #20
 800aec0:	46bd      	mov	sp, r7
 800aec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec6:	4770      	bx	lr

0800aec8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b085      	sub	sp, #20
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d141      	bne.n	800af5a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800aed6:	4b4b      	ldr	r3, [pc, #300]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800aede:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aee2:	d131      	bne.n	800af48 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800aee4:	4b47      	ldr	r3, [pc, #284]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aeea:	4a46      	ldr	r2, [pc, #280]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aeec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aef0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800aef4:	4b43      	ldr	r3, [pc, #268]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800aefc:	4a41      	ldr	r2, [pc, #260]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aefe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800af02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800af04:	4b40      	ldr	r3, [pc, #256]	@ (800b008 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	2232      	movs	r2, #50	@ 0x32
 800af0a:	fb02 f303 	mul.w	r3, r2, r3
 800af0e:	4a3f      	ldr	r2, [pc, #252]	@ (800b00c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800af10:	fba2 2303 	umull	r2, r3, r2, r3
 800af14:	0c9b      	lsrs	r3, r3, #18
 800af16:	3301      	adds	r3, #1
 800af18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800af1a:	e002      	b.n	800af22 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	3b01      	subs	r3, #1
 800af20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800af22:	4b38      	ldr	r3, [pc, #224]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af24:	695b      	ldr	r3, [r3, #20]
 800af26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af2e:	d102      	bne.n	800af36 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d1f2      	bne.n	800af1c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800af36:	4b33      	ldr	r3, [pc, #204]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af38:	695b      	ldr	r3, [r3, #20]
 800af3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af42:	d158      	bne.n	800aff6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800af44:	2303      	movs	r3, #3
 800af46:	e057      	b.n	800aff8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800af48:	4b2e      	ldr	r3, [pc, #184]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af4e:	4a2d      	ldr	r2, [pc, #180]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800af58:	e04d      	b.n	800aff6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af60:	d141      	bne.n	800afe6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800af62:	4b28      	ldr	r3, [pc, #160]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800af6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af6e:	d131      	bne.n	800afd4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800af70:	4b24      	ldr	r3, [pc, #144]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af76:	4a23      	ldr	r2, [pc, #140]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800af7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800af80:	4b20      	ldr	r3, [pc, #128]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800af88:	4a1e      	ldr	r2, [pc, #120]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800af8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800af90:	4b1d      	ldr	r3, [pc, #116]	@ (800b008 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	2232      	movs	r2, #50	@ 0x32
 800af96:	fb02 f303 	mul.w	r3, r2, r3
 800af9a:	4a1c      	ldr	r2, [pc, #112]	@ (800b00c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800af9c:	fba2 2303 	umull	r2, r3, r2, r3
 800afa0:	0c9b      	lsrs	r3, r3, #18
 800afa2:	3301      	adds	r3, #1
 800afa4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800afa6:	e002      	b.n	800afae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	3b01      	subs	r3, #1
 800afac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800afae:	4b15      	ldr	r3, [pc, #84]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afb0:	695b      	ldr	r3, [r3, #20]
 800afb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800afb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800afba:	d102      	bne.n	800afc2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d1f2      	bne.n	800afa8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800afc2:	4b10      	ldr	r3, [pc, #64]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afc4:	695b      	ldr	r3, [r3, #20]
 800afc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800afca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800afce:	d112      	bne.n	800aff6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800afd0:	2303      	movs	r3, #3
 800afd2:	e011      	b.n	800aff8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800afd4:	4b0b      	ldr	r3, [pc, #44]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afda:	4a0a      	ldr	r2, [pc, #40]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800afe0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800afe4:	e007      	b.n	800aff6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800afe6:	4b07      	ldr	r3, [pc, #28]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800afee:	4a05      	ldr	r2, [pc, #20]	@ (800b004 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aff0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800aff4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800aff6:	2300      	movs	r3, #0
}
 800aff8:	4618      	mov	r0, r3
 800affa:	3714      	adds	r7, #20
 800affc:	46bd      	mov	sp, r7
 800affe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b002:	4770      	bx	lr
 800b004:	40007000 	.word	0x40007000
 800b008:	20000004 	.word	0x20000004
 800b00c:	431bde83 	.word	0x431bde83

0800b010 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800b010:	b480      	push	{r7}
 800b012:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800b014:	4b05      	ldr	r3, [pc, #20]	@ (800b02c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b016:	689b      	ldr	r3, [r3, #8]
 800b018:	4a04      	ldr	r2, [pc, #16]	@ (800b02c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b01a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b01e:	6093      	str	r3, [r2, #8]
}
 800b020:	bf00      	nop
 800b022:	46bd      	mov	sp, r7
 800b024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b028:	4770      	bx	lr
 800b02a:	bf00      	nop
 800b02c:	40007000 	.word	0x40007000

0800b030 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b088      	sub	sp, #32
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d101      	bne.n	800b042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b03e:	2301      	movs	r3, #1
 800b040:	e2fe      	b.n	800b640 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f003 0301 	and.w	r3, r3, #1
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d075      	beq.n	800b13a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b04e:	4b97      	ldr	r3, [pc, #604]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b050:	689b      	ldr	r3, [r3, #8]
 800b052:	f003 030c 	and.w	r3, r3, #12
 800b056:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b058:	4b94      	ldr	r3, [pc, #592]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b05a:	68db      	ldr	r3, [r3, #12]
 800b05c:	f003 0303 	and.w	r3, r3, #3
 800b060:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800b062:	69bb      	ldr	r3, [r7, #24]
 800b064:	2b0c      	cmp	r3, #12
 800b066:	d102      	bne.n	800b06e <HAL_RCC_OscConfig+0x3e>
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	2b03      	cmp	r3, #3
 800b06c:	d002      	beq.n	800b074 <HAL_RCC_OscConfig+0x44>
 800b06e:	69bb      	ldr	r3, [r7, #24]
 800b070:	2b08      	cmp	r3, #8
 800b072:	d10b      	bne.n	800b08c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b074:	4b8d      	ldr	r3, [pc, #564]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d05b      	beq.n	800b138 <HAL_RCC_OscConfig+0x108>
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	685b      	ldr	r3, [r3, #4]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d157      	bne.n	800b138 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b088:	2301      	movs	r3, #1
 800b08a:	e2d9      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b094:	d106      	bne.n	800b0a4 <HAL_RCC_OscConfig+0x74>
 800b096:	4b85      	ldr	r3, [pc, #532]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	4a84      	ldr	r2, [pc, #528]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b09c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0a0:	6013      	str	r3, [r2, #0]
 800b0a2:	e01d      	b.n	800b0e0 <HAL_RCC_OscConfig+0xb0>
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b0ac:	d10c      	bne.n	800b0c8 <HAL_RCC_OscConfig+0x98>
 800b0ae:	4b7f      	ldr	r3, [pc, #508]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	4a7e      	ldr	r2, [pc, #504]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b0b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b0b8:	6013      	str	r3, [r2, #0]
 800b0ba:	4b7c      	ldr	r3, [pc, #496]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	4a7b      	ldr	r2, [pc, #492]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b0c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0c4:	6013      	str	r3, [r2, #0]
 800b0c6:	e00b      	b.n	800b0e0 <HAL_RCC_OscConfig+0xb0>
 800b0c8:	4b78      	ldr	r3, [pc, #480]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	4a77      	ldr	r2, [pc, #476]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b0ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0d2:	6013      	str	r3, [r2, #0]
 800b0d4:	4b75      	ldr	r3, [pc, #468]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	4a74      	ldr	r2, [pc, #464]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b0da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b0de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	685b      	ldr	r3, [r3, #4]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d013      	beq.n	800b110 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0e8:	f7fa fdd6 	bl	8005c98 <HAL_GetTick>
 800b0ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b0ee:	e008      	b.n	800b102 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b0f0:	f7fa fdd2 	bl	8005c98 <HAL_GetTick>
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	1ad3      	subs	r3, r2, r3
 800b0fa:	2b64      	cmp	r3, #100	@ 0x64
 800b0fc:	d901      	bls.n	800b102 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b0fe:	2303      	movs	r3, #3
 800b100:	e29e      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b102:	4b6a      	ldr	r3, [pc, #424]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d0f0      	beq.n	800b0f0 <HAL_RCC_OscConfig+0xc0>
 800b10e:	e014      	b.n	800b13a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b110:	f7fa fdc2 	bl	8005c98 <HAL_GetTick>
 800b114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b116:	e008      	b.n	800b12a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b118:	f7fa fdbe 	bl	8005c98 <HAL_GetTick>
 800b11c:	4602      	mov	r2, r0
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	1ad3      	subs	r3, r2, r3
 800b122:	2b64      	cmp	r3, #100	@ 0x64
 800b124:	d901      	bls.n	800b12a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b126:	2303      	movs	r3, #3
 800b128:	e28a      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b12a:	4b60      	ldr	r3, [pc, #384]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b132:	2b00      	cmp	r3, #0
 800b134:	d1f0      	bne.n	800b118 <HAL_RCC_OscConfig+0xe8>
 800b136:	e000      	b.n	800b13a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b138:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f003 0302 	and.w	r3, r3, #2
 800b142:	2b00      	cmp	r3, #0
 800b144:	d075      	beq.n	800b232 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b146:	4b59      	ldr	r3, [pc, #356]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b148:	689b      	ldr	r3, [r3, #8]
 800b14a:	f003 030c 	and.w	r3, r3, #12
 800b14e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b150:	4b56      	ldr	r3, [pc, #344]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b152:	68db      	ldr	r3, [r3, #12]
 800b154:	f003 0303 	and.w	r3, r3, #3
 800b158:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b15a:	69bb      	ldr	r3, [r7, #24]
 800b15c:	2b0c      	cmp	r3, #12
 800b15e:	d102      	bne.n	800b166 <HAL_RCC_OscConfig+0x136>
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	2b02      	cmp	r3, #2
 800b164:	d002      	beq.n	800b16c <HAL_RCC_OscConfig+0x13c>
 800b166:	69bb      	ldr	r3, [r7, #24]
 800b168:	2b04      	cmp	r3, #4
 800b16a:	d11f      	bne.n	800b1ac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b16c:	4b4f      	ldr	r3, [pc, #316]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b174:	2b00      	cmp	r3, #0
 800b176:	d005      	beq.n	800b184 <HAL_RCC_OscConfig+0x154>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	68db      	ldr	r3, [r3, #12]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d101      	bne.n	800b184 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b180:	2301      	movs	r3, #1
 800b182:	e25d      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b184:	4b49      	ldr	r3, [pc, #292]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b186:	685b      	ldr	r3, [r3, #4]
 800b188:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	691b      	ldr	r3, [r3, #16]
 800b190:	061b      	lsls	r3, r3, #24
 800b192:	4946      	ldr	r1, [pc, #280]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b194:	4313      	orrs	r3, r2
 800b196:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b198:	4b45      	ldr	r3, [pc, #276]	@ (800b2b0 <HAL_RCC_OscConfig+0x280>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	4618      	mov	r0, r3
 800b19e:	f7fa fd2f 	bl	8005c00 <HAL_InitTick>
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d043      	beq.n	800b230 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	e249      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	68db      	ldr	r3, [r3, #12]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d023      	beq.n	800b1fc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b1b4:	4b3d      	ldr	r3, [pc, #244]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	4a3c      	ldr	r2, [pc, #240]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b1ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b1be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1c0:	f7fa fd6a 	bl	8005c98 <HAL_GetTick>
 800b1c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b1c6:	e008      	b.n	800b1da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b1c8:	f7fa fd66 	bl	8005c98 <HAL_GetTick>
 800b1cc:	4602      	mov	r2, r0
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	1ad3      	subs	r3, r2, r3
 800b1d2:	2b02      	cmp	r3, #2
 800b1d4:	d901      	bls.n	800b1da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b1d6:	2303      	movs	r3, #3
 800b1d8:	e232      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b1da:	4b34      	ldr	r3, [pc, #208]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d0f0      	beq.n	800b1c8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1e6:	4b31      	ldr	r3, [pc, #196]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b1e8:	685b      	ldr	r3, [r3, #4]
 800b1ea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	691b      	ldr	r3, [r3, #16]
 800b1f2:	061b      	lsls	r3, r3, #24
 800b1f4:	492d      	ldr	r1, [pc, #180]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b1f6:	4313      	orrs	r3, r2
 800b1f8:	604b      	str	r3, [r1, #4]
 800b1fa:	e01a      	b.n	800b232 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b1fc:	4b2b      	ldr	r3, [pc, #172]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4a2a      	ldr	r2, [pc, #168]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b202:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b206:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b208:	f7fa fd46 	bl	8005c98 <HAL_GetTick>
 800b20c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b20e:	e008      	b.n	800b222 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b210:	f7fa fd42 	bl	8005c98 <HAL_GetTick>
 800b214:	4602      	mov	r2, r0
 800b216:	693b      	ldr	r3, [r7, #16]
 800b218:	1ad3      	subs	r3, r2, r3
 800b21a:	2b02      	cmp	r3, #2
 800b21c:	d901      	bls.n	800b222 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b21e:	2303      	movs	r3, #3
 800b220:	e20e      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b222:	4b22      	ldr	r3, [pc, #136]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d1f0      	bne.n	800b210 <HAL_RCC_OscConfig+0x1e0>
 800b22e:	e000      	b.n	800b232 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b230:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f003 0308 	and.w	r3, r3, #8
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d041      	beq.n	800b2c2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	695b      	ldr	r3, [r3, #20]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d01c      	beq.n	800b280 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b246:	4b19      	ldr	r3, [pc, #100]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b248:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b24c:	4a17      	ldr	r2, [pc, #92]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b24e:	f043 0301 	orr.w	r3, r3, #1
 800b252:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b256:	f7fa fd1f 	bl	8005c98 <HAL_GetTick>
 800b25a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b25c:	e008      	b.n	800b270 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b25e:	f7fa fd1b 	bl	8005c98 <HAL_GetTick>
 800b262:	4602      	mov	r2, r0
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	1ad3      	subs	r3, r2, r3
 800b268:	2b02      	cmp	r3, #2
 800b26a:	d901      	bls.n	800b270 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b26c:	2303      	movs	r3, #3
 800b26e:	e1e7      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b270:	4b0e      	ldr	r3, [pc, #56]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b272:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b276:	f003 0302 	and.w	r3, r3, #2
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d0ef      	beq.n	800b25e <HAL_RCC_OscConfig+0x22e>
 800b27e:	e020      	b.n	800b2c2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b280:	4b0a      	ldr	r3, [pc, #40]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b282:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b286:	4a09      	ldr	r2, [pc, #36]	@ (800b2ac <HAL_RCC_OscConfig+0x27c>)
 800b288:	f023 0301 	bic.w	r3, r3, #1
 800b28c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b290:	f7fa fd02 	bl	8005c98 <HAL_GetTick>
 800b294:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b296:	e00d      	b.n	800b2b4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b298:	f7fa fcfe 	bl	8005c98 <HAL_GetTick>
 800b29c:	4602      	mov	r2, r0
 800b29e:	693b      	ldr	r3, [r7, #16]
 800b2a0:	1ad3      	subs	r3, r2, r3
 800b2a2:	2b02      	cmp	r3, #2
 800b2a4:	d906      	bls.n	800b2b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b2a6:	2303      	movs	r3, #3
 800b2a8:	e1ca      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
 800b2aa:	bf00      	nop
 800b2ac:	40021000 	.word	0x40021000
 800b2b0:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b2b4:	4b8c      	ldr	r3, [pc, #560]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b2b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b2ba:	f003 0302 	and.w	r3, r3, #2
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d1ea      	bne.n	800b298 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f003 0304 	and.w	r3, r3, #4
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	f000 80a6 	beq.w	800b41c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b2d4:	4b84      	ldr	r3, [pc, #528]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b2d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d101      	bne.n	800b2e4 <HAL_RCC_OscConfig+0x2b4>
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	e000      	b.n	800b2e6 <HAL_RCC_OscConfig+0x2b6>
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d00d      	beq.n	800b306 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b2ea:	4b7f      	ldr	r3, [pc, #508]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b2ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2ee:	4a7e      	ldr	r2, [pc, #504]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b2f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b2f4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b2f6:	4b7c      	ldr	r3, [pc, #496]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b2f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2fe:	60fb      	str	r3, [r7, #12]
 800b300:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b302:	2301      	movs	r3, #1
 800b304:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b306:	4b79      	ldr	r3, [pc, #484]	@ (800b4ec <HAL_RCC_OscConfig+0x4bc>)
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d118      	bne.n	800b344 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b312:	4b76      	ldr	r3, [pc, #472]	@ (800b4ec <HAL_RCC_OscConfig+0x4bc>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	4a75      	ldr	r2, [pc, #468]	@ (800b4ec <HAL_RCC_OscConfig+0x4bc>)
 800b318:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b31c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b31e:	f7fa fcbb 	bl	8005c98 <HAL_GetTick>
 800b322:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b324:	e008      	b.n	800b338 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b326:	f7fa fcb7 	bl	8005c98 <HAL_GetTick>
 800b32a:	4602      	mov	r2, r0
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	1ad3      	subs	r3, r2, r3
 800b330:	2b02      	cmp	r3, #2
 800b332:	d901      	bls.n	800b338 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b334:	2303      	movs	r3, #3
 800b336:	e183      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b338:	4b6c      	ldr	r3, [pc, #432]	@ (800b4ec <HAL_RCC_OscConfig+0x4bc>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b340:	2b00      	cmp	r3, #0
 800b342:	d0f0      	beq.n	800b326 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	689b      	ldr	r3, [r3, #8]
 800b348:	2b01      	cmp	r3, #1
 800b34a:	d108      	bne.n	800b35e <HAL_RCC_OscConfig+0x32e>
 800b34c:	4b66      	ldr	r3, [pc, #408]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b34e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b352:	4a65      	ldr	r2, [pc, #404]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b354:	f043 0301 	orr.w	r3, r3, #1
 800b358:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b35c:	e024      	b.n	800b3a8 <HAL_RCC_OscConfig+0x378>
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	689b      	ldr	r3, [r3, #8]
 800b362:	2b05      	cmp	r3, #5
 800b364:	d110      	bne.n	800b388 <HAL_RCC_OscConfig+0x358>
 800b366:	4b60      	ldr	r3, [pc, #384]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b36c:	4a5e      	ldr	r2, [pc, #376]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b36e:	f043 0304 	orr.w	r3, r3, #4
 800b372:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b376:	4b5c      	ldr	r3, [pc, #368]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b37c:	4a5a      	ldr	r2, [pc, #360]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b37e:	f043 0301 	orr.w	r3, r3, #1
 800b382:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b386:	e00f      	b.n	800b3a8 <HAL_RCC_OscConfig+0x378>
 800b388:	4b57      	ldr	r3, [pc, #348]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b38a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b38e:	4a56      	ldr	r2, [pc, #344]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b390:	f023 0301 	bic.w	r3, r3, #1
 800b394:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b398:	4b53      	ldr	r3, [pc, #332]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b39a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b39e:	4a52      	ldr	r2, [pc, #328]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b3a0:	f023 0304 	bic.w	r3, r3, #4
 800b3a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d016      	beq.n	800b3de <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3b0:	f7fa fc72 	bl	8005c98 <HAL_GetTick>
 800b3b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b3b6:	e00a      	b.n	800b3ce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b3b8:	f7fa fc6e 	bl	8005c98 <HAL_GetTick>
 800b3bc:	4602      	mov	r2, r0
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	1ad3      	subs	r3, r2, r3
 800b3c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3c6:	4293      	cmp	r3, r2
 800b3c8:	d901      	bls.n	800b3ce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b3ca:	2303      	movs	r3, #3
 800b3cc:	e138      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b3ce:	4b46      	ldr	r3, [pc, #280]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b3d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3d4:	f003 0302 	and.w	r3, r3, #2
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d0ed      	beq.n	800b3b8 <HAL_RCC_OscConfig+0x388>
 800b3dc:	e015      	b.n	800b40a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3de:	f7fa fc5b 	bl	8005c98 <HAL_GetTick>
 800b3e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b3e4:	e00a      	b.n	800b3fc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b3e6:	f7fa fc57 	bl	8005c98 <HAL_GetTick>
 800b3ea:	4602      	mov	r2, r0
 800b3ec:	693b      	ldr	r3, [r7, #16]
 800b3ee:	1ad3      	subs	r3, r2, r3
 800b3f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3f4:	4293      	cmp	r3, r2
 800b3f6:	d901      	bls.n	800b3fc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b3f8:	2303      	movs	r3, #3
 800b3fa:	e121      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b3fc:	4b3a      	ldr	r3, [pc, #232]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b3fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b402:	f003 0302 	and.w	r3, r3, #2
 800b406:	2b00      	cmp	r3, #0
 800b408:	d1ed      	bne.n	800b3e6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b40a:	7ffb      	ldrb	r3, [r7, #31]
 800b40c:	2b01      	cmp	r3, #1
 800b40e:	d105      	bne.n	800b41c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b410:	4b35      	ldr	r3, [pc, #212]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b414:	4a34      	ldr	r2, [pc, #208]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b416:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b41a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	f003 0320 	and.w	r3, r3, #32
 800b424:	2b00      	cmp	r3, #0
 800b426:	d03c      	beq.n	800b4a2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	699b      	ldr	r3, [r3, #24]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d01c      	beq.n	800b46a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b430:	4b2d      	ldr	r3, [pc, #180]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b432:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b436:	4a2c      	ldr	r2, [pc, #176]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b438:	f043 0301 	orr.w	r3, r3, #1
 800b43c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b440:	f7fa fc2a 	bl	8005c98 <HAL_GetTick>
 800b444:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b446:	e008      	b.n	800b45a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b448:	f7fa fc26 	bl	8005c98 <HAL_GetTick>
 800b44c:	4602      	mov	r2, r0
 800b44e:	693b      	ldr	r3, [r7, #16]
 800b450:	1ad3      	subs	r3, r2, r3
 800b452:	2b02      	cmp	r3, #2
 800b454:	d901      	bls.n	800b45a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b456:	2303      	movs	r3, #3
 800b458:	e0f2      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b45a:	4b23      	ldr	r3, [pc, #140]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b45c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b460:	f003 0302 	and.w	r3, r3, #2
 800b464:	2b00      	cmp	r3, #0
 800b466:	d0ef      	beq.n	800b448 <HAL_RCC_OscConfig+0x418>
 800b468:	e01b      	b.n	800b4a2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b46a:	4b1f      	ldr	r3, [pc, #124]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b46c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b470:	4a1d      	ldr	r2, [pc, #116]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b472:	f023 0301 	bic.w	r3, r3, #1
 800b476:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b47a:	f7fa fc0d 	bl	8005c98 <HAL_GetTick>
 800b47e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b480:	e008      	b.n	800b494 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b482:	f7fa fc09 	bl	8005c98 <HAL_GetTick>
 800b486:	4602      	mov	r2, r0
 800b488:	693b      	ldr	r3, [r7, #16]
 800b48a:	1ad3      	subs	r3, r2, r3
 800b48c:	2b02      	cmp	r3, #2
 800b48e:	d901      	bls.n	800b494 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b490:	2303      	movs	r3, #3
 800b492:	e0d5      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b494:	4b14      	ldr	r3, [pc, #80]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b496:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b49a:	f003 0302 	and.w	r3, r3, #2
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d1ef      	bne.n	800b482 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	69db      	ldr	r3, [r3, #28]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	f000 80c9 	beq.w	800b63e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b4ac:	4b0e      	ldr	r3, [pc, #56]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b4ae:	689b      	ldr	r3, [r3, #8]
 800b4b0:	f003 030c 	and.w	r3, r3, #12
 800b4b4:	2b0c      	cmp	r3, #12
 800b4b6:	f000 8083 	beq.w	800b5c0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	69db      	ldr	r3, [r3, #28]
 800b4be:	2b02      	cmp	r3, #2
 800b4c0:	d15e      	bne.n	800b580 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b4c2:	4b09      	ldr	r3, [pc, #36]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	4a08      	ldr	r2, [pc, #32]	@ (800b4e8 <HAL_RCC_OscConfig+0x4b8>)
 800b4c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b4cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4ce:	f7fa fbe3 	bl	8005c98 <HAL_GetTick>
 800b4d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b4d4:	e00c      	b.n	800b4f0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4d6:	f7fa fbdf 	bl	8005c98 <HAL_GetTick>
 800b4da:	4602      	mov	r2, r0
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	1ad3      	subs	r3, r2, r3
 800b4e0:	2b02      	cmp	r3, #2
 800b4e2:	d905      	bls.n	800b4f0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800b4e4:	2303      	movs	r3, #3
 800b4e6:	e0ab      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
 800b4e8:	40021000 	.word	0x40021000
 800b4ec:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b4f0:	4b55      	ldr	r3, [pc, #340]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d1ec      	bne.n	800b4d6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b4fc:	4b52      	ldr	r3, [pc, #328]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b4fe:	68da      	ldr	r2, [r3, #12]
 800b500:	4b52      	ldr	r3, [pc, #328]	@ (800b64c <HAL_RCC_OscConfig+0x61c>)
 800b502:	4013      	ands	r3, r2
 800b504:	687a      	ldr	r2, [r7, #4]
 800b506:	6a11      	ldr	r1, [r2, #32]
 800b508:	687a      	ldr	r2, [r7, #4]
 800b50a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b50c:	3a01      	subs	r2, #1
 800b50e:	0112      	lsls	r2, r2, #4
 800b510:	4311      	orrs	r1, r2
 800b512:	687a      	ldr	r2, [r7, #4]
 800b514:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800b516:	0212      	lsls	r2, r2, #8
 800b518:	4311      	orrs	r1, r2
 800b51a:	687a      	ldr	r2, [r7, #4]
 800b51c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b51e:	0852      	lsrs	r2, r2, #1
 800b520:	3a01      	subs	r2, #1
 800b522:	0552      	lsls	r2, r2, #21
 800b524:	4311      	orrs	r1, r2
 800b526:	687a      	ldr	r2, [r7, #4]
 800b528:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b52a:	0852      	lsrs	r2, r2, #1
 800b52c:	3a01      	subs	r2, #1
 800b52e:	0652      	lsls	r2, r2, #25
 800b530:	4311      	orrs	r1, r2
 800b532:	687a      	ldr	r2, [r7, #4]
 800b534:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b536:	06d2      	lsls	r2, r2, #27
 800b538:	430a      	orrs	r2, r1
 800b53a:	4943      	ldr	r1, [pc, #268]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b53c:	4313      	orrs	r3, r2
 800b53e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b540:	4b41      	ldr	r3, [pc, #260]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4a40      	ldr	r2, [pc, #256]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b546:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b54a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b54c:	4b3e      	ldr	r3, [pc, #248]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b54e:	68db      	ldr	r3, [r3, #12]
 800b550:	4a3d      	ldr	r2, [pc, #244]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b552:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b556:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b558:	f7fa fb9e 	bl	8005c98 <HAL_GetTick>
 800b55c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b55e:	e008      	b.n	800b572 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b560:	f7fa fb9a 	bl	8005c98 <HAL_GetTick>
 800b564:	4602      	mov	r2, r0
 800b566:	693b      	ldr	r3, [r7, #16]
 800b568:	1ad3      	subs	r3, r2, r3
 800b56a:	2b02      	cmp	r3, #2
 800b56c:	d901      	bls.n	800b572 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800b56e:	2303      	movs	r3, #3
 800b570:	e066      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b572:	4b35      	ldr	r3, [pc, #212]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d0f0      	beq.n	800b560 <HAL_RCC_OscConfig+0x530>
 800b57e:	e05e      	b.n	800b63e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b580:	4b31      	ldr	r3, [pc, #196]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	4a30      	ldr	r2, [pc, #192]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b586:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b58a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b58c:	f7fa fb84 	bl	8005c98 <HAL_GetTick>
 800b590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b592:	e008      	b.n	800b5a6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b594:	f7fa fb80 	bl	8005c98 <HAL_GetTick>
 800b598:	4602      	mov	r2, r0
 800b59a:	693b      	ldr	r3, [r7, #16]
 800b59c:	1ad3      	subs	r3, r2, r3
 800b59e:	2b02      	cmp	r3, #2
 800b5a0:	d901      	bls.n	800b5a6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800b5a2:	2303      	movs	r3, #3
 800b5a4:	e04c      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b5a6:	4b28      	ldr	r3, [pc, #160]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d1f0      	bne.n	800b594 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b5b2:	4b25      	ldr	r3, [pc, #148]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b5b4:	68da      	ldr	r2, [r3, #12]
 800b5b6:	4924      	ldr	r1, [pc, #144]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b5b8:	4b25      	ldr	r3, [pc, #148]	@ (800b650 <HAL_RCC_OscConfig+0x620>)
 800b5ba:	4013      	ands	r3, r2
 800b5bc:	60cb      	str	r3, [r1, #12]
 800b5be:	e03e      	b.n	800b63e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	69db      	ldr	r3, [r3, #28]
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d101      	bne.n	800b5cc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	e039      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b5cc:	4b1e      	ldr	r3, [pc, #120]	@ (800b648 <HAL_RCC_OscConfig+0x618>)
 800b5ce:	68db      	ldr	r3, [r3, #12]
 800b5d0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b5d2:	697b      	ldr	r3, [r7, #20]
 800b5d4:	f003 0203 	and.w	r2, r3, #3
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	6a1b      	ldr	r3, [r3, #32]
 800b5dc:	429a      	cmp	r2, r3
 800b5de:	d12c      	bne.n	800b63a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5ea:	3b01      	subs	r3, #1
 800b5ec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d123      	bne.n	800b63a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b5f2:	697b      	ldr	r3, [r7, #20]
 800b5f4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5fc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b5fe:	429a      	cmp	r2, r3
 800b600:	d11b      	bne.n	800b63a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b60c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b60e:	429a      	cmp	r2, r3
 800b610:	d113      	bne.n	800b63a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b61c:	085b      	lsrs	r3, r3, #1
 800b61e:	3b01      	subs	r3, #1
 800b620:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b622:	429a      	cmp	r2, r3
 800b624:	d109      	bne.n	800b63a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b626:	697b      	ldr	r3, [r7, #20]
 800b628:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b630:	085b      	lsrs	r3, r3, #1
 800b632:	3b01      	subs	r3, #1
 800b634:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b636:	429a      	cmp	r2, r3
 800b638:	d001      	beq.n	800b63e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800b63a:	2301      	movs	r3, #1
 800b63c:	e000      	b.n	800b640 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800b63e:	2300      	movs	r3, #0
}
 800b640:	4618      	mov	r0, r3
 800b642:	3720      	adds	r7, #32
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}
 800b648:	40021000 	.word	0x40021000
 800b64c:	019f800c 	.word	0x019f800c
 800b650:	feeefffc 	.word	0xfeeefffc

0800b654 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b086      	sub	sp, #24
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b65e:	2300      	movs	r3, #0
 800b660:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d101      	bne.n	800b66c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b668:	2301      	movs	r3, #1
 800b66a:	e11e      	b.n	800b8aa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b66c:	4b91      	ldr	r3, [pc, #580]	@ (800b8b4 <HAL_RCC_ClockConfig+0x260>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f003 030f 	and.w	r3, r3, #15
 800b674:	683a      	ldr	r2, [r7, #0]
 800b676:	429a      	cmp	r2, r3
 800b678:	d910      	bls.n	800b69c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b67a:	4b8e      	ldr	r3, [pc, #568]	@ (800b8b4 <HAL_RCC_ClockConfig+0x260>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f023 020f 	bic.w	r2, r3, #15
 800b682:	498c      	ldr	r1, [pc, #560]	@ (800b8b4 <HAL_RCC_ClockConfig+0x260>)
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	4313      	orrs	r3, r2
 800b688:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b68a:	4b8a      	ldr	r3, [pc, #552]	@ (800b8b4 <HAL_RCC_ClockConfig+0x260>)
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f003 030f 	and.w	r3, r3, #15
 800b692:	683a      	ldr	r2, [r7, #0]
 800b694:	429a      	cmp	r2, r3
 800b696:	d001      	beq.n	800b69c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b698:	2301      	movs	r3, #1
 800b69a:	e106      	b.n	800b8aa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f003 0301 	and.w	r3, r3, #1
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d073      	beq.n	800b790 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	685b      	ldr	r3, [r3, #4]
 800b6ac:	2b03      	cmp	r3, #3
 800b6ae:	d129      	bne.n	800b704 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b6b0:	4b81      	ldr	r3, [pc, #516]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d101      	bne.n	800b6c0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b6bc:	2301      	movs	r3, #1
 800b6be:	e0f4      	b.n	800b8aa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b6c0:	f000 f99e 	bl	800ba00 <RCC_GetSysClockFreqFromPLLSource>
 800b6c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b6c6:	693b      	ldr	r3, [r7, #16]
 800b6c8:	4a7c      	ldr	r2, [pc, #496]	@ (800b8bc <HAL_RCC_ClockConfig+0x268>)
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d93f      	bls.n	800b74e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b6ce:	4b7a      	ldr	r3, [pc, #488]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b6d0:	689b      	ldr	r3, [r3, #8]
 800b6d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d009      	beq.n	800b6ee <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d033      	beq.n	800b74e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d12f      	bne.n	800b74e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b6ee:	4b72      	ldr	r3, [pc, #456]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b6f0:	689b      	ldr	r3, [r3, #8]
 800b6f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b6f6:	4a70      	ldr	r2, [pc, #448]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b6f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b6fe:	2380      	movs	r3, #128	@ 0x80
 800b700:	617b      	str	r3, [r7, #20]
 800b702:	e024      	b.n	800b74e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	685b      	ldr	r3, [r3, #4]
 800b708:	2b02      	cmp	r3, #2
 800b70a:	d107      	bne.n	800b71c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b70c:	4b6a      	ldr	r3, [pc, #424]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b714:	2b00      	cmp	r3, #0
 800b716:	d109      	bne.n	800b72c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b718:	2301      	movs	r3, #1
 800b71a:	e0c6      	b.n	800b8aa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b71c:	4b66      	ldr	r3, [pc, #408]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b724:	2b00      	cmp	r3, #0
 800b726:	d101      	bne.n	800b72c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b728:	2301      	movs	r3, #1
 800b72a:	e0be      	b.n	800b8aa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b72c:	f000 f8ce 	bl	800b8cc <HAL_RCC_GetSysClockFreq>
 800b730:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b732:	693b      	ldr	r3, [r7, #16]
 800b734:	4a61      	ldr	r2, [pc, #388]	@ (800b8bc <HAL_RCC_ClockConfig+0x268>)
 800b736:	4293      	cmp	r3, r2
 800b738:	d909      	bls.n	800b74e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b73a:	4b5f      	ldr	r3, [pc, #380]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b73c:	689b      	ldr	r3, [r3, #8]
 800b73e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b742:	4a5d      	ldr	r2, [pc, #372]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b748:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b74a:	2380      	movs	r3, #128	@ 0x80
 800b74c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b74e:	4b5a      	ldr	r3, [pc, #360]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b750:	689b      	ldr	r3, [r3, #8]
 800b752:	f023 0203 	bic.w	r2, r3, #3
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	4957      	ldr	r1, [pc, #348]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b75c:	4313      	orrs	r3, r2
 800b75e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b760:	f7fa fa9a 	bl	8005c98 <HAL_GetTick>
 800b764:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b766:	e00a      	b.n	800b77e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b768:	f7fa fa96 	bl	8005c98 <HAL_GetTick>
 800b76c:	4602      	mov	r2, r0
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	1ad3      	subs	r3, r2, r3
 800b772:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b776:	4293      	cmp	r3, r2
 800b778:	d901      	bls.n	800b77e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b77a:	2303      	movs	r3, #3
 800b77c:	e095      	b.n	800b8aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b77e:	4b4e      	ldr	r3, [pc, #312]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b780:	689b      	ldr	r3, [r3, #8]
 800b782:	f003 020c 	and.w	r2, r3, #12
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	685b      	ldr	r3, [r3, #4]
 800b78a:	009b      	lsls	r3, r3, #2
 800b78c:	429a      	cmp	r2, r3
 800b78e:	d1eb      	bne.n	800b768 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	f003 0302 	and.w	r3, r3, #2
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d023      	beq.n	800b7e4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	f003 0304 	and.w	r3, r3, #4
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d005      	beq.n	800b7b4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b7a8:	4b43      	ldr	r3, [pc, #268]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b7aa:	689b      	ldr	r3, [r3, #8]
 800b7ac:	4a42      	ldr	r2, [pc, #264]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b7ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b7b2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	f003 0308 	and.w	r3, r3, #8
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d007      	beq.n	800b7d0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b7c0:	4b3d      	ldr	r3, [pc, #244]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b7c2:	689b      	ldr	r3, [r3, #8]
 800b7c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b7c8:	4a3b      	ldr	r2, [pc, #236]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b7ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b7ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b7d0:	4b39      	ldr	r3, [pc, #228]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b7d2:	689b      	ldr	r3, [r3, #8]
 800b7d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	689b      	ldr	r3, [r3, #8]
 800b7dc:	4936      	ldr	r1, [pc, #216]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b7de:	4313      	orrs	r3, r2
 800b7e0:	608b      	str	r3, [r1, #8]
 800b7e2:	e008      	b.n	800b7f6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	2b80      	cmp	r3, #128	@ 0x80
 800b7e8:	d105      	bne.n	800b7f6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b7ea:	4b33      	ldr	r3, [pc, #204]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b7ec:	689b      	ldr	r3, [r3, #8]
 800b7ee:	4a32      	ldr	r2, [pc, #200]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b7f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b7f4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b7f6:	4b2f      	ldr	r3, [pc, #188]	@ (800b8b4 <HAL_RCC_ClockConfig+0x260>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	f003 030f 	and.w	r3, r3, #15
 800b7fe:	683a      	ldr	r2, [r7, #0]
 800b800:	429a      	cmp	r2, r3
 800b802:	d21d      	bcs.n	800b840 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b804:	4b2b      	ldr	r3, [pc, #172]	@ (800b8b4 <HAL_RCC_ClockConfig+0x260>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	f023 020f 	bic.w	r2, r3, #15
 800b80c:	4929      	ldr	r1, [pc, #164]	@ (800b8b4 <HAL_RCC_ClockConfig+0x260>)
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	4313      	orrs	r3, r2
 800b812:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b814:	f7fa fa40 	bl	8005c98 <HAL_GetTick>
 800b818:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b81a:	e00a      	b.n	800b832 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b81c:	f7fa fa3c 	bl	8005c98 <HAL_GetTick>
 800b820:	4602      	mov	r2, r0
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	1ad3      	subs	r3, r2, r3
 800b826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b82a:	4293      	cmp	r3, r2
 800b82c:	d901      	bls.n	800b832 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b82e:	2303      	movs	r3, #3
 800b830:	e03b      	b.n	800b8aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b832:	4b20      	ldr	r3, [pc, #128]	@ (800b8b4 <HAL_RCC_ClockConfig+0x260>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	f003 030f 	and.w	r3, r3, #15
 800b83a:	683a      	ldr	r2, [r7, #0]
 800b83c:	429a      	cmp	r2, r3
 800b83e:	d1ed      	bne.n	800b81c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f003 0304 	and.w	r3, r3, #4
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d008      	beq.n	800b85e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b84c:	4b1a      	ldr	r3, [pc, #104]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b84e:	689b      	ldr	r3, [r3, #8]
 800b850:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	68db      	ldr	r3, [r3, #12]
 800b858:	4917      	ldr	r1, [pc, #92]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b85a:	4313      	orrs	r3, r2
 800b85c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f003 0308 	and.w	r3, r3, #8
 800b866:	2b00      	cmp	r3, #0
 800b868:	d009      	beq.n	800b87e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b86a:	4b13      	ldr	r3, [pc, #76]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b86c:	689b      	ldr	r3, [r3, #8]
 800b86e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	691b      	ldr	r3, [r3, #16]
 800b876:	00db      	lsls	r3, r3, #3
 800b878:	490f      	ldr	r1, [pc, #60]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b87a:	4313      	orrs	r3, r2
 800b87c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b87e:	f000 f825 	bl	800b8cc <HAL_RCC_GetSysClockFreq>
 800b882:	4602      	mov	r2, r0
 800b884:	4b0c      	ldr	r3, [pc, #48]	@ (800b8b8 <HAL_RCC_ClockConfig+0x264>)
 800b886:	689b      	ldr	r3, [r3, #8]
 800b888:	091b      	lsrs	r3, r3, #4
 800b88a:	f003 030f 	and.w	r3, r3, #15
 800b88e:	490c      	ldr	r1, [pc, #48]	@ (800b8c0 <HAL_RCC_ClockConfig+0x26c>)
 800b890:	5ccb      	ldrb	r3, [r1, r3]
 800b892:	f003 031f 	and.w	r3, r3, #31
 800b896:	fa22 f303 	lsr.w	r3, r2, r3
 800b89a:	4a0a      	ldr	r2, [pc, #40]	@ (800b8c4 <HAL_RCC_ClockConfig+0x270>)
 800b89c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b89e:	4b0a      	ldr	r3, [pc, #40]	@ (800b8c8 <HAL_RCC_ClockConfig+0x274>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7fa f9ac 	bl	8005c00 <HAL_InitTick>
 800b8a8:	4603      	mov	r3, r0
}
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	3718      	adds	r7, #24
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	bd80      	pop	{r7, pc}
 800b8b2:	bf00      	nop
 800b8b4:	40022000 	.word	0x40022000
 800b8b8:	40021000 	.word	0x40021000
 800b8bc:	04c4b400 	.word	0x04c4b400
 800b8c0:	08016540 	.word	0x08016540
 800b8c4:	20000004 	.word	0x20000004
 800b8c8:	20000008 	.word	0x20000008

0800b8cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b087      	sub	sp, #28
 800b8d0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b8d2:	4b2c      	ldr	r3, [pc, #176]	@ (800b984 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b8d4:	689b      	ldr	r3, [r3, #8]
 800b8d6:	f003 030c 	and.w	r3, r3, #12
 800b8da:	2b04      	cmp	r3, #4
 800b8dc:	d102      	bne.n	800b8e4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b8de:	4b2a      	ldr	r3, [pc, #168]	@ (800b988 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b8e0:	613b      	str	r3, [r7, #16]
 800b8e2:	e047      	b.n	800b974 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b8e4:	4b27      	ldr	r3, [pc, #156]	@ (800b984 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b8e6:	689b      	ldr	r3, [r3, #8]
 800b8e8:	f003 030c 	and.w	r3, r3, #12
 800b8ec:	2b08      	cmp	r3, #8
 800b8ee:	d102      	bne.n	800b8f6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b8f0:	4b26      	ldr	r3, [pc, #152]	@ (800b98c <HAL_RCC_GetSysClockFreq+0xc0>)
 800b8f2:	613b      	str	r3, [r7, #16]
 800b8f4:	e03e      	b.n	800b974 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b8f6:	4b23      	ldr	r3, [pc, #140]	@ (800b984 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b8f8:	689b      	ldr	r3, [r3, #8]
 800b8fa:	f003 030c 	and.w	r3, r3, #12
 800b8fe:	2b0c      	cmp	r3, #12
 800b900:	d136      	bne.n	800b970 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b902:	4b20      	ldr	r3, [pc, #128]	@ (800b984 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b904:	68db      	ldr	r3, [r3, #12]
 800b906:	f003 0303 	and.w	r3, r3, #3
 800b90a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b90c:	4b1d      	ldr	r3, [pc, #116]	@ (800b984 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b90e:	68db      	ldr	r3, [r3, #12]
 800b910:	091b      	lsrs	r3, r3, #4
 800b912:	f003 030f 	and.w	r3, r3, #15
 800b916:	3301      	adds	r3, #1
 800b918:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2b03      	cmp	r3, #3
 800b91e:	d10c      	bne.n	800b93a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b920:	4a1a      	ldr	r2, [pc, #104]	@ (800b98c <HAL_RCC_GetSysClockFreq+0xc0>)
 800b922:	68bb      	ldr	r3, [r7, #8]
 800b924:	fbb2 f3f3 	udiv	r3, r2, r3
 800b928:	4a16      	ldr	r2, [pc, #88]	@ (800b984 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b92a:	68d2      	ldr	r2, [r2, #12]
 800b92c:	0a12      	lsrs	r2, r2, #8
 800b92e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b932:	fb02 f303 	mul.w	r3, r2, r3
 800b936:	617b      	str	r3, [r7, #20]
      break;
 800b938:	e00c      	b.n	800b954 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b93a:	4a13      	ldr	r2, [pc, #76]	@ (800b988 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b942:	4a10      	ldr	r2, [pc, #64]	@ (800b984 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b944:	68d2      	ldr	r2, [r2, #12]
 800b946:	0a12      	lsrs	r2, r2, #8
 800b948:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b94c:	fb02 f303 	mul.w	r3, r2, r3
 800b950:	617b      	str	r3, [r7, #20]
      break;
 800b952:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b954:	4b0b      	ldr	r3, [pc, #44]	@ (800b984 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b956:	68db      	ldr	r3, [r3, #12]
 800b958:	0e5b      	lsrs	r3, r3, #25
 800b95a:	f003 0303 	and.w	r3, r3, #3
 800b95e:	3301      	adds	r3, #1
 800b960:	005b      	lsls	r3, r3, #1
 800b962:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b964:	697a      	ldr	r2, [r7, #20]
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	fbb2 f3f3 	udiv	r3, r2, r3
 800b96c:	613b      	str	r3, [r7, #16]
 800b96e:	e001      	b.n	800b974 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b970:	2300      	movs	r3, #0
 800b972:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b974:	693b      	ldr	r3, [r7, #16]
}
 800b976:	4618      	mov	r0, r3
 800b978:	371c      	adds	r7, #28
 800b97a:	46bd      	mov	sp, r7
 800b97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b980:	4770      	bx	lr
 800b982:	bf00      	nop
 800b984:	40021000 	.word	0x40021000
 800b988:	00f42400 	.word	0x00f42400
 800b98c:	007a1200 	.word	0x007a1200

0800b990 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b990:	b480      	push	{r7}
 800b992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b994:	4b03      	ldr	r3, [pc, #12]	@ (800b9a4 <HAL_RCC_GetHCLKFreq+0x14>)
 800b996:	681b      	ldr	r3, [r3, #0]
}
 800b998:	4618      	mov	r0, r3
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr
 800b9a2:	bf00      	nop
 800b9a4:	20000004 	.word	0x20000004

0800b9a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b9ac:	f7ff fff0 	bl	800b990 <HAL_RCC_GetHCLKFreq>
 800b9b0:	4602      	mov	r2, r0
 800b9b2:	4b06      	ldr	r3, [pc, #24]	@ (800b9cc <HAL_RCC_GetPCLK1Freq+0x24>)
 800b9b4:	689b      	ldr	r3, [r3, #8]
 800b9b6:	0a1b      	lsrs	r3, r3, #8
 800b9b8:	f003 0307 	and.w	r3, r3, #7
 800b9bc:	4904      	ldr	r1, [pc, #16]	@ (800b9d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b9be:	5ccb      	ldrb	r3, [r1, r3]
 800b9c0:	f003 031f 	and.w	r3, r3, #31
 800b9c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	bd80      	pop	{r7, pc}
 800b9cc:	40021000 	.word	0x40021000
 800b9d0:	08016550 	.word	0x08016550

0800b9d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b9d8:	f7ff ffda 	bl	800b990 <HAL_RCC_GetHCLKFreq>
 800b9dc:	4602      	mov	r2, r0
 800b9de:	4b06      	ldr	r3, [pc, #24]	@ (800b9f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b9e0:	689b      	ldr	r3, [r3, #8]
 800b9e2:	0adb      	lsrs	r3, r3, #11
 800b9e4:	f003 0307 	and.w	r3, r3, #7
 800b9e8:	4904      	ldr	r1, [pc, #16]	@ (800b9fc <HAL_RCC_GetPCLK2Freq+0x28>)
 800b9ea:	5ccb      	ldrb	r3, [r1, r3]
 800b9ec:	f003 031f 	and.w	r3, r3, #31
 800b9f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	bd80      	pop	{r7, pc}
 800b9f8:	40021000 	.word	0x40021000
 800b9fc:	08016550 	.word	0x08016550

0800ba00 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800ba00:	b480      	push	{r7}
 800ba02:	b087      	sub	sp, #28
 800ba04:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ba06:	4b1e      	ldr	r3, [pc, #120]	@ (800ba80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ba08:	68db      	ldr	r3, [r3, #12]
 800ba0a:	f003 0303 	and.w	r3, r3, #3
 800ba0e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ba10:	4b1b      	ldr	r3, [pc, #108]	@ (800ba80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ba12:	68db      	ldr	r3, [r3, #12]
 800ba14:	091b      	lsrs	r3, r3, #4
 800ba16:	f003 030f 	and.w	r3, r3, #15
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800ba1e:	693b      	ldr	r3, [r7, #16]
 800ba20:	2b03      	cmp	r3, #3
 800ba22:	d10c      	bne.n	800ba3e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ba24:	4a17      	ldr	r2, [pc, #92]	@ (800ba84 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba2c:	4a14      	ldr	r2, [pc, #80]	@ (800ba80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ba2e:	68d2      	ldr	r2, [r2, #12]
 800ba30:	0a12      	lsrs	r2, r2, #8
 800ba32:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ba36:	fb02 f303 	mul.w	r3, r2, r3
 800ba3a:	617b      	str	r3, [r7, #20]
    break;
 800ba3c:	e00c      	b.n	800ba58 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ba3e:	4a12      	ldr	r2, [pc, #72]	@ (800ba88 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba46:	4a0e      	ldr	r2, [pc, #56]	@ (800ba80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ba48:	68d2      	ldr	r2, [r2, #12]
 800ba4a:	0a12      	lsrs	r2, r2, #8
 800ba4c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ba50:	fb02 f303 	mul.w	r3, r2, r3
 800ba54:	617b      	str	r3, [r7, #20]
    break;
 800ba56:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ba58:	4b09      	ldr	r3, [pc, #36]	@ (800ba80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ba5a:	68db      	ldr	r3, [r3, #12]
 800ba5c:	0e5b      	lsrs	r3, r3, #25
 800ba5e:	f003 0303 	and.w	r3, r3, #3
 800ba62:	3301      	adds	r3, #1
 800ba64:	005b      	lsls	r3, r3, #1
 800ba66:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800ba68:	697a      	ldr	r2, [r7, #20]
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba70:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800ba72:	687b      	ldr	r3, [r7, #4]
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	371c      	adds	r7, #28
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7e:	4770      	bx	lr
 800ba80:	40021000 	.word	0x40021000
 800ba84:	007a1200 	.word	0x007a1200
 800ba88:	00f42400 	.word	0x00f42400

0800ba8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b086      	sub	sp, #24
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ba94:	2300      	movs	r3, #0
 800ba96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ba98:	2300      	movs	r3, #0
 800ba9a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	f000 8098 	beq.w	800bbda <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800baaa:	2300      	movs	r3, #0
 800baac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800baae:	4b43      	ldr	r3, [pc, #268]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d10d      	bne.n	800bad6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800baba:	4b40      	ldr	r3, [pc, #256]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800babc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800babe:	4a3f      	ldr	r2, [pc, #252]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bac4:	6593      	str	r3, [r2, #88]	@ 0x58
 800bac6:	4b3d      	ldr	r3, [pc, #244]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800baca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bace:	60bb      	str	r3, [r7, #8]
 800bad0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bad2:	2301      	movs	r3, #1
 800bad4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bad6:	4b3a      	ldr	r3, [pc, #232]	@ (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	4a39      	ldr	r2, [pc, #228]	@ (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800badc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bae0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bae2:	f7fa f8d9 	bl	8005c98 <HAL_GetTick>
 800bae6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bae8:	e009      	b.n	800bafe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800baea:	f7fa f8d5 	bl	8005c98 <HAL_GetTick>
 800baee:	4602      	mov	r2, r0
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	1ad3      	subs	r3, r2, r3
 800baf4:	2b02      	cmp	r3, #2
 800baf6:	d902      	bls.n	800bafe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800baf8:	2303      	movs	r3, #3
 800bafa:	74fb      	strb	r3, [r7, #19]
        break;
 800bafc:	e005      	b.n	800bb0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bafe:	4b30      	ldr	r3, [pc, #192]	@ (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d0ef      	beq.n	800baea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800bb0a:	7cfb      	ldrb	r3, [r7, #19]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d159      	bne.n	800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800bb10:	4b2a      	ldr	r3, [pc, #168]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb1a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800bb1c:	697b      	ldr	r3, [r7, #20]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d01e      	beq.n	800bb60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb26:	697a      	ldr	r2, [r7, #20]
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d019      	beq.n	800bb60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800bb2c:	4b23      	ldr	r3, [pc, #140]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb36:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bb38:	4b20      	ldr	r3, [pc, #128]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb3e:	4a1f      	ldr	r2, [pc, #124]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bb48:	4b1c      	ldr	r3, [pc, #112]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb4e:	4a1b      	ldr	r2, [pc, #108]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800bb58:	4a18      	ldr	r2, [pc, #96]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800bb60:	697b      	ldr	r3, [r7, #20]
 800bb62:	f003 0301 	and.w	r3, r3, #1
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d016      	beq.n	800bb98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb6a:	f7fa f895 	bl	8005c98 <HAL_GetTick>
 800bb6e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb70:	e00b      	b.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb72:	f7fa f891 	bl	8005c98 <HAL_GetTick>
 800bb76:	4602      	mov	r2, r0
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	1ad3      	subs	r3, r2, r3
 800bb7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d902      	bls.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800bb84:	2303      	movs	r3, #3
 800bb86:	74fb      	strb	r3, [r7, #19]
            break;
 800bb88:	e006      	b.n	800bb98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb8a:	4b0c      	ldr	r3, [pc, #48]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb90:	f003 0302 	and.w	r3, r3, #2
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d0ec      	beq.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800bb98:	7cfb      	ldrb	r3, [r7, #19]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d10b      	bne.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb9e:	4b07      	ldr	r3, [pc, #28]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bba4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbac:	4903      	ldr	r1, [pc, #12]	@ (800bbbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bbae:	4313      	orrs	r3, r2
 800bbb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800bbb4:	e008      	b.n	800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bbb6:	7cfb      	ldrb	r3, [r7, #19]
 800bbb8:	74bb      	strb	r3, [r7, #18]
 800bbba:	e005      	b.n	800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800bbbc:	40021000 	.word	0x40021000
 800bbc0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbc4:	7cfb      	ldrb	r3, [r7, #19]
 800bbc6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bbc8:	7c7b      	ldrb	r3, [r7, #17]
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	d105      	bne.n	800bbda <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bbce:	4ba6      	ldr	r3, [pc, #664]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bbd2:	4aa5      	ldr	r2, [pc, #660]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bbd8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f003 0301 	and.w	r3, r3, #1
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d00a      	beq.n	800bbfc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bbe6:	4ba0      	ldr	r3, [pc, #640]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbec:	f023 0203 	bic.w	r2, r3, #3
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	685b      	ldr	r3, [r3, #4]
 800bbf4:	499c      	ldr	r1, [pc, #624]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f003 0302 	and.w	r3, r3, #2
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d00a      	beq.n	800bc1e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bc08:	4b97      	ldr	r3, [pc, #604]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc0e:	f023 020c 	bic.w	r2, r3, #12
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	689b      	ldr	r3, [r3, #8]
 800bc16:	4994      	ldr	r1, [pc, #592]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc18:	4313      	orrs	r3, r2
 800bc1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f003 0304 	and.w	r3, r3, #4
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d00a      	beq.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bc2a:	4b8f      	ldr	r3, [pc, #572]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc30:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	68db      	ldr	r3, [r3, #12]
 800bc38:	498b      	ldr	r1, [pc, #556]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f003 0308 	and.w	r3, r3, #8
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d00a      	beq.n	800bc62 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bc4c:	4b86      	ldr	r3, [pc, #536]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc52:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	691b      	ldr	r3, [r3, #16]
 800bc5a:	4983      	ldr	r1, [pc, #524]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	f003 0320 	and.w	r3, r3, #32
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d00a      	beq.n	800bc84 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bc6e:	4b7e      	ldr	r3, [pc, #504]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc74:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	695b      	ldr	r3, [r3, #20]
 800bc7c:	497a      	ldr	r1, [pc, #488]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc7e:	4313      	orrs	r3, r2
 800bc80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d00a      	beq.n	800bca6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bc90:	4b75      	ldr	r3, [pc, #468]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc96:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	699b      	ldr	r3, [r3, #24]
 800bc9e:	4972      	ldr	r1, [pc, #456]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bca0:	4313      	orrs	r3, r2
 800bca2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d00a      	beq.n	800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bcb2:	4b6d      	ldr	r3, [pc, #436]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcb8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	69db      	ldr	r3, [r3, #28]
 800bcc0:	4969      	ldr	r1, [pc, #420]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcc2:	4313      	orrs	r3, r2
 800bcc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d00a      	beq.n	800bcea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bcd4:	4b64      	ldr	r3, [pc, #400]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcda:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	6a1b      	ldr	r3, [r3, #32]
 800bce2:	4961      	ldr	r1, [pc, #388]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bce4:	4313      	orrs	r3, r2
 800bce6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d00a      	beq.n	800bd0c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bcf6:	4b5c      	ldr	r3, [pc, #368]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcfc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd04:	4958      	ldr	r1, [pc, #352]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd06:	4313      	orrs	r3, r2
 800bd08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d015      	beq.n	800bd44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bd18:	4b53      	ldr	r3, [pc, #332]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd26:	4950      	ldr	r1, [pc, #320]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd28:	4313      	orrs	r3, r2
 800bd2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd36:	d105      	bne.n	800bd44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd38:	4b4b      	ldr	r3, [pc, #300]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd3a:	68db      	ldr	r3, [r3, #12]
 800bd3c:	4a4a      	ldr	r2, [pc, #296]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd42:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d015      	beq.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800bd50:	4b45      	ldr	r3, [pc, #276]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd56:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd5e:	4942      	ldr	r1, [pc, #264]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd60:	4313      	orrs	r3, r2
 800bd62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bd6e:	d105      	bne.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd70:	4b3d      	ldr	r3, [pc, #244]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd72:	68db      	ldr	r3, [r3, #12]
 800bd74:	4a3c      	ldr	r2, [pc, #240]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd7a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d015      	beq.n	800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bd88:	4b37      	ldr	r3, [pc, #220]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd8e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd96:	4934      	ldr	r1, [pc, #208]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd98:	4313      	orrs	r3, r2
 800bd9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bda2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bda6:	d105      	bne.n	800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bda8:	4b2f      	ldr	r3, [pc, #188]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdaa:	68db      	ldr	r3, [r3, #12]
 800bdac:	4a2e      	ldr	r2, [pc, #184]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bdb2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d015      	beq.n	800bdec <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bdc0:	4b29      	ldr	r3, [pc, #164]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bdc6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bdce:	4926      	ldr	r1, [pc, #152]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdd0:	4313      	orrs	r3, r2
 800bdd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bdda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bdde:	d105      	bne.n	800bdec <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bde0:	4b21      	ldr	r3, [pc, #132]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bde2:	68db      	ldr	r3, [r3, #12]
 800bde4:	4a20      	ldr	r2, [pc, #128]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bde6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bdea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d015      	beq.n	800be24 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bdf8:	4b1b      	ldr	r3, [pc, #108]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bdfe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be06:	4918      	ldr	r1, [pc, #96]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be08:	4313      	orrs	r3, r2
 800be0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800be16:	d105      	bne.n	800be24 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800be18:	4b13      	ldr	r3, [pc, #76]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be1a:	68db      	ldr	r3, [r3, #12]
 800be1c:	4a12      	ldr	r2, [pc, #72]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be22:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d015      	beq.n	800be5c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800be30:	4b0d      	ldr	r3, [pc, #52]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be36:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be3e:	490a      	ldr	r1, [pc, #40]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be40:	4313      	orrs	r3, r2
 800be42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be4e:	d105      	bne.n	800be5c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800be50:	4b05      	ldr	r3, [pc, #20]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be52:	68db      	ldr	r3, [r3, #12]
 800be54:	4a04      	ldr	r2, [pc, #16]	@ (800be68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800be5a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800be5c:	7cbb      	ldrb	r3, [r7, #18]
}
 800be5e:	4618      	mov	r0, r3
 800be60:	3718      	adds	r7, #24
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}
 800be66:	bf00      	nop
 800be68:	40021000 	.word	0x40021000

0800be6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b084      	sub	sp, #16
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d101      	bne.n	800be7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800be7a:	2301      	movs	r3, #1
 800be7c:	e09d      	b.n	800bfba <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be82:	2b00      	cmp	r3, #0
 800be84:	d108      	bne.n	800be98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	685b      	ldr	r3, [r3, #4]
 800be8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800be8e:	d009      	beq.n	800bea4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2200      	movs	r2, #0
 800be94:	61da      	str	r2, [r3, #28]
 800be96:	e005      	b.n	800bea4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2200      	movs	r2, #0
 800be9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2200      	movs	r2, #0
 800bea2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2200      	movs	r2, #0
 800bea8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800beb0:	b2db      	uxtb	r3, r3
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d106      	bne.n	800bec4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2200      	movs	r2, #0
 800beba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f7f7 fbaa 	bl	8003618 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2202      	movs	r2, #2
 800bec8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	681a      	ldr	r2, [r3, #0]
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800beda:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	68db      	ldr	r3, [r3, #12]
 800bee0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bee4:	d902      	bls.n	800beec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bee6:	2300      	movs	r3, #0
 800bee8:	60fb      	str	r3, [r7, #12]
 800beea:	e002      	b.n	800bef2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800beec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bef0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	68db      	ldr	r3, [r3, #12]
 800bef6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800befa:	d007      	beq.n	800bf0c <HAL_SPI_Init+0xa0>
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	68db      	ldr	r3, [r3, #12]
 800bf00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bf04:	d002      	beq.n	800bf0c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2200      	movs	r2, #0
 800bf0a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	685b      	ldr	r3, [r3, #4]
 800bf10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	689b      	ldr	r3, [r3, #8]
 800bf18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bf1c:	431a      	orrs	r2, r3
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	691b      	ldr	r3, [r3, #16]
 800bf22:	f003 0302 	and.w	r3, r3, #2
 800bf26:	431a      	orrs	r2, r3
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	695b      	ldr	r3, [r3, #20]
 800bf2c:	f003 0301 	and.w	r3, r3, #1
 800bf30:	431a      	orrs	r2, r3
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	699b      	ldr	r3, [r3, #24]
 800bf36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bf3a:	431a      	orrs	r2, r3
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	69db      	ldr	r3, [r3, #28]
 800bf40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bf44:	431a      	orrs	r2, r3
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	6a1b      	ldr	r3, [r3, #32]
 800bf4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf4e:	ea42 0103 	orr.w	r1, r2, r3
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf56:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	430a      	orrs	r2, r1
 800bf60:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	699b      	ldr	r3, [r3, #24]
 800bf66:	0c1b      	lsrs	r3, r3, #16
 800bf68:	f003 0204 	and.w	r2, r3, #4
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf70:	f003 0310 	and.w	r3, r3, #16
 800bf74:	431a      	orrs	r2, r3
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf7a:	f003 0308 	and.w	r3, r3, #8
 800bf7e:	431a      	orrs	r2, r3
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	68db      	ldr	r3, [r3, #12]
 800bf84:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bf88:	ea42 0103 	orr.w	r1, r2, r3
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	430a      	orrs	r2, r1
 800bf98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	69da      	ldr	r2, [r3, #28]
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bfa8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	2200      	movs	r2, #0
 800bfae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800bfb8:	2300      	movs	r3, #0
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3710      	adds	r7, #16
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}

0800bfc2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bfc2:	b580      	push	{r7, lr}
 800bfc4:	b082      	sub	sp, #8
 800bfc6:	af00      	add	r7, sp, #0
 800bfc8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d101      	bne.n	800bfd4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bfd0:	2301      	movs	r3, #1
 800bfd2:	e042      	b.n	800c05a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d106      	bne.n	800bfec <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f7f7 fb76 	bl	80036d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2224      	movs	r2, #36	@ 0x24
 800bff0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	681a      	ldr	r2, [r3, #0]
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f022 0201 	bic.w	r2, r2, #1
 800c002:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d002      	beq.n	800c012 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c00c:	6878      	ldr	r0, [r7, #4]
 800c00e:	f000 fedf 	bl	800cdd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	f000 fc10 	bl	800c838 <UART_SetConfig>
 800c018:	4603      	mov	r3, r0
 800c01a:	2b01      	cmp	r3, #1
 800c01c:	d101      	bne.n	800c022 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c01e:	2301      	movs	r3, #1
 800c020:	e01b      	b.n	800c05a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	685a      	ldr	r2, [r3, #4]
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c030:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	689a      	ldr	r2, [r3, #8]
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c040:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	681a      	ldr	r2, [r3, #0]
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f042 0201 	orr.w	r2, r2, #1
 800c050:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c052:	6878      	ldr	r0, [r7, #4]
 800c054:	f000 ff5e 	bl	800cf14 <UART_CheckIdleState>
 800c058:	4603      	mov	r3, r0
}
 800c05a:	4618      	mov	r0, r3
 800c05c:	3708      	adds	r7, #8
 800c05e:	46bd      	mov	sp, r7
 800c060:	bd80      	pop	{r7, pc}
	...

0800c064 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b08a      	sub	sp, #40	@ 0x28
 800c068:	af00      	add	r7, sp, #0
 800c06a:	60f8      	str	r0, [r7, #12]
 800c06c:	60b9      	str	r1, [r7, #8]
 800c06e:	4613      	mov	r3, r2
 800c070:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c078:	2b20      	cmp	r3, #32
 800c07a:	d167      	bne.n	800c14c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d002      	beq.n	800c088 <HAL_UART_Transmit_DMA+0x24>
 800c082:	88fb      	ldrh	r3, [r7, #6]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d101      	bne.n	800c08c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c088:	2301      	movs	r3, #1
 800c08a:	e060      	b.n	800c14e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	68ba      	ldr	r2, [r7, #8]
 800c090:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	88fa      	ldrh	r2, [r7, #6]
 800c096:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	88fa      	ldrh	r2, [r7, #6]
 800c09e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	2221      	movs	r2, #33	@ 0x21
 800c0ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d028      	beq.n	800c10c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c0be:	4a26      	ldr	r2, [pc, #152]	@ (800c158 <HAL_UART_Transmit_DMA+0xf4>)
 800c0c0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c0c6:	4a25      	ldr	r2, [pc, #148]	@ (800c15c <HAL_UART_Transmit_DMA+0xf8>)
 800c0c8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c0ce:	4a24      	ldr	r2, [pc, #144]	@ (800c160 <HAL_UART_Transmit_DMA+0xfc>)
 800c0d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0e2:	4619      	mov	r1, r3
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	3328      	adds	r3, #40	@ 0x28
 800c0ea:	461a      	mov	r2, r3
 800c0ec:	88fb      	ldrh	r3, [r7, #6]
 800c0ee:	f7fb fe5f 	bl	8007db0 <HAL_DMA_Start_IT>
 800c0f2:	4603      	mov	r3, r0
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d009      	beq.n	800c10c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	2210      	movs	r2, #16
 800c0fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	2220      	movs	r2, #32
 800c104:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c108:	2301      	movs	r3, #1
 800c10a:	e020      	b.n	800c14e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	2240      	movs	r2, #64	@ 0x40
 800c112:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	3308      	adds	r3, #8
 800c11a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c11c:	697b      	ldr	r3, [r7, #20]
 800c11e:	e853 3f00 	ldrex	r3, [r3]
 800c122:	613b      	str	r3, [r7, #16]
   return(result);
 800c124:	693b      	ldr	r3, [r7, #16]
 800c126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c12a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	3308      	adds	r3, #8
 800c132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c134:	623a      	str	r2, [r7, #32]
 800c136:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c138:	69f9      	ldr	r1, [r7, #28]
 800c13a:	6a3a      	ldr	r2, [r7, #32]
 800c13c:	e841 2300 	strex	r3, r2, [r1]
 800c140:	61bb      	str	r3, [r7, #24]
   return(result);
 800c142:	69bb      	ldr	r3, [r7, #24]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d1e5      	bne.n	800c114 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c148:	2300      	movs	r3, #0
 800c14a:	e000      	b.n	800c14e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c14c:	2302      	movs	r3, #2
  }
}
 800c14e:	4618      	mov	r0, r3
 800c150:	3728      	adds	r7, #40	@ 0x28
 800c152:	46bd      	mov	sp, r7
 800c154:	bd80      	pop	{r7, pc}
 800c156:	bf00      	nop
 800c158:	0800d3df 	.word	0x0800d3df
 800c15c:	0800d479 	.word	0x0800d479
 800c160:	0800d5ff 	.word	0x0800d5ff

0800c164 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b0ba      	sub	sp, #232	@ 0xe8
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	69db      	ldr	r3, [r3, #28]
 800c172:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	689b      	ldr	r3, [r3, #8]
 800c186:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c18a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c18e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c192:	4013      	ands	r3, r2
 800c194:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c198:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d11b      	bne.n	800c1d8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c1a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c1a4:	f003 0320 	and.w	r3, r3, #32
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d015      	beq.n	800c1d8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c1ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c1b0:	f003 0320 	and.w	r3, r3, #32
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d105      	bne.n	800c1c4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c1b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c1bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d009      	beq.n	800c1d8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	f000 8300 	beq.w	800c7ce <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	4798      	blx	r3
      }
      return;
 800c1d6:	e2fa      	b.n	800c7ce <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c1d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	f000 8123 	beq.w	800c428 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c1e2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c1e6:	4b8d      	ldr	r3, [pc, #564]	@ (800c41c <HAL_UART_IRQHandler+0x2b8>)
 800c1e8:	4013      	ands	r3, r2
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d106      	bne.n	800c1fc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c1ee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c1f2:	4b8b      	ldr	r3, [pc, #556]	@ (800c420 <HAL_UART_IRQHandler+0x2bc>)
 800c1f4:	4013      	ands	r3, r2
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	f000 8116 	beq.w	800c428 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c1fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c200:	f003 0301 	and.w	r3, r3, #1
 800c204:	2b00      	cmp	r3, #0
 800c206:	d011      	beq.n	800c22c <HAL_UART_IRQHandler+0xc8>
 800c208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c20c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c210:	2b00      	cmp	r3, #0
 800c212:	d00b      	beq.n	800c22c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	2201      	movs	r2, #1
 800c21a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c222:	f043 0201 	orr.w	r2, r3, #1
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c22c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c230:	f003 0302 	and.w	r3, r3, #2
 800c234:	2b00      	cmp	r3, #0
 800c236:	d011      	beq.n	800c25c <HAL_UART_IRQHandler+0xf8>
 800c238:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c23c:	f003 0301 	and.w	r3, r3, #1
 800c240:	2b00      	cmp	r3, #0
 800c242:	d00b      	beq.n	800c25c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	2202      	movs	r2, #2
 800c24a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c252:	f043 0204 	orr.w	r2, r3, #4
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c25c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c260:	f003 0304 	and.w	r3, r3, #4
 800c264:	2b00      	cmp	r3, #0
 800c266:	d011      	beq.n	800c28c <HAL_UART_IRQHandler+0x128>
 800c268:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c26c:	f003 0301 	and.w	r3, r3, #1
 800c270:	2b00      	cmp	r3, #0
 800c272:	d00b      	beq.n	800c28c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	2204      	movs	r2, #4
 800c27a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c282:	f043 0202 	orr.w	r2, r3, #2
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c28c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c290:	f003 0308 	and.w	r3, r3, #8
 800c294:	2b00      	cmp	r3, #0
 800c296:	d017      	beq.n	800c2c8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c29c:	f003 0320 	and.w	r3, r3, #32
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d105      	bne.n	800c2b0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c2a4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c2a8:	4b5c      	ldr	r3, [pc, #368]	@ (800c41c <HAL_UART_IRQHandler+0x2b8>)
 800c2aa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d00b      	beq.n	800c2c8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	2208      	movs	r2, #8
 800c2b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2be:	f043 0208 	orr.w	r2, r3, #8
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c2c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d012      	beq.n	800c2fa <HAL_UART_IRQHandler+0x196>
 800c2d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c2d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d00c      	beq.n	800c2fa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c2e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2f0:	f043 0220 	orr.w	r2, r3, #32
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c300:	2b00      	cmp	r3, #0
 800c302:	f000 8266 	beq.w	800c7d2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c30a:	f003 0320 	and.w	r3, r3, #32
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d013      	beq.n	800c33a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c312:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c316:	f003 0320 	and.w	r3, r3, #32
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d105      	bne.n	800c32a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c31e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c326:	2b00      	cmp	r3, #0
 800c328:	d007      	beq.n	800c33a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d003      	beq.n	800c33a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c340:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	689b      	ldr	r3, [r3, #8]
 800c34a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c34e:	2b40      	cmp	r3, #64	@ 0x40
 800c350:	d005      	beq.n	800c35e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c352:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c356:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d054      	beq.n	800c408 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f000 ffd7 	bl	800d312 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	689b      	ldr	r3, [r3, #8]
 800c36a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c36e:	2b40      	cmp	r3, #64	@ 0x40
 800c370:	d146      	bne.n	800c400 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	3308      	adds	r3, #8
 800c378:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c37c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c380:	e853 3f00 	ldrex	r3, [r3]
 800c384:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c388:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c38c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c390:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	3308      	adds	r3, #8
 800c39a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c39e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c3a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c3aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c3ae:	e841 2300 	strex	r3, r2, [r1]
 800c3b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c3b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d1d9      	bne.n	800c372 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d017      	beq.n	800c3f8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3ce:	4a15      	ldr	r2, [pc, #84]	@ (800c424 <HAL_UART_IRQHandler+0x2c0>)
 800c3d0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f7fb fdbd 	bl	8007f58 <HAL_DMA_Abort_IT>
 800c3de:	4603      	mov	r3, r0
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d019      	beq.n	800c418 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ec:	687a      	ldr	r2, [r7, #4]
 800c3ee:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c3f2:	4610      	mov	r0, r2
 800c3f4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3f6:	e00f      	b.n	800c418 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c3f8:	6878      	ldr	r0, [r7, #4]
 800c3fa:	f7f9 faa3 	bl	8005944 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3fe:	e00b      	b.n	800c418 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f7f9 fa9f 	bl	8005944 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c406:	e007      	b.n	800c418 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c408:	6878      	ldr	r0, [r7, #4]
 800c40a:	f7f9 fa9b 	bl	8005944 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2200      	movs	r2, #0
 800c412:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c416:	e1dc      	b.n	800c7d2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c418:	bf00      	nop
    return;
 800c41a:	e1da      	b.n	800c7d2 <HAL_UART_IRQHandler+0x66e>
 800c41c:	10000001 	.word	0x10000001
 800c420:	04000120 	.word	0x04000120
 800c424:	0800d67f 	.word	0x0800d67f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c42c:	2b01      	cmp	r3, #1
 800c42e:	f040 8170 	bne.w	800c712 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c436:	f003 0310 	and.w	r3, r3, #16
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	f000 8169 	beq.w	800c712 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c444:	f003 0310 	and.w	r3, r3, #16
 800c448:	2b00      	cmp	r3, #0
 800c44a:	f000 8162 	beq.w	800c712 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	2210      	movs	r2, #16
 800c454:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	689b      	ldr	r3, [r3, #8]
 800c45c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c460:	2b40      	cmp	r3, #64	@ 0x40
 800c462:	f040 80d8 	bne.w	800c616 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	685b      	ldr	r3, [r3, #4]
 800c470:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c474:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c478:	2b00      	cmp	r3, #0
 800c47a:	f000 80af 	beq.w	800c5dc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c484:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c488:	429a      	cmp	r2, r3
 800c48a:	f080 80a7 	bcs.w	800c5dc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c494:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f003 0320 	and.w	r3, r3, #32
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	f040 8087 	bne.w	800c5ba <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c4b8:	e853 3f00 	ldrex	r3, [r3]
 800c4bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c4c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c4c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c4c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	461a      	mov	r2, r3
 800c4d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c4d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c4da:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4de:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c4e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c4e6:	e841 2300 	strex	r3, r2, [r1]
 800c4ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c4ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d1da      	bne.n	800c4ac <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	3308      	adds	r3, #8
 800c4fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c500:	e853 3f00 	ldrex	r3, [r3]
 800c504:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c506:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c508:	f023 0301 	bic.w	r3, r3, #1
 800c50c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	3308      	adds	r3, #8
 800c516:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c51a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c51e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c520:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c522:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c526:	e841 2300 	strex	r3, r2, [r1]
 800c52a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c52c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d1e1      	bne.n	800c4f6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	3308      	adds	r3, #8
 800c538:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c53a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c53c:	e853 3f00 	ldrex	r3, [r3]
 800c540:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c542:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c544:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c548:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	3308      	adds	r3, #8
 800c552:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c556:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c558:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c55a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c55c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c55e:	e841 2300 	strex	r3, r2, [r1]
 800c562:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c564:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c566:	2b00      	cmp	r3, #0
 800c568:	d1e3      	bne.n	800c532 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2220      	movs	r2, #32
 800c56e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	2200      	movs	r2, #0
 800c576:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c57e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c580:	e853 3f00 	ldrex	r3, [r3]
 800c584:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c586:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c588:	f023 0310 	bic.w	r3, r3, #16
 800c58c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	461a      	mov	r2, r3
 800c596:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c59a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c59c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c59e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c5a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c5a2:	e841 2300 	strex	r3, r2, [r1]
 800c5a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c5a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d1e4      	bne.n	800c578 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	f7fb fc76 	bl	8007ea6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	2202      	movs	r2, #2
 800c5be:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c5cc:	b29b      	uxth	r3, r3
 800c5ce:	1ad3      	subs	r3, r2, r3
 800c5d0:	b29b      	uxth	r3, r3
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	6878      	ldr	r0, [r7, #4]
 800c5d6:	f7f9 f871 	bl	80056bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c5da:	e0fc      	b.n	800c7d6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c5e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c5e6:	429a      	cmp	r2, r3
 800c5e8:	f040 80f5 	bne.w	800c7d6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	f003 0320 	and.w	r3, r3, #32
 800c5fa:	2b20      	cmp	r3, #32
 800c5fc:	f040 80eb 	bne.w	800c7d6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2202      	movs	r2, #2
 800c604:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c60c:	4619      	mov	r1, r3
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f7f9 f854 	bl	80056bc <HAL_UARTEx_RxEventCallback>
      return;
 800c614:	e0df      	b.n	800c7d6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c622:	b29b      	uxth	r3, r3
 800c624:	1ad3      	subs	r3, r2, r3
 800c626:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c630:	b29b      	uxth	r3, r3
 800c632:	2b00      	cmp	r3, #0
 800c634:	f000 80d1 	beq.w	800c7da <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800c638:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	f000 80cc 	beq.w	800c7da <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c64a:	e853 3f00 	ldrex	r3, [r3]
 800c64e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c652:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c656:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	461a      	mov	r2, r3
 800c660:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c664:	647b      	str	r3, [r7, #68]	@ 0x44
 800c666:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c668:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c66a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c66c:	e841 2300 	strex	r3, r2, [r1]
 800c670:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c674:	2b00      	cmp	r3, #0
 800c676:	d1e4      	bne.n	800c642 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	3308      	adds	r3, #8
 800c67e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c682:	e853 3f00 	ldrex	r3, [r3]
 800c686:	623b      	str	r3, [r7, #32]
   return(result);
 800c688:	6a3b      	ldr	r3, [r7, #32]
 800c68a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c68e:	f023 0301 	bic.w	r3, r3, #1
 800c692:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	3308      	adds	r3, #8
 800c69c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c6a0:	633a      	str	r2, [r7, #48]	@ 0x30
 800c6a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c6a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c6a8:	e841 2300 	strex	r3, r2, [r1]
 800c6ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d1e1      	bne.n	800c678 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2220      	movs	r2, #32
 800c6b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	2200      	movs	r2, #0
 800c6c0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ce:	693b      	ldr	r3, [r7, #16]
 800c6d0:	e853 3f00 	ldrex	r3, [r3]
 800c6d4:	60fb      	str	r3, [r7, #12]
   return(result);
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	f023 0310 	bic.w	r3, r3, #16
 800c6dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	461a      	mov	r2, r3
 800c6e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c6ea:	61fb      	str	r3, [r7, #28]
 800c6ec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6ee:	69b9      	ldr	r1, [r7, #24]
 800c6f0:	69fa      	ldr	r2, [r7, #28]
 800c6f2:	e841 2300 	strex	r3, r2, [r1]
 800c6f6:	617b      	str	r3, [r7, #20]
   return(result);
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d1e4      	bne.n	800c6c8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	2202      	movs	r2, #2
 800c702:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c704:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c708:	4619      	mov	r1, r3
 800c70a:	6878      	ldr	r0, [r7, #4]
 800c70c:	f7f8 ffd6 	bl	80056bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c710:	e063      	b.n	800c7da <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c716:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d00e      	beq.n	800c73c <HAL_UART_IRQHandler+0x5d8>
 800c71e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c726:	2b00      	cmp	r3, #0
 800c728:	d008      	beq.n	800c73c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c732:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	f000 ffdf 	bl	800d6f8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c73a:	e051      	b.n	800c7e0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c73c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c740:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c744:	2b00      	cmp	r3, #0
 800c746:	d014      	beq.n	800c772 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c74c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c750:	2b00      	cmp	r3, #0
 800c752:	d105      	bne.n	800c760 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c754:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c758:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d008      	beq.n	800c772 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c764:	2b00      	cmp	r3, #0
 800c766:	d03a      	beq.n	800c7de <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c76c:	6878      	ldr	r0, [r7, #4]
 800c76e:	4798      	blx	r3
    }
    return;
 800c770:	e035      	b.n	800c7de <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d009      	beq.n	800c792 <HAL_UART_IRQHandler+0x62e>
 800c77e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c786:	2b00      	cmp	r3, #0
 800c788:	d003      	beq.n	800c792 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 ff89 	bl	800d6a2 <UART_EndTransmit_IT>
    return;
 800c790:	e026      	b.n	800c7e0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c796:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d009      	beq.n	800c7b2 <HAL_UART_IRQHandler+0x64e>
 800c79e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7a2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d003      	beq.n	800c7b2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c7aa:	6878      	ldr	r0, [r7, #4]
 800c7ac:	f000 ffb8 	bl	800d720 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c7b0:	e016      	b.n	800c7e0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c7b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d010      	beq.n	800c7e0 <HAL_UART_IRQHandler+0x67c>
 800c7be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	da0c      	bge.n	800c7e0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c7c6:	6878      	ldr	r0, [r7, #4]
 800c7c8:	f000 ffa0 	bl	800d70c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c7cc:	e008      	b.n	800c7e0 <HAL_UART_IRQHandler+0x67c>
      return;
 800c7ce:	bf00      	nop
 800c7d0:	e006      	b.n	800c7e0 <HAL_UART_IRQHandler+0x67c>
    return;
 800c7d2:	bf00      	nop
 800c7d4:	e004      	b.n	800c7e0 <HAL_UART_IRQHandler+0x67c>
      return;
 800c7d6:	bf00      	nop
 800c7d8:	e002      	b.n	800c7e0 <HAL_UART_IRQHandler+0x67c>
      return;
 800c7da:	bf00      	nop
 800c7dc:	e000      	b.n	800c7e0 <HAL_UART_IRQHandler+0x67c>
    return;
 800c7de:	bf00      	nop
  }
}
 800c7e0:	37e8      	adds	r7, #232	@ 0xe8
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}
 800c7e6:	bf00      	nop

0800c7e8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c7e8:	b480      	push	{r7}
 800c7ea:	b083      	sub	sp, #12
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c7f0:	bf00      	nop
 800c7f2:	370c      	adds	r7, #12
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fa:	4770      	bx	lr

0800c7fc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c7fc:	b480      	push	{r7}
 800c7fe:	b083      	sub	sp, #12
 800c800:	af00      	add	r7, sp, #0
 800c802:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c804:	bf00      	nop
 800c806:	370c      	adds	r7, #12
 800c808:	46bd      	mov	sp, r7
 800c80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80e:	4770      	bx	lr

0800c810 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800c810:	b480      	push	{r7}
 800c812:	b083      	sub	sp, #12
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800c818:	bf00      	nop
 800c81a:	370c      	adds	r7, #12
 800c81c:	46bd      	mov	sp, r7
 800c81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c822:	4770      	bx	lr

0800c824 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c824:	b480      	push	{r7}
 800c826:	b083      	sub	sp, #12
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c82c:	bf00      	nop
 800c82e:	370c      	adds	r7, #12
 800c830:	46bd      	mov	sp, r7
 800c832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c836:	4770      	bx	lr

0800c838 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c838:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c83c:	b08c      	sub	sp, #48	@ 0x30
 800c83e:	af00      	add	r7, sp, #0
 800c840:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c842:	2300      	movs	r3, #0
 800c844:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c848:	697b      	ldr	r3, [r7, #20]
 800c84a:	689a      	ldr	r2, [r3, #8]
 800c84c:	697b      	ldr	r3, [r7, #20]
 800c84e:	691b      	ldr	r3, [r3, #16]
 800c850:	431a      	orrs	r2, r3
 800c852:	697b      	ldr	r3, [r7, #20]
 800c854:	695b      	ldr	r3, [r3, #20]
 800c856:	431a      	orrs	r2, r3
 800c858:	697b      	ldr	r3, [r7, #20]
 800c85a:	69db      	ldr	r3, [r3, #28]
 800c85c:	4313      	orrs	r3, r2
 800c85e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c860:	697b      	ldr	r3, [r7, #20]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	681a      	ldr	r2, [r3, #0]
 800c866:	4bab      	ldr	r3, [pc, #684]	@ (800cb14 <UART_SetConfig+0x2dc>)
 800c868:	4013      	ands	r3, r2
 800c86a:	697a      	ldr	r2, [r7, #20]
 800c86c:	6812      	ldr	r2, [r2, #0]
 800c86e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c870:	430b      	orrs	r3, r1
 800c872:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c874:	697b      	ldr	r3, [r7, #20]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	685b      	ldr	r3, [r3, #4]
 800c87a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c87e:	697b      	ldr	r3, [r7, #20]
 800c880:	68da      	ldr	r2, [r3, #12]
 800c882:	697b      	ldr	r3, [r7, #20]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	430a      	orrs	r2, r1
 800c888:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	699b      	ldr	r3, [r3, #24]
 800c88e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c890:	697b      	ldr	r3, [r7, #20]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	4aa0      	ldr	r2, [pc, #640]	@ (800cb18 <UART_SetConfig+0x2e0>)
 800c896:	4293      	cmp	r3, r2
 800c898:	d004      	beq.n	800c8a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c89a:	697b      	ldr	r3, [r7, #20]
 800c89c:	6a1b      	ldr	r3, [r3, #32]
 800c89e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c8a0:	4313      	orrs	r3, r2
 800c8a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	689b      	ldr	r3, [r3, #8]
 800c8aa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800c8ae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800c8b2:	697a      	ldr	r2, [r7, #20]
 800c8b4:	6812      	ldr	r2, [r2, #0]
 800c8b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c8b8:	430b      	orrs	r3, r1
 800c8ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8c2:	f023 010f 	bic.w	r1, r3, #15
 800c8c6:	697b      	ldr	r3, [r7, #20]
 800c8c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c8ca:	697b      	ldr	r3, [r7, #20]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	430a      	orrs	r2, r1
 800c8d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c8d2:	697b      	ldr	r3, [r7, #20]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	4a91      	ldr	r2, [pc, #580]	@ (800cb1c <UART_SetConfig+0x2e4>)
 800c8d8:	4293      	cmp	r3, r2
 800c8da:	d125      	bne.n	800c928 <UART_SetConfig+0xf0>
 800c8dc:	4b90      	ldr	r3, [pc, #576]	@ (800cb20 <UART_SetConfig+0x2e8>)
 800c8de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8e2:	f003 0303 	and.w	r3, r3, #3
 800c8e6:	2b03      	cmp	r3, #3
 800c8e8:	d81a      	bhi.n	800c920 <UART_SetConfig+0xe8>
 800c8ea:	a201      	add	r2, pc, #4	@ (adr r2, 800c8f0 <UART_SetConfig+0xb8>)
 800c8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8f0:	0800c901 	.word	0x0800c901
 800c8f4:	0800c911 	.word	0x0800c911
 800c8f8:	0800c909 	.word	0x0800c909
 800c8fc:	0800c919 	.word	0x0800c919
 800c900:	2301      	movs	r3, #1
 800c902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c906:	e0d6      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c908:	2302      	movs	r3, #2
 800c90a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c90e:	e0d2      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c910:	2304      	movs	r3, #4
 800c912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c916:	e0ce      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c918:	2308      	movs	r3, #8
 800c91a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c91e:	e0ca      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c920:	2310      	movs	r3, #16
 800c922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c926:	e0c6      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c928:	697b      	ldr	r3, [r7, #20]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	4a7d      	ldr	r2, [pc, #500]	@ (800cb24 <UART_SetConfig+0x2ec>)
 800c92e:	4293      	cmp	r3, r2
 800c930:	d138      	bne.n	800c9a4 <UART_SetConfig+0x16c>
 800c932:	4b7b      	ldr	r3, [pc, #492]	@ (800cb20 <UART_SetConfig+0x2e8>)
 800c934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c938:	f003 030c 	and.w	r3, r3, #12
 800c93c:	2b0c      	cmp	r3, #12
 800c93e:	d82d      	bhi.n	800c99c <UART_SetConfig+0x164>
 800c940:	a201      	add	r2, pc, #4	@ (adr r2, 800c948 <UART_SetConfig+0x110>)
 800c942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c946:	bf00      	nop
 800c948:	0800c97d 	.word	0x0800c97d
 800c94c:	0800c99d 	.word	0x0800c99d
 800c950:	0800c99d 	.word	0x0800c99d
 800c954:	0800c99d 	.word	0x0800c99d
 800c958:	0800c98d 	.word	0x0800c98d
 800c95c:	0800c99d 	.word	0x0800c99d
 800c960:	0800c99d 	.word	0x0800c99d
 800c964:	0800c99d 	.word	0x0800c99d
 800c968:	0800c985 	.word	0x0800c985
 800c96c:	0800c99d 	.word	0x0800c99d
 800c970:	0800c99d 	.word	0x0800c99d
 800c974:	0800c99d 	.word	0x0800c99d
 800c978:	0800c995 	.word	0x0800c995
 800c97c:	2300      	movs	r3, #0
 800c97e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c982:	e098      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c984:	2302      	movs	r3, #2
 800c986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c98a:	e094      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c98c:	2304      	movs	r3, #4
 800c98e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c992:	e090      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c994:	2308      	movs	r3, #8
 800c996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c99a:	e08c      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c99c:	2310      	movs	r3, #16
 800c99e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c9a2:	e088      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c9a4:	697b      	ldr	r3, [r7, #20]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	4a5f      	ldr	r2, [pc, #380]	@ (800cb28 <UART_SetConfig+0x2f0>)
 800c9aa:	4293      	cmp	r3, r2
 800c9ac:	d125      	bne.n	800c9fa <UART_SetConfig+0x1c2>
 800c9ae:	4b5c      	ldr	r3, [pc, #368]	@ (800cb20 <UART_SetConfig+0x2e8>)
 800c9b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c9b8:	2b30      	cmp	r3, #48	@ 0x30
 800c9ba:	d016      	beq.n	800c9ea <UART_SetConfig+0x1b2>
 800c9bc:	2b30      	cmp	r3, #48	@ 0x30
 800c9be:	d818      	bhi.n	800c9f2 <UART_SetConfig+0x1ba>
 800c9c0:	2b20      	cmp	r3, #32
 800c9c2:	d00a      	beq.n	800c9da <UART_SetConfig+0x1a2>
 800c9c4:	2b20      	cmp	r3, #32
 800c9c6:	d814      	bhi.n	800c9f2 <UART_SetConfig+0x1ba>
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d002      	beq.n	800c9d2 <UART_SetConfig+0x19a>
 800c9cc:	2b10      	cmp	r3, #16
 800c9ce:	d008      	beq.n	800c9e2 <UART_SetConfig+0x1aa>
 800c9d0:	e00f      	b.n	800c9f2 <UART_SetConfig+0x1ba>
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c9d8:	e06d      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c9da:	2302      	movs	r3, #2
 800c9dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c9e0:	e069      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c9e2:	2304      	movs	r3, #4
 800c9e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c9e8:	e065      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c9ea:	2308      	movs	r3, #8
 800c9ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c9f0:	e061      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c9f2:	2310      	movs	r3, #16
 800c9f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c9f8:	e05d      	b.n	800cab6 <UART_SetConfig+0x27e>
 800c9fa:	697b      	ldr	r3, [r7, #20]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	4a4b      	ldr	r2, [pc, #300]	@ (800cb2c <UART_SetConfig+0x2f4>)
 800ca00:	4293      	cmp	r3, r2
 800ca02:	d125      	bne.n	800ca50 <UART_SetConfig+0x218>
 800ca04:	4b46      	ldr	r3, [pc, #280]	@ (800cb20 <UART_SetConfig+0x2e8>)
 800ca06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca0a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ca0e:	2bc0      	cmp	r3, #192	@ 0xc0
 800ca10:	d016      	beq.n	800ca40 <UART_SetConfig+0x208>
 800ca12:	2bc0      	cmp	r3, #192	@ 0xc0
 800ca14:	d818      	bhi.n	800ca48 <UART_SetConfig+0x210>
 800ca16:	2b80      	cmp	r3, #128	@ 0x80
 800ca18:	d00a      	beq.n	800ca30 <UART_SetConfig+0x1f8>
 800ca1a:	2b80      	cmp	r3, #128	@ 0x80
 800ca1c:	d814      	bhi.n	800ca48 <UART_SetConfig+0x210>
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d002      	beq.n	800ca28 <UART_SetConfig+0x1f0>
 800ca22:	2b40      	cmp	r3, #64	@ 0x40
 800ca24:	d008      	beq.n	800ca38 <UART_SetConfig+0x200>
 800ca26:	e00f      	b.n	800ca48 <UART_SetConfig+0x210>
 800ca28:	2300      	movs	r3, #0
 800ca2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca2e:	e042      	b.n	800cab6 <UART_SetConfig+0x27e>
 800ca30:	2302      	movs	r3, #2
 800ca32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca36:	e03e      	b.n	800cab6 <UART_SetConfig+0x27e>
 800ca38:	2304      	movs	r3, #4
 800ca3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca3e:	e03a      	b.n	800cab6 <UART_SetConfig+0x27e>
 800ca40:	2308      	movs	r3, #8
 800ca42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca46:	e036      	b.n	800cab6 <UART_SetConfig+0x27e>
 800ca48:	2310      	movs	r3, #16
 800ca4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca4e:	e032      	b.n	800cab6 <UART_SetConfig+0x27e>
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	4a30      	ldr	r2, [pc, #192]	@ (800cb18 <UART_SetConfig+0x2e0>)
 800ca56:	4293      	cmp	r3, r2
 800ca58:	d12a      	bne.n	800cab0 <UART_SetConfig+0x278>
 800ca5a:	4b31      	ldr	r3, [pc, #196]	@ (800cb20 <UART_SetConfig+0x2e8>)
 800ca5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ca64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ca68:	d01a      	beq.n	800caa0 <UART_SetConfig+0x268>
 800ca6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ca6e:	d81b      	bhi.n	800caa8 <UART_SetConfig+0x270>
 800ca70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ca74:	d00c      	beq.n	800ca90 <UART_SetConfig+0x258>
 800ca76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ca7a:	d815      	bhi.n	800caa8 <UART_SetConfig+0x270>
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d003      	beq.n	800ca88 <UART_SetConfig+0x250>
 800ca80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ca84:	d008      	beq.n	800ca98 <UART_SetConfig+0x260>
 800ca86:	e00f      	b.n	800caa8 <UART_SetConfig+0x270>
 800ca88:	2300      	movs	r3, #0
 800ca8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca8e:	e012      	b.n	800cab6 <UART_SetConfig+0x27e>
 800ca90:	2302      	movs	r3, #2
 800ca92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca96:	e00e      	b.n	800cab6 <UART_SetConfig+0x27e>
 800ca98:	2304      	movs	r3, #4
 800ca9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca9e:	e00a      	b.n	800cab6 <UART_SetConfig+0x27e>
 800caa0:	2308      	movs	r3, #8
 800caa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800caa6:	e006      	b.n	800cab6 <UART_SetConfig+0x27e>
 800caa8:	2310      	movs	r3, #16
 800caaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800caae:	e002      	b.n	800cab6 <UART_SetConfig+0x27e>
 800cab0:	2310      	movs	r3, #16
 800cab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4a17      	ldr	r2, [pc, #92]	@ (800cb18 <UART_SetConfig+0x2e0>)
 800cabc:	4293      	cmp	r3, r2
 800cabe:	f040 80a8 	bne.w	800cc12 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cac2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cac6:	2b08      	cmp	r3, #8
 800cac8:	d834      	bhi.n	800cb34 <UART_SetConfig+0x2fc>
 800caca:	a201      	add	r2, pc, #4	@ (adr r2, 800cad0 <UART_SetConfig+0x298>)
 800cacc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cad0:	0800caf5 	.word	0x0800caf5
 800cad4:	0800cb35 	.word	0x0800cb35
 800cad8:	0800cafd 	.word	0x0800cafd
 800cadc:	0800cb35 	.word	0x0800cb35
 800cae0:	0800cb03 	.word	0x0800cb03
 800cae4:	0800cb35 	.word	0x0800cb35
 800cae8:	0800cb35 	.word	0x0800cb35
 800caec:	0800cb35 	.word	0x0800cb35
 800caf0:	0800cb0b 	.word	0x0800cb0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800caf4:	f7fe ff58 	bl	800b9a8 <HAL_RCC_GetPCLK1Freq>
 800caf8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cafa:	e021      	b.n	800cb40 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cafc:	4b0c      	ldr	r3, [pc, #48]	@ (800cb30 <UART_SetConfig+0x2f8>)
 800cafe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cb00:	e01e      	b.n	800cb40 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cb02:	f7fe fee3 	bl	800b8cc <HAL_RCC_GetSysClockFreq>
 800cb06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cb08:	e01a      	b.n	800cb40 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cb0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cb0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cb10:	e016      	b.n	800cb40 <UART_SetConfig+0x308>
 800cb12:	bf00      	nop
 800cb14:	cfff69f3 	.word	0xcfff69f3
 800cb18:	40008000 	.word	0x40008000
 800cb1c:	40013800 	.word	0x40013800
 800cb20:	40021000 	.word	0x40021000
 800cb24:	40004400 	.word	0x40004400
 800cb28:	40004800 	.word	0x40004800
 800cb2c:	40004c00 	.word	0x40004c00
 800cb30:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800cb34:	2300      	movs	r3, #0
 800cb36:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cb38:	2301      	movs	r3, #1
 800cb3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cb3e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cb40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	f000 812a 	beq.w	800cd9c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cb48:	697b      	ldr	r3, [r7, #20]
 800cb4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb4c:	4a9e      	ldr	r2, [pc, #632]	@ (800cdc8 <UART_SetConfig+0x590>)
 800cb4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cb52:	461a      	mov	r2, r3
 800cb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb56:	fbb3 f3f2 	udiv	r3, r3, r2
 800cb5a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cb5c:	697b      	ldr	r3, [r7, #20]
 800cb5e:	685a      	ldr	r2, [r3, #4]
 800cb60:	4613      	mov	r3, r2
 800cb62:	005b      	lsls	r3, r3, #1
 800cb64:	4413      	add	r3, r2
 800cb66:	69ba      	ldr	r2, [r7, #24]
 800cb68:	429a      	cmp	r2, r3
 800cb6a:	d305      	bcc.n	800cb78 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cb6c:	697b      	ldr	r3, [r7, #20]
 800cb6e:	685b      	ldr	r3, [r3, #4]
 800cb70:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cb72:	69ba      	ldr	r2, [r7, #24]
 800cb74:	429a      	cmp	r2, r3
 800cb76:	d903      	bls.n	800cb80 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800cb78:	2301      	movs	r3, #1
 800cb7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cb7e:	e10d      	b.n	800cd9c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cb80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb82:	2200      	movs	r2, #0
 800cb84:	60bb      	str	r3, [r7, #8]
 800cb86:	60fa      	str	r2, [r7, #12]
 800cb88:	697b      	ldr	r3, [r7, #20]
 800cb8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb8c:	4a8e      	ldr	r2, [pc, #568]	@ (800cdc8 <UART_SetConfig+0x590>)
 800cb8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cb92:	b29b      	uxth	r3, r3
 800cb94:	2200      	movs	r2, #0
 800cb96:	603b      	str	r3, [r7, #0]
 800cb98:	607a      	str	r2, [r7, #4]
 800cb9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800cba2:	f7f4 f829 	bl	8000bf8 <__aeabi_uldivmod>
 800cba6:	4602      	mov	r2, r0
 800cba8:	460b      	mov	r3, r1
 800cbaa:	4610      	mov	r0, r2
 800cbac:	4619      	mov	r1, r3
 800cbae:	f04f 0200 	mov.w	r2, #0
 800cbb2:	f04f 0300 	mov.w	r3, #0
 800cbb6:	020b      	lsls	r3, r1, #8
 800cbb8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cbbc:	0202      	lsls	r2, r0, #8
 800cbbe:	6979      	ldr	r1, [r7, #20]
 800cbc0:	6849      	ldr	r1, [r1, #4]
 800cbc2:	0849      	lsrs	r1, r1, #1
 800cbc4:	2000      	movs	r0, #0
 800cbc6:	460c      	mov	r4, r1
 800cbc8:	4605      	mov	r5, r0
 800cbca:	eb12 0804 	adds.w	r8, r2, r4
 800cbce:	eb43 0905 	adc.w	r9, r3, r5
 800cbd2:	697b      	ldr	r3, [r7, #20]
 800cbd4:	685b      	ldr	r3, [r3, #4]
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	469a      	mov	sl, r3
 800cbda:	4693      	mov	fp, r2
 800cbdc:	4652      	mov	r2, sl
 800cbde:	465b      	mov	r3, fp
 800cbe0:	4640      	mov	r0, r8
 800cbe2:	4649      	mov	r1, r9
 800cbe4:	f7f4 f808 	bl	8000bf8 <__aeabi_uldivmod>
 800cbe8:	4602      	mov	r2, r0
 800cbea:	460b      	mov	r3, r1
 800cbec:	4613      	mov	r3, r2
 800cbee:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cbf0:	6a3b      	ldr	r3, [r7, #32]
 800cbf2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cbf6:	d308      	bcc.n	800cc0a <UART_SetConfig+0x3d2>
 800cbf8:	6a3b      	ldr	r3, [r7, #32]
 800cbfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cbfe:	d204      	bcs.n	800cc0a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	6a3a      	ldr	r2, [r7, #32]
 800cc06:	60da      	str	r2, [r3, #12]
 800cc08:	e0c8      	b.n	800cd9c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cc10:	e0c4      	b.n	800cd9c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	69db      	ldr	r3, [r3, #28]
 800cc16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cc1a:	d167      	bne.n	800ccec <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800cc1c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cc20:	2b08      	cmp	r3, #8
 800cc22:	d828      	bhi.n	800cc76 <UART_SetConfig+0x43e>
 800cc24:	a201      	add	r2, pc, #4	@ (adr r2, 800cc2c <UART_SetConfig+0x3f4>)
 800cc26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc2a:	bf00      	nop
 800cc2c:	0800cc51 	.word	0x0800cc51
 800cc30:	0800cc59 	.word	0x0800cc59
 800cc34:	0800cc61 	.word	0x0800cc61
 800cc38:	0800cc77 	.word	0x0800cc77
 800cc3c:	0800cc67 	.word	0x0800cc67
 800cc40:	0800cc77 	.word	0x0800cc77
 800cc44:	0800cc77 	.word	0x0800cc77
 800cc48:	0800cc77 	.word	0x0800cc77
 800cc4c:	0800cc6f 	.word	0x0800cc6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cc50:	f7fe feaa 	bl	800b9a8 <HAL_RCC_GetPCLK1Freq>
 800cc54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cc56:	e014      	b.n	800cc82 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cc58:	f7fe febc 	bl	800b9d4 <HAL_RCC_GetPCLK2Freq>
 800cc5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cc5e:	e010      	b.n	800cc82 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cc60:	4b5a      	ldr	r3, [pc, #360]	@ (800cdcc <UART_SetConfig+0x594>)
 800cc62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cc64:	e00d      	b.n	800cc82 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cc66:	f7fe fe31 	bl	800b8cc <HAL_RCC_GetSysClockFreq>
 800cc6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cc6c:	e009      	b.n	800cc82 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cc6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cc72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cc74:	e005      	b.n	800cc82 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800cc76:	2300      	movs	r3, #0
 800cc78:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cc7a:	2301      	movs	r3, #1
 800cc7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cc80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cc82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	f000 8089 	beq.w	800cd9c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cc8a:	697b      	ldr	r3, [r7, #20]
 800cc8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc8e:	4a4e      	ldr	r2, [pc, #312]	@ (800cdc8 <UART_SetConfig+0x590>)
 800cc90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cc94:	461a      	mov	r2, r3
 800cc96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc98:	fbb3 f3f2 	udiv	r3, r3, r2
 800cc9c:	005a      	lsls	r2, r3, #1
 800cc9e:	697b      	ldr	r3, [r7, #20]
 800cca0:	685b      	ldr	r3, [r3, #4]
 800cca2:	085b      	lsrs	r3, r3, #1
 800cca4:	441a      	add	r2, r3
 800cca6:	697b      	ldr	r3, [r7, #20]
 800cca8:	685b      	ldr	r3, [r3, #4]
 800ccaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ccb0:	6a3b      	ldr	r3, [r7, #32]
 800ccb2:	2b0f      	cmp	r3, #15
 800ccb4:	d916      	bls.n	800cce4 <UART_SetConfig+0x4ac>
 800ccb6:	6a3b      	ldr	r3, [r7, #32]
 800ccb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ccbc:	d212      	bcs.n	800cce4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ccbe:	6a3b      	ldr	r3, [r7, #32]
 800ccc0:	b29b      	uxth	r3, r3
 800ccc2:	f023 030f 	bic.w	r3, r3, #15
 800ccc6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ccc8:	6a3b      	ldr	r3, [r7, #32]
 800ccca:	085b      	lsrs	r3, r3, #1
 800cccc:	b29b      	uxth	r3, r3
 800ccce:	f003 0307 	and.w	r3, r3, #7
 800ccd2:	b29a      	uxth	r2, r3
 800ccd4:	8bfb      	ldrh	r3, [r7, #30]
 800ccd6:	4313      	orrs	r3, r2
 800ccd8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ccda:	697b      	ldr	r3, [r7, #20]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	8bfa      	ldrh	r2, [r7, #30]
 800cce0:	60da      	str	r2, [r3, #12]
 800cce2:	e05b      	b.n	800cd9c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800cce4:	2301      	movs	r3, #1
 800cce6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ccea:	e057      	b.n	800cd9c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ccec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ccf0:	2b08      	cmp	r3, #8
 800ccf2:	d828      	bhi.n	800cd46 <UART_SetConfig+0x50e>
 800ccf4:	a201      	add	r2, pc, #4	@ (adr r2, 800ccfc <UART_SetConfig+0x4c4>)
 800ccf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccfa:	bf00      	nop
 800ccfc:	0800cd21 	.word	0x0800cd21
 800cd00:	0800cd29 	.word	0x0800cd29
 800cd04:	0800cd31 	.word	0x0800cd31
 800cd08:	0800cd47 	.word	0x0800cd47
 800cd0c:	0800cd37 	.word	0x0800cd37
 800cd10:	0800cd47 	.word	0x0800cd47
 800cd14:	0800cd47 	.word	0x0800cd47
 800cd18:	0800cd47 	.word	0x0800cd47
 800cd1c:	0800cd3f 	.word	0x0800cd3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cd20:	f7fe fe42 	bl	800b9a8 <HAL_RCC_GetPCLK1Freq>
 800cd24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cd26:	e014      	b.n	800cd52 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cd28:	f7fe fe54 	bl	800b9d4 <HAL_RCC_GetPCLK2Freq>
 800cd2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cd2e:	e010      	b.n	800cd52 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cd30:	4b26      	ldr	r3, [pc, #152]	@ (800cdcc <UART_SetConfig+0x594>)
 800cd32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cd34:	e00d      	b.n	800cd52 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cd36:	f7fe fdc9 	bl	800b8cc <HAL_RCC_GetSysClockFreq>
 800cd3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cd3c:	e009      	b.n	800cd52 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cd3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cd44:	e005      	b.n	800cd52 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800cd46:	2300      	movs	r3, #0
 800cd48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cd4a:	2301      	movs	r3, #1
 800cd4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cd50:	bf00      	nop
    }

    if (pclk != 0U)
 800cd52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d021      	beq.n	800cd9c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cd58:	697b      	ldr	r3, [r7, #20]
 800cd5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd5c:	4a1a      	ldr	r2, [pc, #104]	@ (800cdc8 <UART_SetConfig+0x590>)
 800cd5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cd62:	461a      	mov	r2, r3
 800cd64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd66:	fbb3 f2f2 	udiv	r2, r3, r2
 800cd6a:	697b      	ldr	r3, [r7, #20]
 800cd6c:	685b      	ldr	r3, [r3, #4]
 800cd6e:	085b      	lsrs	r3, r3, #1
 800cd70:	441a      	add	r2, r3
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	685b      	ldr	r3, [r3, #4]
 800cd76:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd7a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cd7c:	6a3b      	ldr	r3, [r7, #32]
 800cd7e:	2b0f      	cmp	r3, #15
 800cd80:	d909      	bls.n	800cd96 <UART_SetConfig+0x55e>
 800cd82:	6a3b      	ldr	r3, [r7, #32]
 800cd84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd88:	d205      	bcs.n	800cd96 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cd8a:	6a3b      	ldr	r3, [r7, #32]
 800cd8c:	b29a      	uxth	r2, r3
 800cd8e:	697b      	ldr	r3, [r7, #20]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	60da      	str	r2, [r3, #12]
 800cd94:	e002      	b.n	800cd9c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800cd96:	2301      	movs	r3, #1
 800cd98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800cd9c:	697b      	ldr	r3, [r7, #20]
 800cd9e:	2201      	movs	r2, #1
 800cda0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800cda4:	697b      	ldr	r3, [r7, #20]
 800cda6:	2201      	movs	r2, #1
 800cda8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cdac:	697b      	ldr	r3, [r7, #20]
 800cdae:	2200      	movs	r2, #0
 800cdb0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800cdb2:	697b      	ldr	r3, [r7, #20]
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800cdb8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	3730      	adds	r7, #48	@ 0x30
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cdc6:	bf00      	nop
 800cdc8:	08016558 	.word	0x08016558
 800cdcc:	00f42400 	.word	0x00f42400

0800cdd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cdd0:	b480      	push	{r7}
 800cdd2:	b083      	sub	sp, #12
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cddc:	f003 0308 	and.w	r3, r3, #8
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d00a      	beq.n	800cdfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	685b      	ldr	r3, [r3, #4]
 800cdea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	430a      	orrs	r2, r1
 800cdf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdfe:	f003 0301 	and.w	r3, r3, #1
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d00a      	beq.n	800ce1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	685b      	ldr	r3, [r3, #4]
 800ce0c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	430a      	orrs	r2, r1
 800ce1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce20:	f003 0302 	and.w	r3, r3, #2
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d00a      	beq.n	800ce3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	685b      	ldr	r3, [r3, #4]
 800ce2e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	430a      	orrs	r2, r1
 800ce3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce42:	f003 0304 	and.w	r3, r3, #4
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d00a      	beq.n	800ce60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	685b      	ldr	r3, [r3, #4]
 800ce50:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	430a      	orrs	r2, r1
 800ce5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce64:	f003 0310 	and.w	r3, r3, #16
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d00a      	beq.n	800ce82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	689b      	ldr	r3, [r3, #8]
 800ce72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	430a      	orrs	r2, r1
 800ce80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce86:	f003 0320 	and.w	r3, r3, #32
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d00a      	beq.n	800cea4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	689b      	ldr	r3, [r3, #8]
 800ce94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	430a      	orrs	r2, r1
 800cea2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d01a      	beq.n	800cee6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	685b      	ldr	r3, [r3, #4]
 800ceb6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	430a      	orrs	r2, r1
 800cec4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ceca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cece:	d10a      	bne.n	800cee6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	685b      	ldr	r3, [r3, #4]
 800ced6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	430a      	orrs	r2, r1
 800cee4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ceea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d00a      	beq.n	800cf08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	685b      	ldr	r3, [r3, #4]
 800cef8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	430a      	orrs	r2, r1
 800cf06:	605a      	str	r2, [r3, #4]
  }
}
 800cf08:	bf00      	nop
 800cf0a:	370c      	adds	r7, #12
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf12:	4770      	bx	lr

0800cf14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b098      	sub	sp, #96	@ 0x60
 800cf18:	af02      	add	r7, sp, #8
 800cf1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	2200      	movs	r2, #0
 800cf20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cf24:	f7f8 feb8 	bl	8005c98 <HAL_GetTick>
 800cf28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	f003 0308 	and.w	r3, r3, #8
 800cf34:	2b08      	cmp	r3, #8
 800cf36:	d12f      	bne.n	800cf98 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cf38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cf3c:	9300      	str	r3, [sp, #0]
 800cf3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf40:	2200      	movs	r2, #0
 800cf42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cf46:	6878      	ldr	r0, [r7, #4]
 800cf48:	f000 f88e 	bl	800d068 <UART_WaitOnFlagUntilTimeout>
 800cf4c:	4603      	mov	r3, r0
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d022      	beq.n	800cf98 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf5a:	e853 3f00 	ldrex	r3, [r3]
 800cf5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cf60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cf66:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	461a      	mov	r2, r3
 800cf6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf70:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf72:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cf76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cf78:	e841 2300 	strex	r3, r2, [r1]
 800cf7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cf7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d1e6      	bne.n	800cf52 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	2220      	movs	r2, #32
 800cf88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2200      	movs	r2, #0
 800cf90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cf94:	2303      	movs	r3, #3
 800cf96:	e063      	b.n	800d060 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	f003 0304 	and.w	r3, r3, #4
 800cfa2:	2b04      	cmp	r3, #4
 800cfa4:	d149      	bne.n	800d03a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cfa6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cfaa:	9300      	str	r3, [sp, #0]
 800cfac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cfae:	2200      	movs	r2, #0
 800cfb0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800cfb4:	6878      	ldr	r0, [r7, #4]
 800cfb6:	f000 f857 	bl	800d068 <UART_WaitOnFlagUntilTimeout>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d03c      	beq.n	800d03a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfc8:	e853 3f00 	ldrex	r3, [r3]
 800cfcc:	623b      	str	r3, [r7, #32]
   return(result);
 800cfce:	6a3b      	ldr	r3, [r7, #32]
 800cfd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cfd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	461a      	mov	r2, r3
 800cfdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfde:	633b      	str	r3, [r7, #48]	@ 0x30
 800cfe0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfe2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cfe4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cfe6:	e841 2300 	strex	r3, r2, [r1]
 800cfea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cfec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d1e6      	bne.n	800cfc0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	3308      	adds	r3, #8
 800cff8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cffa:	693b      	ldr	r3, [r7, #16]
 800cffc:	e853 3f00 	ldrex	r3, [r3]
 800d000:	60fb      	str	r3, [r7, #12]
   return(result);
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	f023 0301 	bic.w	r3, r3, #1
 800d008:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	3308      	adds	r3, #8
 800d010:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d012:	61fa      	str	r2, [r7, #28]
 800d014:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d016:	69b9      	ldr	r1, [r7, #24]
 800d018:	69fa      	ldr	r2, [r7, #28]
 800d01a:	e841 2300 	strex	r3, r2, [r1]
 800d01e:	617b      	str	r3, [r7, #20]
   return(result);
 800d020:	697b      	ldr	r3, [r7, #20]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d1e5      	bne.n	800cff2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2220      	movs	r2, #32
 800d02a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	2200      	movs	r2, #0
 800d032:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d036:	2303      	movs	r3, #3
 800d038:	e012      	b.n	800d060 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	2220      	movs	r2, #32
 800d03e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2220      	movs	r2, #32
 800d046:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2200      	movs	r2, #0
 800d04e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2200      	movs	r2, #0
 800d054:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	2200      	movs	r2, #0
 800d05a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d05e:	2300      	movs	r3, #0
}
 800d060:	4618      	mov	r0, r3
 800d062:	3758      	adds	r7, #88	@ 0x58
 800d064:	46bd      	mov	sp, r7
 800d066:	bd80      	pop	{r7, pc}

0800d068 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b084      	sub	sp, #16
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	60f8      	str	r0, [r7, #12]
 800d070:	60b9      	str	r1, [r7, #8]
 800d072:	603b      	str	r3, [r7, #0]
 800d074:	4613      	mov	r3, r2
 800d076:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d078:	e04f      	b.n	800d11a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d07a:	69bb      	ldr	r3, [r7, #24]
 800d07c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d080:	d04b      	beq.n	800d11a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d082:	f7f8 fe09 	bl	8005c98 <HAL_GetTick>
 800d086:	4602      	mov	r2, r0
 800d088:	683b      	ldr	r3, [r7, #0]
 800d08a:	1ad3      	subs	r3, r2, r3
 800d08c:	69ba      	ldr	r2, [r7, #24]
 800d08e:	429a      	cmp	r2, r3
 800d090:	d302      	bcc.n	800d098 <UART_WaitOnFlagUntilTimeout+0x30>
 800d092:	69bb      	ldr	r3, [r7, #24]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d101      	bne.n	800d09c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d098:	2303      	movs	r3, #3
 800d09a:	e04e      	b.n	800d13a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f003 0304 	and.w	r3, r3, #4
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d037      	beq.n	800d11a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	2b80      	cmp	r3, #128	@ 0x80
 800d0ae:	d034      	beq.n	800d11a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d0b0:	68bb      	ldr	r3, [r7, #8]
 800d0b2:	2b40      	cmp	r3, #64	@ 0x40
 800d0b4:	d031      	beq.n	800d11a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	69db      	ldr	r3, [r3, #28]
 800d0bc:	f003 0308 	and.w	r3, r3, #8
 800d0c0:	2b08      	cmp	r3, #8
 800d0c2:	d110      	bne.n	800d0e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	2208      	movs	r2, #8
 800d0ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d0cc:	68f8      	ldr	r0, [r7, #12]
 800d0ce:	f000 f920 	bl	800d312 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	2208      	movs	r2, #8
 800d0d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	2200      	movs	r2, #0
 800d0de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d0e2:	2301      	movs	r3, #1
 800d0e4:	e029      	b.n	800d13a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	69db      	ldr	r3, [r3, #28]
 800d0ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d0f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d0f4:	d111      	bne.n	800d11a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d0fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d100:	68f8      	ldr	r0, [r7, #12]
 800d102:	f000 f906 	bl	800d312 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	2220      	movs	r2, #32
 800d10a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	2200      	movs	r2, #0
 800d112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d116:	2303      	movs	r3, #3
 800d118:	e00f      	b.n	800d13a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	69da      	ldr	r2, [r3, #28]
 800d120:	68bb      	ldr	r3, [r7, #8]
 800d122:	4013      	ands	r3, r2
 800d124:	68ba      	ldr	r2, [r7, #8]
 800d126:	429a      	cmp	r2, r3
 800d128:	bf0c      	ite	eq
 800d12a:	2301      	moveq	r3, #1
 800d12c:	2300      	movne	r3, #0
 800d12e:	b2db      	uxtb	r3, r3
 800d130:	461a      	mov	r2, r3
 800d132:	79fb      	ldrb	r3, [r7, #7]
 800d134:	429a      	cmp	r2, r3
 800d136:	d0a0      	beq.n	800d07a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d138:	2300      	movs	r3, #0
}
 800d13a:	4618      	mov	r0, r3
 800d13c:	3710      	adds	r7, #16
 800d13e:	46bd      	mov	sp, r7
 800d140:	bd80      	pop	{r7, pc}
	...

0800d144 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d144:	b580      	push	{r7, lr}
 800d146:	b096      	sub	sp, #88	@ 0x58
 800d148:	af00      	add	r7, sp, #0
 800d14a:	60f8      	str	r0, [r7, #12]
 800d14c:	60b9      	str	r1, [r7, #8]
 800d14e:	4613      	mov	r3, r2
 800d150:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	68ba      	ldr	r2, [r7, #8]
 800d156:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	88fa      	ldrh	r2, [r7, #6]
 800d15c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	2200      	movs	r2, #0
 800d164:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	2222      	movs	r2, #34	@ 0x22
 800d16c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d176:	2b00      	cmp	r3, #0
 800d178:	d02d      	beq.n	800d1d6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d180:	4a40      	ldr	r2, [pc, #256]	@ (800d284 <UART_Start_Receive_DMA+0x140>)
 800d182:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d18a:	4a3f      	ldr	r2, [pc, #252]	@ (800d288 <UART_Start_Receive_DMA+0x144>)
 800d18c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d194:	4a3d      	ldr	r2, [pc, #244]	@ (800d28c <UART_Start_Receive_DMA+0x148>)
 800d196:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d19e:	2200      	movs	r2, #0
 800d1a0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	3324      	adds	r3, #36	@ 0x24
 800d1ae:	4619      	mov	r1, r3
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1b4:	461a      	mov	r2, r3
 800d1b6:	88fb      	ldrh	r3, [r7, #6]
 800d1b8:	f7fa fdfa 	bl	8007db0 <HAL_DMA_Start_IT>
 800d1bc:	4603      	mov	r3, r0
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d009      	beq.n	800d1d6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	2210      	movs	r2, #16
 800d1c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	2220      	movs	r2, #32
 800d1ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d1d2:	2301      	movs	r3, #1
 800d1d4:	e051      	b.n	800d27a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	691b      	ldr	r3, [r3, #16]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d018      	beq.n	800d210 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1e6:	e853 3f00 	ldrex	r3, [r3]
 800d1ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d1ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d1f2:	657b      	str	r3, [r7, #84]	@ 0x54
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	461a      	mov	r2, r3
 800d1fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d1fe:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d200:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d202:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d204:	e841 2300 	strex	r3, r2, [r1]
 800d208:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d20a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d1e6      	bne.n	800d1de <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	3308      	adds	r3, #8
 800d216:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d21a:	e853 3f00 	ldrex	r3, [r3]
 800d21e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d222:	f043 0301 	orr.w	r3, r3, #1
 800d226:	653b      	str	r3, [r7, #80]	@ 0x50
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	3308      	adds	r3, #8
 800d22e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d230:	637a      	str	r2, [r7, #52]	@ 0x34
 800d232:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d234:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d236:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d238:	e841 2300 	strex	r3, r2, [r1]
 800d23c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d23e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d240:	2b00      	cmp	r3, #0
 800d242:	d1e5      	bne.n	800d210 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	3308      	adds	r3, #8
 800d24a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d24c:	697b      	ldr	r3, [r7, #20]
 800d24e:	e853 3f00 	ldrex	r3, [r3]
 800d252:	613b      	str	r3, [r7, #16]
   return(result);
 800d254:	693b      	ldr	r3, [r7, #16]
 800d256:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d25a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	3308      	adds	r3, #8
 800d262:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d264:	623a      	str	r2, [r7, #32]
 800d266:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d268:	69f9      	ldr	r1, [r7, #28]
 800d26a:	6a3a      	ldr	r2, [r7, #32]
 800d26c:	e841 2300 	strex	r3, r2, [r1]
 800d270:	61bb      	str	r3, [r7, #24]
   return(result);
 800d272:	69bb      	ldr	r3, [r7, #24]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d1e5      	bne.n	800d244 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d278:	2300      	movs	r3, #0
}
 800d27a:	4618      	mov	r0, r3
 800d27c:	3758      	adds	r7, #88	@ 0x58
 800d27e:	46bd      	mov	sp, r7
 800d280:	bd80      	pop	{r7, pc}
 800d282:	bf00      	nop
 800d284:	0800d495 	.word	0x0800d495
 800d288:	0800d5c1 	.word	0x0800d5c1
 800d28c:	0800d5ff 	.word	0x0800d5ff

0800d290 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d290:	b480      	push	{r7}
 800d292:	b08f      	sub	sp, #60	@ 0x3c
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d29e:	6a3b      	ldr	r3, [r7, #32]
 800d2a0:	e853 3f00 	ldrex	r3, [r3]
 800d2a4:	61fb      	str	r3, [r7, #28]
   return(result);
 800d2a6:	69fb      	ldr	r3, [r7, #28]
 800d2a8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d2ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d2b8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d2bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d2be:	e841 2300 	strex	r3, r2, [r1]
 800d2c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d2c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d1e6      	bne.n	800d298 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	3308      	adds	r3, #8
 800d2d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	e853 3f00 	ldrex	r3, [r3]
 800d2d8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d2da:	68bb      	ldr	r3, [r7, #8]
 800d2dc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d2e0:	633b      	str	r3, [r7, #48]	@ 0x30
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	3308      	adds	r3, #8
 800d2e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d2ea:	61ba      	str	r2, [r7, #24]
 800d2ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2ee:	6979      	ldr	r1, [r7, #20]
 800d2f0:	69ba      	ldr	r2, [r7, #24]
 800d2f2:	e841 2300 	strex	r3, r2, [r1]
 800d2f6:	613b      	str	r3, [r7, #16]
   return(result);
 800d2f8:	693b      	ldr	r3, [r7, #16]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d1e5      	bne.n	800d2ca <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2220      	movs	r2, #32
 800d302:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d306:	bf00      	nop
 800d308:	373c      	adds	r7, #60	@ 0x3c
 800d30a:	46bd      	mov	sp, r7
 800d30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d310:	4770      	bx	lr

0800d312 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d312:	b480      	push	{r7}
 800d314:	b095      	sub	sp, #84	@ 0x54
 800d316:	af00      	add	r7, sp, #0
 800d318:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d322:	e853 3f00 	ldrex	r3, [r3]
 800d326:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d32a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d32e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	461a      	mov	r2, r3
 800d336:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d338:	643b      	str	r3, [r7, #64]	@ 0x40
 800d33a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d33c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d33e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d340:	e841 2300 	strex	r3, r2, [r1]
 800d344:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d1e6      	bne.n	800d31a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	3308      	adds	r3, #8
 800d352:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d354:	6a3b      	ldr	r3, [r7, #32]
 800d356:	e853 3f00 	ldrex	r3, [r3]
 800d35a:	61fb      	str	r3, [r7, #28]
   return(result);
 800d35c:	69fb      	ldr	r3, [r7, #28]
 800d35e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d362:	f023 0301 	bic.w	r3, r3, #1
 800d366:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	3308      	adds	r3, #8
 800d36e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d370:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d372:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d374:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d376:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d378:	e841 2300 	strex	r3, r2, [r1]
 800d37c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d37e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d380:	2b00      	cmp	r3, #0
 800d382:	d1e3      	bne.n	800d34c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d388:	2b01      	cmp	r3, #1
 800d38a:	d118      	bne.n	800d3be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	e853 3f00 	ldrex	r3, [r3]
 800d398:	60bb      	str	r3, [r7, #8]
   return(result);
 800d39a:	68bb      	ldr	r3, [r7, #8]
 800d39c:	f023 0310 	bic.w	r3, r3, #16
 800d3a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	461a      	mov	r2, r3
 800d3a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3aa:	61bb      	str	r3, [r7, #24]
 800d3ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3ae:	6979      	ldr	r1, [r7, #20]
 800d3b0:	69ba      	ldr	r2, [r7, #24]
 800d3b2:	e841 2300 	strex	r3, r2, [r1]
 800d3b6:	613b      	str	r3, [r7, #16]
   return(result);
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d1e6      	bne.n	800d38c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	2220      	movs	r2, #32
 800d3c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d3d2:	bf00      	nop
 800d3d4:	3754      	adds	r7, #84	@ 0x54
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3dc:	4770      	bx	lr

0800d3de <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d3de:	b580      	push	{r7, lr}
 800d3e0:	b090      	sub	sp, #64	@ 0x40
 800d3e2:	af00      	add	r7, sp, #0
 800d3e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3ea:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	f003 0320 	and.w	r3, r3, #32
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d137      	bne.n	800d46a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d3fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	3308      	adds	r3, #8
 800d408:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d40a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d40c:	e853 3f00 	ldrex	r3, [r3]
 800d410:	623b      	str	r3, [r7, #32]
   return(result);
 800d412:	6a3b      	ldr	r3, [r7, #32]
 800d414:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d418:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d41a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	3308      	adds	r3, #8
 800d420:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d422:	633a      	str	r2, [r7, #48]	@ 0x30
 800d424:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d426:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d428:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d42a:	e841 2300 	strex	r3, r2, [r1]
 800d42e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d432:	2b00      	cmp	r3, #0
 800d434:	d1e5      	bne.n	800d402 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d43c:	693b      	ldr	r3, [r7, #16]
 800d43e:	e853 3f00 	ldrex	r3, [r3]
 800d442:	60fb      	str	r3, [r7, #12]
   return(result);
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d44a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d44c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	461a      	mov	r2, r3
 800d452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d454:	61fb      	str	r3, [r7, #28]
 800d456:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d458:	69b9      	ldr	r1, [r7, #24]
 800d45a:	69fa      	ldr	r2, [r7, #28]
 800d45c:	e841 2300 	strex	r3, r2, [r1]
 800d460:	617b      	str	r3, [r7, #20]
   return(result);
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d1e6      	bne.n	800d436 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d468:	e002      	b.n	800d470 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d46a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d46c:	f7ff f9bc 	bl	800c7e8 <HAL_UART_TxCpltCallback>
}
 800d470:	bf00      	nop
 800d472:	3740      	adds	r7, #64	@ 0x40
 800d474:	46bd      	mov	sp, r7
 800d476:	bd80      	pop	{r7, pc}

0800d478 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b084      	sub	sp, #16
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d484:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d486:	68f8      	ldr	r0, [r7, #12]
 800d488:	f7ff f9b8 	bl	800c7fc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d48c:	bf00      	nop
 800d48e:	3710      	adds	r7, #16
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}

0800d494 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b09c      	sub	sp, #112	@ 0x70
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4a0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	f003 0320 	and.w	r3, r3, #32
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d171      	bne.n	800d594 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d4b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d4b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4c0:	e853 3f00 	ldrex	r3, [r3]
 800d4c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d4c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d4cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d4ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	461a      	mov	r2, r3
 800d4d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d4d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d4d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d4dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d4de:	e841 2300 	strex	r3, r2, [r1]
 800d4e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d4e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d1e6      	bne.n	800d4b8 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d4ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	3308      	adds	r3, #8
 800d4f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4f4:	e853 3f00 	ldrex	r3, [r3]
 800d4f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d4fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4fc:	f023 0301 	bic.w	r3, r3, #1
 800d500:	667b      	str	r3, [r7, #100]	@ 0x64
 800d502:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	3308      	adds	r3, #8
 800d508:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d50a:	647a      	str	r2, [r7, #68]	@ 0x44
 800d50c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d50e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d510:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d512:	e841 2300 	strex	r3, r2, [r1]
 800d516:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d1e5      	bne.n	800d4ea <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d51e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	3308      	adds	r3, #8
 800d524:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d528:	e853 3f00 	ldrex	r3, [r3]
 800d52c:	623b      	str	r3, [r7, #32]
   return(result);
 800d52e:	6a3b      	ldr	r3, [r7, #32]
 800d530:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d534:	663b      	str	r3, [r7, #96]	@ 0x60
 800d536:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	3308      	adds	r3, #8
 800d53c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d53e:	633a      	str	r2, [r7, #48]	@ 0x30
 800d540:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d542:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d544:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d546:	e841 2300 	strex	r3, r2, [r1]
 800d54a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d54c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d1e5      	bne.n	800d51e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d552:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d554:	2220      	movs	r2, #32
 800d556:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d55a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d55c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d55e:	2b01      	cmp	r3, #1
 800d560:	d118      	bne.n	800d594 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d568:	693b      	ldr	r3, [r7, #16]
 800d56a:	e853 3f00 	ldrex	r3, [r3]
 800d56e:	60fb      	str	r3, [r7, #12]
   return(result);
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	f023 0310 	bic.w	r3, r3, #16
 800d576:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d578:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	461a      	mov	r2, r3
 800d57e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d580:	61fb      	str	r3, [r7, #28]
 800d582:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d584:	69b9      	ldr	r1, [r7, #24]
 800d586:	69fa      	ldr	r2, [r7, #28]
 800d588:	e841 2300 	strex	r3, r2, [r1]
 800d58c:	617b      	str	r3, [r7, #20]
   return(result);
 800d58e:	697b      	ldr	r3, [r7, #20]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d1e6      	bne.n	800d562 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d594:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d596:	2200      	movs	r2, #0
 800d598:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d59a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d59c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d59e:	2b01      	cmp	r3, #1
 800d5a0:	d107      	bne.n	800d5b2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d5a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d5a8:	4619      	mov	r1, r3
 800d5aa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d5ac:	f7f8 f886 	bl	80056bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d5b0:	e002      	b.n	800d5b8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800d5b2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d5b4:	f7ff f92c 	bl	800c810 <HAL_UART_RxCpltCallback>
}
 800d5b8:	bf00      	nop
 800d5ba:	3770      	adds	r7, #112	@ 0x70
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	bd80      	pop	{r7, pc}

0800d5c0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b084      	sub	sp, #16
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5cc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	2201      	movs	r2, #1
 800d5d2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d5d8:	2b01      	cmp	r3, #1
 800d5da:	d109      	bne.n	800d5f0 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d5e2:	085b      	lsrs	r3, r3, #1
 800d5e4:	b29b      	uxth	r3, r3
 800d5e6:	4619      	mov	r1, r3
 800d5e8:	68f8      	ldr	r0, [r7, #12]
 800d5ea:	f7f8 f867 	bl	80056bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d5ee:	e002      	b.n	800d5f6 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800d5f0:	68f8      	ldr	r0, [r7, #12]
 800d5f2:	f7ff f917 	bl	800c824 <HAL_UART_RxHalfCpltCallback>
}
 800d5f6:	bf00      	nop
 800d5f8:	3710      	adds	r7, #16
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	bd80      	pop	{r7, pc}

0800d5fe <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d5fe:	b580      	push	{r7, lr}
 800d600:	b086      	sub	sp, #24
 800d602:	af00      	add	r7, sp, #0
 800d604:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d60a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d60c:	697b      	ldr	r3, [r7, #20]
 800d60e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d612:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d614:	697b      	ldr	r3, [r7, #20]
 800d616:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d61a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d61c:	697b      	ldr	r3, [r7, #20]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	689b      	ldr	r3, [r3, #8]
 800d622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d626:	2b80      	cmp	r3, #128	@ 0x80
 800d628:	d109      	bne.n	800d63e <UART_DMAError+0x40>
 800d62a:	693b      	ldr	r3, [r7, #16]
 800d62c:	2b21      	cmp	r3, #33	@ 0x21
 800d62e:	d106      	bne.n	800d63e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d630:	697b      	ldr	r3, [r7, #20]
 800d632:	2200      	movs	r2, #0
 800d634:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800d638:	6978      	ldr	r0, [r7, #20]
 800d63a:	f7ff fe29 	bl	800d290 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d63e:	697b      	ldr	r3, [r7, #20]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	689b      	ldr	r3, [r3, #8]
 800d644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d648:	2b40      	cmp	r3, #64	@ 0x40
 800d64a:	d109      	bne.n	800d660 <UART_DMAError+0x62>
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	2b22      	cmp	r3, #34	@ 0x22
 800d650:	d106      	bne.n	800d660 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d652:	697b      	ldr	r3, [r7, #20]
 800d654:	2200      	movs	r2, #0
 800d656:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800d65a:	6978      	ldr	r0, [r7, #20]
 800d65c:	f7ff fe59 	bl	800d312 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d660:	697b      	ldr	r3, [r7, #20]
 800d662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d666:	f043 0210 	orr.w	r2, r3, #16
 800d66a:	697b      	ldr	r3, [r7, #20]
 800d66c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d670:	6978      	ldr	r0, [r7, #20]
 800d672:	f7f8 f967 	bl	8005944 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d676:	bf00      	nop
 800d678:	3718      	adds	r7, #24
 800d67a:	46bd      	mov	sp, r7
 800d67c:	bd80      	pop	{r7, pc}

0800d67e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d67e:	b580      	push	{r7, lr}
 800d680:	b084      	sub	sp, #16
 800d682:	af00      	add	r7, sp, #0
 800d684:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d68a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	2200      	movs	r2, #0
 800d690:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d694:	68f8      	ldr	r0, [r7, #12]
 800d696:	f7f8 f955 	bl	8005944 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d69a:	bf00      	nop
 800d69c:	3710      	adds	r7, #16
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}

0800d6a2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d6a2:	b580      	push	{r7, lr}
 800d6a4:	b088      	sub	sp, #32
 800d6a6:	af00      	add	r7, sp, #0
 800d6a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	e853 3f00 	ldrex	r3, [r3]
 800d6b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800d6b8:	68bb      	ldr	r3, [r7, #8]
 800d6ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d6be:	61fb      	str	r3, [r7, #28]
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	461a      	mov	r2, r3
 800d6c6:	69fb      	ldr	r3, [r7, #28]
 800d6c8:	61bb      	str	r3, [r7, #24]
 800d6ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6cc:	6979      	ldr	r1, [r7, #20]
 800d6ce:	69ba      	ldr	r2, [r7, #24]
 800d6d0:	e841 2300 	strex	r3, r2, [r1]
 800d6d4:	613b      	str	r3, [r7, #16]
   return(result);
 800d6d6:	693b      	ldr	r3, [r7, #16]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d1e6      	bne.n	800d6aa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	2220      	movs	r2, #32
 800d6e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	2200      	movs	r2, #0
 800d6e8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d6ea:	6878      	ldr	r0, [r7, #4]
 800d6ec:	f7ff f87c 	bl	800c7e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d6f0:	bf00      	nop
 800d6f2:	3720      	adds	r7, #32
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	bd80      	pop	{r7, pc}

0800d6f8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b083      	sub	sp, #12
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d700:	bf00      	nop
 800d702:	370c      	adds	r7, #12
 800d704:	46bd      	mov	sp, r7
 800d706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70a:	4770      	bx	lr

0800d70c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d70c:	b480      	push	{r7}
 800d70e:	b083      	sub	sp, #12
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d714:	bf00      	nop
 800d716:	370c      	adds	r7, #12
 800d718:	46bd      	mov	sp, r7
 800d71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71e:	4770      	bx	lr

0800d720 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d720:	b480      	push	{r7}
 800d722:	b083      	sub	sp, #12
 800d724:	af00      	add	r7, sp, #0
 800d726:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d728:	bf00      	nop
 800d72a:	370c      	adds	r7, #12
 800d72c:	46bd      	mov	sp, r7
 800d72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d732:	4770      	bx	lr

0800d734 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d734:	b480      	push	{r7}
 800d736:	b085      	sub	sp, #20
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d742:	2b01      	cmp	r3, #1
 800d744:	d101      	bne.n	800d74a <HAL_UARTEx_DisableFifoMode+0x16>
 800d746:	2302      	movs	r3, #2
 800d748:	e027      	b.n	800d79a <HAL_UARTEx_DisableFifoMode+0x66>
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	2201      	movs	r2, #1
 800d74e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	2224      	movs	r2, #36	@ 0x24
 800d756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	681a      	ldr	r2, [r3, #0]
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	f022 0201 	bic.w	r2, r2, #1
 800d770:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d778:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	2200      	movs	r2, #0
 800d77e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	68fa      	ldr	r2, [r7, #12]
 800d786:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	2220      	movs	r2, #32
 800d78c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	2200      	movs	r2, #0
 800d794:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d798:	2300      	movs	r3, #0
}
 800d79a:	4618      	mov	r0, r3
 800d79c:	3714      	adds	r7, #20
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a4:	4770      	bx	lr

0800d7a6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d7a6:	b580      	push	{r7, lr}
 800d7a8:	b084      	sub	sp, #16
 800d7aa:	af00      	add	r7, sp, #0
 800d7ac:	6078      	str	r0, [r7, #4]
 800d7ae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	d101      	bne.n	800d7be <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d7ba:	2302      	movs	r3, #2
 800d7bc:	e02d      	b.n	800d81a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	2201      	movs	r2, #1
 800d7c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	2224      	movs	r2, #36	@ 0x24
 800d7ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	681a      	ldr	r2, [r3, #0]
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	f022 0201 	bic.w	r2, r2, #1
 800d7e4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	689b      	ldr	r3, [r3, #8]
 800d7ec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	683a      	ldr	r2, [r7, #0]
 800d7f6:	430a      	orrs	r2, r1
 800d7f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d7fa:	6878      	ldr	r0, [r7, #4]
 800d7fc:	f000 f8a4 	bl	800d948 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	68fa      	ldr	r2, [r7, #12]
 800d806:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2220      	movs	r2, #32
 800d80c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	2200      	movs	r2, #0
 800d814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d818:	2300      	movs	r3, #0
}
 800d81a:	4618      	mov	r0, r3
 800d81c:	3710      	adds	r7, #16
 800d81e:	46bd      	mov	sp, r7
 800d820:	bd80      	pop	{r7, pc}

0800d822 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d822:	b580      	push	{r7, lr}
 800d824:	b084      	sub	sp, #16
 800d826:	af00      	add	r7, sp, #0
 800d828:	6078      	str	r0, [r7, #4]
 800d82a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d832:	2b01      	cmp	r3, #1
 800d834:	d101      	bne.n	800d83a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d836:	2302      	movs	r3, #2
 800d838:	e02d      	b.n	800d896 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	2201      	movs	r2, #1
 800d83e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	2224      	movs	r2, #36	@ 0x24
 800d846:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	681a      	ldr	r2, [r3, #0]
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	f022 0201 	bic.w	r2, r2, #1
 800d860:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	689b      	ldr	r3, [r3, #8]
 800d868:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	683a      	ldr	r2, [r7, #0]
 800d872:	430a      	orrs	r2, r1
 800d874:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d876:	6878      	ldr	r0, [r7, #4]
 800d878:	f000 f866 	bl	800d948 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	68fa      	ldr	r2, [r7, #12]
 800d882:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2220      	movs	r2, #32
 800d888:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	2200      	movs	r2, #0
 800d890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d894:	2300      	movs	r3, #0
}
 800d896:	4618      	mov	r0, r3
 800d898:	3710      	adds	r7, #16
 800d89a:	46bd      	mov	sp, r7
 800d89c:	bd80      	pop	{r7, pc}

0800d89e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d89e:	b580      	push	{r7, lr}
 800d8a0:	b08c      	sub	sp, #48	@ 0x30
 800d8a2:	af00      	add	r7, sp, #0
 800d8a4:	60f8      	str	r0, [r7, #12]
 800d8a6:	60b9      	str	r1, [r7, #8]
 800d8a8:	4613      	mov	r3, r2
 800d8aa:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d8b2:	2b20      	cmp	r3, #32
 800d8b4:	d142      	bne.n	800d93c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800d8b6:	68bb      	ldr	r3, [r7, #8]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d002      	beq.n	800d8c2 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800d8bc:	88fb      	ldrh	r3, [r7, #6]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d101      	bne.n	800d8c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800d8c2:	2301      	movs	r3, #1
 800d8c4:	e03b      	b.n	800d93e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	2201      	movs	r2, #1
 800d8ca:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	2200      	movs	r2, #0
 800d8d0:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800d8d2:	88fb      	ldrh	r3, [r7, #6]
 800d8d4:	461a      	mov	r2, r3
 800d8d6:	68b9      	ldr	r1, [r7, #8]
 800d8d8:	68f8      	ldr	r0, [r7, #12]
 800d8da:	f7ff fc33 	bl	800d144 <UART_Start_Receive_DMA>
 800d8de:	4603      	mov	r3, r0
 800d8e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800d8e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d124      	bne.n	800d936 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d8f0:	2b01      	cmp	r3, #1
 800d8f2:	d11d      	bne.n	800d930 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	2210      	movs	r2, #16
 800d8fa:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d902:	69bb      	ldr	r3, [r7, #24]
 800d904:	e853 3f00 	ldrex	r3, [r3]
 800d908:	617b      	str	r3, [r7, #20]
   return(result);
 800d90a:	697b      	ldr	r3, [r7, #20]
 800d90c:	f043 0310 	orr.w	r3, r3, #16
 800d910:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	461a      	mov	r2, r3
 800d918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d91a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d91c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d91e:	6a39      	ldr	r1, [r7, #32]
 800d920:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d922:	e841 2300 	strex	r3, r2, [r1]
 800d926:	61fb      	str	r3, [r7, #28]
   return(result);
 800d928:	69fb      	ldr	r3, [r7, #28]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d1e6      	bne.n	800d8fc <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800d92e:	e002      	b.n	800d936 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800d930:	2301      	movs	r3, #1
 800d932:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800d936:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d93a:	e000      	b.n	800d93e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800d93c:	2302      	movs	r3, #2
  }
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3730      	adds	r7, #48	@ 0x30
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}
	...

0800d948 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d948:	b480      	push	{r7}
 800d94a:	b085      	sub	sp, #20
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d954:	2b00      	cmp	r3, #0
 800d956:	d108      	bne.n	800d96a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	2201      	movs	r2, #1
 800d95c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2201      	movs	r2, #1
 800d964:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d968:	e031      	b.n	800d9ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d96a:	2308      	movs	r3, #8
 800d96c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d96e:	2308      	movs	r3, #8
 800d970:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	689b      	ldr	r3, [r3, #8]
 800d978:	0e5b      	lsrs	r3, r3, #25
 800d97a:	b2db      	uxtb	r3, r3
 800d97c:	f003 0307 	and.w	r3, r3, #7
 800d980:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	689b      	ldr	r3, [r3, #8]
 800d988:	0f5b      	lsrs	r3, r3, #29
 800d98a:	b2db      	uxtb	r3, r3
 800d98c:	f003 0307 	and.w	r3, r3, #7
 800d990:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d992:	7bbb      	ldrb	r3, [r7, #14]
 800d994:	7b3a      	ldrb	r2, [r7, #12]
 800d996:	4911      	ldr	r1, [pc, #68]	@ (800d9dc <UARTEx_SetNbDataToProcess+0x94>)
 800d998:	5c8a      	ldrb	r2, [r1, r2]
 800d99a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d99e:	7b3a      	ldrb	r2, [r7, #12]
 800d9a0:	490f      	ldr	r1, [pc, #60]	@ (800d9e0 <UARTEx_SetNbDataToProcess+0x98>)
 800d9a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d9a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800d9a8:	b29a      	uxth	r2, r3
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d9b0:	7bfb      	ldrb	r3, [r7, #15]
 800d9b2:	7b7a      	ldrb	r2, [r7, #13]
 800d9b4:	4909      	ldr	r1, [pc, #36]	@ (800d9dc <UARTEx_SetNbDataToProcess+0x94>)
 800d9b6:	5c8a      	ldrb	r2, [r1, r2]
 800d9b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d9bc:	7b7a      	ldrb	r2, [r7, #13]
 800d9be:	4908      	ldr	r1, [pc, #32]	@ (800d9e0 <UARTEx_SetNbDataToProcess+0x98>)
 800d9c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d9c2:	fb93 f3f2 	sdiv	r3, r3, r2
 800d9c6:	b29a      	uxth	r2, r3
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d9ce:	bf00      	nop
 800d9d0:	3714      	adds	r7, #20
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d8:	4770      	bx	lr
 800d9da:	bf00      	nop
 800d9dc:	08016570 	.word	0x08016570
 800d9e0:	08016578 	.word	0x08016578

0800d9e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800d9e4:	b480      	push	{r7}
 800d9e6:	b085      	sub	sp, #20
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d9f4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800d9f8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	b29a      	uxth	r2, r3
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800da04:	2300      	movs	r3, #0
}
 800da06:	4618      	mov	r0, r3
 800da08:	3714      	adds	r7, #20
 800da0a:	46bd      	mov	sp, r7
 800da0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da10:	4770      	bx	lr

0800da12 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800da12:	b480      	push	{r7}
 800da14:	b085      	sub	sp, #20
 800da16:	af00      	add	r7, sp, #0
 800da18:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800da1a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800da1e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800da26:	b29a      	uxth	r2, r3
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	b29b      	uxth	r3, r3
 800da2c:	43db      	mvns	r3, r3
 800da2e:	b29b      	uxth	r3, r3
 800da30:	4013      	ands	r3, r2
 800da32:	b29a      	uxth	r2, r3
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800da3a:	2300      	movs	r3, #0
}
 800da3c:	4618      	mov	r0, r3
 800da3e:	3714      	adds	r7, #20
 800da40:	46bd      	mov	sp, r7
 800da42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da46:	4770      	bx	lr

0800da48 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800da48:	b480      	push	{r7}
 800da4a:	b085      	sub	sp, #20
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	60f8      	str	r0, [r7, #12]
 800da50:	1d3b      	adds	r3, r7, #4
 800da52:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	2201      	movs	r2, #1
 800da5a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	2200      	movs	r2, #0
 800da62:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	2200      	movs	r2, #0
 800da6a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	2200      	movs	r2, #0
 800da72:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800da76:	2300      	movs	r3, #0
}
 800da78:	4618      	mov	r0, r3
 800da7a:	3714      	adds	r7, #20
 800da7c:	46bd      	mov	sp, r7
 800da7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da82:	4770      	bx	lr

0800da84 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800da84:	b480      	push	{r7}
 800da86:	b0a7      	sub	sp, #156	@ 0x9c
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
 800da8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800da8e:	2300      	movs	r3, #0
 800da90:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800da94:	687a      	ldr	r2, [r7, #4]
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	781b      	ldrb	r3, [r3, #0]
 800da9a:	009b      	lsls	r3, r3, #2
 800da9c:	4413      	add	r3, r2
 800da9e:	881b      	ldrh	r3, [r3, #0]
 800daa0:	b29b      	uxth	r3, r3
 800daa2:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800daa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800daaa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800daae:	683b      	ldr	r3, [r7, #0]
 800dab0:	78db      	ldrb	r3, [r3, #3]
 800dab2:	2b03      	cmp	r3, #3
 800dab4:	d81f      	bhi.n	800daf6 <USB_ActivateEndpoint+0x72>
 800dab6:	a201      	add	r2, pc, #4	@ (adr r2, 800dabc <USB_ActivateEndpoint+0x38>)
 800dab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dabc:	0800dacd 	.word	0x0800dacd
 800dac0:	0800dae9 	.word	0x0800dae9
 800dac4:	0800daff 	.word	0x0800daff
 800dac8:	0800dadb 	.word	0x0800dadb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800dacc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dad0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800dad4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800dad8:	e012      	b.n	800db00 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800dada:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dade:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800dae2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800dae6:	e00b      	b.n	800db00 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800dae8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800daec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800daf0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800daf4:	e004      	b.n	800db00 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800daf6:	2301      	movs	r3, #1
 800daf8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800dafc:	e000      	b.n	800db00 <USB_ActivateEndpoint+0x7c>
      break;
 800dafe:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800db00:	687a      	ldr	r2, [r7, #4]
 800db02:	683b      	ldr	r3, [r7, #0]
 800db04:	781b      	ldrb	r3, [r3, #0]
 800db06:	009b      	lsls	r3, r3, #2
 800db08:	441a      	add	r2, r3
 800db0a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800db0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db1e:	b29b      	uxth	r3, r3
 800db20:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800db22:	687a      	ldr	r2, [r7, #4]
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	781b      	ldrb	r3, [r3, #0]
 800db28:	009b      	lsls	r3, r3, #2
 800db2a:	4413      	add	r3, r2
 800db2c:	881b      	ldrh	r3, [r3, #0]
 800db2e:	b29b      	uxth	r3, r3
 800db30:	b21b      	sxth	r3, r3
 800db32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db3a:	b21a      	sxth	r2, r3
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	781b      	ldrb	r3, [r3, #0]
 800db40:	b21b      	sxth	r3, r3
 800db42:	4313      	orrs	r3, r2
 800db44:	b21b      	sxth	r3, r3
 800db46:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800db4a:	687a      	ldr	r2, [r7, #4]
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	781b      	ldrb	r3, [r3, #0]
 800db50:	009b      	lsls	r3, r3, #2
 800db52:	441a      	add	r2, r3
 800db54:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800db58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db68:	b29b      	uxth	r3, r3
 800db6a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	7b1b      	ldrb	r3, [r3, #12]
 800db70:	2b00      	cmp	r3, #0
 800db72:	f040 8180 	bne.w	800de76 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800db76:	683b      	ldr	r3, [r7, #0]
 800db78:	785b      	ldrb	r3, [r3, #1]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	f000 8084 	beq.w	800dc88 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	61bb      	str	r3, [r7, #24]
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db8a:	b29b      	uxth	r3, r3
 800db8c:	461a      	mov	r2, r3
 800db8e:	69bb      	ldr	r3, [r7, #24]
 800db90:	4413      	add	r3, r2
 800db92:	61bb      	str	r3, [r7, #24]
 800db94:	683b      	ldr	r3, [r7, #0]
 800db96:	781b      	ldrb	r3, [r3, #0]
 800db98:	00da      	lsls	r2, r3, #3
 800db9a:	69bb      	ldr	r3, [r7, #24]
 800db9c:	4413      	add	r3, r2
 800db9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800dba2:	617b      	str	r3, [r7, #20]
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	88db      	ldrh	r3, [r3, #6]
 800dba8:	085b      	lsrs	r3, r3, #1
 800dbaa:	b29b      	uxth	r3, r3
 800dbac:	005b      	lsls	r3, r3, #1
 800dbae:	b29a      	uxth	r2, r3
 800dbb0:	697b      	ldr	r3, [r7, #20]
 800dbb2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dbb4:	687a      	ldr	r2, [r7, #4]
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	781b      	ldrb	r3, [r3, #0]
 800dbba:	009b      	lsls	r3, r3, #2
 800dbbc:	4413      	add	r3, r2
 800dbbe:	881b      	ldrh	r3, [r3, #0]
 800dbc0:	827b      	strh	r3, [r7, #18]
 800dbc2:	8a7b      	ldrh	r3, [r7, #18]
 800dbc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d01b      	beq.n	800dc04 <USB_ActivateEndpoint+0x180>
 800dbcc:	687a      	ldr	r2, [r7, #4]
 800dbce:	683b      	ldr	r3, [r7, #0]
 800dbd0:	781b      	ldrb	r3, [r3, #0]
 800dbd2:	009b      	lsls	r3, r3, #2
 800dbd4:	4413      	add	r3, r2
 800dbd6:	881b      	ldrh	r3, [r3, #0]
 800dbd8:	b29b      	uxth	r3, r3
 800dbda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dbde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dbe2:	823b      	strh	r3, [r7, #16]
 800dbe4:	687a      	ldr	r2, [r7, #4]
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	781b      	ldrb	r3, [r3, #0]
 800dbea:	009b      	lsls	r3, r3, #2
 800dbec:	441a      	add	r2, r3
 800dbee:	8a3b      	ldrh	r3, [r7, #16]
 800dbf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dbfc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dc00:	b29b      	uxth	r3, r3
 800dc02:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	78db      	ldrb	r3, [r3, #3]
 800dc08:	2b01      	cmp	r3, #1
 800dc0a:	d020      	beq.n	800dc4e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dc0c:	687a      	ldr	r2, [r7, #4]
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	781b      	ldrb	r3, [r3, #0]
 800dc12:	009b      	lsls	r3, r3, #2
 800dc14:	4413      	add	r3, r2
 800dc16:	881b      	ldrh	r3, [r3, #0]
 800dc18:	b29b      	uxth	r3, r3
 800dc1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc22:	81bb      	strh	r3, [r7, #12]
 800dc24:	89bb      	ldrh	r3, [r7, #12]
 800dc26:	f083 0320 	eor.w	r3, r3, #32
 800dc2a:	81bb      	strh	r3, [r7, #12]
 800dc2c:	687a      	ldr	r2, [r7, #4]
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	781b      	ldrb	r3, [r3, #0]
 800dc32:	009b      	lsls	r3, r3, #2
 800dc34:	441a      	add	r2, r3
 800dc36:	89bb      	ldrh	r3, [r7, #12]
 800dc38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc48:	b29b      	uxth	r3, r3
 800dc4a:	8013      	strh	r3, [r2, #0]
 800dc4c:	e3f9      	b.n	800e442 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dc4e:	687a      	ldr	r2, [r7, #4]
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	781b      	ldrb	r3, [r3, #0]
 800dc54:	009b      	lsls	r3, r3, #2
 800dc56:	4413      	add	r3, r2
 800dc58:	881b      	ldrh	r3, [r3, #0]
 800dc5a:	b29b      	uxth	r3, r3
 800dc5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc64:	81fb      	strh	r3, [r7, #14]
 800dc66:	687a      	ldr	r2, [r7, #4]
 800dc68:	683b      	ldr	r3, [r7, #0]
 800dc6a:	781b      	ldrb	r3, [r3, #0]
 800dc6c:	009b      	lsls	r3, r3, #2
 800dc6e:	441a      	add	r2, r3
 800dc70:	89fb      	ldrh	r3, [r7, #14]
 800dc72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc82:	b29b      	uxth	r3, r3
 800dc84:	8013      	strh	r3, [r2, #0]
 800dc86:	e3dc      	b.n	800e442 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	633b      	str	r3, [r7, #48]	@ 0x30
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc92:	b29b      	uxth	r3, r3
 800dc94:	461a      	mov	r2, r3
 800dc96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc98:	4413      	add	r3, r2
 800dc9a:	633b      	str	r3, [r7, #48]	@ 0x30
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	781b      	ldrb	r3, [r3, #0]
 800dca0:	00da      	lsls	r2, r3, #3
 800dca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dca4:	4413      	add	r3, r2
 800dca6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800dcaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	88db      	ldrh	r3, [r3, #6]
 800dcb0:	085b      	lsrs	r3, r3, #1
 800dcb2:	b29b      	uxth	r3, r3
 800dcb4:	005b      	lsls	r3, r3, #1
 800dcb6:	b29a      	uxth	r2, r3
 800dcb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcba:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dcc6:	b29b      	uxth	r3, r3
 800dcc8:	461a      	mov	r2, r3
 800dcca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dccc:	4413      	add	r3, r2
 800dcce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	781b      	ldrb	r3, [r3, #0]
 800dcd4:	00da      	lsls	r2, r3, #3
 800dcd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcd8:	4413      	add	r3, r2
 800dcda:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dcde:	627b      	str	r3, [r7, #36]	@ 0x24
 800dce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce2:	881b      	ldrh	r3, [r3, #0]
 800dce4:	b29b      	uxth	r3, r3
 800dce6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dcea:	b29a      	uxth	r2, r3
 800dcec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcee:	801a      	strh	r2, [r3, #0]
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	691b      	ldr	r3, [r3, #16]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d10a      	bne.n	800dd0e <USB_ActivateEndpoint+0x28a>
 800dcf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcfa:	881b      	ldrh	r3, [r3, #0]
 800dcfc:	b29b      	uxth	r3, r3
 800dcfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd06:	b29a      	uxth	r2, r3
 800dd08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd0a:	801a      	strh	r2, [r3, #0]
 800dd0c:	e041      	b.n	800dd92 <USB_ActivateEndpoint+0x30e>
 800dd0e:	683b      	ldr	r3, [r7, #0]
 800dd10:	691b      	ldr	r3, [r3, #16]
 800dd12:	2b3e      	cmp	r3, #62	@ 0x3e
 800dd14:	d81c      	bhi.n	800dd50 <USB_ActivateEndpoint+0x2cc>
 800dd16:	683b      	ldr	r3, [r7, #0]
 800dd18:	691b      	ldr	r3, [r3, #16]
 800dd1a:	085b      	lsrs	r3, r3, #1
 800dd1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	691b      	ldr	r3, [r3, #16]
 800dd24:	f003 0301 	and.w	r3, r3, #1
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d004      	beq.n	800dd36 <USB_ActivateEndpoint+0x2b2>
 800dd2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dd30:	3301      	adds	r3, #1
 800dd32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dd36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd38:	881b      	ldrh	r3, [r3, #0]
 800dd3a:	b29a      	uxth	r2, r3
 800dd3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dd40:	b29b      	uxth	r3, r3
 800dd42:	029b      	lsls	r3, r3, #10
 800dd44:	b29b      	uxth	r3, r3
 800dd46:	4313      	orrs	r3, r2
 800dd48:	b29a      	uxth	r2, r3
 800dd4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd4c:	801a      	strh	r2, [r3, #0]
 800dd4e:	e020      	b.n	800dd92 <USB_ActivateEndpoint+0x30e>
 800dd50:	683b      	ldr	r3, [r7, #0]
 800dd52:	691b      	ldr	r3, [r3, #16]
 800dd54:	095b      	lsrs	r3, r3, #5
 800dd56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	691b      	ldr	r3, [r3, #16]
 800dd5e:	f003 031f 	and.w	r3, r3, #31
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d104      	bne.n	800dd70 <USB_ActivateEndpoint+0x2ec>
 800dd66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dd6a:	3b01      	subs	r3, #1
 800dd6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dd70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd72:	881b      	ldrh	r3, [r3, #0]
 800dd74:	b29a      	uxth	r2, r3
 800dd76:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dd7a:	b29b      	uxth	r3, r3
 800dd7c:	029b      	lsls	r3, r3, #10
 800dd7e:	b29b      	uxth	r3, r3
 800dd80:	4313      	orrs	r3, r2
 800dd82:	b29b      	uxth	r3, r3
 800dd84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd8c:	b29a      	uxth	r2, r3
 800dd8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd90:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dd92:	687a      	ldr	r2, [r7, #4]
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	781b      	ldrb	r3, [r3, #0]
 800dd98:	009b      	lsls	r3, r3, #2
 800dd9a:	4413      	add	r3, r2
 800dd9c:	881b      	ldrh	r3, [r3, #0]
 800dd9e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800dda0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dda2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d01b      	beq.n	800dde2 <USB_ActivateEndpoint+0x35e>
 800ddaa:	687a      	ldr	r2, [r7, #4]
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	781b      	ldrb	r3, [r3, #0]
 800ddb0:	009b      	lsls	r3, r3, #2
 800ddb2:	4413      	add	r3, r2
 800ddb4:	881b      	ldrh	r3, [r3, #0]
 800ddb6:	b29b      	uxth	r3, r3
 800ddb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ddbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ddc0:	843b      	strh	r3, [r7, #32]
 800ddc2:	687a      	ldr	r2, [r7, #4]
 800ddc4:	683b      	ldr	r3, [r7, #0]
 800ddc6:	781b      	ldrb	r3, [r3, #0]
 800ddc8:	009b      	lsls	r3, r3, #2
 800ddca:	441a      	add	r2, r3
 800ddcc:	8c3b      	ldrh	r3, [r7, #32]
 800ddce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ddd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ddd6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ddda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddde:	b29b      	uxth	r3, r3
 800dde0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	781b      	ldrb	r3, [r3, #0]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d124      	bne.n	800de34 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ddea:	687a      	ldr	r2, [r7, #4]
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	781b      	ldrb	r3, [r3, #0]
 800ddf0:	009b      	lsls	r3, r3, #2
 800ddf2:	4413      	add	r3, r2
 800ddf4:	881b      	ldrh	r3, [r3, #0]
 800ddf6:	b29b      	uxth	r3, r3
 800ddf8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ddfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de00:	83bb      	strh	r3, [r7, #28]
 800de02:	8bbb      	ldrh	r3, [r7, #28]
 800de04:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800de08:	83bb      	strh	r3, [r7, #28]
 800de0a:	8bbb      	ldrh	r3, [r7, #28]
 800de0c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800de10:	83bb      	strh	r3, [r7, #28]
 800de12:	687a      	ldr	r2, [r7, #4]
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	781b      	ldrb	r3, [r3, #0]
 800de18:	009b      	lsls	r3, r3, #2
 800de1a:	441a      	add	r2, r3
 800de1c:	8bbb      	ldrh	r3, [r7, #28]
 800de1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800de2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de2e:	b29b      	uxth	r3, r3
 800de30:	8013      	strh	r3, [r2, #0]
 800de32:	e306      	b.n	800e442 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800de34:	687a      	ldr	r2, [r7, #4]
 800de36:	683b      	ldr	r3, [r7, #0]
 800de38:	781b      	ldrb	r3, [r3, #0]
 800de3a:	009b      	lsls	r3, r3, #2
 800de3c:	4413      	add	r3, r2
 800de3e:	881b      	ldrh	r3, [r3, #0]
 800de40:	b29b      	uxth	r3, r3
 800de42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800de46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de4a:	83fb      	strh	r3, [r7, #30]
 800de4c:	8bfb      	ldrh	r3, [r7, #30]
 800de4e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800de52:	83fb      	strh	r3, [r7, #30]
 800de54:	687a      	ldr	r2, [r7, #4]
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	009b      	lsls	r3, r3, #2
 800de5c:	441a      	add	r2, r3
 800de5e:	8bfb      	ldrh	r3, [r7, #30]
 800de60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800de6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de70:	b29b      	uxth	r3, r3
 800de72:	8013      	strh	r3, [r2, #0]
 800de74:	e2e5      	b.n	800e442 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	78db      	ldrb	r3, [r3, #3]
 800de7a:	2b02      	cmp	r3, #2
 800de7c:	d11e      	bne.n	800debc <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800de7e:	687a      	ldr	r2, [r7, #4]
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	781b      	ldrb	r3, [r3, #0]
 800de84:	009b      	lsls	r3, r3, #2
 800de86:	4413      	add	r3, r2
 800de88:	881b      	ldrh	r3, [r3, #0]
 800de8a:	b29b      	uxth	r3, r3
 800de8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de94:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800de98:	687a      	ldr	r2, [r7, #4]
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	781b      	ldrb	r3, [r3, #0]
 800de9e:	009b      	lsls	r3, r3, #2
 800dea0:	441a      	add	r2, r3
 800dea2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800dea6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800deaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800deae:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800deb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800deb6:	b29b      	uxth	r3, r3
 800deb8:	8013      	strh	r3, [r2, #0]
 800deba:	e01d      	b.n	800def8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800debc:	687a      	ldr	r2, [r7, #4]
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	781b      	ldrb	r3, [r3, #0]
 800dec2:	009b      	lsls	r3, r3, #2
 800dec4:	4413      	add	r3, r2
 800dec6:	881b      	ldrh	r3, [r3, #0]
 800dec8:	b29b      	uxth	r3, r3
 800deca:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800dece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ded2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800ded6:	687a      	ldr	r2, [r7, #4]
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	781b      	ldrb	r3, [r3, #0]
 800dedc:	009b      	lsls	r3, r3, #2
 800dede:	441a      	add	r2, r3
 800dee0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800dee4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dee8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800deec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800def0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800def4:	b29b      	uxth	r3, r3
 800def6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df02:	b29b      	uxth	r3, r3
 800df04:	461a      	mov	r2, r3
 800df06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800df08:	4413      	add	r3, r2
 800df0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	781b      	ldrb	r3, [r3, #0]
 800df10:	00da      	lsls	r2, r3, #3
 800df12:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800df14:	4413      	add	r3, r2
 800df16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800df1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800df1c:	683b      	ldr	r3, [r7, #0]
 800df1e:	891b      	ldrh	r3, [r3, #8]
 800df20:	085b      	lsrs	r3, r3, #1
 800df22:	b29b      	uxth	r3, r3
 800df24:	005b      	lsls	r3, r3, #1
 800df26:	b29a      	uxth	r2, r3
 800df28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df2a:	801a      	strh	r2, [r3, #0]
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	677b      	str	r3, [r7, #116]	@ 0x74
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df36:	b29b      	uxth	r3, r3
 800df38:	461a      	mov	r2, r3
 800df3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800df3c:	4413      	add	r3, r2
 800df3e:	677b      	str	r3, [r7, #116]	@ 0x74
 800df40:	683b      	ldr	r3, [r7, #0]
 800df42:	781b      	ldrb	r3, [r3, #0]
 800df44:	00da      	lsls	r2, r3, #3
 800df46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800df48:	4413      	add	r3, r2
 800df4a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800df4e:	673b      	str	r3, [r7, #112]	@ 0x70
 800df50:	683b      	ldr	r3, [r7, #0]
 800df52:	895b      	ldrh	r3, [r3, #10]
 800df54:	085b      	lsrs	r3, r3, #1
 800df56:	b29b      	uxth	r3, r3
 800df58:	005b      	lsls	r3, r3, #1
 800df5a:	b29a      	uxth	r2, r3
 800df5c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800df5e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800df60:	683b      	ldr	r3, [r7, #0]
 800df62:	785b      	ldrb	r3, [r3, #1]
 800df64:	2b00      	cmp	r3, #0
 800df66:	f040 81af 	bne.w	800e2c8 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800df6a:	687a      	ldr	r2, [r7, #4]
 800df6c:	683b      	ldr	r3, [r7, #0]
 800df6e:	781b      	ldrb	r3, [r3, #0]
 800df70:	009b      	lsls	r3, r3, #2
 800df72:	4413      	add	r3, r2
 800df74:	881b      	ldrh	r3, [r3, #0]
 800df76:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800df7a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800df7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800df82:	2b00      	cmp	r3, #0
 800df84:	d01d      	beq.n	800dfc2 <USB_ActivateEndpoint+0x53e>
 800df86:	687a      	ldr	r2, [r7, #4]
 800df88:	683b      	ldr	r3, [r7, #0]
 800df8a:	781b      	ldrb	r3, [r3, #0]
 800df8c:	009b      	lsls	r3, r3, #2
 800df8e:	4413      	add	r3, r2
 800df90:	881b      	ldrh	r3, [r3, #0]
 800df92:	b29b      	uxth	r3, r3
 800df94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df9c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800dfa0:	687a      	ldr	r2, [r7, #4]
 800dfa2:	683b      	ldr	r3, [r7, #0]
 800dfa4:	781b      	ldrb	r3, [r3, #0]
 800dfa6:	009b      	lsls	r3, r3, #2
 800dfa8:	441a      	add	r2, r3
 800dfaa:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800dfae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dfb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dfb6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dfba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfbe:	b29b      	uxth	r3, r3
 800dfc0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dfc2:	687a      	ldr	r2, [r7, #4]
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	781b      	ldrb	r3, [r3, #0]
 800dfc8:	009b      	lsls	r3, r3, #2
 800dfca:	4413      	add	r3, r2
 800dfcc:	881b      	ldrh	r3, [r3, #0]
 800dfce:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800dfd2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800dfd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d01d      	beq.n	800e01a <USB_ActivateEndpoint+0x596>
 800dfde:	687a      	ldr	r2, [r7, #4]
 800dfe0:	683b      	ldr	r3, [r7, #0]
 800dfe2:	781b      	ldrb	r3, [r3, #0]
 800dfe4:	009b      	lsls	r3, r3, #2
 800dfe6:	4413      	add	r3, r2
 800dfe8:	881b      	ldrh	r3, [r3, #0]
 800dfea:	b29b      	uxth	r3, r3
 800dfec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dff0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dff4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800dff8:	687a      	ldr	r2, [r7, #4]
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	781b      	ldrb	r3, [r3, #0]
 800dffe:	009b      	lsls	r3, r3, #2
 800e000:	441a      	add	r2, r3
 800e002:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800e006:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e00a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e00e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e012:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e016:	b29b      	uxth	r3, r3
 800e018:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	785b      	ldrb	r3, [r3, #1]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d16b      	bne.n	800e0fa <USB_ActivateEndpoint+0x676>
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e02c:	b29b      	uxth	r3, r3
 800e02e:	461a      	mov	r2, r3
 800e030:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e032:	4413      	add	r3, r2
 800e034:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e036:	683b      	ldr	r3, [r7, #0]
 800e038:	781b      	ldrb	r3, [r3, #0]
 800e03a:	00da      	lsls	r2, r3, #3
 800e03c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e03e:	4413      	add	r3, r2
 800e040:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e044:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e048:	881b      	ldrh	r3, [r3, #0]
 800e04a:	b29b      	uxth	r3, r3
 800e04c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e050:	b29a      	uxth	r2, r3
 800e052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e054:	801a      	strh	r2, [r3, #0]
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	691b      	ldr	r3, [r3, #16]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d10a      	bne.n	800e074 <USB_ActivateEndpoint+0x5f0>
 800e05e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e060:	881b      	ldrh	r3, [r3, #0]
 800e062:	b29b      	uxth	r3, r3
 800e064:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e068:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e06c:	b29a      	uxth	r2, r3
 800e06e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e070:	801a      	strh	r2, [r3, #0]
 800e072:	e05d      	b.n	800e130 <USB_ActivateEndpoint+0x6ac>
 800e074:	683b      	ldr	r3, [r7, #0]
 800e076:	691b      	ldr	r3, [r3, #16]
 800e078:	2b3e      	cmp	r3, #62	@ 0x3e
 800e07a:	d81c      	bhi.n	800e0b6 <USB_ActivateEndpoint+0x632>
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	691b      	ldr	r3, [r3, #16]
 800e080:	085b      	lsrs	r3, r3, #1
 800e082:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	691b      	ldr	r3, [r3, #16]
 800e08a:	f003 0301 	and.w	r3, r3, #1
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d004      	beq.n	800e09c <USB_ActivateEndpoint+0x618>
 800e092:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e096:	3301      	adds	r3, #1
 800e098:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e09c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e09e:	881b      	ldrh	r3, [r3, #0]
 800e0a0:	b29a      	uxth	r2, r3
 800e0a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0a6:	b29b      	uxth	r3, r3
 800e0a8:	029b      	lsls	r3, r3, #10
 800e0aa:	b29b      	uxth	r3, r3
 800e0ac:	4313      	orrs	r3, r2
 800e0ae:	b29a      	uxth	r2, r3
 800e0b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0b2:	801a      	strh	r2, [r3, #0]
 800e0b4:	e03c      	b.n	800e130 <USB_ActivateEndpoint+0x6ac>
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	691b      	ldr	r3, [r3, #16]
 800e0ba:	095b      	lsrs	r3, r3, #5
 800e0bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	691b      	ldr	r3, [r3, #16]
 800e0c4:	f003 031f 	and.w	r3, r3, #31
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d104      	bne.n	800e0d6 <USB_ActivateEndpoint+0x652>
 800e0cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0d0:	3b01      	subs	r3, #1
 800e0d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e0d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0d8:	881b      	ldrh	r3, [r3, #0]
 800e0da:	b29a      	uxth	r2, r3
 800e0dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0e0:	b29b      	uxth	r3, r3
 800e0e2:	029b      	lsls	r3, r3, #10
 800e0e4:	b29b      	uxth	r3, r3
 800e0e6:	4313      	orrs	r3, r2
 800e0e8:	b29b      	uxth	r3, r3
 800e0ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e0ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e0f2:	b29a      	uxth	r2, r3
 800e0f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0f6:	801a      	strh	r2, [r3, #0]
 800e0f8:	e01a      	b.n	800e130 <USB_ActivateEndpoint+0x6ac>
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	785b      	ldrb	r3, [r3, #1]
 800e0fe:	2b01      	cmp	r3, #1
 800e100:	d116      	bne.n	800e130 <USB_ActivateEndpoint+0x6ac>
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	657b      	str	r3, [r7, #84]	@ 0x54
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e10c:	b29b      	uxth	r3, r3
 800e10e:	461a      	mov	r2, r3
 800e110:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e112:	4413      	add	r3, r2
 800e114:	657b      	str	r3, [r7, #84]	@ 0x54
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	781b      	ldrb	r3, [r3, #0]
 800e11a:	00da      	lsls	r2, r3, #3
 800e11c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e11e:	4413      	add	r3, r2
 800e120:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e124:	653b      	str	r3, [r7, #80]	@ 0x50
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	691b      	ldr	r3, [r3, #16]
 800e12a:	b29a      	uxth	r2, r3
 800e12c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e12e:	801a      	strh	r2, [r3, #0]
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	647b      	str	r3, [r7, #68]	@ 0x44
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	785b      	ldrb	r3, [r3, #1]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d16b      	bne.n	800e214 <USB_ActivateEndpoint+0x790>
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e146:	b29b      	uxth	r3, r3
 800e148:	461a      	mov	r2, r3
 800e14a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e14c:	4413      	add	r3, r2
 800e14e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e150:	683b      	ldr	r3, [r7, #0]
 800e152:	781b      	ldrb	r3, [r3, #0]
 800e154:	00da      	lsls	r2, r3, #3
 800e156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e158:	4413      	add	r3, r2
 800e15a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e15e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e162:	881b      	ldrh	r3, [r3, #0]
 800e164:	b29b      	uxth	r3, r3
 800e166:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e16a:	b29a      	uxth	r2, r3
 800e16c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e16e:	801a      	strh	r2, [r3, #0]
 800e170:	683b      	ldr	r3, [r7, #0]
 800e172:	691b      	ldr	r3, [r3, #16]
 800e174:	2b00      	cmp	r3, #0
 800e176:	d10a      	bne.n	800e18e <USB_ActivateEndpoint+0x70a>
 800e178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e17a:	881b      	ldrh	r3, [r3, #0]
 800e17c:	b29b      	uxth	r3, r3
 800e17e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e182:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e186:	b29a      	uxth	r2, r3
 800e188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e18a:	801a      	strh	r2, [r3, #0]
 800e18c:	e05b      	b.n	800e246 <USB_ActivateEndpoint+0x7c2>
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	691b      	ldr	r3, [r3, #16]
 800e192:	2b3e      	cmp	r3, #62	@ 0x3e
 800e194:	d81c      	bhi.n	800e1d0 <USB_ActivateEndpoint+0x74c>
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	691b      	ldr	r3, [r3, #16]
 800e19a:	085b      	lsrs	r3, r3, #1
 800e19c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	691b      	ldr	r3, [r3, #16]
 800e1a4:	f003 0301 	and.w	r3, r3, #1
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d004      	beq.n	800e1b6 <USB_ActivateEndpoint+0x732>
 800e1ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e1b0:	3301      	adds	r3, #1
 800e1b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e1b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1b8:	881b      	ldrh	r3, [r3, #0]
 800e1ba:	b29a      	uxth	r2, r3
 800e1bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e1c0:	b29b      	uxth	r3, r3
 800e1c2:	029b      	lsls	r3, r3, #10
 800e1c4:	b29b      	uxth	r3, r3
 800e1c6:	4313      	orrs	r3, r2
 800e1c8:	b29a      	uxth	r2, r3
 800e1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1cc:	801a      	strh	r2, [r3, #0]
 800e1ce:	e03a      	b.n	800e246 <USB_ActivateEndpoint+0x7c2>
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	691b      	ldr	r3, [r3, #16]
 800e1d4:	095b      	lsrs	r3, r3, #5
 800e1d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	691b      	ldr	r3, [r3, #16]
 800e1de:	f003 031f 	and.w	r3, r3, #31
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d104      	bne.n	800e1f0 <USB_ActivateEndpoint+0x76c>
 800e1e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e1ea:	3b01      	subs	r3, #1
 800e1ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e1f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1f2:	881b      	ldrh	r3, [r3, #0]
 800e1f4:	b29a      	uxth	r2, r3
 800e1f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e1fa:	b29b      	uxth	r3, r3
 800e1fc:	029b      	lsls	r3, r3, #10
 800e1fe:	b29b      	uxth	r3, r3
 800e200:	4313      	orrs	r3, r2
 800e202:	b29b      	uxth	r3, r3
 800e204:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e208:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e20c:	b29a      	uxth	r2, r3
 800e20e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e210:	801a      	strh	r2, [r3, #0]
 800e212:	e018      	b.n	800e246 <USB_ActivateEndpoint+0x7c2>
 800e214:	683b      	ldr	r3, [r7, #0]
 800e216:	785b      	ldrb	r3, [r3, #1]
 800e218:	2b01      	cmp	r3, #1
 800e21a:	d114      	bne.n	800e246 <USB_ActivateEndpoint+0x7c2>
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e222:	b29b      	uxth	r3, r3
 800e224:	461a      	mov	r2, r3
 800e226:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e228:	4413      	add	r3, r2
 800e22a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	781b      	ldrb	r3, [r3, #0]
 800e230:	00da      	lsls	r2, r3, #3
 800e232:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e234:	4413      	add	r3, r2
 800e236:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e23a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	691b      	ldr	r3, [r3, #16]
 800e240:	b29a      	uxth	r2, r3
 800e242:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e244:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e246:	687a      	ldr	r2, [r7, #4]
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	781b      	ldrb	r3, [r3, #0]
 800e24c:	009b      	lsls	r3, r3, #2
 800e24e:	4413      	add	r3, r2
 800e250:	881b      	ldrh	r3, [r3, #0]
 800e252:	b29b      	uxth	r3, r3
 800e254:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e258:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e25c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e25e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e260:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e264:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e266:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e268:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e26c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e26e:	687a      	ldr	r2, [r7, #4]
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	781b      	ldrb	r3, [r3, #0]
 800e274:	009b      	lsls	r3, r3, #2
 800e276:	441a      	add	r2, r3
 800e278:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e27a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e27e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e282:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e28a:	b29b      	uxth	r3, r3
 800e28c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e28e:	687a      	ldr	r2, [r7, #4]
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	781b      	ldrb	r3, [r3, #0]
 800e294:	009b      	lsls	r3, r3, #2
 800e296:	4413      	add	r3, r2
 800e298:	881b      	ldrh	r3, [r3, #0]
 800e29a:	b29b      	uxth	r3, r3
 800e29c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e2a4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800e2a6:	687a      	ldr	r2, [r7, #4]
 800e2a8:	683b      	ldr	r3, [r7, #0]
 800e2aa:	781b      	ldrb	r3, [r3, #0]
 800e2ac:	009b      	lsls	r3, r3, #2
 800e2ae:	441a      	add	r2, r3
 800e2b0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800e2b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2c2:	b29b      	uxth	r3, r3
 800e2c4:	8013      	strh	r3, [r2, #0]
 800e2c6:	e0bc      	b.n	800e442 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e2c8:	687a      	ldr	r2, [r7, #4]
 800e2ca:	683b      	ldr	r3, [r7, #0]
 800e2cc:	781b      	ldrb	r3, [r3, #0]
 800e2ce:	009b      	lsls	r3, r3, #2
 800e2d0:	4413      	add	r3, r2
 800e2d2:	881b      	ldrh	r3, [r3, #0]
 800e2d4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800e2d8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e2dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d01d      	beq.n	800e320 <USB_ActivateEndpoint+0x89c>
 800e2e4:	687a      	ldr	r2, [r7, #4]
 800e2e6:	683b      	ldr	r3, [r7, #0]
 800e2e8:	781b      	ldrb	r3, [r3, #0]
 800e2ea:	009b      	lsls	r3, r3, #2
 800e2ec:	4413      	add	r3, r2
 800e2ee:	881b      	ldrh	r3, [r3, #0]
 800e2f0:	b29b      	uxth	r3, r3
 800e2f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2fa:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800e2fe:	687a      	ldr	r2, [r7, #4]
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	781b      	ldrb	r3, [r3, #0]
 800e304:	009b      	lsls	r3, r3, #2
 800e306:	441a      	add	r2, r3
 800e308:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e30c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e310:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e314:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e318:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e31c:	b29b      	uxth	r3, r3
 800e31e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e320:	687a      	ldr	r2, [r7, #4]
 800e322:	683b      	ldr	r3, [r7, #0]
 800e324:	781b      	ldrb	r3, [r3, #0]
 800e326:	009b      	lsls	r3, r3, #2
 800e328:	4413      	add	r3, r2
 800e32a:	881b      	ldrh	r3, [r3, #0]
 800e32c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800e330:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d01d      	beq.n	800e378 <USB_ActivateEndpoint+0x8f4>
 800e33c:	687a      	ldr	r2, [r7, #4]
 800e33e:	683b      	ldr	r3, [r7, #0]
 800e340:	781b      	ldrb	r3, [r3, #0]
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	4413      	add	r3, r2
 800e346:	881b      	ldrh	r3, [r3, #0]
 800e348:	b29b      	uxth	r3, r3
 800e34a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e34e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e352:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800e356:	687a      	ldr	r2, [r7, #4]
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	781b      	ldrb	r3, [r3, #0]
 800e35c:	009b      	lsls	r3, r3, #2
 800e35e:	441a      	add	r2, r3
 800e360:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800e364:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e368:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e36c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e370:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e374:	b29b      	uxth	r3, r3
 800e376:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e378:	683b      	ldr	r3, [r7, #0]
 800e37a:	78db      	ldrb	r3, [r3, #3]
 800e37c:	2b01      	cmp	r3, #1
 800e37e:	d024      	beq.n	800e3ca <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e380:	687a      	ldr	r2, [r7, #4]
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	781b      	ldrb	r3, [r3, #0]
 800e386:	009b      	lsls	r3, r3, #2
 800e388:	4413      	add	r3, r2
 800e38a:	881b      	ldrh	r3, [r3, #0]
 800e38c:	b29b      	uxth	r3, r3
 800e38e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e392:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e396:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e39a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e39e:	f083 0320 	eor.w	r3, r3, #32
 800e3a2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e3a6:	687a      	ldr	r2, [r7, #4]
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	781b      	ldrb	r3, [r3, #0]
 800e3ac:	009b      	lsls	r3, r3, #2
 800e3ae:	441a      	add	r2, r3
 800e3b0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e3b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e3b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e3bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e3c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3c4:	b29b      	uxth	r3, r3
 800e3c6:	8013      	strh	r3, [r2, #0]
 800e3c8:	e01d      	b.n	800e406 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e3ca:	687a      	ldr	r2, [r7, #4]
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	781b      	ldrb	r3, [r3, #0]
 800e3d0:	009b      	lsls	r3, r3, #2
 800e3d2:	4413      	add	r3, r2
 800e3d4:	881b      	ldrh	r3, [r3, #0]
 800e3d6:	b29b      	uxth	r3, r3
 800e3d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e3dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e3e0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800e3e4:	687a      	ldr	r2, [r7, #4]
 800e3e6:	683b      	ldr	r3, [r7, #0]
 800e3e8:	781b      	ldrb	r3, [r3, #0]
 800e3ea:	009b      	lsls	r3, r3, #2
 800e3ec:	441a      	add	r2, r3
 800e3ee:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800e3f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e3f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e3fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e3fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e402:	b29b      	uxth	r3, r3
 800e404:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e406:	687a      	ldr	r2, [r7, #4]
 800e408:	683b      	ldr	r3, [r7, #0]
 800e40a:	781b      	ldrb	r3, [r3, #0]
 800e40c:	009b      	lsls	r3, r3, #2
 800e40e:	4413      	add	r3, r2
 800e410:	881b      	ldrh	r3, [r3, #0]
 800e412:	b29b      	uxth	r3, r3
 800e414:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e418:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e41c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e420:	687a      	ldr	r2, [r7, #4]
 800e422:	683b      	ldr	r3, [r7, #0]
 800e424:	781b      	ldrb	r3, [r3, #0]
 800e426:	009b      	lsls	r3, r3, #2
 800e428:	441a      	add	r2, r3
 800e42a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e42e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e432:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e436:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e43a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e43e:	b29b      	uxth	r3, r3
 800e440:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800e442:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800e446:	4618      	mov	r0, r3
 800e448:	379c      	adds	r7, #156	@ 0x9c
 800e44a:	46bd      	mov	sp, r7
 800e44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e450:	4770      	bx	lr
 800e452:	bf00      	nop

0800e454 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e454:	b480      	push	{r7}
 800e456:	b08d      	sub	sp, #52	@ 0x34
 800e458:	af00      	add	r7, sp, #0
 800e45a:	6078      	str	r0, [r7, #4]
 800e45c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	7b1b      	ldrb	r3, [r3, #12]
 800e462:	2b00      	cmp	r3, #0
 800e464:	f040 808e 	bne.w	800e584 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800e468:	683b      	ldr	r3, [r7, #0]
 800e46a:	785b      	ldrb	r3, [r3, #1]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d044      	beq.n	800e4fa <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e470:	687a      	ldr	r2, [r7, #4]
 800e472:	683b      	ldr	r3, [r7, #0]
 800e474:	781b      	ldrb	r3, [r3, #0]
 800e476:	009b      	lsls	r3, r3, #2
 800e478:	4413      	add	r3, r2
 800e47a:	881b      	ldrh	r3, [r3, #0]
 800e47c:	81bb      	strh	r3, [r7, #12]
 800e47e:	89bb      	ldrh	r3, [r7, #12]
 800e480:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e484:	2b00      	cmp	r3, #0
 800e486:	d01b      	beq.n	800e4c0 <USB_DeactivateEndpoint+0x6c>
 800e488:	687a      	ldr	r2, [r7, #4]
 800e48a:	683b      	ldr	r3, [r7, #0]
 800e48c:	781b      	ldrb	r3, [r3, #0]
 800e48e:	009b      	lsls	r3, r3, #2
 800e490:	4413      	add	r3, r2
 800e492:	881b      	ldrh	r3, [r3, #0]
 800e494:	b29b      	uxth	r3, r3
 800e496:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e49a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e49e:	817b      	strh	r3, [r7, #10]
 800e4a0:	687a      	ldr	r2, [r7, #4]
 800e4a2:	683b      	ldr	r3, [r7, #0]
 800e4a4:	781b      	ldrb	r3, [r3, #0]
 800e4a6:	009b      	lsls	r3, r3, #2
 800e4a8:	441a      	add	r2, r3
 800e4aa:	897b      	ldrh	r3, [r7, #10]
 800e4ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e4b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e4b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e4b8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e4bc:	b29b      	uxth	r3, r3
 800e4be:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e4c0:	687a      	ldr	r2, [r7, #4]
 800e4c2:	683b      	ldr	r3, [r7, #0]
 800e4c4:	781b      	ldrb	r3, [r3, #0]
 800e4c6:	009b      	lsls	r3, r3, #2
 800e4c8:	4413      	add	r3, r2
 800e4ca:	881b      	ldrh	r3, [r3, #0]
 800e4cc:	b29b      	uxth	r3, r3
 800e4ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e4d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e4d6:	813b      	strh	r3, [r7, #8]
 800e4d8:	687a      	ldr	r2, [r7, #4]
 800e4da:	683b      	ldr	r3, [r7, #0]
 800e4dc:	781b      	ldrb	r3, [r3, #0]
 800e4de:	009b      	lsls	r3, r3, #2
 800e4e0:	441a      	add	r2, r3
 800e4e2:	893b      	ldrh	r3, [r7, #8]
 800e4e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e4e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e4ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e4f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4f4:	b29b      	uxth	r3, r3
 800e4f6:	8013      	strh	r3, [r2, #0]
 800e4f8:	e192      	b.n	800e820 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e4fa:	687a      	ldr	r2, [r7, #4]
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	781b      	ldrb	r3, [r3, #0]
 800e500:	009b      	lsls	r3, r3, #2
 800e502:	4413      	add	r3, r2
 800e504:	881b      	ldrh	r3, [r3, #0]
 800e506:	827b      	strh	r3, [r7, #18]
 800e508:	8a7b      	ldrh	r3, [r7, #18]
 800e50a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d01b      	beq.n	800e54a <USB_DeactivateEndpoint+0xf6>
 800e512:	687a      	ldr	r2, [r7, #4]
 800e514:	683b      	ldr	r3, [r7, #0]
 800e516:	781b      	ldrb	r3, [r3, #0]
 800e518:	009b      	lsls	r3, r3, #2
 800e51a:	4413      	add	r3, r2
 800e51c:	881b      	ldrh	r3, [r3, #0]
 800e51e:	b29b      	uxth	r3, r3
 800e520:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e524:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e528:	823b      	strh	r3, [r7, #16]
 800e52a:	687a      	ldr	r2, [r7, #4]
 800e52c:	683b      	ldr	r3, [r7, #0]
 800e52e:	781b      	ldrb	r3, [r3, #0]
 800e530:	009b      	lsls	r3, r3, #2
 800e532:	441a      	add	r2, r3
 800e534:	8a3b      	ldrh	r3, [r7, #16]
 800e536:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e53a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e53e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e542:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e546:	b29b      	uxth	r3, r3
 800e548:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e54a:	687a      	ldr	r2, [r7, #4]
 800e54c:	683b      	ldr	r3, [r7, #0]
 800e54e:	781b      	ldrb	r3, [r3, #0]
 800e550:	009b      	lsls	r3, r3, #2
 800e552:	4413      	add	r3, r2
 800e554:	881b      	ldrh	r3, [r3, #0]
 800e556:	b29b      	uxth	r3, r3
 800e558:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e55c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e560:	81fb      	strh	r3, [r7, #14]
 800e562:	687a      	ldr	r2, [r7, #4]
 800e564:	683b      	ldr	r3, [r7, #0]
 800e566:	781b      	ldrb	r3, [r3, #0]
 800e568:	009b      	lsls	r3, r3, #2
 800e56a:	441a      	add	r2, r3
 800e56c:	89fb      	ldrh	r3, [r7, #14]
 800e56e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e572:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e576:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e57a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e57e:	b29b      	uxth	r3, r3
 800e580:	8013      	strh	r3, [r2, #0]
 800e582:	e14d      	b.n	800e820 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800e584:	683b      	ldr	r3, [r7, #0]
 800e586:	785b      	ldrb	r3, [r3, #1]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	f040 80a5 	bne.w	800e6d8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e58e:	687a      	ldr	r2, [r7, #4]
 800e590:	683b      	ldr	r3, [r7, #0]
 800e592:	781b      	ldrb	r3, [r3, #0]
 800e594:	009b      	lsls	r3, r3, #2
 800e596:	4413      	add	r3, r2
 800e598:	881b      	ldrh	r3, [r3, #0]
 800e59a:	843b      	strh	r3, [r7, #32]
 800e59c:	8c3b      	ldrh	r3, [r7, #32]
 800e59e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d01b      	beq.n	800e5de <USB_DeactivateEndpoint+0x18a>
 800e5a6:	687a      	ldr	r2, [r7, #4]
 800e5a8:	683b      	ldr	r3, [r7, #0]
 800e5aa:	781b      	ldrb	r3, [r3, #0]
 800e5ac:	009b      	lsls	r3, r3, #2
 800e5ae:	4413      	add	r3, r2
 800e5b0:	881b      	ldrh	r3, [r3, #0]
 800e5b2:	b29b      	uxth	r3, r3
 800e5b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5bc:	83fb      	strh	r3, [r7, #30]
 800e5be:	687a      	ldr	r2, [r7, #4]
 800e5c0:	683b      	ldr	r3, [r7, #0]
 800e5c2:	781b      	ldrb	r3, [r3, #0]
 800e5c4:	009b      	lsls	r3, r3, #2
 800e5c6:	441a      	add	r2, r3
 800e5c8:	8bfb      	ldrh	r3, [r7, #30]
 800e5ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e5ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e5d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e5d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5da:	b29b      	uxth	r3, r3
 800e5dc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e5de:	687a      	ldr	r2, [r7, #4]
 800e5e0:	683b      	ldr	r3, [r7, #0]
 800e5e2:	781b      	ldrb	r3, [r3, #0]
 800e5e4:	009b      	lsls	r3, r3, #2
 800e5e6:	4413      	add	r3, r2
 800e5e8:	881b      	ldrh	r3, [r3, #0]
 800e5ea:	83bb      	strh	r3, [r7, #28]
 800e5ec:	8bbb      	ldrh	r3, [r7, #28]
 800e5ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d01b      	beq.n	800e62e <USB_DeactivateEndpoint+0x1da>
 800e5f6:	687a      	ldr	r2, [r7, #4]
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	781b      	ldrb	r3, [r3, #0]
 800e5fc:	009b      	lsls	r3, r3, #2
 800e5fe:	4413      	add	r3, r2
 800e600:	881b      	ldrh	r3, [r3, #0]
 800e602:	b29b      	uxth	r3, r3
 800e604:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e608:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e60c:	837b      	strh	r3, [r7, #26]
 800e60e:	687a      	ldr	r2, [r7, #4]
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	781b      	ldrb	r3, [r3, #0]
 800e614:	009b      	lsls	r3, r3, #2
 800e616:	441a      	add	r2, r3
 800e618:	8b7b      	ldrh	r3, [r7, #26]
 800e61a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e61e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e622:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e626:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e62a:	b29b      	uxth	r3, r3
 800e62c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800e62e:	687a      	ldr	r2, [r7, #4]
 800e630:	683b      	ldr	r3, [r7, #0]
 800e632:	781b      	ldrb	r3, [r3, #0]
 800e634:	009b      	lsls	r3, r3, #2
 800e636:	4413      	add	r3, r2
 800e638:	881b      	ldrh	r3, [r3, #0]
 800e63a:	b29b      	uxth	r3, r3
 800e63c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e640:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e644:	833b      	strh	r3, [r7, #24]
 800e646:	687a      	ldr	r2, [r7, #4]
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	781b      	ldrb	r3, [r3, #0]
 800e64c:	009b      	lsls	r3, r3, #2
 800e64e:	441a      	add	r2, r3
 800e650:	8b3b      	ldrh	r3, [r7, #24]
 800e652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e656:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e65a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e65e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e662:	b29b      	uxth	r3, r3
 800e664:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e666:	687a      	ldr	r2, [r7, #4]
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	781b      	ldrb	r3, [r3, #0]
 800e66c:	009b      	lsls	r3, r3, #2
 800e66e:	4413      	add	r3, r2
 800e670:	881b      	ldrh	r3, [r3, #0]
 800e672:	b29b      	uxth	r3, r3
 800e674:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e678:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e67c:	82fb      	strh	r3, [r7, #22]
 800e67e:	687a      	ldr	r2, [r7, #4]
 800e680:	683b      	ldr	r3, [r7, #0]
 800e682:	781b      	ldrb	r3, [r3, #0]
 800e684:	009b      	lsls	r3, r3, #2
 800e686:	441a      	add	r2, r3
 800e688:	8afb      	ldrh	r3, [r7, #22]
 800e68a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e68e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e692:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e696:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e69a:	b29b      	uxth	r3, r3
 800e69c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e69e:	687a      	ldr	r2, [r7, #4]
 800e6a0:	683b      	ldr	r3, [r7, #0]
 800e6a2:	781b      	ldrb	r3, [r3, #0]
 800e6a4:	009b      	lsls	r3, r3, #2
 800e6a6:	4413      	add	r3, r2
 800e6a8:	881b      	ldrh	r3, [r3, #0]
 800e6aa:	b29b      	uxth	r3, r3
 800e6ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e6b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e6b4:	82bb      	strh	r3, [r7, #20]
 800e6b6:	687a      	ldr	r2, [r7, #4]
 800e6b8:	683b      	ldr	r3, [r7, #0]
 800e6ba:	781b      	ldrb	r3, [r3, #0]
 800e6bc:	009b      	lsls	r3, r3, #2
 800e6be:	441a      	add	r2, r3
 800e6c0:	8abb      	ldrh	r3, [r7, #20]
 800e6c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e6c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e6ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e6ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6d2:	b29b      	uxth	r3, r3
 800e6d4:	8013      	strh	r3, [r2, #0]
 800e6d6:	e0a3      	b.n	800e820 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e6d8:	687a      	ldr	r2, [r7, #4]
 800e6da:	683b      	ldr	r3, [r7, #0]
 800e6dc:	781b      	ldrb	r3, [r3, #0]
 800e6de:	009b      	lsls	r3, r3, #2
 800e6e0:	4413      	add	r3, r2
 800e6e2:	881b      	ldrh	r3, [r3, #0]
 800e6e4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800e6e6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e6e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d01b      	beq.n	800e728 <USB_DeactivateEndpoint+0x2d4>
 800e6f0:	687a      	ldr	r2, [r7, #4]
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	781b      	ldrb	r3, [r3, #0]
 800e6f6:	009b      	lsls	r3, r3, #2
 800e6f8:	4413      	add	r3, r2
 800e6fa:	881b      	ldrh	r3, [r3, #0]
 800e6fc:	b29b      	uxth	r3, r3
 800e6fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e702:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e706:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800e708:	687a      	ldr	r2, [r7, #4]
 800e70a:	683b      	ldr	r3, [r7, #0]
 800e70c:	781b      	ldrb	r3, [r3, #0]
 800e70e:	009b      	lsls	r3, r3, #2
 800e710:	441a      	add	r2, r3
 800e712:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800e714:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e718:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e71c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e720:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e724:	b29b      	uxth	r3, r3
 800e726:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e728:	687a      	ldr	r2, [r7, #4]
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	781b      	ldrb	r3, [r3, #0]
 800e72e:	009b      	lsls	r3, r3, #2
 800e730:	4413      	add	r3, r2
 800e732:	881b      	ldrh	r3, [r3, #0]
 800e734:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800e736:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d01b      	beq.n	800e778 <USB_DeactivateEndpoint+0x324>
 800e740:	687a      	ldr	r2, [r7, #4]
 800e742:	683b      	ldr	r3, [r7, #0]
 800e744:	781b      	ldrb	r3, [r3, #0]
 800e746:	009b      	lsls	r3, r3, #2
 800e748:	4413      	add	r3, r2
 800e74a:	881b      	ldrh	r3, [r3, #0]
 800e74c:	b29b      	uxth	r3, r3
 800e74e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e752:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e756:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e758:	687a      	ldr	r2, [r7, #4]
 800e75a:	683b      	ldr	r3, [r7, #0]
 800e75c:	781b      	ldrb	r3, [r3, #0]
 800e75e:	009b      	lsls	r3, r3, #2
 800e760:	441a      	add	r2, r3
 800e762:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e764:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e768:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e76c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e770:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e774:	b29b      	uxth	r3, r3
 800e776:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800e778:	687a      	ldr	r2, [r7, #4]
 800e77a:	683b      	ldr	r3, [r7, #0]
 800e77c:	781b      	ldrb	r3, [r3, #0]
 800e77e:	009b      	lsls	r3, r3, #2
 800e780:	4413      	add	r3, r2
 800e782:	881b      	ldrh	r3, [r3, #0]
 800e784:	b29b      	uxth	r3, r3
 800e786:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e78a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e78e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800e790:	687a      	ldr	r2, [r7, #4]
 800e792:	683b      	ldr	r3, [r7, #0]
 800e794:	781b      	ldrb	r3, [r3, #0]
 800e796:	009b      	lsls	r3, r3, #2
 800e798:	441a      	add	r2, r3
 800e79a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e79c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e7a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e7a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e7a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7ac:	b29b      	uxth	r3, r3
 800e7ae:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e7b0:	687a      	ldr	r2, [r7, #4]
 800e7b2:	683b      	ldr	r3, [r7, #0]
 800e7b4:	781b      	ldrb	r3, [r3, #0]
 800e7b6:	009b      	lsls	r3, r3, #2
 800e7b8:	4413      	add	r3, r2
 800e7ba:	881b      	ldrh	r3, [r3, #0]
 800e7bc:	b29b      	uxth	r3, r3
 800e7be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e7c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e7c6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800e7c8:	687a      	ldr	r2, [r7, #4]
 800e7ca:	683b      	ldr	r3, [r7, #0]
 800e7cc:	781b      	ldrb	r3, [r3, #0]
 800e7ce:	009b      	lsls	r3, r3, #2
 800e7d0:	441a      	add	r2, r3
 800e7d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e7d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e7d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e7dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e7e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7e4:	b29b      	uxth	r3, r3
 800e7e6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e7e8:	687a      	ldr	r2, [r7, #4]
 800e7ea:	683b      	ldr	r3, [r7, #0]
 800e7ec:	781b      	ldrb	r3, [r3, #0]
 800e7ee:	009b      	lsls	r3, r3, #2
 800e7f0:	4413      	add	r3, r2
 800e7f2:	881b      	ldrh	r3, [r3, #0]
 800e7f4:	b29b      	uxth	r3, r3
 800e7f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e7fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7fe:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e800:	687a      	ldr	r2, [r7, #4]
 800e802:	683b      	ldr	r3, [r7, #0]
 800e804:	781b      	ldrb	r3, [r3, #0]
 800e806:	009b      	lsls	r3, r3, #2
 800e808:	441a      	add	r2, r3
 800e80a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e80c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e810:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e814:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e818:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e81c:	b29b      	uxth	r3, r3
 800e81e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800e820:	2300      	movs	r3, #0
}
 800e822:	4618      	mov	r0, r3
 800e824:	3734      	adds	r7, #52	@ 0x34
 800e826:	46bd      	mov	sp, r7
 800e828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82c:	4770      	bx	lr

0800e82e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e82e:	b580      	push	{r7, lr}
 800e830:	b0ac      	sub	sp, #176	@ 0xb0
 800e832:	af00      	add	r7, sp, #0
 800e834:	6078      	str	r0, [r7, #4]
 800e836:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e838:	683b      	ldr	r3, [r7, #0]
 800e83a:	785b      	ldrb	r3, [r3, #1]
 800e83c:	2b01      	cmp	r3, #1
 800e83e:	f040 84ca 	bne.w	800f1d6 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800e842:	683b      	ldr	r3, [r7, #0]
 800e844:	699a      	ldr	r2, [r3, #24]
 800e846:	683b      	ldr	r3, [r7, #0]
 800e848:	691b      	ldr	r3, [r3, #16]
 800e84a:	429a      	cmp	r2, r3
 800e84c:	d904      	bls.n	800e858 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	691b      	ldr	r3, [r3, #16]
 800e852:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e856:	e003      	b.n	800e860 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	699b      	ldr	r3, [r3, #24]
 800e85c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800e860:	683b      	ldr	r3, [r7, #0]
 800e862:	7b1b      	ldrb	r3, [r3, #12]
 800e864:	2b00      	cmp	r3, #0
 800e866:	d122      	bne.n	800e8ae <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800e868:	683b      	ldr	r3, [r7, #0]
 800e86a:	6959      	ldr	r1, [r3, #20]
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	88da      	ldrh	r2, [r3, #6]
 800e870:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e874:	b29b      	uxth	r3, r3
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	f000 febd 	bl	800f5f6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	613b      	str	r3, [r7, #16]
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e886:	b29b      	uxth	r3, r3
 800e888:	461a      	mov	r2, r3
 800e88a:	693b      	ldr	r3, [r7, #16]
 800e88c:	4413      	add	r3, r2
 800e88e:	613b      	str	r3, [r7, #16]
 800e890:	683b      	ldr	r3, [r7, #0]
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	00da      	lsls	r2, r3, #3
 800e896:	693b      	ldr	r3, [r7, #16]
 800e898:	4413      	add	r3, r2
 800e89a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e89e:	60fb      	str	r3, [r7, #12]
 800e8a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8a4:	b29a      	uxth	r2, r3
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	801a      	strh	r2, [r3, #0]
 800e8aa:	f000 bc6f 	b.w	800f18c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	78db      	ldrb	r3, [r3, #3]
 800e8b2:	2b02      	cmp	r3, #2
 800e8b4:	f040 831e 	bne.w	800eef4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	6a1a      	ldr	r2, [r3, #32]
 800e8bc:	683b      	ldr	r3, [r7, #0]
 800e8be:	691b      	ldr	r3, [r3, #16]
 800e8c0:	429a      	cmp	r2, r3
 800e8c2:	f240 82cf 	bls.w	800ee64 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e8c6:	687a      	ldr	r2, [r7, #4]
 800e8c8:	683b      	ldr	r3, [r7, #0]
 800e8ca:	781b      	ldrb	r3, [r3, #0]
 800e8cc:	009b      	lsls	r3, r3, #2
 800e8ce:	4413      	add	r3, r2
 800e8d0:	881b      	ldrh	r3, [r3, #0]
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8dc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800e8e0:	687a      	ldr	r2, [r7, #4]
 800e8e2:	683b      	ldr	r3, [r7, #0]
 800e8e4:	781b      	ldrb	r3, [r3, #0]
 800e8e6:	009b      	lsls	r3, r3, #2
 800e8e8:	441a      	add	r2, r3
 800e8ea:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e8ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e8f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e8f6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e8fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8fe:	b29b      	uxth	r3, r3
 800e900:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	6a1a      	ldr	r2, [r3, #32]
 800e906:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e90a:	1ad2      	subs	r2, r2, r3
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e910:	687a      	ldr	r2, [r7, #4]
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	781b      	ldrb	r3, [r3, #0]
 800e916:	009b      	lsls	r3, r3, #2
 800e918:	4413      	add	r3, r2
 800e91a:	881b      	ldrh	r3, [r3, #0]
 800e91c:	b29b      	uxth	r3, r3
 800e91e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e922:	2b00      	cmp	r3, #0
 800e924:	f000 814f 	beq.w	800ebc6 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	785b      	ldrb	r3, [r3, #1]
 800e930:	2b00      	cmp	r3, #0
 800e932:	d16b      	bne.n	800ea0c <USB_EPStartXfer+0x1de>
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e93e:	b29b      	uxth	r3, r3
 800e940:	461a      	mov	r2, r3
 800e942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e944:	4413      	add	r3, r2
 800e946:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e948:	683b      	ldr	r3, [r7, #0]
 800e94a:	781b      	ldrb	r3, [r3, #0]
 800e94c:	00da      	lsls	r2, r3, #3
 800e94e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e950:	4413      	add	r3, r2
 800e952:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e956:	627b      	str	r3, [r7, #36]	@ 0x24
 800e958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e95a:	881b      	ldrh	r3, [r3, #0]
 800e95c:	b29b      	uxth	r3, r3
 800e95e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e962:	b29a      	uxth	r2, r3
 800e964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e966:	801a      	strh	r2, [r3, #0]
 800e968:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d10a      	bne.n	800e986 <USB_EPStartXfer+0x158>
 800e970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e972:	881b      	ldrh	r3, [r3, #0]
 800e974:	b29b      	uxth	r3, r3
 800e976:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e97a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e97e:	b29a      	uxth	r2, r3
 800e980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e982:	801a      	strh	r2, [r3, #0]
 800e984:	e05b      	b.n	800ea3e <USB_EPStartXfer+0x210>
 800e986:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e98a:	2b3e      	cmp	r3, #62	@ 0x3e
 800e98c:	d81c      	bhi.n	800e9c8 <USB_EPStartXfer+0x19a>
 800e98e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e992:	085b      	lsrs	r3, r3, #1
 800e994:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e998:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e99c:	f003 0301 	and.w	r3, r3, #1
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d004      	beq.n	800e9ae <USB_EPStartXfer+0x180>
 800e9a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e9a8:	3301      	adds	r3, #1
 800e9aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9b0:	881b      	ldrh	r3, [r3, #0]
 800e9b2:	b29a      	uxth	r2, r3
 800e9b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e9b8:	b29b      	uxth	r3, r3
 800e9ba:	029b      	lsls	r3, r3, #10
 800e9bc:	b29b      	uxth	r3, r3
 800e9be:	4313      	orrs	r3, r2
 800e9c0:	b29a      	uxth	r2, r3
 800e9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9c4:	801a      	strh	r2, [r3, #0]
 800e9c6:	e03a      	b.n	800ea3e <USB_EPStartXfer+0x210>
 800e9c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9cc:	095b      	lsrs	r3, r3, #5
 800e9ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e9d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9d6:	f003 031f 	and.w	r3, r3, #31
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d104      	bne.n	800e9e8 <USB_EPStartXfer+0x1ba>
 800e9de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e9e2:	3b01      	subs	r3, #1
 800e9e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9ea:	881b      	ldrh	r3, [r3, #0]
 800e9ec:	b29a      	uxth	r2, r3
 800e9ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e9f2:	b29b      	uxth	r3, r3
 800e9f4:	029b      	lsls	r3, r3, #10
 800e9f6:	b29b      	uxth	r3, r3
 800e9f8:	4313      	orrs	r3, r2
 800e9fa:	b29b      	uxth	r3, r3
 800e9fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ea00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ea04:	b29a      	uxth	r2, r3
 800ea06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea08:	801a      	strh	r2, [r3, #0]
 800ea0a:	e018      	b.n	800ea3e <USB_EPStartXfer+0x210>
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	785b      	ldrb	r3, [r3, #1]
 800ea10:	2b01      	cmp	r3, #1
 800ea12:	d114      	bne.n	800ea3e <USB_EPStartXfer+0x210>
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ea1a:	b29b      	uxth	r3, r3
 800ea1c:	461a      	mov	r2, r3
 800ea1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea20:	4413      	add	r3, r2
 800ea22:	633b      	str	r3, [r7, #48]	@ 0x30
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	781b      	ldrb	r3, [r3, #0]
 800ea28:	00da      	lsls	r2, r3, #3
 800ea2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea2c:	4413      	add	r3, r2
 800ea2e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ea32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ea34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea38:	b29a      	uxth	r2, r3
 800ea3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea3c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ea3e:	683b      	ldr	r3, [r7, #0]
 800ea40:	895b      	ldrh	r3, [r3, #10]
 800ea42:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ea46:	683b      	ldr	r3, [r7, #0]
 800ea48:	6959      	ldr	r1, [r3, #20]
 800ea4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea4e:	b29b      	uxth	r3, r3
 800ea50:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ea54:	6878      	ldr	r0, [r7, #4]
 800ea56:	f000 fdce 	bl	800f5f6 <USB_WritePMA>
            ep->xfer_buff += len;
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	695a      	ldr	r2, [r3, #20]
 800ea5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea62:	441a      	add	r2, r3
 800ea64:	683b      	ldr	r3, [r7, #0]
 800ea66:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ea68:	683b      	ldr	r3, [r7, #0]
 800ea6a:	6a1a      	ldr	r2, [r3, #32]
 800ea6c:	683b      	ldr	r3, [r7, #0]
 800ea6e:	691b      	ldr	r3, [r3, #16]
 800ea70:	429a      	cmp	r2, r3
 800ea72:	d907      	bls.n	800ea84 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800ea74:	683b      	ldr	r3, [r7, #0]
 800ea76:	6a1a      	ldr	r2, [r3, #32]
 800ea78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea7c:	1ad2      	subs	r2, r2, r3
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	621a      	str	r2, [r3, #32]
 800ea82:	e006      	b.n	800ea92 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	6a1b      	ldr	r3, [r3, #32]
 800ea88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800ea8c:	683b      	ldr	r3, [r7, #0]
 800ea8e:	2200      	movs	r2, #0
 800ea90:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ea92:	683b      	ldr	r3, [r7, #0]
 800ea94:	785b      	ldrb	r3, [r3, #1]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d16b      	bne.n	800eb72 <USB_EPStartXfer+0x344>
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	61bb      	str	r3, [r7, #24]
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eaa4:	b29b      	uxth	r3, r3
 800eaa6:	461a      	mov	r2, r3
 800eaa8:	69bb      	ldr	r3, [r7, #24]
 800eaaa:	4413      	add	r3, r2
 800eaac:	61bb      	str	r3, [r7, #24]
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	781b      	ldrb	r3, [r3, #0]
 800eab2:	00da      	lsls	r2, r3, #3
 800eab4:	69bb      	ldr	r3, [r7, #24]
 800eab6:	4413      	add	r3, r2
 800eab8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800eabc:	617b      	str	r3, [r7, #20]
 800eabe:	697b      	ldr	r3, [r7, #20]
 800eac0:	881b      	ldrh	r3, [r3, #0]
 800eac2:	b29b      	uxth	r3, r3
 800eac4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eac8:	b29a      	uxth	r2, r3
 800eaca:	697b      	ldr	r3, [r7, #20]
 800eacc:	801a      	strh	r2, [r3, #0]
 800eace:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d10a      	bne.n	800eaec <USB_EPStartXfer+0x2be>
 800ead6:	697b      	ldr	r3, [r7, #20]
 800ead8:	881b      	ldrh	r3, [r3, #0]
 800eada:	b29b      	uxth	r3, r3
 800eadc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eae0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eae4:	b29a      	uxth	r2, r3
 800eae6:	697b      	ldr	r3, [r7, #20]
 800eae8:	801a      	strh	r2, [r3, #0]
 800eaea:	e05d      	b.n	800eba8 <USB_EPStartXfer+0x37a>
 800eaec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eaf0:	2b3e      	cmp	r3, #62	@ 0x3e
 800eaf2:	d81c      	bhi.n	800eb2e <USB_EPStartXfer+0x300>
 800eaf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eaf8:	085b      	lsrs	r3, r3, #1
 800eafa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eafe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb02:	f003 0301 	and.w	r3, r3, #1
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d004      	beq.n	800eb14 <USB_EPStartXfer+0x2e6>
 800eb0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb0e:	3301      	adds	r3, #1
 800eb10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eb14:	697b      	ldr	r3, [r7, #20]
 800eb16:	881b      	ldrh	r3, [r3, #0]
 800eb18:	b29a      	uxth	r2, r3
 800eb1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb1e:	b29b      	uxth	r3, r3
 800eb20:	029b      	lsls	r3, r3, #10
 800eb22:	b29b      	uxth	r3, r3
 800eb24:	4313      	orrs	r3, r2
 800eb26:	b29a      	uxth	r2, r3
 800eb28:	697b      	ldr	r3, [r7, #20]
 800eb2a:	801a      	strh	r2, [r3, #0]
 800eb2c:	e03c      	b.n	800eba8 <USB_EPStartXfer+0x37a>
 800eb2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb32:	095b      	lsrs	r3, r3, #5
 800eb34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eb38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb3c:	f003 031f 	and.w	r3, r3, #31
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d104      	bne.n	800eb4e <USB_EPStartXfer+0x320>
 800eb44:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb48:	3b01      	subs	r3, #1
 800eb4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eb4e:	697b      	ldr	r3, [r7, #20]
 800eb50:	881b      	ldrh	r3, [r3, #0]
 800eb52:	b29a      	uxth	r2, r3
 800eb54:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb58:	b29b      	uxth	r3, r3
 800eb5a:	029b      	lsls	r3, r3, #10
 800eb5c:	b29b      	uxth	r3, r3
 800eb5e:	4313      	orrs	r3, r2
 800eb60:	b29b      	uxth	r3, r3
 800eb62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eb66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eb6a:	b29a      	uxth	r2, r3
 800eb6c:	697b      	ldr	r3, [r7, #20]
 800eb6e:	801a      	strh	r2, [r3, #0]
 800eb70:	e01a      	b.n	800eba8 <USB_EPStartXfer+0x37a>
 800eb72:	683b      	ldr	r3, [r7, #0]
 800eb74:	785b      	ldrb	r3, [r3, #1]
 800eb76:	2b01      	cmp	r3, #1
 800eb78:	d116      	bne.n	800eba8 <USB_EPStartXfer+0x37a>
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	623b      	str	r3, [r7, #32]
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eb84:	b29b      	uxth	r3, r3
 800eb86:	461a      	mov	r2, r3
 800eb88:	6a3b      	ldr	r3, [r7, #32]
 800eb8a:	4413      	add	r3, r2
 800eb8c:	623b      	str	r3, [r7, #32]
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	781b      	ldrb	r3, [r3, #0]
 800eb92:	00da      	lsls	r2, r3, #3
 800eb94:	6a3b      	ldr	r3, [r7, #32]
 800eb96:	4413      	add	r3, r2
 800eb98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800eb9c:	61fb      	str	r3, [r7, #28]
 800eb9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eba2:	b29a      	uxth	r2, r3
 800eba4:	69fb      	ldr	r3, [r7, #28]
 800eba6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	891b      	ldrh	r3, [r3, #8]
 800ebac:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	6959      	ldr	r1, [r3, #20]
 800ebb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ebb8:	b29b      	uxth	r3, r3
 800ebba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ebbe:	6878      	ldr	r0, [r7, #4]
 800ebc0:	f000 fd19 	bl	800f5f6 <USB_WritePMA>
 800ebc4:	e2e2      	b.n	800f18c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	785b      	ldrb	r3, [r3, #1]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d16b      	bne.n	800eca6 <USB_EPStartXfer+0x478>
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ebd8:	b29b      	uxth	r3, r3
 800ebda:	461a      	mov	r2, r3
 800ebdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ebde:	4413      	add	r3, r2
 800ebe0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	781b      	ldrb	r3, [r3, #0]
 800ebe6:	00da      	lsls	r2, r3, #3
 800ebe8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ebea:	4413      	add	r3, r2
 800ebec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ebf0:	647b      	str	r3, [r7, #68]	@ 0x44
 800ebf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ebf4:	881b      	ldrh	r3, [r3, #0]
 800ebf6:	b29b      	uxth	r3, r3
 800ebf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ebfc:	b29a      	uxth	r2, r3
 800ebfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec00:	801a      	strh	r2, [r3, #0]
 800ec02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d10a      	bne.n	800ec20 <USB_EPStartXfer+0x3f2>
 800ec0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec0c:	881b      	ldrh	r3, [r3, #0]
 800ec0e:	b29b      	uxth	r3, r3
 800ec10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ec14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ec18:	b29a      	uxth	r2, r3
 800ec1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec1c:	801a      	strh	r2, [r3, #0]
 800ec1e:	e05d      	b.n	800ecdc <USB_EPStartXfer+0x4ae>
 800ec20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec24:	2b3e      	cmp	r3, #62	@ 0x3e
 800ec26:	d81c      	bhi.n	800ec62 <USB_EPStartXfer+0x434>
 800ec28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec2c:	085b      	lsrs	r3, r3, #1
 800ec2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ec32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec36:	f003 0301 	and.w	r3, r3, #1
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d004      	beq.n	800ec48 <USB_EPStartXfer+0x41a>
 800ec3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ec42:	3301      	adds	r3, #1
 800ec44:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ec48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec4a:	881b      	ldrh	r3, [r3, #0]
 800ec4c:	b29a      	uxth	r2, r3
 800ec4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ec52:	b29b      	uxth	r3, r3
 800ec54:	029b      	lsls	r3, r3, #10
 800ec56:	b29b      	uxth	r3, r3
 800ec58:	4313      	orrs	r3, r2
 800ec5a:	b29a      	uxth	r2, r3
 800ec5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec5e:	801a      	strh	r2, [r3, #0]
 800ec60:	e03c      	b.n	800ecdc <USB_EPStartXfer+0x4ae>
 800ec62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec66:	095b      	lsrs	r3, r3, #5
 800ec68:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ec6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec70:	f003 031f 	and.w	r3, r3, #31
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d104      	bne.n	800ec82 <USB_EPStartXfer+0x454>
 800ec78:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ec7c:	3b01      	subs	r3, #1
 800ec7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ec82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec84:	881b      	ldrh	r3, [r3, #0]
 800ec86:	b29a      	uxth	r2, r3
 800ec88:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ec8c:	b29b      	uxth	r3, r3
 800ec8e:	029b      	lsls	r3, r3, #10
 800ec90:	b29b      	uxth	r3, r3
 800ec92:	4313      	orrs	r3, r2
 800ec94:	b29b      	uxth	r3, r3
 800ec96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ec9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ec9e:	b29a      	uxth	r2, r3
 800eca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eca2:	801a      	strh	r2, [r3, #0]
 800eca4:	e01a      	b.n	800ecdc <USB_EPStartXfer+0x4ae>
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	785b      	ldrb	r3, [r3, #1]
 800ecaa:	2b01      	cmp	r3, #1
 800ecac:	d116      	bne.n	800ecdc <USB_EPStartXfer+0x4ae>
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	653b      	str	r3, [r7, #80]	@ 0x50
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ecb8:	b29b      	uxth	r3, r3
 800ecba:	461a      	mov	r2, r3
 800ecbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ecbe:	4413      	add	r3, r2
 800ecc0:	653b      	str	r3, [r7, #80]	@ 0x50
 800ecc2:	683b      	ldr	r3, [r7, #0]
 800ecc4:	781b      	ldrb	r3, [r3, #0]
 800ecc6:	00da      	lsls	r2, r3, #3
 800ecc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ecca:	4413      	add	r3, r2
 800eccc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ecd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ecd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ecd6:	b29a      	uxth	r2, r3
 800ecd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ecda:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	891b      	ldrh	r3, [r3, #8]
 800ece0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ece4:	683b      	ldr	r3, [r7, #0]
 800ece6:	6959      	ldr	r1, [r3, #20]
 800ece8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ecec:	b29b      	uxth	r3, r3
 800ecee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ecf2:	6878      	ldr	r0, [r7, #4]
 800ecf4:	f000 fc7f 	bl	800f5f6 <USB_WritePMA>
            ep->xfer_buff += len;
 800ecf8:	683b      	ldr	r3, [r7, #0]
 800ecfa:	695a      	ldr	r2, [r3, #20]
 800ecfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed00:	441a      	add	r2, r3
 800ed02:	683b      	ldr	r3, [r7, #0]
 800ed04:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ed06:	683b      	ldr	r3, [r7, #0]
 800ed08:	6a1a      	ldr	r2, [r3, #32]
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	691b      	ldr	r3, [r3, #16]
 800ed0e:	429a      	cmp	r2, r3
 800ed10:	d907      	bls.n	800ed22 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	6a1a      	ldr	r2, [r3, #32]
 800ed16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed1a:	1ad2      	subs	r2, r2, r3
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	621a      	str	r2, [r3, #32]
 800ed20:	e006      	b.n	800ed30 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800ed22:	683b      	ldr	r3, [r7, #0]
 800ed24:	6a1b      	ldr	r3, [r3, #32]
 800ed26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	2200      	movs	r2, #0
 800ed2e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	643b      	str	r3, [r7, #64]	@ 0x40
 800ed34:	683b      	ldr	r3, [r7, #0]
 800ed36:	785b      	ldrb	r3, [r3, #1]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d16b      	bne.n	800ee14 <USB_EPStartXfer+0x5e6>
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ed46:	b29b      	uxth	r3, r3
 800ed48:	461a      	mov	r2, r3
 800ed4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed4c:	4413      	add	r3, r2
 800ed4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	781b      	ldrb	r3, [r3, #0]
 800ed54:	00da      	lsls	r2, r3, #3
 800ed56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed58:	4413      	add	r3, r2
 800ed5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ed5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed62:	881b      	ldrh	r3, [r3, #0]
 800ed64:	b29b      	uxth	r3, r3
 800ed66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ed6a:	b29a      	uxth	r2, r3
 800ed6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed6e:	801a      	strh	r2, [r3, #0]
 800ed70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d10a      	bne.n	800ed8e <USB_EPStartXfer+0x560>
 800ed78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed7a:	881b      	ldrh	r3, [r3, #0]
 800ed7c:	b29b      	uxth	r3, r3
 800ed7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ed82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ed86:	b29a      	uxth	r2, r3
 800ed88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed8a:	801a      	strh	r2, [r3, #0]
 800ed8c:	e05b      	b.n	800ee46 <USB_EPStartXfer+0x618>
 800ed8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed92:	2b3e      	cmp	r3, #62	@ 0x3e
 800ed94:	d81c      	bhi.n	800edd0 <USB_EPStartXfer+0x5a2>
 800ed96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed9a:	085b      	lsrs	r3, r3, #1
 800ed9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800eda0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eda4:	f003 0301 	and.w	r3, r3, #1
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d004      	beq.n	800edb6 <USB_EPStartXfer+0x588>
 800edac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800edb0:	3301      	adds	r3, #1
 800edb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800edb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edb8:	881b      	ldrh	r3, [r3, #0]
 800edba:	b29a      	uxth	r2, r3
 800edbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800edc0:	b29b      	uxth	r3, r3
 800edc2:	029b      	lsls	r3, r3, #10
 800edc4:	b29b      	uxth	r3, r3
 800edc6:	4313      	orrs	r3, r2
 800edc8:	b29a      	uxth	r2, r3
 800edca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edcc:	801a      	strh	r2, [r3, #0]
 800edce:	e03a      	b.n	800ee46 <USB_EPStartXfer+0x618>
 800edd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edd4:	095b      	lsrs	r3, r3, #5
 800edd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800edda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edde:	f003 031f 	and.w	r3, r3, #31
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d104      	bne.n	800edf0 <USB_EPStartXfer+0x5c2>
 800ede6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800edea:	3b01      	subs	r3, #1
 800edec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800edf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edf2:	881b      	ldrh	r3, [r3, #0]
 800edf4:	b29a      	uxth	r2, r3
 800edf6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800edfa:	b29b      	uxth	r3, r3
 800edfc:	029b      	lsls	r3, r3, #10
 800edfe:	b29b      	uxth	r3, r3
 800ee00:	4313      	orrs	r3, r2
 800ee02:	b29b      	uxth	r3, r3
 800ee04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ee08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ee0c:	b29a      	uxth	r2, r3
 800ee0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee10:	801a      	strh	r2, [r3, #0]
 800ee12:	e018      	b.n	800ee46 <USB_EPStartXfer+0x618>
 800ee14:	683b      	ldr	r3, [r7, #0]
 800ee16:	785b      	ldrb	r3, [r3, #1]
 800ee18:	2b01      	cmp	r3, #1
 800ee1a:	d114      	bne.n	800ee46 <USB_EPStartXfer+0x618>
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ee22:	b29b      	uxth	r3, r3
 800ee24:	461a      	mov	r2, r3
 800ee26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ee28:	4413      	add	r3, r2
 800ee2a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	781b      	ldrb	r3, [r3, #0]
 800ee30:	00da      	lsls	r2, r3, #3
 800ee32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ee34:	4413      	add	r3, r2
 800ee36:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ee3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ee3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee40:	b29a      	uxth	r2, r3
 800ee42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee44:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ee46:	683b      	ldr	r3, [r7, #0]
 800ee48:	895b      	ldrh	r3, [r3, #10]
 800ee4a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	6959      	ldr	r1, [r3, #20]
 800ee52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee56:	b29b      	uxth	r3, r3
 800ee58:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ee5c:	6878      	ldr	r0, [r7, #4]
 800ee5e:	f000 fbca 	bl	800f5f6 <USB_WritePMA>
 800ee62:	e193      	b.n	800f18c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	6a1b      	ldr	r3, [r3, #32]
 800ee68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800ee6c:	687a      	ldr	r2, [r7, #4]
 800ee6e:	683b      	ldr	r3, [r7, #0]
 800ee70:	781b      	ldrb	r3, [r3, #0]
 800ee72:	009b      	lsls	r3, r3, #2
 800ee74:	4413      	add	r3, r2
 800ee76:	881b      	ldrh	r3, [r3, #0]
 800ee78:	b29b      	uxth	r3, r3
 800ee7a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ee7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee82:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ee86:	687a      	ldr	r2, [r7, #4]
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	781b      	ldrb	r3, [r3, #0]
 800ee8c:	009b      	lsls	r3, r3, #2
 800ee8e:	441a      	add	r2, r3
 800ee90:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ee94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ee98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ee9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eea0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eea4:	b29b      	uxth	r3, r3
 800eea6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eeb2:	b29b      	uxth	r3, r3
 800eeb4:	461a      	mov	r2, r3
 800eeb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eeb8:	4413      	add	r3, r2
 800eeba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	781b      	ldrb	r3, [r3, #0]
 800eec0:	00da      	lsls	r2, r3, #3
 800eec2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eec4:	4413      	add	r3, r2
 800eec6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800eeca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800eecc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eed0:	b29a      	uxth	r2, r3
 800eed2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800eed4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800eed6:	683b      	ldr	r3, [r7, #0]
 800eed8:	891b      	ldrh	r3, [r3, #8]
 800eeda:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800eede:	683b      	ldr	r3, [r7, #0]
 800eee0:	6959      	ldr	r1, [r3, #20]
 800eee2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eee6:	b29b      	uxth	r3, r3
 800eee8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	f000 fb82 	bl	800f5f6 <USB_WritePMA>
 800eef2:	e14b      	b.n	800f18c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800eef4:	683b      	ldr	r3, [r7, #0]
 800eef6:	6a1a      	ldr	r2, [r3, #32]
 800eef8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eefc:	1ad2      	subs	r2, r2, r3
 800eefe:	683b      	ldr	r3, [r7, #0]
 800ef00:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ef02:	687a      	ldr	r2, [r7, #4]
 800ef04:	683b      	ldr	r3, [r7, #0]
 800ef06:	781b      	ldrb	r3, [r3, #0]
 800ef08:	009b      	lsls	r3, r3, #2
 800ef0a:	4413      	add	r3, r2
 800ef0c:	881b      	ldrh	r3, [r3, #0]
 800ef0e:	b29b      	uxth	r3, r3
 800ef10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	f000 809a 	beq.w	800f04e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	673b      	str	r3, [r7, #112]	@ 0x70
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	785b      	ldrb	r3, [r3, #1]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d16b      	bne.n	800effe <USB_EPStartXfer+0x7d0>
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef30:	b29b      	uxth	r3, r3
 800ef32:	461a      	mov	r2, r3
 800ef34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ef36:	4413      	add	r3, r2
 800ef38:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ef3a:	683b      	ldr	r3, [r7, #0]
 800ef3c:	781b      	ldrb	r3, [r3, #0]
 800ef3e:	00da      	lsls	r2, r3, #3
 800ef40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ef42:	4413      	add	r3, r2
 800ef44:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ef48:	667b      	str	r3, [r7, #100]	@ 0x64
 800ef4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ef4c:	881b      	ldrh	r3, [r3, #0]
 800ef4e:	b29b      	uxth	r3, r3
 800ef50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ef54:	b29a      	uxth	r2, r3
 800ef56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ef58:	801a      	strh	r2, [r3, #0]
 800ef5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d10a      	bne.n	800ef78 <USB_EPStartXfer+0x74a>
 800ef62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ef64:	881b      	ldrh	r3, [r3, #0]
 800ef66:	b29b      	uxth	r3, r3
 800ef68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef70:	b29a      	uxth	r2, r3
 800ef72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ef74:	801a      	strh	r2, [r3, #0]
 800ef76:	e05b      	b.n	800f030 <USB_EPStartXfer+0x802>
 800ef78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef7c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ef7e:	d81c      	bhi.n	800efba <USB_EPStartXfer+0x78c>
 800ef80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef84:	085b      	lsrs	r3, r3, #1
 800ef86:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ef8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef8e:	f003 0301 	and.w	r3, r3, #1
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d004      	beq.n	800efa0 <USB_EPStartXfer+0x772>
 800ef96:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ef9a:	3301      	adds	r3, #1
 800ef9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800efa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800efa2:	881b      	ldrh	r3, [r3, #0]
 800efa4:	b29a      	uxth	r2, r3
 800efa6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800efaa:	b29b      	uxth	r3, r3
 800efac:	029b      	lsls	r3, r3, #10
 800efae:	b29b      	uxth	r3, r3
 800efb0:	4313      	orrs	r3, r2
 800efb2:	b29a      	uxth	r2, r3
 800efb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800efb6:	801a      	strh	r2, [r3, #0]
 800efb8:	e03a      	b.n	800f030 <USB_EPStartXfer+0x802>
 800efba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efbe:	095b      	lsrs	r3, r3, #5
 800efc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800efc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efc8:	f003 031f 	and.w	r3, r3, #31
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d104      	bne.n	800efda <USB_EPStartXfer+0x7ac>
 800efd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800efd4:	3b01      	subs	r3, #1
 800efd6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800efda:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800efdc:	881b      	ldrh	r3, [r3, #0]
 800efde:	b29a      	uxth	r2, r3
 800efe0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800efe4:	b29b      	uxth	r3, r3
 800efe6:	029b      	lsls	r3, r3, #10
 800efe8:	b29b      	uxth	r3, r3
 800efea:	4313      	orrs	r3, r2
 800efec:	b29b      	uxth	r3, r3
 800efee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eff2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eff6:	b29a      	uxth	r2, r3
 800eff8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800effa:	801a      	strh	r2, [r3, #0]
 800effc:	e018      	b.n	800f030 <USB_EPStartXfer+0x802>
 800effe:	683b      	ldr	r3, [r7, #0]
 800f000:	785b      	ldrb	r3, [r3, #1]
 800f002:	2b01      	cmp	r3, #1
 800f004:	d114      	bne.n	800f030 <USB_EPStartXfer+0x802>
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f00c:	b29b      	uxth	r3, r3
 800f00e:	461a      	mov	r2, r3
 800f010:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f012:	4413      	add	r3, r2
 800f014:	673b      	str	r3, [r7, #112]	@ 0x70
 800f016:	683b      	ldr	r3, [r7, #0]
 800f018:	781b      	ldrb	r3, [r3, #0]
 800f01a:	00da      	lsls	r2, r3, #3
 800f01c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f01e:	4413      	add	r3, r2
 800f020:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f024:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f02a:	b29a      	uxth	r2, r3
 800f02c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f02e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800f030:	683b      	ldr	r3, [r7, #0]
 800f032:	895b      	ldrh	r3, [r3, #10]
 800f034:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f038:	683b      	ldr	r3, [r7, #0]
 800f03a:	6959      	ldr	r1, [r3, #20]
 800f03c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f040:	b29b      	uxth	r3, r3
 800f042:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f046:	6878      	ldr	r0, [r7, #4]
 800f048:	f000 fad5 	bl	800f5f6 <USB_WritePMA>
 800f04c:	e09e      	b.n	800f18c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f04e:	683b      	ldr	r3, [r7, #0]
 800f050:	785b      	ldrb	r3, [r3, #1]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d16b      	bne.n	800f12e <USB_EPStartXfer+0x900>
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f060:	b29b      	uxth	r3, r3
 800f062:	461a      	mov	r2, r3
 800f064:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f066:	4413      	add	r3, r2
 800f068:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f06a:	683b      	ldr	r3, [r7, #0]
 800f06c:	781b      	ldrb	r3, [r3, #0]
 800f06e:	00da      	lsls	r2, r3, #3
 800f070:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f072:	4413      	add	r3, r2
 800f074:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f078:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f07a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f07c:	881b      	ldrh	r3, [r3, #0]
 800f07e:	b29b      	uxth	r3, r3
 800f080:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f084:	b29a      	uxth	r2, r3
 800f086:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f088:	801a      	strh	r2, [r3, #0]
 800f08a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d10a      	bne.n	800f0a8 <USB_EPStartXfer+0x87a>
 800f092:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f094:	881b      	ldrh	r3, [r3, #0]
 800f096:	b29b      	uxth	r3, r3
 800f098:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f09c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f0a0:	b29a      	uxth	r2, r3
 800f0a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f0a4:	801a      	strh	r2, [r3, #0]
 800f0a6:	e063      	b.n	800f170 <USB_EPStartXfer+0x942>
 800f0a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0ac:	2b3e      	cmp	r3, #62	@ 0x3e
 800f0ae:	d81c      	bhi.n	800f0ea <USB_EPStartXfer+0x8bc>
 800f0b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0b4:	085b      	lsrs	r3, r3, #1
 800f0b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f0ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0be:	f003 0301 	and.w	r3, r3, #1
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d004      	beq.n	800f0d0 <USB_EPStartXfer+0x8a2>
 800f0c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f0ca:	3301      	adds	r3, #1
 800f0cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f0d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f0d2:	881b      	ldrh	r3, [r3, #0]
 800f0d4:	b29a      	uxth	r2, r3
 800f0d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f0da:	b29b      	uxth	r3, r3
 800f0dc:	029b      	lsls	r3, r3, #10
 800f0de:	b29b      	uxth	r3, r3
 800f0e0:	4313      	orrs	r3, r2
 800f0e2:	b29a      	uxth	r2, r3
 800f0e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f0e6:	801a      	strh	r2, [r3, #0]
 800f0e8:	e042      	b.n	800f170 <USB_EPStartXfer+0x942>
 800f0ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0ee:	095b      	lsrs	r3, r3, #5
 800f0f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f0f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0f8:	f003 031f 	and.w	r3, r3, #31
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d104      	bne.n	800f10a <USB_EPStartXfer+0x8dc>
 800f100:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f104:	3b01      	subs	r3, #1
 800f106:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f10a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f10c:	881b      	ldrh	r3, [r3, #0]
 800f10e:	b29a      	uxth	r2, r3
 800f110:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f114:	b29b      	uxth	r3, r3
 800f116:	029b      	lsls	r3, r3, #10
 800f118:	b29b      	uxth	r3, r3
 800f11a:	4313      	orrs	r3, r2
 800f11c:	b29b      	uxth	r3, r3
 800f11e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f122:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f126:	b29a      	uxth	r2, r3
 800f128:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f12a:	801a      	strh	r2, [r3, #0]
 800f12c:	e020      	b.n	800f170 <USB_EPStartXfer+0x942>
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	785b      	ldrb	r3, [r3, #1]
 800f132:	2b01      	cmp	r3, #1
 800f134:	d11c      	bne.n	800f170 <USB_EPStartXfer+0x942>
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f142:	b29b      	uxth	r3, r3
 800f144:	461a      	mov	r2, r3
 800f146:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f14a:	4413      	add	r3, r2
 800f14c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f150:	683b      	ldr	r3, [r7, #0]
 800f152:	781b      	ldrb	r3, [r3, #0]
 800f154:	00da      	lsls	r2, r3, #3
 800f156:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f15a:	4413      	add	r3, r2
 800f15c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f160:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f164:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f168:	b29a      	uxth	r2, r3
 800f16a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f16e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f170:	683b      	ldr	r3, [r7, #0]
 800f172:	891b      	ldrh	r3, [r3, #8]
 800f174:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f178:	683b      	ldr	r3, [r7, #0]
 800f17a:	6959      	ldr	r1, [r3, #20]
 800f17c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f180:	b29b      	uxth	r3, r3
 800f182:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f186:	6878      	ldr	r0, [r7, #4]
 800f188:	f000 fa35 	bl	800f5f6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800f18c:	687a      	ldr	r2, [r7, #4]
 800f18e:	683b      	ldr	r3, [r7, #0]
 800f190:	781b      	ldrb	r3, [r3, #0]
 800f192:	009b      	lsls	r3, r3, #2
 800f194:	4413      	add	r3, r2
 800f196:	881b      	ldrh	r3, [r3, #0]
 800f198:	b29b      	uxth	r3, r3
 800f19a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f19e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f1a2:	817b      	strh	r3, [r7, #10]
 800f1a4:	897b      	ldrh	r3, [r7, #10]
 800f1a6:	f083 0310 	eor.w	r3, r3, #16
 800f1aa:	817b      	strh	r3, [r7, #10]
 800f1ac:	897b      	ldrh	r3, [r7, #10]
 800f1ae:	f083 0320 	eor.w	r3, r3, #32
 800f1b2:	817b      	strh	r3, [r7, #10]
 800f1b4:	687a      	ldr	r2, [r7, #4]
 800f1b6:	683b      	ldr	r3, [r7, #0]
 800f1b8:	781b      	ldrb	r3, [r3, #0]
 800f1ba:	009b      	lsls	r3, r3, #2
 800f1bc:	441a      	add	r2, r3
 800f1be:	897b      	ldrh	r3, [r7, #10]
 800f1c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f1c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f1c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f1cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1d0:	b29b      	uxth	r3, r3
 800f1d2:	8013      	strh	r3, [r2, #0]
 800f1d4:	e0d5      	b.n	800f382 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800f1d6:	683b      	ldr	r3, [r7, #0]
 800f1d8:	7b1b      	ldrb	r3, [r3, #12]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d156      	bne.n	800f28c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800f1de:	683b      	ldr	r3, [r7, #0]
 800f1e0:	699b      	ldr	r3, [r3, #24]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d122      	bne.n	800f22c <USB_EPStartXfer+0x9fe>
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	78db      	ldrb	r3, [r3, #3]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d11e      	bne.n	800f22c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800f1ee:	687a      	ldr	r2, [r7, #4]
 800f1f0:	683b      	ldr	r3, [r7, #0]
 800f1f2:	781b      	ldrb	r3, [r3, #0]
 800f1f4:	009b      	lsls	r3, r3, #2
 800f1f6:	4413      	add	r3, r2
 800f1f8:	881b      	ldrh	r3, [r3, #0]
 800f1fa:	b29b      	uxth	r3, r3
 800f1fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f200:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f204:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800f208:	687a      	ldr	r2, [r7, #4]
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	781b      	ldrb	r3, [r3, #0]
 800f20e:	009b      	lsls	r3, r3, #2
 800f210:	441a      	add	r2, r3
 800f212:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800f216:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f21a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f21e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f222:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f226:	b29b      	uxth	r3, r3
 800f228:	8013      	strh	r3, [r2, #0]
 800f22a:	e01d      	b.n	800f268 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800f22c:	687a      	ldr	r2, [r7, #4]
 800f22e:	683b      	ldr	r3, [r7, #0]
 800f230:	781b      	ldrb	r3, [r3, #0]
 800f232:	009b      	lsls	r3, r3, #2
 800f234:	4413      	add	r3, r2
 800f236:	881b      	ldrh	r3, [r3, #0]
 800f238:	b29b      	uxth	r3, r3
 800f23a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f23e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f242:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800f246:	687a      	ldr	r2, [r7, #4]
 800f248:	683b      	ldr	r3, [r7, #0]
 800f24a:	781b      	ldrb	r3, [r3, #0]
 800f24c:	009b      	lsls	r3, r3, #2
 800f24e:	441a      	add	r2, r3
 800f250:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800f254:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f258:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f25c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f260:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f264:	b29b      	uxth	r3, r3
 800f266:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800f268:	683b      	ldr	r3, [r7, #0]
 800f26a:	699a      	ldr	r2, [r3, #24]
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	691b      	ldr	r3, [r3, #16]
 800f270:	429a      	cmp	r2, r3
 800f272:	d907      	bls.n	800f284 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800f274:	683b      	ldr	r3, [r7, #0]
 800f276:	699a      	ldr	r2, [r3, #24]
 800f278:	683b      	ldr	r3, [r7, #0]
 800f27a:	691b      	ldr	r3, [r3, #16]
 800f27c:	1ad2      	subs	r2, r2, r3
 800f27e:	683b      	ldr	r3, [r7, #0]
 800f280:	619a      	str	r2, [r3, #24]
 800f282:	e054      	b.n	800f32e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800f284:	683b      	ldr	r3, [r7, #0]
 800f286:	2200      	movs	r2, #0
 800f288:	619a      	str	r2, [r3, #24]
 800f28a:	e050      	b.n	800f32e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	78db      	ldrb	r3, [r3, #3]
 800f290:	2b02      	cmp	r3, #2
 800f292:	d142      	bne.n	800f31a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800f294:	683b      	ldr	r3, [r7, #0]
 800f296:	69db      	ldr	r3, [r3, #28]
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d048      	beq.n	800f32e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800f29c:	687a      	ldr	r2, [r7, #4]
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	781b      	ldrb	r3, [r3, #0]
 800f2a2:	009b      	lsls	r3, r3, #2
 800f2a4:	4413      	add	r3, r2
 800f2a6:	881b      	ldrh	r3, [r3, #0]
 800f2a8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f2ac:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f2b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d005      	beq.n	800f2c4 <USB_EPStartXfer+0xa96>
 800f2b8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f2bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d10b      	bne.n	800f2dc <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f2c4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f2c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d12e      	bne.n	800f32e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f2d0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f2d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d128      	bne.n	800f32e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800f2dc:	687a      	ldr	r2, [r7, #4]
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	009b      	lsls	r3, r3, #2
 800f2e4:	4413      	add	r3, r2
 800f2e6:	881b      	ldrh	r3, [r3, #0]
 800f2e8:	b29b      	uxth	r3, r3
 800f2ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f2ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2f2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800f2f6:	687a      	ldr	r2, [r7, #4]
 800f2f8:	683b      	ldr	r3, [r7, #0]
 800f2fa:	781b      	ldrb	r3, [r3, #0]
 800f2fc:	009b      	lsls	r3, r3, #2
 800f2fe:	441a      	add	r2, r3
 800f300:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800f304:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f308:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f30c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f310:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f314:	b29b      	uxth	r3, r3
 800f316:	8013      	strh	r3, [r2, #0]
 800f318:	e009      	b.n	800f32e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	78db      	ldrb	r3, [r3, #3]
 800f31e:	2b01      	cmp	r3, #1
 800f320:	d103      	bne.n	800f32a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800f322:	683b      	ldr	r3, [r7, #0]
 800f324:	2200      	movs	r2, #0
 800f326:	619a      	str	r2, [r3, #24]
 800f328:	e001      	b.n	800f32e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800f32a:	2301      	movs	r3, #1
 800f32c:	e02a      	b.n	800f384 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f32e:	687a      	ldr	r2, [r7, #4]
 800f330:	683b      	ldr	r3, [r7, #0]
 800f332:	781b      	ldrb	r3, [r3, #0]
 800f334:	009b      	lsls	r3, r3, #2
 800f336:	4413      	add	r3, r2
 800f338:	881b      	ldrh	r3, [r3, #0]
 800f33a:	b29b      	uxth	r3, r3
 800f33c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f340:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f344:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f348:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f34c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f350:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f354:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f358:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f35c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f360:	687a      	ldr	r2, [r7, #4]
 800f362:	683b      	ldr	r3, [r7, #0]
 800f364:	781b      	ldrb	r3, [r3, #0]
 800f366:	009b      	lsls	r3, r3, #2
 800f368:	441a      	add	r2, r3
 800f36a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f36e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f372:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f376:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f37a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f37e:	b29b      	uxth	r3, r3
 800f380:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f382:	2300      	movs	r3, #0
}
 800f384:	4618      	mov	r0, r3
 800f386:	37b0      	adds	r7, #176	@ 0xb0
 800f388:	46bd      	mov	sp, r7
 800f38a:	bd80      	pop	{r7, pc}

0800f38c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f38c:	b480      	push	{r7}
 800f38e:	b085      	sub	sp, #20
 800f390:	af00      	add	r7, sp, #0
 800f392:	6078      	str	r0, [r7, #4]
 800f394:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f396:	683b      	ldr	r3, [r7, #0]
 800f398:	785b      	ldrb	r3, [r3, #1]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d020      	beq.n	800f3e0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f39e:	687a      	ldr	r2, [r7, #4]
 800f3a0:	683b      	ldr	r3, [r7, #0]
 800f3a2:	781b      	ldrb	r3, [r3, #0]
 800f3a4:	009b      	lsls	r3, r3, #2
 800f3a6:	4413      	add	r3, r2
 800f3a8:	881b      	ldrh	r3, [r3, #0]
 800f3aa:	b29b      	uxth	r3, r3
 800f3ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f3b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f3b4:	81bb      	strh	r3, [r7, #12]
 800f3b6:	89bb      	ldrh	r3, [r7, #12]
 800f3b8:	f083 0310 	eor.w	r3, r3, #16
 800f3bc:	81bb      	strh	r3, [r7, #12]
 800f3be:	687a      	ldr	r2, [r7, #4]
 800f3c0:	683b      	ldr	r3, [r7, #0]
 800f3c2:	781b      	ldrb	r3, [r3, #0]
 800f3c4:	009b      	lsls	r3, r3, #2
 800f3c6:	441a      	add	r2, r3
 800f3c8:	89bb      	ldrh	r3, [r7, #12]
 800f3ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f3ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f3d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f3d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3da:	b29b      	uxth	r3, r3
 800f3dc:	8013      	strh	r3, [r2, #0]
 800f3de:	e01f      	b.n	800f420 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f3e0:	687a      	ldr	r2, [r7, #4]
 800f3e2:	683b      	ldr	r3, [r7, #0]
 800f3e4:	781b      	ldrb	r3, [r3, #0]
 800f3e6:	009b      	lsls	r3, r3, #2
 800f3e8:	4413      	add	r3, r2
 800f3ea:	881b      	ldrh	r3, [r3, #0]
 800f3ec:	b29b      	uxth	r3, r3
 800f3ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f3f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f3f6:	81fb      	strh	r3, [r7, #14]
 800f3f8:	89fb      	ldrh	r3, [r7, #14]
 800f3fa:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f3fe:	81fb      	strh	r3, [r7, #14]
 800f400:	687a      	ldr	r2, [r7, #4]
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	781b      	ldrb	r3, [r3, #0]
 800f406:	009b      	lsls	r3, r3, #2
 800f408:	441a      	add	r2, r3
 800f40a:	89fb      	ldrh	r3, [r7, #14]
 800f40c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f410:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f414:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f41c:	b29b      	uxth	r3, r3
 800f41e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f420:	2300      	movs	r3, #0
}
 800f422:	4618      	mov	r0, r3
 800f424:	3714      	adds	r7, #20
 800f426:	46bd      	mov	sp, r7
 800f428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42c:	4770      	bx	lr

0800f42e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f42e:	b480      	push	{r7}
 800f430:	b087      	sub	sp, #28
 800f432:	af00      	add	r7, sp, #0
 800f434:	6078      	str	r0, [r7, #4]
 800f436:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f438:	683b      	ldr	r3, [r7, #0]
 800f43a:	785b      	ldrb	r3, [r3, #1]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d04c      	beq.n	800f4da <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f440:	687a      	ldr	r2, [r7, #4]
 800f442:	683b      	ldr	r3, [r7, #0]
 800f444:	781b      	ldrb	r3, [r3, #0]
 800f446:	009b      	lsls	r3, r3, #2
 800f448:	4413      	add	r3, r2
 800f44a:	881b      	ldrh	r3, [r3, #0]
 800f44c:	823b      	strh	r3, [r7, #16]
 800f44e:	8a3b      	ldrh	r3, [r7, #16]
 800f450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f454:	2b00      	cmp	r3, #0
 800f456:	d01b      	beq.n	800f490 <USB_EPClearStall+0x62>
 800f458:	687a      	ldr	r2, [r7, #4]
 800f45a:	683b      	ldr	r3, [r7, #0]
 800f45c:	781b      	ldrb	r3, [r3, #0]
 800f45e:	009b      	lsls	r3, r3, #2
 800f460:	4413      	add	r3, r2
 800f462:	881b      	ldrh	r3, [r3, #0]
 800f464:	b29b      	uxth	r3, r3
 800f466:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f46a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f46e:	81fb      	strh	r3, [r7, #14]
 800f470:	687a      	ldr	r2, [r7, #4]
 800f472:	683b      	ldr	r3, [r7, #0]
 800f474:	781b      	ldrb	r3, [r3, #0]
 800f476:	009b      	lsls	r3, r3, #2
 800f478:	441a      	add	r2, r3
 800f47a:	89fb      	ldrh	r3, [r7, #14]
 800f47c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f480:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f484:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f488:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f48c:	b29b      	uxth	r3, r3
 800f48e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800f490:	683b      	ldr	r3, [r7, #0]
 800f492:	78db      	ldrb	r3, [r3, #3]
 800f494:	2b01      	cmp	r3, #1
 800f496:	d06c      	beq.n	800f572 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f498:	687a      	ldr	r2, [r7, #4]
 800f49a:	683b      	ldr	r3, [r7, #0]
 800f49c:	781b      	ldrb	r3, [r3, #0]
 800f49e:	009b      	lsls	r3, r3, #2
 800f4a0:	4413      	add	r3, r2
 800f4a2:	881b      	ldrh	r3, [r3, #0]
 800f4a4:	b29b      	uxth	r3, r3
 800f4a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f4aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f4ae:	81bb      	strh	r3, [r7, #12]
 800f4b0:	89bb      	ldrh	r3, [r7, #12]
 800f4b2:	f083 0320 	eor.w	r3, r3, #32
 800f4b6:	81bb      	strh	r3, [r7, #12]
 800f4b8:	687a      	ldr	r2, [r7, #4]
 800f4ba:	683b      	ldr	r3, [r7, #0]
 800f4bc:	781b      	ldrb	r3, [r3, #0]
 800f4be:	009b      	lsls	r3, r3, #2
 800f4c0:	441a      	add	r2, r3
 800f4c2:	89bb      	ldrh	r3, [r7, #12]
 800f4c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f4c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f4cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f4d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f4d4:	b29b      	uxth	r3, r3
 800f4d6:	8013      	strh	r3, [r2, #0]
 800f4d8:	e04b      	b.n	800f572 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f4da:	687a      	ldr	r2, [r7, #4]
 800f4dc:	683b      	ldr	r3, [r7, #0]
 800f4de:	781b      	ldrb	r3, [r3, #0]
 800f4e0:	009b      	lsls	r3, r3, #2
 800f4e2:	4413      	add	r3, r2
 800f4e4:	881b      	ldrh	r3, [r3, #0]
 800f4e6:	82fb      	strh	r3, [r7, #22]
 800f4e8:	8afb      	ldrh	r3, [r7, #22]
 800f4ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d01b      	beq.n	800f52a <USB_EPClearStall+0xfc>
 800f4f2:	687a      	ldr	r2, [r7, #4]
 800f4f4:	683b      	ldr	r3, [r7, #0]
 800f4f6:	781b      	ldrb	r3, [r3, #0]
 800f4f8:	009b      	lsls	r3, r3, #2
 800f4fa:	4413      	add	r3, r2
 800f4fc:	881b      	ldrh	r3, [r3, #0]
 800f4fe:	b29b      	uxth	r3, r3
 800f500:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f504:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f508:	82bb      	strh	r3, [r7, #20]
 800f50a:	687a      	ldr	r2, [r7, #4]
 800f50c:	683b      	ldr	r3, [r7, #0]
 800f50e:	781b      	ldrb	r3, [r3, #0]
 800f510:	009b      	lsls	r3, r3, #2
 800f512:	441a      	add	r2, r3
 800f514:	8abb      	ldrh	r3, [r7, #20]
 800f516:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f51a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f51e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f526:	b29b      	uxth	r3, r3
 800f528:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f52a:	687a      	ldr	r2, [r7, #4]
 800f52c:	683b      	ldr	r3, [r7, #0]
 800f52e:	781b      	ldrb	r3, [r3, #0]
 800f530:	009b      	lsls	r3, r3, #2
 800f532:	4413      	add	r3, r2
 800f534:	881b      	ldrh	r3, [r3, #0]
 800f536:	b29b      	uxth	r3, r3
 800f538:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f53c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f540:	827b      	strh	r3, [r7, #18]
 800f542:	8a7b      	ldrh	r3, [r7, #18]
 800f544:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f548:	827b      	strh	r3, [r7, #18]
 800f54a:	8a7b      	ldrh	r3, [r7, #18]
 800f54c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f550:	827b      	strh	r3, [r7, #18]
 800f552:	687a      	ldr	r2, [r7, #4]
 800f554:	683b      	ldr	r3, [r7, #0]
 800f556:	781b      	ldrb	r3, [r3, #0]
 800f558:	009b      	lsls	r3, r3, #2
 800f55a:	441a      	add	r2, r3
 800f55c:	8a7b      	ldrh	r3, [r7, #18]
 800f55e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f562:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f566:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f56a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f56e:	b29b      	uxth	r3, r3
 800f570:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f572:	2300      	movs	r3, #0
}
 800f574:	4618      	mov	r0, r3
 800f576:	371c      	adds	r7, #28
 800f578:	46bd      	mov	sp, r7
 800f57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57e:	4770      	bx	lr

0800f580 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800f580:	b480      	push	{r7}
 800f582:	b083      	sub	sp, #12
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
 800f588:	460b      	mov	r3, r1
 800f58a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800f58c:	78fb      	ldrb	r3, [r7, #3]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d103      	bne.n	800f59a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	2280      	movs	r2, #128	@ 0x80
 800f596:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800f59a:	2300      	movs	r3, #0
}
 800f59c:	4618      	mov	r0, r3
 800f59e:	370c      	adds	r7, #12
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a6:	4770      	bx	lr

0800f5a8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800f5a8:	b480      	push	{r7}
 800f5aa:	b083      	sub	sp, #12
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800f5b6:	b29b      	uxth	r3, r3
 800f5b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f5bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f5c0:	b29a      	uxth	r2, r3
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800f5c8:	2300      	movs	r3, #0
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	370c      	adds	r7, #12
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d4:	4770      	bx	lr

0800f5d6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800f5d6:	b480      	push	{r7}
 800f5d8:	b085      	sub	sp, #20
 800f5da:	af00      	add	r7, sp, #0
 800f5dc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800f5e4:	b29b      	uxth	r3, r3
 800f5e6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800f5e8:	68fb      	ldr	r3, [r7, #12]
}
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	3714      	adds	r7, #20
 800f5ee:	46bd      	mov	sp, r7
 800f5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f4:	4770      	bx	lr

0800f5f6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f5f6:	b480      	push	{r7}
 800f5f8:	b08b      	sub	sp, #44	@ 0x2c
 800f5fa:	af00      	add	r7, sp, #0
 800f5fc:	60f8      	str	r0, [r7, #12]
 800f5fe:	60b9      	str	r1, [r7, #8]
 800f600:	4611      	mov	r1, r2
 800f602:	461a      	mov	r2, r3
 800f604:	460b      	mov	r3, r1
 800f606:	80fb      	strh	r3, [r7, #6]
 800f608:	4613      	mov	r3, r2
 800f60a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800f60c:	88bb      	ldrh	r3, [r7, #4]
 800f60e:	3301      	adds	r3, #1
 800f610:	085b      	lsrs	r3, r3, #1
 800f612:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800f618:	68bb      	ldr	r3, [r7, #8]
 800f61a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800f61c:	88fa      	ldrh	r2, [r7, #6]
 800f61e:	697b      	ldr	r3, [r7, #20]
 800f620:	4413      	add	r3, r2
 800f622:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f626:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800f628:	69bb      	ldr	r3, [r7, #24]
 800f62a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f62c:	e01c      	b.n	800f668 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800f62e:	69fb      	ldr	r3, [r7, #28]
 800f630:	781b      	ldrb	r3, [r3, #0]
 800f632:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800f634:	69fb      	ldr	r3, [r7, #28]
 800f636:	3301      	adds	r3, #1
 800f638:	781b      	ldrb	r3, [r3, #0]
 800f63a:	b21b      	sxth	r3, r3
 800f63c:	021b      	lsls	r3, r3, #8
 800f63e:	b21a      	sxth	r2, r3
 800f640:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f644:	4313      	orrs	r3, r2
 800f646:	b21b      	sxth	r3, r3
 800f648:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800f64a:	6a3b      	ldr	r3, [r7, #32]
 800f64c:	8a7a      	ldrh	r2, [r7, #18]
 800f64e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800f650:	6a3b      	ldr	r3, [r7, #32]
 800f652:	3302      	adds	r3, #2
 800f654:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800f656:	69fb      	ldr	r3, [r7, #28]
 800f658:	3301      	adds	r3, #1
 800f65a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800f65c:	69fb      	ldr	r3, [r7, #28]
 800f65e:	3301      	adds	r3, #1
 800f660:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800f662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f664:	3b01      	subs	r3, #1
 800f666:	627b      	str	r3, [r7, #36]	@ 0x24
 800f668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d1df      	bne.n	800f62e <USB_WritePMA+0x38>
  }
}
 800f66e:	bf00      	nop
 800f670:	bf00      	nop
 800f672:	372c      	adds	r7, #44	@ 0x2c
 800f674:	46bd      	mov	sp, r7
 800f676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f67a:	4770      	bx	lr

0800f67c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f67c:	b480      	push	{r7}
 800f67e:	b08b      	sub	sp, #44	@ 0x2c
 800f680:	af00      	add	r7, sp, #0
 800f682:	60f8      	str	r0, [r7, #12]
 800f684:	60b9      	str	r1, [r7, #8]
 800f686:	4611      	mov	r1, r2
 800f688:	461a      	mov	r2, r3
 800f68a:	460b      	mov	r3, r1
 800f68c:	80fb      	strh	r3, [r7, #6]
 800f68e:	4613      	mov	r3, r2
 800f690:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800f692:	88bb      	ldrh	r3, [r7, #4]
 800f694:	085b      	lsrs	r3, r3, #1
 800f696:	b29b      	uxth	r3, r3
 800f698:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800f69e:	68bb      	ldr	r3, [r7, #8]
 800f6a0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800f6a2:	88fa      	ldrh	r2, [r7, #6]
 800f6a4:	697b      	ldr	r3, [r7, #20]
 800f6a6:	4413      	add	r3, r2
 800f6a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f6ac:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800f6ae:	69bb      	ldr	r3, [r7, #24]
 800f6b0:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6b2:	e018      	b.n	800f6e6 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800f6b4:	6a3b      	ldr	r3, [r7, #32]
 800f6b6:	881b      	ldrh	r3, [r3, #0]
 800f6b8:	b29b      	uxth	r3, r3
 800f6ba:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800f6bc:	6a3b      	ldr	r3, [r7, #32]
 800f6be:	3302      	adds	r3, #2
 800f6c0:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800f6c2:	693b      	ldr	r3, [r7, #16]
 800f6c4:	b2da      	uxtb	r2, r3
 800f6c6:	69fb      	ldr	r3, [r7, #28]
 800f6c8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800f6ca:	69fb      	ldr	r3, [r7, #28]
 800f6cc:	3301      	adds	r3, #1
 800f6ce:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800f6d0:	693b      	ldr	r3, [r7, #16]
 800f6d2:	0a1b      	lsrs	r3, r3, #8
 800f6d4:	b2da      	uxtb	r2, r3
 800f6d6:	69fb      	ldr	r3, [r7, #28]
 800f6d8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800f6da:	69fb      	ldr	r3, [r7, #28]
 800f6dc:	3301      	adds	r3, #1
 800f6de:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800f6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6e2:	3b01      	subs	r3, #1
 800f6e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d1e3      	bne.n	800f6b4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800f6ec:	88bb      	ldrh	r3, [r7, #4]
 800f6ee:	f003 0301 	and.w	r3, r3, #1
 800f6f2:	b29b      	uxth	r3, r3
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d007      	beq.n	800f708 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800f6f8:	6a3b      	ldr	r3, [r7, #32]
 800f6fa:	881b      	ldrh	r3, [r3, #0]
 800f6fc:	b29b      	uxth	r3, r3
 800f6fe:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800f700:	693b      	ldr	r3, [r7, #16]
 800f702:	b2da      	uxtb	r2, r3
 800f704:	69fb      	ldr	r3, [r7, #28]
 800f706:	701a      	strb	r2, [r3, #0]
  }
}
 800f708:	bf00      	nop
 800f70a:	372c      	adds	r7, #44	@ 0x2c
 800f70c:	46bd      	mov	sp, r7
 800f70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f712:	4770      	bx	lr

0800f714 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800f714:	b580      	push	{r7, lr}
 800f716:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800f718:	4907      	ldr	r1, [pc, #28]	@ (800f738 <MX_FATFS_Init+0x24>)
 800f71a:	4808      	ldr	r0, [pc, #32]	@ (800f73c <MX_FATFS_Init+0x28>)
 800f71c:	f001 fcfa 	bl	8011114 <FATFS_LinkDriver>
 800f720:	4603      	mov	r3, r0
 800f722:	2b00      	cmp	r3, #0
 800f724:	d002      	beq.n	800f72c <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800f726:	f04f 33ff 	mov.w	r3, #4294967295
 800f72a:	e003      	b.n	800f734 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800f72c:	4b04      	ldr	r3, [pc, #16]	@ (800f740 <MX_FATFS_Init+0x2c>)
 800f72e:	2201      	movs	r2, #1
 800f730:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800f732:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800f734:	4618      	mov	r0, r3
 800f736:	bd80      	pop	{r7, pc}
 800f738:	20002428 	.word	0x20002428
 800f73c:	20000014 	.word	0x20000014
 800f740:	2000242c 	.word	0x2000242c

0800f744 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800f744:	b480      	push	{r7}
 800f746:	b083      	sub	sp, #12
 800f748:	af00      	add	r7, sp, #0
 800f74a:	4603      	mov	r3, r0
 800f74c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800f74e:	4b06      	ldr	r3, [pc, #24]	@ (800f768 <USER_initialize+0x24>)
 800f750:	2201      	movs	r2, #1
 800f752:	701a      	strb	r2, [r3, #0]
    return Stat;
 800f754:	4b04      	ldr	r3, [pc, #16]	@ (800f768 <USER_initialize+0x24>)
 800f756:	781b      	ldrb	r3, [r3, #0]
 800f758:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800f75a:	4618      	mov	r0, r3
 800f75c:	370c      	adds	r7, #12
 800f75e:	46bd      	mov	sp, r7
 800f760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f764:	4770      	bx	lr
 800f766:	bf00      	nop
 800f768:	20000010 	.word	0x20000010

0800f76c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800f76c:	b480      	push	{r7}
 800f76e:	b083      	sub	sp, #12
 800f770:	af00      	add	r7, sp, #0
 800f772:	4603      	mov	r3, r0
 800f774:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800f776:	4b06      	ldr	r3, [pc, #24]	@ (800f790 <USER_status+0x24>)
 800f778:	2201      	movs	r2, #1
 800f77a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800f77c:	4b04      	ldr	r3, [pc, #16]	@ (800f790 <USER_status+0x24>)
 800f77e:	781b      	ldrb	r3, [r3, #0]
 800f780:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800f782:	4618      	mov	r0, r3
 800f784:	370c      	adds	r7, #12
 800f786:	46bd      	mov	sp, r7
 800f788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f78c:	4770      	bx	lr
 800f78e:	bf00      	nop
 800f790:	20000010 	.word	0x20000010

0800f794 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800f794:	b480      	push	{r7}
 800f796:	b085      	sub	sp, #20
 800f798:	af00      	add	r7, sp, #0
 800f79a:	60b9      	str	r1, [r7, #8]
 800f79c:	607a      	str	r2, [r7, #4]
 800f79e:	603b      	str	r3, [r7, #0]
 800f7a0:	4603      	mov	r3, r0
 800f7a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800f7a4:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	3714      	adds	r7, #20
 800f7aa:	46bd      	mov	sp, r7
 800f7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b0:	4770      	bx	lr

0800f7b2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800f7b2:	b480      	push	{r7}
 800f7b4:	b085      	sub	sp, #20
 800f7b6:	af00      	add	r7, sp, #0
 800f7b8:	60b9      	str	r1, [r7, #8]
 800f7ba:	607a      	str	r2, [r7, #4]
 800f7bc:	603b      	str	r3, [r7, #0]
 800f7be:	4603      	mov	r3, r0
 800f7c0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800f7c2:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	3714      	adds	r7, #20
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ce:	4770      	bx	lr

0800f7d0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800f7d0:	b480      	push	{r7}
 800f7d2:	b085      	sub	sp, #20
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	603a      	str	r2, [r7, #0]
 800f7da:	71fb      	strb	r3, [r7, #7]
 800f7dc:	460b      	mov	r3, r1
 800f7de:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800f7e0:	2301      	movs	r3, #1
 800f7e2:	73fb      	strb	r3, [r7, #15]
    return res;
 800f7e4:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	3714      	adds	r7, #20
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f0:	4770      	bx	lr

0800f7f2 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f7f2:	b580      	push	{r7, lr}
 800f7f4:	b084      	sub	sp, #16
 800f7f6:	af00      	add	r7, sp, #0
 800f7f8:	6078      	str	r0, [r7, #4]
 800f7fa:	460b      	mov	r3, r1
 800f7fc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f7fe:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800f802:	f002 f957 	bl	8011ab4 <USBD_static_malloc>
 800f806:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d105      	bne.n	800f81a <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	2200      	movs	r2, #0
 800f812:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800f816:	2302      	movs	r3, #2
 800f818:	e066      	b.n	800f8e8 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	68fa      	ldr	r2, [r7, #12]
 800f81e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	7c1b      	ldrb	r3, [r3, #16]
 800f826:	2b00      	cmp	r3, #0
 800f828:	d119      	bne.n	800f85e <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f82a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f82e:	2202      	movs	r2, #2
 800f830:	2181      	movs	r1, #129	@ 0x81
 800f832:	6878      	ldr	r0, [r7, #4]
 800f834:	f001 ffe5 	bl	8011802 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	2201      	movs	r2, #1
 800f83c:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f83e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f842:	2202      	movs	r2, #2
 800f844:	2101      	movs	r1, #1
 800f846:	6878      	ldr	r0, [r7, #4]
 800f848:	f001 ffdb 	bl	8011802 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	2201      	movs	r2, #1
 800f850:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	2210      	movs	r2, #16
 800f858:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800f85c:	e016      	b.n	800f88c <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f85e:	2340      	movs	r3, #64	@ 0x40
 800f860:	2202      	movs	r2, #2
 800f862:	2181      	movs	r1, #129	@ 0x81
 800f864:	6878      	ldr	r0, [r7, #4]
 800f866:	f001 ffcc 	bl	8011802 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	2201      	movs	r2, #1
 800f86e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f870:	2340      	movs	r3, #64	@ 0x40
 800f872:	2202      	movs	r2, #2
 800f874:	2101      	movs	r1, #1
 800f876:	6878      	ldr	r0, [r7, #4]
 800f878:	f001 ffc3 	bl	8011802 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	2201      	movs	r2, #1
 800f880:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	2210      	movs	r2, #16
 800f888:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f88c:	2308      	movs	r3, #8
 800f88e:	2203      	movs	r2, #3
 800f890:	2182      	movs	r1, #130	@ 0x82
 800f892:	6878      	ldr	r0, [r7, #4]
 800f894:	f001 ffb5 	bl	8011802 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	2201      	movs	r2, #1
 800f89c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	2200      	movs	r2, #0
 800f8ae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	7c1b      	ldrb	r3, [r3, #16]
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d109      	bne.n	800f8d6 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f8c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f8cc:	2101      	movs	r1, #1
 800f8ce:	6878      	ldr	r0, [r7, #4]
 800f8d0:	f002 f886 	bl	80119e0 <USBD_LL_PrepareReceive>
 800f8d4:	e007      	b.n	800f8e6 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f8dc:	2340      	movs	r3, #64	@ 0x40
 800f8de:	2101      	movs	r1, #1
 800f8e0:	6878      	ldr	r0, [r7, #4]
 800f8e2:	f002 f87d 	bl	80119e0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f8e6:	2300      	movs	r3, #0
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	3710      	adds	r7, #16
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}

0800f8f0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b082      	sub	sp, #8
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
 800f8f8:	460b      	mov	r3, r1
 800f8fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800f8fc:	2181      	movs	r1, #129	@ 0x81
 800f8fe:	6878      	ldr	r0, [r7, #4]
 800f900:	f001 ffa5 	bl	801184e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2200      	movs	r2, #0
 800f908:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800f90a:	2101      	movs	r1, #1
 800f90c:	6878      	ldr	r0, [r7, #4]
 800f90e:	f001 ff9e 	bl	801184e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	2200      	movs	r2, #0
 800f916:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800f91a:	2182      	movs	r1, #130	@ 0x82
 800f91c:	6878      	ldr	r0, [r7, #4]
 800f91e:	f001 ff96 	bl	801184e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	2200      	movs	r2, #0
 800f926:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	2200      	movs	r2, #0
 800f92e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d00e      	beq.n	800f95a <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f942:	685b      	ldr	r3, [r3, #4]
 800f944:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f94c:	4618      	mov	r0, r3
 800f94e:	f002 f8bf 	bl	8011ad0 <USBD_static_free>
    pdev->pClassData = NULL;
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	2200      	movs	r2, #0
 800f956:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800f95a:	2300      	movs	r3, #0
}
 800f95c:	4618      	mov	r0, r3
 800f95e:	3708      	adds	r7, #8
 800f960:	46bd      	mov	sp, r7
 800f962:	bd80      	pop	{r7, pc}

0800f964 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b086      	sub	sp, #24
 800f968:	af00      	add	r7, sp, #0
 800f96a:	6078      	str	r0, [r7, #4]
 800f96c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f974:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800f976:	2300      	movs	r3, #0
 800f978:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800f97a:	2300      	movs	r3, #0
 800f97c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800f97e:	2300      	movs	r3, #0
 800f980:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800f982:	693b      	ldr	r3, [r7, #16]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d101      	bne.n	800f98c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800f988:	2303      	movs	r3, #3
 800f98a:	e0af      	b.n	800faec <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f98c:	683b      	ldr	r3, [r7, #0]
 800f98e:	781b      	ldrb	r3, [r3, #0]
 800f990:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f994:	2b00      	cmp	r3, #0
 800f996:	d03f      	beq.n	800fa18 <USBD_CDC_Setup+0xb4>
 800f998:	2b20      	cmp	r3, #32
 800f99a:	f040 809f 	bne.w	800fadc <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	88db      	ldrh	r3, [r3, #6]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d02e      	beq.n	800fa04 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	781b      	ldrb	r3, [r3, #0]
 800f9aa:	b25b      	sxtb	r3, r3
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	da16      	bge.n	800f9de <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f9b6:	689b      	ldr	r3, [r3, #8]
 800f9b8:	683a      	ldr	r2, [r7, #0]
 800f9ba:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800f9bc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f9be:	683a      	ldr	r2, [r7, #0]
 800f9c0:	88d2      	ldrh	r2, [r2, #6]
 800f9c2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800f9c4:	683b      	ldr	r3, [r7, #0]
 800f9c6:	88db      	ldrh	r3, [r3, #6]
 800f9c8:	2b07      	cmp	r3, #7
 800f9ca:	bf28      	it	cs
 800f9cc:	2307      	movcs	r3, #7
 800f9ce:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800f9d0:	693b      	ldr	r3, [r7, #16]
 800f9d2:	89fa      	ldrh	r2, [r7, #14]
 800f9d4:	4619      	mov	r1, r3
 800f9d6:	6878      	ldr	r0, [r7, #4]
 800f9d8:	f001 facf 	bl	8010f7a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800f9dc:	e085      	b.n	800faea <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	785a      	ldrb	r2, [r3, #1]
 800f9e2:	693b      	ldr	r3, [r7, #16]
 800f9e4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800f9e8:	683b      	ldr	r3, [r7, #0]
 800f9ea:	88db      	ldrh	r3, [r3, #6]
 800f9ec:	b2da      	uxtb	r2, r3
 800f9ee:	693b      	ldr	r3, [r7, #16]
 800f9f0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f9f4:	6939      	ldr	r1, [r7, #16]
 800f9f6:	683b      	ldr	r3, [r7, #0]
 800f9f8:	88db      	ldrh	r3, [r3, #6]
 800f9fa:	461a      	mov	r2, r3
 800f9fc:	6878      	ldr	r0, [r7, #4]
 800f9fe:	f001 fae8 	bl	8010fd2 <USBD_CtlPrepareRx>
      break;
 800fa02:	e072      	b.n	800faea <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fa0a:	689b      	ldr	r3, [r3, #8]
 800fa0c:	683a      	ldr	r2, [r7, #0]
 800fa0e:	7850      	ldrb	r0, [r2, #1]
 800fa10:	2200      	movs	r2, #0
 800fa12:	6839      	ldr	r1, [r7, #0]
 800fa14:	4798      	blx	r3
      break;
 800fa16:	e068      	b.n	800faea <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fa18:	683b      	ldr	r3, [r7, #0]
 800fa1a:	785b      	ldrb	r3, [r3, #1]
 800fa1c:	2b0b      	cmp	r3, #11
 800fa1e:	d852      	bhi.n	800fac6 <USBD_CDC_Setup+0x162>
 800fa20:	a201      	add	r2, pc, #4	@ (adr r2, 800fa28 <USBD_CDC_Setup+0xc4>)
 800fa22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa26:	bf00      	nop
 800fa28:	0800fa59 	.word	0x0800fa59
 800fa2c:	0800fad5 	.word	0x0800fad5
 800fa30:	0800fac7 	.word	0x0800fac7
 800fa34:	0800fac7 	.word	0x0800fac7
 800fa38:	0800fac7 	.word	0x0800fac7
 800fa3c:	0800fac7 	.word	0x0800fac7
 800fa40:	0800fac7 	.word	0x0800fac7
 800fa44:	0800fac7 	.word	0x0800fac7
 800fa48:	0800fac7 	.word	0x0800fac7
 800fa4c:	0800fac7 	.word	0x0800fac7
 800fa50:	0800fa83 	.word	0x0800fa83
 800fa54:	0800faad 	.word	0x0800faad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa5e:	b2db      	uxtb	r3, r3
 800fa60:	2b03      	cmp	r3, #3
 800fa62:	d107      	bne.n	800fa74 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800fa64:	f107 030a 	add.w	r3, r7, #10
 800fa68:	2202      	movs	r2, #2
 800fa6a:	4619      	mov	r1, r3
 800fa6c:	6878      	ldr	r0, [r7, #4]
 800fa6e:	f001 fa84 	bl	8010f7a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fa72:	e032      	b.n	800fada <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800fa74:	6839      	ldr	r1, [r7, #0]
 800fa76:	6878      	ldr	r0, [r7, #4]
 800fa78:	f001 fa0e 	bl	8010e98 <USBD_CtlError>
            ret = USBD_FAIL;
 800fa7c:	2303      	movs	r3, #3
 800fa7e:	75fb      	strb	r3, [r7, #23]
          break;
 800fa80:	e02b      	b.n	800fada <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa88:	b2db      	uxtb	r3, r3
 800fa8a:	2b03      	cmp	r3, #3
 800fa8c:	d107      	bne.n	800fa9e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800fa8e:	f107 030d 	add.w	r3, r7, #13
 800fa92:	2201      	movs	r2, #1
 800fa94:	4619      	mov	r1, r3
 800fa96:	6878      	ldr	r0, [r7, #4]
 800fa98:	f001 fa6f 	bl	8010f7a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fa9c:	e01d      	b.n	800fada <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800fa9e:	6839      	ldr	r1, [r7, #0]
 800faa0:	6878      	ldr	r0, [r7, #4]
 800faa2:	f001 f9f9 	bl	8010e98 <USBD_CtlError>
            ret = USBD_FAIL;
 800faa6:	2303      	movs	r3, #3
 800faa8:	75fb      	strb	r3, [r7, #23]
          break;
 800faaa:	e016      	b.n	800fada <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fab2:	b2db      	uxtb	r3, r3
 800fab4:	2b03      	cmp	r3, #3
 800fab6:	d00f      	beq.n	800fad8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800fab8:	6839      	ldr	r1, [r7, #0]
 800faba:	6878      	ldr	r0, [r7, #4]
 800fabc:	f001 f9ec 	bl	8010e98 <USBD_CtlError>
            ret = USBD_FAIL;
 800fac0:	2303      	movs	r3, #3
 800fac2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800fac4:	e008      	b.n	800fad8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800fac6:	6839      	ldr	r1, [r7, #0]
 800fac8:	6878      	ldr	r0, [r7, #4]
 800faca:	f001 f9e5 	bl	8010e98 <USBD_CtlError>
          ret = USBD_FAIL;
 800face:	2303      	movs	r3, #3
 800fad0:	75fb      	strb	r3, [r7, #23]
          break;
 800fad2:	e002      	b.n	800fada <USBD_CDC_Setup+0x176>
          break;
 800fad4:	bf00      	nop
 800fad6:	e008      	b.n	800faea <USBD_CDC_Setup+0x186>
          break;
 800fad8:	bf00      	nop
      }
      break;
 800fada:	e006      	b.n	800faea <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800fadc:	6839      	ldr	r1, [r7, #0]
 800fade:	6878      	ldr	r0, [r7, #4]
 800fae0:	f001 f9da 	bl	8010e98 <USBD_CtlError>
      ret = USBD_FAIL;
 800fae4:	2303      	movs	r3, #3
 800fae6:	75fb      	strb	r3, [r7, #23]
      break;
 800fae8:	bf00      	nop
  }

  return (uint8_t)ret;
 800faea:	7dfb      	ldrb	r3, [r7, #23]
}
 800faec:	4618      	mov	r0, r3
 800faee:	3718      	adds	r7, #24
 800faf0:	46bd      	mov	sp, r7
 800faf2:	bd80      	pop	{r7, pc}

0800faf4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800faf4:	b580      	push	{r7, lr}
 800faf6:	b084      	sub	sp, #16
 800faf8:	af00      	add	r7, sp, #0
 800fafa:	6078      	str	r0, [r7, #4]
 800fafc:	460b      	mov	r3, r1
 800fafe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fb06:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d101      	bne.n	800fb16 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800fb12:	2303      	movs	r3, #3
 800fb14:	e04f      	b.n	800fbb6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fb1c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800fb1e:	78fa      	ldrb	r2, [r7, #3]
 800fb20:	6879      	ldr	r1, [r7, #4]
 800fb22:	4613      	mov	r3, r2
 800fb24:	009b      	lsls	r3, r3, #2
 800fb26:	4413      	add	r3, r2
 800fb28:	009b      	lsls	r3, r3, #2
 800fb2a:	440b      	add	r3, r1
 800fb2c:	3318      	adds	r3, #24
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d029      	beq.n	800fb88 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800fb34:	78fa      	ldrb	r2, [r7, #3]
 800fb36:	6879      	ldr	r1, [r7, #4]
 800fb38:	4613      	mov	r3, r2
 800fb3a:	009b      	lsls	r3, r3, #2
 800fb3c:	4413      	add	r3, r2
 800fb3e:	009b      	lsls	r3, r3, #2
 800fb40:	440b      	add	r3, r1
 800fb42:	3318      	adds	r3, #24
 800fb44:	681a      	ldr	r2, [r3, #0]
 800fb46:	78f9      	ldrb	r1, [r7, #3]
 800fb48:	68f8      	ldr	r0, [r7, #12]
 800fb4a:	460b      	mov	r3, r1
 800fb4c:	009b      	lsls	r3, r3, #2
 800fb4e:	440b      	add	r3, r1
 800fb50:	00db      	lsls	r3, r3, #3
 800fb52:	4403      	add	r3, r0
 800fb54:	3320      	adds	r3, #32
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	fbb2 f1f3 	udiv	r1, r2, r3
 800fb5c:	fb01 f303 	mul.w	r3, r1, r3
 800fb60:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d110      	bne.n	800fb88 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800fb66:	78fa      	ldrb	r2, [r7, #3]
 800fb68:	6879      	ldr	r1, [r7, #4]
 800fb6a:	4613      	mov	r3, r2
 800fb6c:	009b      	lsls	r3, r3, #2
 800fb6e:	4413      	add	r3, r2
 800fb70:	009b      	lsls	r3, r3, #2
 800fb72:	440b      	add	r3, r1
 800fb74:	3318      	adds	r3, #24
 800fb76:	2200      	movs	r2, #0
 800fb78:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800fb7a:	78f9      	ldrb	r1, [r7, #3]
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	2200      	movs	r2, #0
 800fb80:	6878      	ldr	r0, [r7, #4]
 800fb82:	f001 ff0c 	bl	801199e <USBD_LL_Transmit>
 800fb86:	e015      	b.n	800fbb4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800fb88:	68bb      	ldr	r3, [r7, #8]
 800fb8a:	2200      	movs	r2, #0
 800fb8c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fb96:	691b      	ldr	r3, [r3, #16]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d00b      	beq.n	800fbb4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fba2:	691b      	ldr	r3, [r3, #16]
 800fba4:	68ba      	ldr	r2, [r7, #8]
 800fba6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800fbaa:	68ba      	ldr	r2, [r7, #8]
 800fbac:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800fbb0:	78fa      	ldrb	r2, [r7, #3]
 800fbb2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800fbb4:	2300      	movs	r3, #0
}
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	3710      	adds	r7, #16
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	bd80      	pop	{r7, pc}

0800fbbe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fbbe:	b580      	push	{r7, lr}
 800fbc0:	b084      	sub	sp, #16
 800fbc2:	af00      	add	r7, sp, #0
 800fbc4:	6078      	str	r0, [r7, #4]
 800fbc6:	460b      	mov	r3, r1
 800fbc8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fbd0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d101      	bne.n	800fbe0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800fbdc:	2303      	movs	r3, #3
 800fbde:	e015      	b.n	800fc0c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800fbe0:	78fb      	ldrb	r3, [r7, #3]
 800fbe2:	4619      	mov	r1, r3
 800fbe4:	6878      	ldr	r0, [r7, #4]
 800fbe6:	f001 ff1c 	bl	8011a22 <USBD_LL_GetRxDataSize>
 800fbea:	4602      	mov	r2, r0
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fbf8:	68db      	ldr	r3, [r3, #12]
 800fbfa:	68fa      	ldr	r2, [r7, #12]
 800fbfc:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800fc00:	68fa      	ldr	r2, [r7, #12]
 800fc02:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800fc06:	4611      	mov	r1, r2
 800fc08:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800fc0a:	2300      	movs	r3, #0
}
 800fc0c:	4618      	mov	r0, r3
 800fc0e:	3710      	adds	r7, #16
 800fc10:	46bd      	mov	sp, r7
 800fc12:	bd80      	pop	{r7, pc}

0800fc14 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800fc14:	b580      	push	{r7, lr}
 800fc16:	b084      	sub	sp, #16
 800fc18:	af00      	add	r7, sp, #0
 800fc1a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fc22:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d101      	bne.n	800fc2e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800fc2a:	2303      	movs	r3, #3
 800fc2c:	e01a      	b.n	800fc64 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d014      	beq.n	800fc62 <USBD_CDC_EP0_RxReady+0x4e>
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800fc3e:	2bff      	cmp	r3, #255	@ 0xff
 800fc40:	d00f      	beq.n	800fc62 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fc48:	689b      	ldr	r3, [r3, #8]
 800fc4a:	68fa      	ldr	r2, [r7, #12]
 800fc4c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800fc50:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800fc52:	68fa      	ldr	r2, [r7, #12]
 800fc54:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800fc58:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	22ff      	movs	r2, #255	@ 0xff
 800fc5e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800fc62:	2300      	movs	r3, #0
}
 800fc64:	4618      	mov	r0, r3
 800fc66:	3710      	adds	r7, #16
 800fc68:	46bd      	mov	sp, r7
 800fc6a:	bd80      	pop	{r7, pc}

0800fc6c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800fc6c:	b480      	push	{r7}
 800fc6e:	b083      	sub	sp, #12
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	2243      	movs	r2, #67	@ 0x43
 800fc78:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800fc7a:	4b03      	ldr	r3, [pc, #12]	@ (800fc88 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800fc7c:	4618      	mov	r0, r3
 800fc7e:	370c      	adds	r7, #12
 800fc80:	46bd      	mov	sp, r7
 800fc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc86:	4770      	bx	lr
 800fc88:	200000b0 	.word	0x200000b0

0800fc8c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800fc8c:	b480      	push	{r7}
 800fc8e:	b083      	sub	sp, #12
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	2243      	movs	r2, #67	@ 0x43
 800fc98:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800fc9a:	4b03      	ldr	r3, [pc, #12]	@ (800fca8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800fc9c:	4618      	mov	r0, r3
 800fc9e:	370c      	adds	r7, #12
 800fca0:	46bd      	mov	sp, r7
 800fca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca6:	4770      	bx	lr
 800fca8:	2000006c 	.word	0x2000006c

0800fcac <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800fcac:	b480      	push	{r7}
 800fcae:	b083      	sub	sp, #12
 800fcb0:	af00      	add	r7, sp, #0
 800fcb2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	2243      	movs	r2, #67	@ 0x43
 800fcb8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800fcba:	4b03      	ldr	r3, [pc, #12]	@ (800fcc8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	370c      	adds	r7, #12
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc6:	4770      	bx	lr
 800fcc8:	200000f4 	.word	0x200000f4

0800fccc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800fccc:	b480      	push	{r7}
 800fcce:	b083      	sub	sp, #12
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	220a      	movs	r2, #10
 800fcd8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800fcda:	4b03      	ldr	r3, [pc, #12]	@ (800fce8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800fcdc:	4618      	mov	r0, r3
 800fcde:	370c      	adds	r7, #12
 800fce0:	46bd      	mov	sp, r7
 800fce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce6:	4770      	bx	lr
 800fce8:	20000028 	.word	0x20000028

0800fcec <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800fcec:	b480      	push	{r7}
 800fcee:	b083      	sub	sp, #12
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	6078      	str	r0, [r7, #4]
 800fcf4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800fcf6:	683b      	ldr	r3, [r7, #0]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d101      	bne.n	800fd00 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800fcfc:	2303      	movs	r3, #3
 800fcfe:	e004      	b.n	800fd0a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	683a      	ldr	r2, [r7, #0]
 800fd04:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800fd08:	2300      	movs	r3, #0
}
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	370c      	adds	r7, #12
 800fd0e:	46bd      	mov	sp, r7
 800fd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd14:	4770      	bx	lr

0800fd16 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800fd16:	b480      	push	{r7}
 800fd18:	b087      	sub	sp, #28
 800fd1a:	af00      	add	r7, sp, #0
 800fd1c:	60f8      	str	r0, [r7, #12]
 800fd1e:	60b9      	str	r1, [r7, #8]
 800fd20:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fd28:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800fd2a:	697b      	ldr	r3, [r7, #20]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d101      	bne.n	800fd34 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800fd30:	2303      	movs	r3, #3
 800fd32:	e008      	b.n	800fd46 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800fd34:	697b      	ldr	r3, [r7, #20]
 800fd36:	68ba      	ldr	r2, [r7, #8]
 800fd38:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800fd3c:	697b      	ldr	r3, [r7, #20]
 800fd3e:	687a      	ldr	r2, [r7, #4]
 800fd40:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800fd44:	2300      	movs	r3, #0
}
 800fd46:	4618      	mov	r0, r3
 800fd48:	371c      	adds	r7, #28
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd50:	4770      	bx	lr

0800fd52 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800fd52:	b480      	push	{r7}
 800fd54:	b085      	sub	sp, #20
 800fd56:	af00      	add	r7, sp, #0
 800fd58:	6078      	str	r0, [r7, #4]
 800fd5a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fd62:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d101      	bne.n	800fd6e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800fd6a:	2303      	movs	r3, #3
 800fd6c:	e004      	b.n	800fd78 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	683a      	ldr	r2, [r7, #0]
 800fd72:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800fd76:	2300      	movs	r3, #0
}
 800fd78:	4618      	mov	r0, r3
 800fd7a:	3714      	adds	r7, #20
 800fd7c:	46bd      	mov	sp, r7
 800fd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd82:	4770      	bx	lr

0800fd84 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800fd84:	b580      	push	{r7, lr}
 800fd86:	b084      	sub	sp, #16
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fd92:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800fd94:	2301      	movs	r3, #1
 800fd96:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d101      	bne.n	800fda6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800fda2:	2303      	movs	r3, #3
 800fda4:	e01a      	b.n	800fddc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800fda6:	68bb      	ldr	r3, [r7, #8]
 800fda8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d114      	bne.n	800fdda <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800fdb0:	68bb      	ldr	r3, [r7, #8]
 800fdb2:	2201      	movs	r2, #1
 800fdb4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800fdb8:	68bb      	ldr	r3, [r7, #8]
 800fdba:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800fdc2:	68bb      	ldr	r3, [r7, #8]
 800fdc4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800fdc8:	68bb      	ldr	r3, [r7, #8]
 800fdca:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800fdce:	2181      	movs	r1, #129	@ 0x81
 800fdd0:	6878      	ldr	r0, [r7, #4]
 800fdd2:	f001 fde4 	bl	801199e <USBD_LL_Transmit>

    ret = USBD_OK;
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800fdda:	7bfb      	ldrb	r3, [r7, #15]
}
 800fddc:	4618      	mov	r0, r3
 800fdde:	3710      	adds	r7, #16
 800fde0:	46bd      	mov	sp, r7
 800fde2:	bd80      	pop	{r7, pc}

0800fde4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800fde4:	b580      	push	{r7, lr}
 800fde6:	b084      	sub	sp, #16
 800fde8:	af00      	add	r7, sp, #0
 800fdea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fdf2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d101      	bne.n	800fe02 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800fdfe:	2303      	movs	r3, #3
 800fe00:	e016      	b.n	800fe30 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	7c1b      	ldrb	r3, [r3, #16]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d109      	bne.n	800fe1e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fe10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fe14:	2101      	movs	r1, #1
 800fe16:	6878      	ldr	r0, [r7, #4]
 800fe18:	f001 fde2 	bl	80119e0 <USBD_LL_PrepareReceive>
 800fe1c:	e007      	b.n	800fe2e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fe24:	2340      	movs	r3, #64	@ 0x40
 800fe26:	2101      	movs	r1, #1
 800fe28:	6878      	ldr	r0, [r7, #4]
 800fe2a:	f001 fdd9 	bl	80119e0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fe2e:	2300      	movs	r3, #0
}
 800fe30:	4618      	mov	r0, r3
 800fe32:	3710      	adds	r7, #16
 800fe34:	46bd      	mov	sp, r7
 800fe36:	bd80      	pop	{r7, pc}

0800fe38 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800fe38:	b580      	push	{r7, lr}
 800fe3a:	b086      	sub	sp, #24
 800fe3c:	af00      	add	r7, sp, #0
 800fe3e:	60f8      	str	r0, [r7, #12]
 800fe40:	60b9      	str	r1, [r7, #8]
 800fe42:	4613      	mov	r3, r2
 800fe44:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d101      	bne.n	800fe50 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800fe4c:	2303      	movs	r3, #3
 800fe4e:	e01f      	b.n	800fe90 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	2200      	movs	r2, #0
 800fe54:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	2200      	movs	r2, #0
 800fe64:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800fe68:	68bb      	ldr	r3, [r7, #8]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d003      	beq.n	800fe76 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	68ba      	ldr	r2, [r7, #8]
 800fe72:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	2201      	movs	r2, #1
 800fe7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	79fa      	ldrb	r2, [r7, #7]
 800fe82:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800fe84:	68f8      	ldr	r0, [r7, #12]
 800fe86:	f001 fc41 	bl	801170c <USBD_LL_Init>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800fe8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe90:	4618      	mov	r0, r3
 800fe92:	3718      	adds	r7, #24
 800fe94:	46bd      	mov	sp, r7
 800fe96:	bd80      	pop	{r7, pc}

0800fe98 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b084      	sub	sp, #16
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]
 800fea0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800fea2:	2300      	movs	r3, #0
 800fea4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800fea6:	683b      	ldr	r3, [r7, #0]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d101      	bne.n	800feb0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800feac:	2303      	movs	r3, #3
 800feae:	e016      	b.n	800fede <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	683a      	ldr	r2, [r7, #0]
 800feb4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800febe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d00b      	beq.n	800fedc <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800feca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fecc:	f107 020e 	add.w	r2, r7, #14
 800fed0:	4610      	mov	r0, r2
 800fed2:	4798      	blx	r3
 800fed4:	4602      	mov	r2, r0
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800fedc:	2300      	movs	r3, #0
}
 800fede:	4618      	mov	r0, r3
 800fee0:	3710      	adds	r7, #16
 800fee2:	46bd      	mov	sp, r7
 800fee4:	bd80      	pop	{r7, pc}

0800fee6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800fee6:	b580      	push	{r7, lr}
 800fee8:	b082      	sub	sp, #8
 800feea:	af00      	add	r7, sp, #0
 800feec:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800feee:	6878      	ldr	r0, [r7, #4]
 800fef0:	f001 fc6c 	bl	80117cc <USBD_LL_Start>
 800fef4:	4603      	mov	r3, r0
}
 800fef6:	4618      	mov	r0, r3
 800fef8:	3708      	adds	r7, #8
 800fefa:	46bd      	mov	sp, r7
 800fefc:	bd80      	pop	{r7, pc}

0800fefe <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800fefe:	b480      	push	{r7}
 800ff00:	b083      	sub	sp, #12
 800ff02:	af00      	add	r7, sp, #0
 800ff04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ff06:	2300      	movs	r3, #0
}
 800ff08:	4618      	mov	r0, r3
 800ff0a:	370c      	adds	r7, #12
 800ff0c:	46bd      	mov	sp, r7
 800ff0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff12:	4770      	bx	lr

0800ff14 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b084      	sub	sp, #16
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	6078      	str	r0, [r7, #4]
 800ff1c:	460b      	mov	r3, r1
 800ff1e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ff20:	2303      	movs	r3, #3
 800ff22:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d009      	beq.n	800ff42 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	78fa      	ldrb	r2, [r7, #3]
 800ff38:	4611      	mov	r1, r2
 800ff3a:	6878      	ldr	r0, [r7, #4]
 800ff3c:	4798      	blx	r3
 800ff3e:	4603      	mov	r3, r0
 800ff40:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ff42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff44:	4618      	mov	r0, r3
 800ff46:	3710      	adds	r7, #16
 800ff48:	46bd      	mov	sp, r7
 800ff4a:	bd80      	pop	{r7, pc}

0800ff4c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ff4c:	b580      	push	{r7, lr}
 800ff4e:	b082      	sub	sp, #8
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	6078      	str	r0, [r7, #4]
 800ff54:	460b      	mov	r3, r1
 800ff56:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d007      	beq.n	800ff72 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff68:	685b      	ldr	r3, [r3, #4]
 800ff6a:	78fa      	ldrb	r2, [r7, #3]
 800ff6c:	4611      	mov	r1, r2
 800ff6e:	6878      	ldr	r0, [r7, #4]
 800ff70:	4798      	blx	r3
  }

  return USBD_OK;
 800ff72:	2300      	movs	r3, #0
}
 800ff74:	4618      	mov	r0, r3
 800ff76:	3708      	adds	r7, #8
 800ff78:	46bd      	mov	sp, r7
 800ff7a:	bd80      	pop	{r7, pc}

0800ff7c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b084      	sub	sp, #16
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	6078      	str	r0, [r7, #4]
 800ff84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ff8c:	6839      	ldr	r1, [r7, #0]
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f000 ff48 	bl	8010e24 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	2201      	movs	r2, #1
 800ff98:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ffa2:	461a      	mov	r2, r3
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ffb0:	f003 031f 	and.w	r3, r3, #31
 800ffb4:	2b02      	cmp	r3, #2
 800ffb6:	d01a      	beq.n	800ffee <USBD_LL_SetupStage+0x72>
 800ffb8:	2b02      	cmp	r3, #2
 800ffba:	d822      	bhi.n	8010002 <USBD_LL_SetupStage+0x86>
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d002      	beq.n	800ffc6 <USBD_LL_SetupStage+0x4a>
 800ffc0:	2b01      	cmp	r3, #1
 800ffc2:	d00a      	beq.n	800ffda <USBD_LL_SetupStage+0x5e>
 800ffc4:	e01d      	b.n	8010002 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ffcc:	4619      	mov	r1, r3
 800ffce:	6878      	ldr	r0, [r7, #4]
 800ffd0:	f000 f9f0 	bl	80103b4 <USBD_StdDevReq>
 800ffd4:	4603      	mov	r3, r0
 800ffd6:	73fb      	strb	r3, [r7, #15]
      break;
 800ffd8:	e020      	b.n	801001c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ffe0:	4619      	mov	r1, r3
 800ffe2:	6878      	ldr	r0, [r7, #4]
 800ffe4:	f000 fa54 	bl	8010490 <USBD_StdItfReq>
 800ffe8:	4603      	mov	r3, r0
 800ffea:	73fb      	strb	r3, [r7, #15]
      break;
 800ffec:	e016      	b.n	801001c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800fff4:	4619      	mov	r1, r3
 800fff6:	6878      	ldr	r0, [r7, #4]
 800fff8:	f000 fa93 	bl	8010522 <USBD_StdEPReq>
 800fffc:	4603      	mov	r3, r0
 800fffe:	73fb      	strb	r3, [r7, #15]
      break;
 8010000:	e00c      	b.n	801001c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010008:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801000c:	b2db      	uxtb	r3, r3
 801000e:	4619      	mov	r1, r3
 8010010:	6878      	ldr	r0, [r7, #4]
 8010012:	f001 fc3b 	bl	801188c <USBD_LL_StallEP>
 8010016:	4603      	mov	r3, r0
 8010018:	73fb      	strb	r3, [r7, #15]
      break;
 801001a:	bf00      	nop
  }

  return ret;
 801001c:	7bfb      	ldrb	r3, [r7, #15]
}
 801001e:	4618      	mov	r0, r3
 8010020:	3710      	adds	r7, #16
 8010022:	46bd      	mov	sp, r7
 8010024:	bd80      	pop	{r7, pc}

08010026 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010026:	b580      	push	{r7, lr}
 8010028:	b086      	sub	sp, #24
 801002a:	af00      	add	r7, sp, #0
 801002c:	60f8      	str	r0, [r7, #12]
 801002e:	460b      	mov	r3, r1
 8010030:	607a      	str	r2, [r7, #4]
 8010032:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010034:	7afb      	ldrb	r3, [r7, #11]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d138      	bne.n	80100ac <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010040:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010048:	2b03      	cmp	r3, #3
 801004a:	d14a      	bne.n	80100e2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801004c:	693b      	ldr	r3, [r7, #16]
 801004e:	689a      	ldr	r2, [r3, #8]
 8010050:	693b      	ldr	r3, [r7, #16]
 8010052:	68db      	ldr	r3, [r3, #12]
 8010054:	429a      	cmp	r2, r3
 8010056:	d913      	bls.n	8010080 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010058:	693b      	ldr	r3, [r7, #16]
 801005a:	689a      	ldr	r2, [r3, #8]
 801005c:	693b      	ldr	r3, [r7, #16]
 801005e:	68db      	ldr	r3, [r3, #12]
 8010060:	1ad2      	subs	r2, r2, r3
 8010062:	693b      	ldr	r3, [r7, #16]
 8010064:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010066:	693b      	ldr	r3, [r7, #16]
 8010068:	68da      	ldr	r2, [r3, #12]
 801006a:	693b      	ldr	r3, [r7, #16]
 801006c:	689b      	ldr	r3, [r3, #8]
 801006e:	4293      	cmp	r3, r2
 8010070:	bf28      	it	cs
 8010072:	4613      	movcs	r3, r2
 8010074:	461a      	mov	r2, r3
 8010076:	6879      	ldr	r1, [r7, #4]
 8010078:	68f8      	ldr	r0, [r7, #12]
 801007a:	f000 ffc7 	bl	801100c <USBD_CtlContinueRx>
 801007e:	e030      	b.n	80100e2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010086:	b2db      	uxtb	r3, r3
 8010088:	2b03      	cmp	r3, #3
 801008a:	d10b      	bne.n	80100a4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010092:	691b      	ldr	r3, [r3, #16]
 8010094:	2b00      	cmp	r3, #0
 8010096:	d005      	beq.n	80100a4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801009e:	691b      	ldr	r3, [r3, #16]
 80100a0:	68f8      	ldr	r0, [r7, #12]
 80100a2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80100a4:	68f8      	ldr	r0, [r7, #12]
 80100a6:	f000 ffc2 	bl	801102e <USBD_CtlSendStatus>
 80100aa:	e01a      	b.n	80100e2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80100b2:	b2db      	uxtb	r3, r3
 80100b4:	2b03      	cmp	r3, #3
 80100b6:	d114      	bne.n	80100e2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80100be:	699b      	ldr	r3, [r3, #24]
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d00e      	beq.n	80100e2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80100ca:	699b      	ldr	r3, [r3, #24]
 80100cc:	7afa      	ldrb	r2, [r7, #11]
 80100ce:	4611      	mov	r1, r2
 80100d0:	68f8      	ldr	r0, [r7, #12]
 80100d2:	4798      	blx	r3
 80100d4:	4603      	mov	r3, r0
 80100d6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80100d8:	7dfb      	ldrb	r3, [r7, #23]
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d001      	beq.n	80100e2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80100de:	7dfb      	ldrb	r3, [r7, #23]
 80100e0:	e000      	b.n	80100e4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80100e2:	2300      	movs	r3, #0
}
 80100e4:	4618      	mov	r0, r3
 80100e6:	3718      	adds	r7, #24
 80100e8:	46bd      	mov	sp, r7
 80100ea:	bd80      	pop	{r7, pc}

080100ec <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80100ec:	b580      	push	{r7, lr}
 80100ee:	b086      	sub	sp, #24
 80100f0:	af00      	add	r7, sp, #0
 80100f2:	60f8      	str	r0, [r7, #12]
 80100f4:	460b      	mov	r3, r1
 80100f6:	607a      	str	r2, [r7, #4]
 80100f8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80100fa:	7afb      	ldrb	r3, [r7, #11]
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d16b      	bne.n	80101d8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	3314      	adds	r3, #20
 8010104:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801010c:	2b02      	cmp	r3, #2
 801010e:	d156      	bne.n	80101be <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8010110:	693b      	ldr	r3, [r7, #16]
 8010112:	689a      	ldr	r2, [r3, #8]
 8010114:	693b      	ldr	r3, [r7, #16]
 8010116:	68db      	ldr	r3, [r3, #12]
 8010118:	429a      	cmp	r2, r3
 801011a:	d914      	bls.n	8010146 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801011c:	693b      	ldr	r3, [r7, #16]
 801011e:	689a      	ldr	r2, [r3, #8]
 8010120:	693b      	ldr	r3, [r7, #16]
 8010122:	68db      	ldr	r3, [r3, #12]
 8010124:	1ad2      	subs	r2, r2, r3
 8010126:	693b      	ldr	r3, [r7, #16]
 8010128:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801012a:	693b      	ldr	r3, [r7, #16]
 801012c:	689b      	ldr	r3, [r3, #8]
 801012e:	461a      	mov	r2, r3
 8010130:	6879      	ldr	r1, [r7, #4]
 8010132:	68f8      	ldr	r0, [r7, #12]
 8010134:	f000 ff3c 	bl	8010fb0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010138:	2300      	movs	r3, #0
 801013a:	2200      	movs	r2, #0
 801013c:	2100      	movs	r1, #0
 801013e:	68f8      	ldr	r0, [r7, #12]
 8010140:	f001 fc4e 	bl	80119e0 <USBD_LL_PrepareReceive>
 8010144:	e03b      	b.n	80101be <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010146:	693b      	ldr	r3, [r7, #16]
 8010148:	68da      	ldr	r2, [r3, #12]
 801014a:	693b      	ldr	r3, [r7, #16]
 801014c:	689b      	ldr	r3, [r3, #8]
 801014e:	429a      	cmp	r2, r3
 8010150:	d11c      	bne.n	801018c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010152:	693b      	ldr	r3, [r7, #16]
 8010154:	685a      	ldr	r2, [r3, #4]
 8010156:	693b      	ldr	r3, [r7, #16]
 8010158:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801015a:	429a      	cmp	r2, r3
 801015c:	d316      	bcc.n	801018c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801015e:	693b      	ldr	r3, [r7, #16]
 8010160:	685a      	ldr	r2, [r3, #4]
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010168:	429a      	cmp	r2, r3
 801016a:	d20f      	bcs.n	801018c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801016c:	2200      	movs	r2, #0
 801016e:	2100      	movs	r1, #0
 8010170:	68f8      	ldr	r0, [r7, #12]
 8010172:	f000 ff1d 	bl	8010fb0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	2200      	movs	r2, #0
 801017a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801017e:	2300      	movs	r3, #0
 8010180:	2200      	movs	r2, #0
 8010182:	2100      	movs	r1, #0
 8010184:	68f8      	ldr	r0, [r7, #12]
 8010186:	f001 fc2b 	bl	80119e0 <USBD_LL_PrepareReceive>
 801018a:	e018      	b.n	80101be <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010192:	b2db      	uxtb	r3, r3
 8010194:	2b03      	cmp	r3, #3
 8010196:	d10b      	bne.n	80101b0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801019e:	68db      	ldr	r3, [r3, #12]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d005      	beq.n	80101b0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80101aa:	68db      	ldr	r3, [r3, #12]
 80101ac:	68f8      	ldr	r0, [r7, #12]
 80101ae:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80101b0:	2180      	movs	r1, #128	@ 0x80
 80101b2:	68f8      	ldr	r0, [r7, #12]
 80101b4:	f001 fb6a 	bl	801188c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80101b8:	68f8      	ldr	r0, [r7, #12]
 80101ba:	f000 ff4b 	bl	8011054 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80101c4:	2b01      	cmp	r3, #1
 80101c6:	d122      	bne.n	801020e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80101c8:	68f8      	ldr	r0, [r7, #12]
 80101ca:	f7ff fe98 	bl	800fefe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	2200      	movs	r2, #0
 80101d2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80101d6:	e01a      	b.n	801020e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80101de:	b2db      	uxtb	r3, r3
 80101e0:	2b03      	cmp	r3, #3
 80101e2:	d114      	bne.n	801020e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80101ea:	695b      	ldr	r3, [r3, #20]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d00e      	beq.n	801020e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80101f6:	695b      	ldr	r3, [r3, #20]
 80101f8:	7afa      	ldrb	r2, [r7, #11]
 80101fa:	4611      	mov	r1, r2
 80101fc:	68f8      	ldr	r0, [r7, #12]
 80101fe:	4798      	blx	r3
 8010200:	4603      	mov	r3, r0
 8010202:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8010204:	7dfb      	ldrb	r3, [r7, #23]
 8010206:	2b00      	cmp	r3, #0
 8010208:	d001      	beq.n	801020e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 801020a:	7dfb      	ldrb	r3, [r7, #23]
 801020c:	e000      	b.n	8010210 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 801020e:	2300      	movs	r3, #0
}
 8010210:	4618      	mov	r0, r3
 8010212:	3718      	adds	r7, #24
 8010214:	46bd      	mov	sp, r7
 8010216:	bd80      	pop	{r7, pc}

08010218 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b082      	sub	sp, #8
 801021c:	af00      	add	r7, sp, #0
 801021e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	2201      	movs	r2, #1
 8010224:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	2200      	movs	r2, #0
 801022c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	2200      	movs	r2, #0
 8010234:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	2200      	movs	r2, #0
 801023a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010244:	2b00      	cmp	r3, #0
 8010246:	d101      	bne.n	801024c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8010248:	2303      	movs	r3, #3
 801024a:	e02f      	b.n	80102ac <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010252:	2b00      	cmp	r3, #0
 8010254:	d00f      	beq.n	8010276 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801025c:	685b      	ldr	r3, [r3, #4]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d009      	beq.n	8010276 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010268:	685b      	ldr	r3, [r3, #4]
 801026a:	687a      	ldr	r2, [r7, #4]
 801026c:	6852      	ldr	r2, [r2, #4]
 801026e:	b2d2      	uxtb	r2, r2
 8010270:	4611      	mov	r1, r2
 8010272:	6878      	ldr	r0, [r7, #4]
 8010274:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010276:	2340      	movs	r3, #64	@ 0x40
 8010278:	2200      	movs	r2, #0
 801027a:	2100      	movs	r1, #0
 801027c:	6878      	ldr	r0, [r7, #4]
 801027e:	f001 fac0 	bl	8011802 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	2201      	movs	r2, #1
 8010286:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	2240      	movs	r2, #64	@ 0x40
 801028e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010292:	2340      	movs	r3, #64	@ 0x40
 8010294:	2200      	movs	r2, #0
 8010296:	2180      	movs	r1, #128	@ 0x80
 8010298:	6878      	ldr	r0, [r7, #4]
 801029a:	f001 fab2 	bl	8011802 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	2201      	movs	r2, #1
 80102a2:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	2240      	movs	r2, #64	@ 0x40
 80102a8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80102aa:	2300      	movs	r3, #0
}
 80102ac:	4618      	mov	r0, r3
 80102ae:	3708      	adds	r7, #8
 80102b0:	46bd      	mov	sp, r7
 80102b2:	bd80      	pop	{r7, pc}

080102b4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80102b4:	b480      	push	{r7}
 80102b6:	b083      	sub	sp, #12
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	6078      	str	r0, [r7, #4]
 80102bc:	460b      	mov	r3, r1
 80102be:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	78fa      	ldrb	r2, [r7, #3]
 80102c4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80102c6:	2300      	movs	r3, #0
}
 80102c8:	4618      	mov	r0, r3
 80102ca:	370c      	adds	r7, #12
 80102cc:	46bd      	mov	sp, r7
 80102ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d2:	4770      	bx	lr

080102d4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80102d4:	b480      	push	{r7}
 80102d6:	b083      	sub	sp, #12
 80102d8:	af00      	add	r7, sp, #0
 80102da:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80102e2:	b2da      	uxtb	r2, r3
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	2204      	movs	r2, #4
 80102ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80102f2:	2300      	movs	r3, #0
}
 80102f4:	4618      	mov	r0, r3
 80102f6:	370c      	adds	r7, #12
 80102f8:	46bd      	mov	sp, r7
 80102fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102fe:	4770      	bx	lr

08010300 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010300:	b480      	push	{r7}
 8010302:	b083      	sub	sp, #12
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801030e:	b2db      	uxtb	r3, r3
 8010310:	2b04      	cmp	r3, #4
 8010312:	d106      	bne.n	8010322 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801031a:	b2da      	uxtb	r2, r3
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010322:	2300      	movs	r3, #0
}
 8010324:	4618      	mov	r0, r3
 8010326:	370c      	adds	r7, #12
 8010328:	46bd      	mov	sp, r7
 801032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801032e:	4770      	bx	lr

08010330 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010330:	b580      	push	{r7, lr}
 8010332:	b082      	sub	sp, #8
 8010334:	af00      	add	r7, sp, #0
 8010336:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801033e:	2b00      	cmp	r3, #0
 8010340:	d101      	bne.n	8010346 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8010342:	2303      	movs	r3, #3
 8010344:	e012      	b.n	801036c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801034c:	b2db      	uxtb	r3, r3
 801034e:	2b03      	cmp	r3, #3
 8010350:	d10b      	bne.n	801036a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010358:	69db      	ldr	r3, [r3, #28]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d005      	beq.n	801036a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010364:	69db      	ldr	r3, [r3, #28]
 8010366:	6878      	ldr	r0, [r7, #4]
 8010368:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801036a:	2300      	movs	r3, #0
}
 801036c:	4618      	mov	r0, r3
 801036e:	3708      	adds	r7, #8
 8010370:	46bd      	mov	sp, r7
 8010372:	bd80      	pop	{r7, pc}

08010374 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010374:	b480      	push	{r7}
 8010376:	b087      	sub	sp, #28
 8010378:	af00      	add	r7, sp, #0
 801037a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010380:	697b      	ldr	r3, [r7, #20]
 8010382:	781b      	ldrb	r3, [r3, #0]
 8010384:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010386:	697b      	ldr	r3, [r7, #20]
 8010388:	3301      	adds	r3, #1
 801038a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801038c:	697b      	ldr	r3, [r7, #20]
 801038e:	781b      	ldrb	r3, [r3, #0]
 8010390:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010392:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010396:	021b      	lsls	r3, r3, #8
 8010398:	b21a      	sxth	r2, r3
 801039a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801039e:	4313      	orrs	r3, r2
 80103a0:	b21b      	sxth	r3, r3
 80103a2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80103a4:	89fb      	ldrh	r3, [r7, #14]
}
 80103a6:	4618      	mov	r0, r3
 80103a8:	371c      	adds	r7, #28
 80103aa:	46bd      	mov	sp, r7
 80103ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103b0:	4770      	bx	lr
	...

080103b4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80103b4:	b580      	push	{r7, lr}
 80103b6:	b084      	sub	sp, #16
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	6078      	str	r0, [r7, #4]
 80103bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80103be:	2300      	movs	r3, #0
 80103c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80103c2:	683b      	ldr	r3, [r7, #0]
 80103c4:	781b      	ldrb	r3, [r3, #0]
 80103c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80103ca:	2b40      	cmp	r3, #64	@ 0x40
 80103cc:	d005      	beq.n	80103da <USBD_StdDevReq+0x26>
 80103ce:	2b40      	cmp	r3, #64	@ 0x40
 80103d0:	d853      	bhi.n	801047a <USBD_StdDevReq+0xc6>
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d00b      	beq.n	80103ee <USBD_StdDevReq+0x3a>
 80103d6:	2b20      	cmp	r3, #32
 80103d8:	d14f      	bne.n	801047a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80103e0:	689b      	ldr	r3, [r3, #8]
 80103e2:	6839      	ldr	r1, [r7, #0]
 80103e4:	6878      	ldr	r0, [r7, #4]
 80103e6:	4798      	blx	r3
 80103e8:	4603      	mov	r3, r0
 80103ea:	73fb      	strb	r3, [r7, #15]
      break;
 80103ec:	e04a      	b.n	8010484 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80103ee:	683b      	ldr	r3, [r7, #0]
 80103f0:	785b      	ldrb	r3, [r3, #1]
 80103f2:	2b09      	cmp	r3, #9
 80103f4:	d83b      	bhi.n	801046e <USBD_StdDevReq+0xba>
 80103f6:	a201      	add	r2, pc, #4	@ (adr r2, 80103fc <USBD_StdDevReq+0x48>)
 80103f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103fc:	08010451 	.word	0x08010451
 8010400:	08010465 	.word	0x08010465
 8010404:	0801046f 	.word	0x0801046f
 8010408:	0801045b 	.word	0x0801045b
 801040c:	0801046f 	.word	0x0801046f
 8010410:	0801042f 	.word	0x0801042f
 8010414:	08010425 	.word	0x08010425
 8010418:	0801046f 	.word	0x0801046f
 801041c:	08010447 	.word	0x08010447
 8010420:	08010439 	.word	0x08010439
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010424:	6839      	ldr	r1, [r7, #0]
 8010426:	6878      	ldr	r0, [r7, #4]
 8010428:	f000 f9de 	bl	80107e8 <USBD_GetDescriptor>
          break;
 801042c:	e024      	b.n	8010478 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801042e:	6839      	ldr	r1, [r7, #0]
 8010430:	6878      	ldr	r0, [r7, #4]
 8010432:	f000 fb6d 	bl	8010b10 <USBD_SetAddress>
          break;
 8010436:	e01f      	b.n	8010478 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010438:	6839      	ldr	r1, [r7, #0]
 801043a:	6878      	ldr	r0, [r7, #4]
 801043c:	f000 fbac 	bl	8010b98 <USBD_SetConfig>
 8010440:	4603      	mov	r3, r0
 8010442:	73fb      	strb	r3, [r7, #15]
          break;
 8010444:	e018      	b.n	8010478 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010446:	6839      	ldr	r1, [r7, #0]
 8010448:	6878      	ldr	r0, [r7, #4]
 801044a:	f000 fc4b 	bl	8010ce4 <USBD_GetConfig>
          break;
 801044e:	e013      	b.n	8010478 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010450:	6839      	ldr	r1, [r7, #0]
 8010452:	6878      	ldr	r0, [r7, #4]
 8010454:	f000 fc7c 	bl	8010d50 <USBD_GetStatus>
          break;
 8010458:	e00e      	b.n	8010478 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801045a:	6839      	ldr	r1, [r7, #0]
 801045c:	6878      	ldr	r0, [r7, #4]
 801045e:	f000 fcab 	bl	8010db8 <USBD_SetFeature>
          break;
 8010462:	e009      	b.n	8010478 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010464:	6839      	ldr	r1, [r7, #0]
 8010466:	6878      	ldr	r0, [r7, #4]
 8010468:	f000 fcba 	bl	8010de0 <USBD_ClrFeature>
          break;
 801046c:	e004      	b.n	8010478 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 801046e:	6839      	ldr	r1, [r7, #0]
 8010470:	6878      	ldr	r0, [r7, #4]
 8010472:	f000 fd11 	bl	8010e98 <USBD_CtlError>
          break;
 8010476:	bf00      	nop
      }
      break;
 8010478:	e004      	b.n	8010484 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 801047a:	6839      	ldr	r1, [r7, #0]
 801047c:	6878      	ldr	r0, [r7, #4]
 801047e:	f000 fd0b 	bl	8010e98 <USBD_CtlError>
      break;
 8010482:	bf00      	nop
  }

  return ret;
 8010484:	7bfb      	ldrb	r3, [r7, #15]
}
 8010486:	4618      	mov	r0, r3
 8010488:	3710      	adds	r7, #16
 801048a:	46bd      	mov	sp, r7
 801048c:	bd80      	pop	{r7, pc}
 801048e:	bf00      	nop

08010490 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b084      	sub	sp, #16
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
 8010498:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801049a:	2300      	movs	r3, #0
 801049c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801049e:	683b      	ldr	r3, [r7, #0]
 80104a0:	781b      	ldrb	r3, [r3, #0]
 80104a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80104a6:	2b40      	cmp	r3, #64	@ 0x40
 80104a8:	d005      	beq.n	80104b6 <USBD_StdItfReq+0x26>
 80104aa:	2b40      	cmp	r3, #64	@ 0x40
 80104ac:	d82f      	bhi.n	801050e <USBD_StdItfReq+0x7e>
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d001      	beq.n	80104b6 <USBD_StdItfReq+0x26>
 80104b2:	2b20      	cmp	r3, #32
 80104b4:	d12b      	bne.n	801050e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80104bc:	b2db      	uxtb	r3, r3
 80104be:	3b01      	subs	r3, #1
 80104c0:	2b02      	cmp	r3, #2
 80104c2:	d81d      	bhi.n	8010500 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80104c4:	683b      	ldr	r3, [r7, #0]
 80104c6:	889b      	ldrh	r3, [r3, #4]
 80104c8:	b2db      	uxtb	r3, r3
 80104ca:	2b01      	cmp	r3, #1
 80104cc:	d813      	bhi.n	80104f6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104d4:	689b      	ldr	r3, [r3, #8]
 80104d6:	6839      	ldr	r1, [r7, #0]
 80104d8:	6878      	ldr	r0, [r7, #4]
 80104da:	4798      	blx	r3
 80104dc:	4603      	mov	r3, r0
 80104de:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80104e0:	683b      	ldr	r3, [r7, #0]
 80104e2:	88db      	ldrh	r3, [r3, #6]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d110      	bne.n	801050a <USBD_StdItfReq+0x7a>
 80104e8:	7bfb      	ldrb	r3, [r7, #15]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d10d      	bne.n	801050a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80104ee:	6878      	ldr	r0, [r7, #4]
 80104f0:	f000 fd9d 	bl	801102e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80104f4:	e009      	b.n	801050a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80104f6:	6839      	ldr	r1, [r7, #0]
 80104f8:	6878      	ldr	r0, [r7, #4]
 80104fa:	f000 fccd 	bl	8010e98 <USBD_CtlError>
          break;
 80104fe:	e004      	b.n	801050a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8010500:	6839      	ldr	r1, [r7, #0]
 8010502:	6878      	ldr	r0, [r7, #4]
 8010504:	f000 fcc8 	bl	8010e98 <USBD_CtlError>
          break;
 8010508:	e000      	b.n	801050c <USBD_StdItfReq+0x7c>
          break;
 801050a:	bf00      	nop
      }
      break;
 801050c:	e004      	b.n	8010518 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 801050e:	6839      	ldr	r1, [r7, #0]
 8010510:	6878      	ldr	r0, [r7, #4]
 8010512:	f000 fcc1 	bl	8010e98 <USBD_CtlError>
      break;
 8010516:	bf00      	nop
  }

  return ret;
 8010518:	7bfb      	ldrb	r3, [r7, #15]
}
 801051a:	4618      	mov	r0, r3
 801051c:	3710      	adds	r7, #16
 801051e:	46bd      	mov	sp, r7
 8010520:	bd80      	pop	{r7, pc}

08010522 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010522:	b580      	push	{r7, lr}
 8010524:	b084      	sub	sp, #16
 8010526:	af00      	add	r7, sp, #0
 8010528:	6078      	str	r0, [r7, #4]
 801052a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 801052c:	2300      	movs	r3, #0
 801052e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8010530:	683b      	ldr	r3, [r7, #0]
 8010532:	889b      	ldrh	r3, [r3, #4]
 8010534:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010536:	683b      	ldr	r3, [r7, #0]
 8010538:	781b      	ldrb	r3, [r3, #0]
 801053a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801053e:	2b40      	cmp	r3, #64	@ 0x40
 8010540:	d007      	beq.n	8010552 <USBD_StdEPReq+0x30>
 8010542:	2b40      	cmp	r3, #64	@ 0x40
 8010544:	f200 8145 	bhi.w	80107d2 <USBD_StdEPReq+0x2b0>
 8010548:	2b00      	cmp	r3, #0
 801054a:	d00c      	beq.n	8010566 <USBD_StdEPReq+0x44>
 801054c:	2b20      	cmp	r3, #32
 801054e:	f040 8140 	bne.w	80107d2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010558:	689b      	ldr	r3, [r3, #8]
 801055a:	6839      	ldr	r1, [r7, #0]
 801055c:	6878      	ldr	r0, [r7, #4]
 801055e:	4798      	blx	r3
 8010560:	4603      	mov	r3, r0
 8010562:	73fb      	strb	r3, [r7, #15]
      break;
 8010564:	e13a      	b.n	80107dc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010566:	683b      	ldr	r3, [r7, #0]
 8010568:	785b      	ldrb	r3, [r3, #1]
 801056a:	2b03      	cmp	r3, #3
 801056c:	d007      	beq.n	801057e <USBD_StdEPReq+0x5c>
 801056e:	2b03      	cmp	r3, #3
 8010570:	f300 8129 	bgt.w	80107c6 <USBD_StdEPReq+0x2a4>
 8010574:	2b00      	cmp	r3, #0
 8010576:	d07f      	beq.n	8010678 <USBD_StdEPReq+0x156>
 8010578:	2b01      	cmp	r3, #1
 801057a:	d03c      	beq.n	80105f6 <USBD_StdEPReq+0xd4>
 801057c:	e123      	b.n	80107c6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010584:	b2db      	uxtb	r3, r3
 8010586:	2b02      	cmp	r3, #2
 8010588:	d002      	beq.n	8010590 <USBD_StdEPReq+0x6e>
 801058a:	2b03      	cmp	r3, #3
 801058c:	d016      	beq.n	80105bc <USBD_StdEPReq+0x9a>
 801058e:	e02c      	b.n	80105ea <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010590:	7bbb      	ldrb	r3, [r7, #14]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d00d      	beq.n	80105b2 <USBD_StdEPReq+0x90>
 8010596:	7bbb      	ldrb	r3, [r7, #14]
 8010598:	2b80      	cmp	r3, #128	@ 0x80
 801059a:	d00a      	beq.n	80105b2 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801059c:	7bbb      	ldrb	r3, [r7, #14]
 801059e:	4619      	mov	r1, r3
 80105a0:	6878      	ldr	r0, [r7, #4]
 80105a2:	f001 f973 	bl	801188c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80105a6:	2180      	movs	r1, #128	@ 0x80
 80105a8:	6878      	ldr	r0, [r7, #4]
 80105aa:	f001 f96f 	bl	801188c <USBD_LL_StallEP>
 80105ae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80105b0:	e020      	b.n	80105f4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80105b2:	6839      	ldr	r1, [r7, #0]
 80105b4:	6878      	ldr	r0, [r7, #4]
 80105b6:	f000 fc6f 	bl	8010e98 <USBD_CtlError>
              break;
 80105ba:	e01b      	b.n	80105f4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80105bc:	683b      	ldr	r3, [r7, #0]
 80105be:	885b      	ldrh	r3, [r3, #2]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d10e      	bne.n	80105e2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80105c4:	7bbb      	ldrb	r3, [r7, #14]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d00b      	beq.n	80105e2 <USBD_StdEPReq+0xc0>
 80105ca:	7bbb      	ldrb	r3, [r7, #14]
 80105cc:	2b80      	cmp	r3, #128	@ 0x80
 80105ce:	d008      	beq.n	80105e2 <USBD_StdEPReq+0xc0>
 80105d0:	683b      	ldr	r3, [r7, #0]
 80105d2:	88db      	ldrh	r3, [r3, #6]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d104      	bne.n	80105e2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80105d8:	7bbb      	ldrb	r3, [r7, #14]
 80105da:	4619      	mov	r1, r3
 80105dc:	6878      	ldr	r0, [r7, #4]
 80105de:	f001 f955 	bl	801188c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80105e2:	6878      	ldr	r0, [r7, #4]
 80105e4:	f000 fd23 	bl	801102e <USBD_CtlSendStatus>

              break;
 80105e8:	e004      	b.n	80105f4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80105ea:	6839      	ldr	r1, [r7, #0]
 80105ec:	6878      	ldr	r0, [r7, #4]
 80105ee:	f000 fc53 	bl	8010e98 <USBD_CtlError>
              break;
 80105f2:	bf00      	nop
          }
          break;
 80105f4:	e0ec      	b.n	80107d0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80105fc:	b2db      	uxtb	r3, r3
 80105fe:	2b02      	cmp	r3, #2
 8010600:	d002      	beq.n	8010608 <USBD_StdEPReq+0xe6>
 8010602:	2b03      	cmp	r3, #3
 8010604:	d016      	beq.n	8010634 <USBD_StdEPReq+0x112>
 8010606:	e030      	b.n	801066a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010608:	7bbb      	ldrb	r3, [r7, #14]
 801060a:	2b00      	cmp	r3, #0
 801060c:	d00d      	beq.n	801062a <USBD_StdEPReq+0x108>
 801060e:	7bbb      	ldrb	r3, [r7, #14]
 8010610:	2b80      	cmp	r3, #128	@ 0x80
 8010612:	d00a      	beq.n	801062a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010614:	7bbb      	ldrb	r3, [r7, #14]
 8010616:	4619      	mov	r1, r3
 8010618:	6878      	ldr	r0, [r7, #4]
 801061a:	f001 f937 	bl	801188c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801061e:	2180      	movs	r1, #128	@ 0x80
 8010620:	6878      	ldr	r0, [r7, #4]
 8010622:	f001 f933 	bl	801188c <USBD_LL_StallEP>
 8010626:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010628:	e025      	b.n	8010676 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 801062a:	6839      	ldr	r1, [r7, #0]
 801062c:	6878      	ldr	r0, [r7, #4]
 801062e:	f000 fc33 	bl	8010e98 <USBD_CtlError>
              break;
 8010632:	e020      	b.n	8010676 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010634:	683b      	ldr	r3, [r7, #0]
 8010636:	885b      	ldrh	r3, [r3, #2]
 8010638:	2b00      	cmp	r3, #0
 801063a:	d11b      	bne.n	8010674 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801063c:	7bbb      	ldrb	r3, [r7, #14]
 801063e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010642:	2b00      	cmp	r3, #0
 8010644:	d004      	beq.n	8010650 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010646:	7bbb      	ldrb	r3, [r7, #14]
 8010648:	4619      	mov	r1, r3
 801064a:	6878      	ldr	r0, [r7, #4]
 801064c:	f001 f93d 	bl	80118ca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010650:	6878      	ldr	r0, [r7, #4]
 8010652:	f000 fcec 	bl	801102e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801065c:	689b      	ldr	r3, [r3, #8]
 801065e:	6839      	ldr	r1, [r7, #0]
 8010660:	6878      	ldr	r0, [r7, #4]
 8010662:	4798      	blx	r3
 8010664:	4603      	mov	r3, r0
 8010666:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8010668:	e004      	b.n	8010674 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 801066a:	6839      	ldr	r1, [r7, #0]
 801066c:	6878      	ldr	r0, [r7, #4]
 801066e:	f000 fc13 	bl	8010e98 <USBD_CtlError>
              break;
 8010672:	e000      	b.n	8010676 <USBD_StdEPReq+0x154>
              break;
 8010674:	bf00      	nop
          }
          break;
 8010676:	e0ab      	b.n	80107d0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801067e:	b2db      	uxtb	r3, r3
 8010680:	2b02      	cmp	r3, #2
 8010682:	d002      	beq.n	801068a <USBD_StdEPReq+0x168>
 8010684:	2b03      	cmp	r3, #3
 8010686:	d032      	beq.n	80106ee <USBD_StdEPReq+0x1cc>
 8010688:	e097      	b.n	80107ba <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801068a:	7bbb      	ldrb	r3, [r7, #14]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d007      	beq.n	80106a0 <USBD_StdEPReq+0x17e>
 8010690:	7bbb      	ldrb	r3, [r7, #14]
 8010692:	2b80      	cmp	r3, #128	@ 0x80
 8010694:	d004      	beq.n	80106a0 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8010696:	6839      	ldr	r1, [r7, #0]
 8010698:	6878      	ldr	r0, [r7, #4]
 801069a:	f000 fbfd 	bl	8010e98 <USBD_CtlError>
                break;
 801069e:	e091      	b.n	80107c4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80106a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	da0b      	bge.n	80106c0 <USBD_StdEPReq+0x19e>
 80106a8:	7bbb      	ldrb	r3, [r7, #14]
 80106aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80106ae:	4613      	mov	r3, r2
 80106b0:	009b      	lsls	r3, r3, #2
 80106b2:	4413      	add	r3, r2
 80106b4:	009b      	lsls	r3, r3, #2
 80106b6:	3310      	adds	r3, #16
 80106b8:	687a      	ldr	r2, [r7, #4]
 80106ba:	4413      	add	r3, r2
 80106bc:	3304      	adds	r3, #4
 80106be:	e00b      	b.n	80106d8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80106c0:	7bbb      	ldrb	r3, [r7, #14]
 80106c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80106c6:	4613      	mov	r3, r2
 80106c8:	009b      	lsls	r3, r3, #2
 80106ca:	4413      	add	r3, r2
 80106cc:	009b      	lsls	r3, r3, #2
 80106ce:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80106d2:	687a      	ldr	r2, [r7, #4]
 80106d4:	4413      	add	r3, r2
 80106d6:	3304      	adds	r3, #4
 80106d8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80106da:	68bb      	ldr	r3, [r7, #8]
 80106dc:	2200      	movs	r2, #0
 80106de:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80106e0:	68bb      	ldr	r3, [r7, #8]
 80106e2:	2202      	movs	r2, #2
 80106e4:	4619      	mov	r1, r3
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	f000 fc47 	bl	8010f7a <USBD_CtlSendData>
              break;
 80106ec:	e06a      	b.n	80107c4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80106ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	da11      	bge.n	801071a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80106f6:	7bbb      	ldrb	r3, [r7, #14]
 80106f8:	f003 020f 	and.w	r2, r3, #15
 80106fc:	6879      	ldr	r1, [r7, #4]
 80106fe:	4613      	mov	r3, r2
 8010700:	009b      	lsls	r3, r3, #2
 8010702:	4413      	add	r3, r2
 8010704:	009b      	lsls	r3, r3, #2
 8010706:	440b      	add	r3, r1
 8010708:	3324      	adds	r3, #36	@ 0x24
 801070a:	881b      	ldrh	r3, [r3, #0]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d117      	bne.n	8010740 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8010710:	6839      	ldr	r1, [r7, #0]
 8010712:	6878      	ldr	r0, [r7, #4]
 8010714:	f000 fbc0 	bl	8010e98 <USBD_CtlError>
                  break;
 8010718:	e054      	b.n	80107c4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801071a:	7bbb      	ldrb	r3, [r7, #14]
 801071c:	f003 020f 	and.w	r2, r3, #15
 8010720:	6879      	ldr	r1, [r7, #4]
 8010722:	4613      	mov	r3, r2
 8010724:	009b      	lsls	r3, r3, #2
 8010726:	4413      	add	r3, r2
 8010728:	009b      	lsls	r3, r3, #2
 801072a:	440b      	add	r3, r1
 801072c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010730:	881b      	ldrh	r3, [r3, #0]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d104      	bne.n	8010740 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8010736:	6839      	ldr	r1, [r7, #0]
 8010738:	6878      	ldr	r0, [r7, #4]
 801073a:	f000 fbad 	bl	8010e98 <USBD_CtlError>
                  break;
 801073e:	e041      	b.n	80107c4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010740:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010744:	2b00      	cmp	r3, #0
 8010746:	da0b      	bge.n	8010760 <USBD_StdEPReq+0x23e>
 8010748:	7bbb      	ldrb	r3, [r7, #14]
 801074a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801074e:	4613      	mov	r3, r2
 8010750:	009b      	lsls	r3, r3, #2
 8010752:	4413      	add	r3, r2
 8010754:	009b      	lsls	r3, r3, #2
 8010756:	3310      	adds	r3, #16
 8010758:	687a      	ldr	r2, [r7, #4]
 801075a:	4413      	add	r3, r2
 801075c:	3304      	adds	r3, #4
 801075e:	e00b      	b.n	8010778 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010760:	7bbb      	ldrb	r3, [r7, #14]
 8010762:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010766:	4613      	mov	r3, r2
 8010768:	009b      	lsls	r3, r3, #2
 801076a:	4413      	add	r3, r2
 801076c:	009b      	lsls	r3, r3, #2
 801076e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010772:	687a      	ldr	r2, [r7, #4]
 8010774:	4413      	add	r3, r2
 8010776:	3304      	adds	r3, #4
 8010778:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801077a:	7bbb      	ldrb	r3, [r7, #14]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d002      	beq.n	8010786 <USBD_StdEPReq+0x264>
 8010780:	7bbb      	ldrb	r3, [r7, #14]
 8010782:	2b80      	cmp	r3, #128	@ 0x80
 8010784:	d103      	bne.n	801078e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8010786:	68bb      	ldr	r3, [r7, #8]
 8010788:	2200      	movs	r2, #0
 801078a:	601a      	str	r2, [r3, #0]
 801078c:	e00e      	b.n	80107ac <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801078e:	7bbb      	ldrb	r3, [r7, #14]
 8010790:	4619      	mov	r1, r3
 8010792:	6878      	ldr	r0, [r7, #4]
 8010794:	f001 f8b8 	bl	8011908 <USBD_LL_IsStallEP>
 8010798:	4603      	mov	r3, r0
 801079a:	2b00      	cmp	r3, #0
 801079c:	d003      	beq.n	80107a6 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 801079e:	68bb      	ldr	r3, [r7, #8]
 80107a0:	2201      	movs	r2, #1
 80107a2:	601a      	str	r2, [r3, #0]
 80107a4:	e002      	b.n	80107ac <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80107a6:	68bb      	ldr	r3, [r7, #8]
 80107a8:	2200      	movs	r2, #0
 80107aa:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80107ac:	68bb      	ldr	r3, [r7, #8]
 80107ae:	2202      	movs	r2, #2
 80107b0:	4619      	mov	r1, r3
 80107b2:	6878      	ldr	r0, [r7, #4]
 80107b4:	f000 fbe1 	bl	8010f7a <USBD_CtlSendData>
              break;
 80107b8:	e004      	b.n	80107c4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80107ba:	6839      	ldr	r1, [r7, #0]
 80107bc:	6878      	ldr	r0, [r7, #4]
 80107be:	f000 fb6b 	bl	8010e98 <USBD_CtlError>
              break;
 80107c2:	bf00      	nop
          }
          break;
 80107c4:	e004      	b.n	80107d0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80107c6:	6839      	ldr	r1, [r7, #0]
 80107c8:	6878      	ldr	r0, [r7, #4]
 80107ca:	f000 fb65 	bl	8010e98 <USBD_CtlError>
          break;
 80107ce:	bf00      	nop
      }
      break;
 80107d0:	e004      	b.n	80107dc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80107d2:	6839      	ldr	r1, [r7, #0]
 80107d4:	6878      	ldr	r0, [r7, #4]
 80107d6:	f000 fb5f 	bl	8010e98 <USBD_CtlError>
      break;
 80107da:	bf00      	nop
  }

  return ret;
 80107dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80107de:	4618      	mov	r0, r3
 80107e0:	3710      	adds	r7, #16
 80107e2:	46bd      	mov	sp, r7
 80107e4:	bd80      	pop	{r7, pc}
	...

080107e8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b084      	sub	sp, #16
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]
 80107f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80107f2:	2300      	movs	r3, #0
 80107f4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80107f6:	2300      	movs	r3, #0
 80107f8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80107fa:	2300      	movs	r3, #0
 80107fc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80107fe:	683b      	ldr	r3, [r7, #0]
 8010800:	885b      	ldrh	r3, [r3, #2]
 8010802:	0a1b      	lsrs	r3, r3, #8
 8010804:	b29b      	uxth	r3, r3
 8010806:	3b01      	subs	r3, #1
 8010808:	2b0e      	cmp	r3, #14
 801080a:	f200 8152 	bhi.w	8010ab2 <USBD_GetDescriptor+0x2ca>
 801080e:	a201      	add	r2, pc, #4	@ (adr r2, 8010814 <USBD_GetDescriptor+0x2c>)
 8010810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010814:	08010885 	.word	0x08010885
 8010818:	0801089d 	.word	0x0801089d
 801081c:	080108dd 	.word	0x080108dd
 8010820:	08010ab3 	.word	0x08010ab3
 8010824:	08010ab3 	.word	0x08010ab3
 8010828:	08010a53 	.word	0x08010a53
 801082c:	08010a7f 	.word	0x08010a7f
 8010830:	08010ab3 	.word	0x08010ab3
 8010834:	08010ab3 	.word	0x08010ab3
 8010838:	08010ab3 	.word	0x08010ab3
 801083c:	08010ab3 	.word	0x08010ab3
 8010840:	08010ab3 	.word	0x08010ab3
 8010844:	08010ab3 	.word	0x08010ab3
 8010848:	08010ab3 	.word	0x08010ab3
 801084c:	08010851 	.word	0x08010851
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010856:	69db      	ldr	r3, [r3, #28]
 8010858:	2b00      	cmp	r3, #0
 801085a:	d00b      	beq.n	8010874 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010862:	69db      	ldr	r3, [r3, #28]
 8010864:	687a      	ldr	r2, [r7, #4]
 8010866:	7c12      	ldrb	r2, [r2, #16]
 8010868:	f107 0108 	add.w	r1, r7, #8
 801086c:	4610      	mov	r0, r2
 801086e:	4798      	blx	r3
 8010870:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010872:	e126      	b.n	8010ac2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010874:	6839      	ldr	r1, [r7, #0]
 8010876:	6878      	ldr	r0, [r7, #4]
 8010878:	f000 fb0e 	bl	8010e98 <USBD_CtlError>
        err++;
 801087c:	7afb      	ldrb	r3, [r7, #11]
 801087e:	3301      	adds	r3, #1
 8010880:	72fb      	strb	r3, [r7, #11]
      break;
 8010882:	e11e      	b.n	8010ac2 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	687a      	ldr	r2, [r7, #4]
 801088e:	7c12      	ldrb	r2, [r2, #16]
 8010890:	f107 0108 	add.w	r1, r7, #8
 8010894:	4610      	mov	r0, r2
 8010896:	4798      	blx	r3
 8010898:	60f8      	str	r0, [r7, #12]
      break;
 801089a:	e112      	b.n	8010ac2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	7c1b      	ldrb	r3, [r3, #16]
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d10d      	bne.n	80108c0 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108ac:	f107 0208 	add.w	r2, r7, #8
 80108b0:	4610      	mov	r0, r2
 80108b2:	4798      	blx	r3
 80108b4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	3301      	adds	r3, #1
 80108ba:	2202      	movs	r2, #2
 80108bc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80108be:	e100      	b.n	8010ac2 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108c8:	f107 0208 	add.w	r2, r7, #8
 80108cc:	4610      	mov	r0, r2
 80108ce:	4798      	blx	r3
 80108d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	3301      	adds	r3, #1
 80108d6:	2202      	movs	r2, #2
 80108d8:	701a      	strb	r2, [r3, #0]
      break;
 80108da:	e0f2      	b.n	8010ac2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80108dc:	683b      	ldr	r3, [r7, #0]
 80108de:	885b      	ldrh	r3, [r3, #2]
 80108e0:	b2db      	uxtb	r3, r3
 80108e2:	2b05      	cmp	r3, #5
 80108e4:	f200 80ac 	bhi.w	8010a40 <USBD_GetDescriptor+0x258>
 80108e8:	a201      	add	r2, pc, #4	@ (adr r2, 80108f0 <USBD_GetDescriptor+0x108>)
 80108ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108ee:	bf00      	nop
 80108f0:	08010909 	.word	0x08010909
 80108f4:	0801093d 	.word	0x0801093d
 80108f8:	08010971 	.word	0x08010971
 80108fc:	080109a5 	.word	0x080109a5
 8010900:	080109d9 	.word	0x080109d9
 8010904:	08010a0d 	.word	0x08010a0d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801090e:	685b      	ldr	r3, [r3, #4]
 8010910:	2b00      	cmp	r3, #0
 8010912:	d00b      	beq.n	801092c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801091a:	685b      	ldr	r3, [r3, #4]
 801091c:	687a      	ldr	r2, [r7, #4]
 801091e:	7c12      	ldrb	r2, [r2, #16]
 8010920:	f107 0108 	add.w	r1, r7, #8
 8010924:	4610      	mov	r0, r2
 8010926:	4798      	blx	r3
 8010928:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801092a:	e091      	b.n	8010a50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801092c:	6839      	ldr	r1, [r7, #0]
 801092e:	6878      	ldr	r0, [r7, #4]
 8010930:	f000 fab2 	bl	8010e98 <USBD_CtlError>
            err++;
 8010934:	7afb      	ldrb	r3, [r7, #11]
 8010936:	3301      	adds	r3, #1
 8010938:	72fb      	strb	r3, [r7, #11]
          break;
 801093a:	e089      	b.n	8010a50 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010942:	689b      	ldr	r3, [r3, #8]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d00b      	beq.n	8010960 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801094e:	689b      	ldr	r3, [r3, #8]
 8010950:	687a      	ldr	r2, [r7, #4]
 8010952:	7c12      	ldrb	r2, [r2, #16]
 8010954:	f107 0108 	add.w	r1, r7, #8
 8010958:	4610      	mov	r0, r2
 801095a:	4798      	blx	r3
 801095c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801095e:	e077      	b.n	8010a50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010960:	6839      	ldr	r1, [r7, #0]
 8010962:	6878      	ldr	r0, [r7, #4]
 8010964:	f000 fa98 	bl	8010e98 <USBD_CtlError>
            err++;
 8010968:	7afb      	ldrb	r3, [r7, #11]
 801096a:	3301      	adds	r3, #1
 801096c:	72fb      	strb	r3, [r7, #11]
          break;
 801096e:	e06f      	b.n	8010a50 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010976:	68db      	ldr	r3, [r3, #12]
 8010978:	2b00      	cmp	r3, #0
 801097a:	d00b      	beq.n	8010994 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010982:	68db      	ldr	r3, [r3, #12]
 8010984:	687a      	ldr	r2, [r7, #4]
 8010986:	7c12      	ldrb	r2, [r2, #16]
 8010988:	f107 0108 	add.w	r1, r7, #8
 801098c:	4610      	mov	r0, r2
 801098e:	4798      	blx	r3
 8010990:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010992:	e05d      	b.n	8010a50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010994:	6839      	ldr	r1, [r7, #0]
 8010996:	6878      	ldr	r0, [r7, #4]
 8010998:	f000 fa7e 	bl	8010e98 <USBD_CtlError>
            err++;
 801099c:	7afb      	ldrb	r3, [r7, #11]
 801099e:	3301      	adds	r3, #1
 80109a0:	72fb      	strb	r3, [r7, #11]
          break;
 80109a2:	e055      	b.n	8010a50 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80109aa:	691b      	ldr	r3, [r3, #16]
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d00b      	beq.n	80109c8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80109b6:	691b      	ldr	r3, [r3, #16]
 80109b8:	687a      	ldr	r2, [r7, #4]
 80109ba:	7c12      	ldrb	r2, [r2, #16]
 80109bc:	f107 0108 	add.w	r1, r7, #8
 80109c0:	4610      	mov	r0, r2
 80109c2:	4798      	blx	r3
 80109c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80109c6:	e043      	b.n	8010a50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80109c8:	6839      	ldr	r1, [r7, #0]
 80109ca:	6878      	ldr	r0, [r7, #4]
 80109cc:	f000 fa64 	bl	8010e98 <USBD_CtlError>
            err++;
 80109d0:	7afb      	ldrb	r3, [r7, #11]
 80109d2:	3301      	adds	r3, #1
 80109d4:	72fb      	strb	r3, [r7, #11]
          break;
 80109d6:	e03b      	b.n	8010a50 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80109de:	695b      	ldr	r3, [r3, #20]
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d00b      	beq.n	80109fc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80109ea:	695b      	ldr	r3, [r3, #20]
 80109ec:	687a      	ldr	r2, [r7, #4]
 80109ee:	7c12      	ldrb	r2, [r2, #16]
 80109f0:	f107 0108 	add.w	r1, r7, #8
 80109f4:	4610      	mov	r0, r2
 80109f6:	4798      	blx	r3
 80109f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80109fa:	e029      	b.n	8010a50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80109fc:	6839      	ldr	r1, [r7, #0]
 80109fe:	6878      	ldr	r0, [r7, #4]
 8010a00:	f000 fa4a 	bl	8010e98 <USBD_CtlError>
            err++;
 8010a04:	7afb      	ldrb	r3, [r7, #11]
 8010a06:	3301      	adds	r3, #1
 8010a08:	72fb      	strb	r3, [r7, #11]
          break;
 8010a0a:	e021      	b.n	8010a50 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a12:	699b      	ldr	r3, [r3, #24]
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d00b      	beq.n	8010a30 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a1e:	699b      	ldr	r3, [r3, #24]
 8010a20:	687a      	ldr	r2, [r7, #4]
 8010a22:	7c12      	ldrb	r2, [r2, #16]
 8010a24:	f107 0108 	add.w	r1, r7, #8
 8010a28:	4610      	mov	r0, r2
 8010a2a:	4798      	blx	r3
 8010a2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010a2e:	e00f      	b.n	8010a50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010a30:	6839      	ldr	r1, [r7, #0]
 8010a32:	6878      	ldr	r0, [r7, #4]
 8010a34:	f000 fa30 	bl	8010e98 <USBD_CtlError>
            err++;
 8010a38:	7afb      	ldrb	r3, [r7, #11]
 8010a3a:	3301      	adds	r3, #1
 8010a3c:	72fb      	strb	r3, [r7, #11]
          break;
 8010a3e:	e007      	b.n	8010a50 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010a40:	6839      	ldr	r1, [r7, #0]
 8010a42:	6878      	ldr	r0, [r7, #4]
 8010a44:	f000 fa28 	bl	8010e98 <USBD_CtlError>
          err++;
 8010a48:	7afb      	ldrb	r3, [r7, #11]
 8010a4a:	3301      	adds	r3, #1
 8010a4c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8010a4e:	bf00      	nop
      }
      break;
 8010a50:	e037      	b.n	8010ac2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	7c1b      	ldrb	r3, [r3, #16]
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d109      	bne.n	8010a6e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a62:	f107 0208 	add.w	r2, r7, #8
 8010a66:	4610      	mov	r0, r2
 8010a68:	4798      	blx	r3
 8010a6a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010a6c:	e029      	b.n	8010ac2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010a6e:	6839      	ldr	r1, [r7, #0]
 8010a70:	6878      	ldr	r0, [r7, #4]
 8010a72:	f000 fa11 	bl	8010e98 <USBD_CtlError>
        err++;
 8010a76:	7afb      	ldrb	r3, [r7, #11]
 8010a78:	3301      	adds	r3, #1
 8010a7a:	72fb      	strb	r3, [r7, #11]
      break;
 8010a7c:	e021      	b.n	8010ac2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	7c1b      	ldrb	r3, [r3, #16]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d10d      	bne.n	8010aa2 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a8e:	f107 0208 	add.w	r2, r7, #8
 8010a92:	4610      	mov	r0, r2
 8010a94:	4798      	blx	r3
 8010a96:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	3301      	adds	r3, #1
 8010a9c:	2207      	movs	r2, #7
 8010a9e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010aa0:	e00f      	b.n	8010ac2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010aa2:	6839      	ldr	r1, [r7, #0]
 8010aa4:	6878      	ldr	r0, [r7, #4]
 8010aa6:	f000 f9f7 	bl	8010e98 <USBD_CtlError>
        err++;
 8010aaa:	7afb      	ldrb	r3, [r7, #11]
 8010aac:	3301      	adds	r3, #1
 8010aae:	72fb      	strb	r3, [r7, #11]
      break;
 8010ab0:	e007      	b.n	8010ac2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8010ab2:	6839      	ldr	r1, [r7, #0]
 8010ab4:	6878      	ldr	r0, [r7, #4]
 8010ab6:	f000 f9ef 	bl	8010e98 <USBD_CtlError>
      err++;
 8010aba:	7afb      	ldrb	r3, [r7, #11]
 8010abc:	3301      	adds	r3, #1
 8010abe:	72fb      	strb	r3, [r7, #11]
      break;
 8010ac0:	bf00      	nop
  }

  if (err != 0U)
 8010ac2:	7afb      	ldrb	r3, [r7, #11]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d11e      	bne.n	8010b06 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8010ac8:	683b      	ldr	r3, [r7, #0]
 8010aca:	88db      	ldrh	r3, [r3, #6]
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d016      	beq.n	8010afe <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8010ad0:	893b      	ldrh	r3, [r7, #8]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d00e      	beq.n	8010af4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8010ad6:	683b      	ldr	r3, [r7, #0]
 8010ad8:	88da      	ldrh	r2, [r3, #6]
 8010ada:	893b      	ldrh	r3, [r7, #8]
 8010adc:	4293      	cmp	r3, r2
 8010ade:	bf28      	it	cs
 8010ae0:	4613      	movcs	r3, r2
 8010ae2:	b29b      	uxth	r3, r3
 8010ae4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8010ae6:	893b      	ldrh	r3, [r7, #8]
 8010ae8:	461a      	mov	r2, r3
 8010aea:	68f9      	ldr	r1, [r7, #12]
 8010aec:	6878      	ldr	r0, [r7, #4]
 8010aee:	f000 fa44 	bl	8010f7a <USBD_CtlSendData>
 8010af2:	e009      	b.n	8010b08 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8010af4:	6839      	ldr	r1, [r7, #0]
 8010af6:	6878      	ldr	r0, [r7, #4]
 8010af8:	f000 f9ce 	bl	8010e98 <USBD_CtlError>
 8010afc:	e004      	b.n	8010b08 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8010afe:	6878      	ldr	r0, [r7, #4]
 8010b00:	f000 fa95 	bl	801102e <USBD_CtlSendStatus>
 8010b04:	e000      	b.n	8010b08 <USBD_GetDescriptor+0x320>
    return;
 8010b06:	bf00      	nop
  }
}
 8010b08:	3710      	adds	r7, #16
 8010b0a:	46bd      	mov	sp, r7
 8010b0c:	bd80      	pop	{r7, pc}
 8010b0e:	bf00      	nop

08010b10 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b084      	sub	sp, #16
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	6078      	str	r0, [r7, #4]
 8010b18:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010b1a:	683b      	ldr	r3, [r7, #0]
 8010b1c:	889b      	ldrh	r3, [r3, #4]
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d131      	bne.n	8010b86 <USBD_SetAddress+0x76>
 8010b22:	683b      	ldr	r3, [r7, #0]
 8010b24:	88db      	ldrh	r3, [r3, #6]
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d12d      	bne.n	8010b86 <USBD_SetAddress+0x76>
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	885b      	ldrh	r3, [r3, #2]
 8010b2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8010b30:	d829      	bhi.n	8010b86 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010b32:	683b      	ldr	r3, [r7, #0]
 8010b34:	885b      	ldrh	r3, [r3, #2]
 8010b36:	b2db      	uxtb	r3, r3
 8010b38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010b3c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b44:	b2db      	uxtb	r3, r3
 8010b46:	2b03      	cmp	r3, #3
 8010b48:	d104      	bne.n	8010b54 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8010b4a:	6839      	ldr	r1, [r7, #0]
 8010b4c:	6878      	ldr	r0, [r7, #4]
 8010b4e:	f000 f9a3 	bl	8010e98 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b52:	e01d      	b.n	8010b90 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	7bfa      	ldrb	r2, [r7, #15]
 8010b58:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010b5c:	7bfb      	ldrb	r3, [r7, #15]
 8010b5e:	4619      	mov	r1, r3
 8010b60:	6878      	ldr	r0, [r7, #4]
 8010b62:	f000 fefd 	bl	8011960 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010b66:	6878      	ldr	r0, [r7, #4]
 8010b68:	f000 fa61 	bl	801102e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010b6c:	7bfb      	ldrb	r3, [r7, #15]
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d004      	beq.n	8010b7c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	2202      	movs	r2, #2
 8010b76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b7a:	e009      	b.n	8010b90 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	2201      	movs	r2, #1
 8010b80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b84:	e004      	b.n	8010b90 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010b86:	6839      	ldr	r1, [r7, #0]
 8010b88:	6878      	ldr	r0, [r7, #4]
 8010b8a:	f000 f985 	bl	8010e98 <USBD_CtlError>
  }
}
 8010b8e:	bf00      	nop
 8010b90:	bf00      	nop
 8010b92:	3710      	adds	r7, #16
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd80      	pop	{r7, pc}

08010b98 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b084      	sub	sp, #16
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	6078      	str	r0, [r7, #4]
 8010ba0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8010ba6:	683b      	ldr	r3, [r7, #0]
 8010ba8:	885b      	ldrh	r3, [r3, #2]
 8010baa:	b2da      	uxtb	r2, r3
 8010bac:	4b4c      	ldr	r3, [pc, #304]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010bae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010bb0:	4b4b      	ldr	r3, [pc, #300]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010bb2:	781b      	ldrb	r3, [r3, #0]
 8010bb4:	2b01      	cmp	r3, #1
 8010bb6:	d905      	bls.n	8010bc4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010bb8:	6839      	ldr	r1, [r7, #0]
 8010bba:	6878      	ldr	r0, [r7, #4]
 8010bbc:	f000 f96c 	bl	8010e98 <USBD_CtlError>
    return USBD_FAIL;
 8010bc0:	2303      	movs	r3, #3
 8010bc2:	e088      	b.n	8010cd6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010bca:	b2db      	uxtb	r3, r3
 8010bcc:	2b02      	cmp	r3, #2
 8010bce:	d002      	beq.n	8010bd6 <USBD_SetConfig+0x3e>
 8010bd0:	2b03      	cmp	r3, #3
 8010bd2:	d025      	beq.n	8010c20 <USBD_SetConfig+0x88>
 8010bd4:	e071      	b.n	8010cba <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8010bd6:	4b42      	ldr	r3, [pc, #264]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010bd8:	781b      	ldrb	r3, [r3, #0]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d01c      	beq.n	8010c18 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8010bde:	4b40      	ldr	r3, [pc, #256]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010be0:	781b      	ldrb	r3, [r3, #0]
 8010be2:	461a      	mov	r2, r3
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010be8:	4b3d      	ldr	r3, [pc, #244]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010bea:	781b      	ldrb	r3, [r3, #0]
 8010bec:	4619      	mov	r1, r3
 8010bee:	6878      	ldr	r0, [r7, #4]
 8010bf0:	f7ff f990 	bl	800ff14 <USBD_SetClassConfig>
 8010bf4:	4603      	mov	r3, r0
 8010bf6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8010bf8:	7bfb      	ldrb	r3, [r7, #15]
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d004      	beq.n	8010c08 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8010bfe:	6839      	ldr	r1, [r7, #0]
 8010c00:	6878      	ldr	r0, [r7, #4]
 8010c02:	f000 f949 	bl	8010e98 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010c06:	e065      	b.n	8010cd4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8010c08:	6878      	ldr	r0, [r7, #4]
 8010c0a:	f000 fa10 	bl	801102e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	2203      	movs	r2, #3
 8010c12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010c16:	e05d      	b.n	8010cd4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8010c18:	6878      	ldr	r0, [r7, #4]
 8010c1a:	f000 fa08 	bl	801102e <USBD_CtlSendStatus>
      break;
 8010c1e:	e059      	b.n	8010cd4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8010c20:	4b2f      	ldr	r3, [pc, #188]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010c22:	781b      	ldrb	r3, [r3, #0]
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d112      	bne.n	8010c4e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	2202      	movs	r2, #2
 8010c2c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8010c30:	4b2b      	ldr	r3, [pc, #172]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010c32:	781b      	ldrb	r3, [r3, #0]
 8010c34:	461a      	mov	r2, r3
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010c3a:	4b29      	ldr	r3, [pc, #164]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010c3c:	781b      	ldrb	r3, [r3, #0]
 8010c3e:	4619      	mov	r1, r3
 8010c40:	6878      	ldr	r0, [r7, #4]
 8010c42:	f7ff f983 	bl	800ff4c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8010c46:	6878      	ldr	r0, [r7, #4]
 8010c48:	f000 f9f1 	bl	801102e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010c4c:	e042      	b.n	8010cd4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8010c4e:	4b24      	ldr	r3, [pc, #144]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010c50:	781b      	ldrb	r3, [r3, #0]
 8010c52:	461a      	mov	r2, r3
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	685b      	ldr	r3, [r3, #4]
 8010c58:	429a      	cmp	r2, r3
 8010c5a:	d02a      	beq.n	8010cb2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	685b      	ldr	r3, [r3, #4]
 8010c60:	b2db      	uxtb	r3, r3
 8010c62:	4619      	mov	r1, r3
 8010c64:	6878      	ldr	r0, [r7, #4]
 8010c66:	f7ff f971 	bl	800ff4c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8010c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010c6c:	781b      	ldrb	r3, [r3, #0]
 8010c6e:	461a      	mov	r2, r3
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010c74:	4b1a      	ldr	r3, [pc, #104]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010c76:	781b      	ldrb	r3, [r3, #0]
 8010c78:	4619      	mov	r1, r3
 8010c7a:	6878      	ldr	r0, [r7, #4]
 8010c7c:	f7ff f94a 	bl	800ff14 <USBD_SetClassConfig>
 8010c80:	4603      	mov	r3, r0
 8010c82:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8010c84:	7bfb      	ldrb	r3, [r7, #15]
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d00f      	beq.n	8010caa <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8010c8a:	6839      	ldr	r1, [r7, #0]
 8010c8c:	6878      	ldr	r0, [r7, #4]
 8010c8e:	f000 f903 	bl	8010e98 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	685b      	ldr	r3, [r3, #4]
 8010c96:	b2db      	uxtb	r3, r3
 8010c98:	4619      	mov	r1, r3
 8010c9a:	6878      	ldr	r0, [r7, #4]
 8010c9c:	f7ff f956 	bl	800ff4c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	2202      	movs	r2, #2
 8010ca4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010ca8:	e014      	b.n	8010cd4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8010caa:	6878      	ldr	r0, [r7, #4]
 8010cac:	f000 f9bf 	bl	801102e <USBD_CtlSendStatus>
      break;
 8010cb0:	e010      	b.n	8010cd4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8010cb2:	6878      	ldr	r0, [r7, #4]
 8010cb4:	f000 f9bb 	bl	801102e <USBD_CtlSendStatus>
      break;
 8010cb8:	e00c      	b.n	8010cd4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8010cba:	6839      	ldr	r1, [r7, #0]
 8010cbc:	6878      	ldr	r0, [r7, #4]
 8010cbe:	f000 f8eb 	bl	8010e98 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010cc2:	4b07      	ldr	r3, [pc, #28]	@ (8010ce0 <USBD_SetConfig+0x148>)
 8010cc4:	781b      	ldrb	r3, [r3, #0]
 8010cc6:	4619      	mov	r1, r3
 8010cc8:	6878      	ldr	r0, [r7, #4]
 8010cca:	f7ff f93f 	bl	800ff4c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8010cce:	2303      	movs	r3, #3
 8010cd0:	73fb      	strb	r3, [r7, #15]
      break;
 8010cd2:	bf00      	nop
  }

  return ret;
 8010cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	3710      	adds	r7, #16
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	bd80      	pop	{r7, pc}
 8010cde:	bf00      	nop
 8010ce0:	2000242d 	.word	0x2000242d

08010ce4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010ce4:	b580      	push	{r7, lr}
 8010ce6:	b082      	sub	sp, #8
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	6078      	str	r0, [r7, #4]
 8010cec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8010cee:	683b      	ldr	r3, [r7, #0]
 8010cf0:	88db      	ldrh	r3, [r3, #6]
 8010cf2:	2b01      	cmp	r3, #1
 8010cf4:	d004      	beq.n	8010d00 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8010cf6:	6839      	ldr	r1, [r7, #0]
 8010cf8:	6878      	ldr	r0, [r7, #4]
 8010cfa:	f000 f8cd 	bl	8010e98 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8010cfe:	e023      	b.n	8010d48 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d06:	b2db      	uxtb	r3, r3
 8010d08:	2b02      	cmp	r3, #2
 8010d0a:	dc02      	bgt.n	8010d12 <USBD_GetConfig+0x2e>
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	dc03      	bgt.n	8010d18 <USBD_GetConfig+0x34>
 8010d10:	e015      	b.n	8010d3e <USBD_GetConfig+0x5a>
 8010d12:	2b03      	cmp	r3, #3
 8010d14:	d00b      	beq.n	8010d2e <USBD_GetConfig+0x4a>
 8010d16:	e012      	b.n	8010d3e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	3308      	adds	r3, #8
 8010d22:	2201      	movs	r2, #1
 8010d24:	4619      	mov	r1, r3
 8010d26:	6878      	ldr	r0, [r7, #4]
 8010d28:	f000 f927 	bl	8010f7a <USBD_CtlSendData>
        break;
 8010d2c:	e00c      	b.n	8010d48 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	3304      	adds	r3, #4
 8010d32:	2201      	movs	r2, #1
 8010d34:	4619      	mov	r1, r3
 8010d36:	6878      	ldr	r0, [r7, #4]
 8010d38:	f000 f91f 	bl	8010f7a <USBD_CtlSendData>
        break;
 8010d3c:	e004      	b.n	8010d48 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8010d3e:	6839      	ldr	r1, [r7, #0]
 8010d40:	6878      	ldr	r0, [r7, #4]
 8010d42:	f000 f8a9 	bl	8010e98 <USBD_CtlError>
        break;
 8010d46:	bf00      	nop
}
 8010d48:	bf00      	nop
 8010d4a:	3708      	adds	r7, #8
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	bd80      	pop	{r7, pc}

08010d50 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010d50:	b580      	push	{r7, lr}
 8010d52:	b082      	sub	sp, #8
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	6078      	str	r0, [r7, #4]
 8010d58:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d60:	b2db      	uxtb	r3, r3
 8010d62:	3b01      	subs	r3, #1
 8010d64:	2b02      	cmp	r3, #2
 8010d66:	d81e      	bhi.n	8010da6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8010d68:	683b      	ldr	r3, [r7, #0]
 8010d6a:	88db      	ldrh	r3, [r3, #6]
 8010d6c:	2b02      	cmp	r3, #2
 8010d6e:	d004      	beq.n	8010d7a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8010d70:	6839      	ldr	r1, [r7, #0]
 8010d72:	6878      	ldr	r0, [r7, #4]
 8010d74:	f000 f890 	bl	8010e98 <USBD_CtlError>
        break;
 8010d78:	e01a      	b.n	8010db0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	2201      	movs	r2, #1
 8010d7e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d005      	beq.n	8010d96 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	68db      	ldr	r3, [r3, #12]
 8010d8e:	f043 0202 	orr.w	r2, r3, #2
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	330c      	adds	r3, #12
 8010d9a:	2202      	movs	r2, #2
 8010d9c:	4619      	mov	r1, r3
 8010d9e:	6878      	ldr	r0, [r7, #4]
 8010da0:	f000 f8eb 	bl	8010f7a <USBD_CtlSendData>
      break;
 8010da4:	e004      	b.n	8010db0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8010da6:	6839      	ldr	r1, [r7, #0]
 8010da8:	6878      	ldr	r0, [r7, #4]
 8010daa:	f000 f875 	bl	8010e98 <USBD_CtlError>
      break;
 8010dae:	bf00      	nop
  }
}
 8010db0:	bf00      	nop
 8010db2:	3708      	adds	r7, #8
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd80      	pop	{r7, pc}

08010db8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010db8:	b580      	push	{r7, lr}
 8010dba:	b082      	sub	sp, #8
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	6078      	str	r0, [r7, #4]
 8010dc0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010dc2:	683b      	ldr	r3, [r7, #0]
 8010dc4:	885b      	ldrh	r3, [r3, #2]
 8010dc6:	2b01      	cmp	r3, #1
 8010dc8:	d106      	bne.n	8010dd8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	2201      	movs	r2, #1
 8010dce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8010dd2:	6878      	ldr	r0, [r7, #4]
 8010dd4:	f000 f92b 	bl	801102e <USBD_CtlSendStatus>
  }
}
 8010dd8:	bf00      	nop
 8010dda:	3708      	adds	r7, #8
 8010ddc:	46bd      	mov	sp, r7
 8010dde:	bd80      	pop	{r7, pc}

08010de0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010de0:	b580      	push	{r7, lr}
 8010de2:	b082      	sub	sp, #8
 8010de4:	af00      	add	r7, sp, #0
 8010de6:	6078      	str	r0, [r7, #4]
 8010de8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010df0:	b2db      	uxtb	r3, r3
 8010df2:	3b01      	subs	r3, #1
 8010df4:	2b02      	cmp	r3, #2
 8010df6:	d80b      	bhi.n	8010e10 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010df8:	683b      	ldr	r3, [r7, #0]
 8010dfa:	885b      	ldrh	r3, [r3, #2]
 8010dfc:	2b01      	cmp	r3, #1
 8010dfe:	d10c      	bne.n	8010e1a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	2200      	movs	r2, #0
 8010e04:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010e08:	6878      	ldr	r0, [r7, #4]
 8010e0a:	f000 f910 	bl	801102e <USBD_CtlSendStatus>
      }
      break;
 8010e0e:	e004      	b.n	8010e1a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8010e10:	6839      	ldr	r1, [r7, #0]
 8010e12:	6878      	ldr	r0, [r7, #4]
 8010e14:	f000 f840 	bl	8010e98 <USBD_CtlError>
      break;
 8010e18:	e000      	b.n	8010e1c <USBD_ClrFeature+0x3c>
      break;
 8010e1a:	bf00      	nop
  }
}
 8010e1c:	bf00      	nop
 8010e1e:	3708      	adds	r7, #8
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}

08010e24 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b084      	sub	sp, #16
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
 8010e2c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8010e2e:	683b      	ldr	r3, [r7, #0]
 8010e30:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	781a      	ldrb	r2, [r3, #0]
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	3301      	adds	r3, #1
 8010e3e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	781a      	ldrb	r2, [r3, #0]
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	3301      	adds	r3, #1
 8010e4c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8010e4e:	68f8      	ldr	r0, [r7, #12]
 8010e50:	f7ff fa90 	bl	8010374 <SWAPBYTE>
 8010e54:	4603      	mov	r3, r0
 8010e56:	461a      	mov	r2, r3
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	3301      	adds	r3, #1
 8010e60:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	3301      	adds	r3, #1
 8010e66:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010e68:	68f8      	ldr	r0, [r7, #12]
 8010e6a:	f7ff fa83 	bl	8010374 <SWAPBYTE>
 8010e6e:	4603      	mov	r3, r0
 8010e70:	461a      	mov	r2, r3
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	3301      	adds	r3, #1
 8010e7a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010e7c:	68fb      	ldr	r3, [r7, #12]
 8010e7e:	3301      	adds	r3, #1
 8010e80:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8010e82:	68f8      	ldr	r0, [r7, #12]
 8010e84:	f7ff fa76 	bl	8010374 <SWAPBYTE>
 8010e88:	4603      	mov	r3, r0
 8010e8a:	461a      	mov	r2, r3
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	80da      	strh	r2, [r3, #6]
}
 8010e90:	bf00      	nop
 8010e92:	3710      	adds	r7, #16
 8010e94:	46bd      	mov	sp, r7
 8010e96:	bd80      	pop	{r7, pc}

08010e98 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010e98:	b580      	push	{r7, lr}
 8010e9a:	b082      	sub	sp, #8
 8010e9c:	af00      	add	r7, sp, #0
 8010e9e:	6078      	str	r0, [r7, #4]
 8010ea0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010ea2:	2180      	movs	r1, #128	@ 0x80
 8010ea4:	6878      	ldr	r0, [r7, #4]
 8010ea6:	f000 fcf1 	bl	801188c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010eaa:	2100      	movs	r1, #0
 8010eac:	6878      	ldr	r0, [r7, #4]
 8010eae:	f000 fced 	bl	801188c <USBD_LL_StallEP>
}
 8010eb2:	bf00      	nop
 8010eb4:	3708      	adds	r7, #8
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	bd80      	pop	{r7, pc}

08010eba <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010eba:	b580      	push	{r7, lr}
 8010ebc:	b086      	sub	sp, #24
 8010ebe:	af00      	add	r7, sp, #0
 8010ec0:	60f8      	str	r0, [r7, #12]
 8010ec2:	60b9      	str	r1, [r7, #8]
 8010ec4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010ec6:	2300      	movs	r3, #0
 8010ec8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d036      	beq.n	8010f3e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8010ed4:	6938      	ldr	r0, [r7, #16]
 8010ed6:	f000 f836 	bl	8010f46 <USBD_GetLen>
 8010eda:	4603      	mov	r3, r0
 8010edc:	3301      	adds	r3, #1
 8010ede:	b29b      	uxth	r3, r3
 8010ee0:	005b      	lsls	r3, r3, #1
 8010ee2:	b29a      	uxth	r2, r3
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010ee8:	7dfb      	ldrb	r3, [r7, #23]
 8010eea:	68ba      	ldr	r2, [r7, #8]
 8010eec:	4413      	add	r3, r2
 8010eee:	687a      	ldr	r2, [r7, #4]
 8010ef0:	7812      	ldrb	r2, [r2, #0]
 8010ef2:	701a      	strb	r2, [r3, #0]
  idx++;
 8010ef4:	7dfb      	ldrb	r3, [r7, #23]
 8010ef6:	3301      	adds	r3, #1
 8010ef8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010efa:	7dfb      	ldrb	r3, [r7, #23]
 8010efc:	68ba      	ldr	r2, [r7, #8]
 8010efe:	4413      	add	r3, r2
 8010f00:	2203      	movs	r2, #3
 8010f02:	701a      	strb	r2, [r3, #0]
  idx++;
 8010f04:	7dfb      	ldrb	r3, [r7, #23]
 8010f06:	3301      	adds	r3, #1
 8010f08:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010f0a:	e013      	b.n	8010f34 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010f0c:	7dfb      	ldrb	r3, [r7, #23]
 8010f0e:	68ba      	ldr	r2, [r7, #8]
 8010f10:	4413      	add	r3, r2
 8010f12:	693a      	ldr	r2, [r7, #16]
 8010f14:	7812      	ldrb	r2, [r2, #0]
 8010f16:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010f18:	693b      	ldr	r3, [r7, #16]
 8010f1a:	3301      	adds	r3, #1
 8010f1c:	613b      	str	r3, [r7, #16]
    idx++;
 8010f1e:	7dfb      	ldrb	r3, [r7, #23]
 8010f20:	3301      	adds	r3, #1
 8010f22:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8010f24:	7dfb      	ldrb	r3, [r7, #23]
 8010f26:	68ba      	ldr	r2, [r7, #8]
 8010f28:	4413      	add	r3, r2
 8010f2a:	2200      	movs	r2, #0
 8010f2c:	701a      	strb	r2, [r3, #0]
    idx++;
 8010f2e:	7dfb      	ldrb	r3, [r7, #23]
 8010f30:	3301      	adds	r3, #1
 8010f32:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8010f34:	693b      	ldr	r3, [r7, #16]
 8010f36:	781b      	ldrb	r3, [r3, #0]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d1e7      	bne.n	8010f0c <USBD_GetString+0x52>
 8010f3c:	e000      	b.n	8010f40 <USBD_GetString+0x86>
    return;
 8010f3e:	bf00      	nop
  }
}
 8010f40:	3718      	adds	r7, #24
 8010f42:	46bd      	mov	sp, r7
 8010f44:	bd80      	pop	{r7, pc}

08010f46 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010f46:	b480      	push	{r7}
 8010f48:	b085      	sub	sp, #20
 8010f4a:	af00      	add	r7, sp, #0
 8010f4c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010f4e:	2300      	movs	r3, #0
 8010f50:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010f56:	e005      	b.n	8010f64 <USBD_GetLen+0x1e>
  {
    len++;
 8010f58:	7bfb      	ldrb	r3, [r7, #15]
 8010f5a:	3301      	adds	r3, #1
 8010f5c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8010f5e:	68bb      	ldr	r3, [r7, #8]
 8010f60:	3301      	adds	r3, #1
 8010f62:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8010f64:	68bb      	ldr	r3, [r7, #8]
 8010f66:	781b      	ldrb	r3, [r3, #0]
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d1f5      	bne.n	8010f58 <USBD_GetLen+0x12>
  }

  return len;
 8010f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f6e:	4618      	mov	r0, r3
 8010f70:	3714      	adds	r7, #20
 8010f72:	46bd      	mov	sp, r7
 8010f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f78:	4770      	bx	lr

08010f7a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010f7a:	b580      	push	{r7, lr}
 8010f7c:	b084      	sub	sp, #16
 8010f7e:	af00      	add	r7, sp, #0
 8010f80:	60f8      	str	r0, [r7, #12]
 8010f82:	60b9      	str	r1, [r7, #8]
 8010f84:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	2202      	movs	r2, #2
 8010f8a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	687a      	ldr	r2, [r7, #4]
 8010f92:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	687a      	ldr	r2, [r7, #4]
 8010f98:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	68ba      	ldr	r2, [r7, #8]
 8010f9e:	2100      	movs	r1, #0
 8010fa0:	68f8      	ldr	r0, [r7, #12]
 8010fa2:	f000 fcfc 	bl	801199e <USBD_LL_Transmit>

  return USBD_OK;
 8010fa6:	2300      	movs	r3, #0
}
 8010fa8:	4618      	mov	r0, r3
 8010faa:	3710      	adds	r7, #16
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd80      	pop	{r7, pc}

08010fb0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010fb0:	b580      	push	{r7, lr}
 8010fb2:	b084      	sub	sp, #16
 8010fb4:	af00      	add	r7, sp, #0
 8010fb6:	60f8      	str	r0, [r7, #12]
 8010fb8:	60b9      	str	r1, [r7, #8]
 8010fba:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	68ba      	ldr	r2, [r7, #8]
 8010fc0:	2100      	movs	r1, #0
 8010fc2:	68f8      	ldr	r0, [r7, #12]
 8010fc4:	f000 fceb 	bl	801199e <USBD_LL_Transmit>

  return USBD_OK;
 8010fc8:	2300      	movs	r3, #0
}
 8010fca:	4618      	mov	r0, r3
 8010fcc:	3710      	adds	r7, #16
 8010fce:	46bd      	mov	sp, r7
 8010fd0:	bd80      	pop	{r7, pc}

08010fd2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8010fd2:	b580      	push	{r7, lr}
 8010fd4:	b084      	sub	sp, #16
 8010fd6:	af00      	add	r7, sp, #0
 8010fd8:	60f8      	str	r0, [r7, #12]
 8010fda:	60b9      	str	r1, [r7, #8]
 8010fdc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010fde:	68fb      	ldr	r3, [r7, #12]
 8010fe0:	2203      	movs	r2, #3
 8010fe2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	687a      	ldr	r2, [r7, #4]
 8010fea:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	687a      	ldr	r2, [r7, #4]
 8010ff2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	68ba      	ldr	r2, [r7, #8]
 8010ffa:	2100      	movs	r1, #0
 8010ffc:	68f8      	ldr	r0, [r7, #12]
 8010ffe:	f000 fcef 	bl	80119e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011002:	2300      	movs	r3, #0
}
 8011004:	4618      	mov	r0, r3
 8011006:	3710      	adds	r7, #16
 8011008:	46bd      	mov	sp, r7
 801100a:	bd80      	pop	{r7, pc}

0801100c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801100c:	b580      	push	{r7, lr}
 801100e:	b084      	sub	sp, #16
 8011010:	af00      	add	r7, sp, #0
 8011012:	60f8      	str	r0, [r7, #12]
 8011014:	60b9      	str	r1, [r7, #8]
 8011016:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	68ba      	ldr	r2, [r7, #8]
 801101c:	2100      	movs	r1, #0
 801101e:	68f8      	ldr	r0, [r7, #12]
 8011020:	f000 fcde 	bl	80119e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011024:	2300      	movs	r3, #0
}
 8011026:	4618      	mov	r0, r3
 8011028:	3710      	adds	r7, #16
 801102a:	46bd      	mov	sp, r7
 801102c:	bd80      	pop	{r7, pc}

0801102e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801102e:	b580      	push	{r7, lr}
 8011030:	b082      	sub	sp, #8
 8011032:	af00      	add	r7, sp, #0
 8011034:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	2204      	movs	r2, #4
 801103a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801103e:	2300      	movs	r3, #0
 8011040:	2200      	movs	r2, #0
 8011042:	2100      	movs	r1, #0
 8011044:	6878      	ldr	r0, [r7, #4]
 8011046:	f000 fcaa 	bl	801199e <USBD_LL_Transmit>

  return USBD_OK;
 801104a:	2300      	movs	r3, #0
}
 801104c:	4618      	mov	r0, r3
 801104e:	3708      	adds	r7, #8
 8011050:	46bd      	mov	sp, r7
 8011052:	bd80      	pop	{r7, pc}

08011054 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011054:	b580      	push	{r7, lr}
 8011056:	b082      	sub	sp, #8
 8011058:	af00      	add	r7, sp, #0
 801105a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	2205      	movs	r2, #5
 8011060:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011064:	2300      	movs	r3, #0
 8011066:	2200      	movs	r2, #0
 8011068:	2100      	movs	r1, #0
 801106a:	6878      	ldr	r0, [r7, #4]
 801106c:	f000 fcb8 	bl	80119e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011070:	2300      	movs	r3, #0
}
 8011072:	4618      	mov	r0, r3
 8011074:	3708      	adds	r7, #8
 8011076:	46bd      	mov	sp, r7
 8011078:	bd80      	pop	{r7, pc}
	...

0801107c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801107c:	b480      	push	{r7}
 801107e:	b087      	sub	sp, #28
 8011080:	af00      	add	r7, sp, #0
 8011082:	60f8      	str	r0, [r7, #12]
 8011084:	60b9      	str	r1, [r7, #8]
 8011086:	4613      	mov	r3, r2
 8011088:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801108a:	2301      	movs	r3, #1
 801108c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801108e:	2300      	movs	r3, #0
 8011090:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011092:	4b1f      	ldr	r3, [pc, #124]	@ (8011110 <FATFS_LinkDriverEx+0x94>)
 8011094:	7a5b      	ldrb	r3, [r3, #9]
 8011096:	b2db      	uxtb	r3, r3
 8011098:	2b00      	cmp	r3, #0
 801109a:	d131      	bne.n	8011100 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801109c:	4b1c      	ldr	r3, [pc, #112]	@ (8011110 <FATFS_LinkDriverEx+0x94>)
 801109e:	7a5b      	ldrb	r3, [r3, #9]
 80110a0:	b2db      	uxtb	r3, r3
 80110a2:	461a      	mov	r2, r3
 80110a4:	4b1a      	ldr	r3, [pc, #104]	@ (8011110 <FATFS_LinkDriverEx+0x94>)
 80110a6:	2100      	movs	r1, #0
 80110a8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80110aa:	4b19      	ldr	r3, [pc, #100]	@ (8011110 <FATFS_LinkDriverEx+0x94>)
 80110ac:	7a5b      	ldrb	r3, [r3, #9]
 80110ae:	b2db      	uxtb	r3, r3
 80110b0:	4a17      	ldr	r2, [pc, #92]	@ (8011110 <FATFS_LinkDriverEx+0x94>)
 80110b2:	009b      	lsls	r3, r3, #2
 80110b4:	4413      	add	r3, r2
 80110b6:	68fa      	ldr	r2, [r7, #12]
 80110b8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80110ba:	4b15      	ldr	r3, [pc, #84]	@ (8011110 <FATFS_LinkDriverEx+0x94>)
 80110bc:	7a5b      	ldrb	r3, [r3, #9]
 80110be:	b2db      	uxtb	r3, r3
 80110c0:	461a      	mov	r2, r3
 80110c2:	4b13      	ldr	r3, [pc, #76]	@ (8011110 <FATFS_LinkDriverEx+0x94>)
 80110c4:	4413      	add	r3, r2
 80110c6:	79fa      	ldrb	r2, [r7, #7]
 80110c8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80110ca:	4b11      	ldr	r3, [pc, #68]	@ (8011110 <FATFS_LinkDriverEx+0x94>)
 80110cc:	7a5b      	ldrb	r3, [r3, #9]
 80110ce:	b2db      	uxtb	r3, r3
 80110d0:	1c5a      	adds	r2, r3, #1
 80110d2:	b2d1      	uxtb	r1, r2
 80110d4:	4a0e      	ldr	r2, [pc, #56]	@ (8011110 <FATFS_LinkDriverEx+0x94>)
 80110d6:	7251      	strb	r1, [r2, #9]
 80110d8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80110da:	7dbb      	ldrb	r3, [r7, #22]
 80110dc:	3330      	adds	r3, #48	@ 0x30
 80110de:	b2da      	uxtb	r2, r3
 80110e0:	68bb      	ldr	r3, [r7, #8]
 80110e2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80110e4:	68bb      	ldr	r3, [r7, #8]
 80110e6:	3301      	adds	r3, #1
 80110e8:	223a      	movs	r2, #58	@ 0x3a
 80110ea:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80110ec:	68bb      	ldr	r3, [r7, #8]
 80110ee:	3302      	adds	r3, #2
 80110f0:	222f      	movs	r2, #47	@ 0x2f
 80110f2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80110f4:	68bb      	ldr	r3, [r7, #8]
 80110f6:	3303      	adds	r3, #3
 80110f8:	2200      	movs	r2, #0
 80110fa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80110fc:	2300      	movs	r3, #0
 80110fe:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011100:	7dfb      	ldrb	r3, [r7, #23]
}
 8011102:	4618      	mov	r0, r3
 8011104:	371c      	adds	r7, #28
 8011106:	46bd      	mov	sp, r7
 8011108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801110c:	4770      	bx	lr
 801110e:	bf00      	nop
 8011110:	20002430 	.word	0x20002430

08011114 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011114:	b580      	push	{r7, lr}
 8011116:	b082      	sub	sp, #8
 8011118:	af00      	add	r7, sp, #0
 801111a:	6078      	str	r0, [r7, #4]
 801111c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801111e:	2200      	movs	r2, #0
 8011120:	6839      	ldr	r1, [r7, #0]
 8011122:	6878      	ldr	r0, [r7, #4]
 8011124:	f7ff ffaa 	bl	801107c <FATFS_LinkDriverEx>
 8011128:	4603      	mov	r3, r0
}
 801112a:	4618      	mov	r0, r3
 801112c:	3708      	adds	r7, #8
 801112e:	46bd      	mov	sp, r7
 8011130:	bd80      	pop	{r7, pc}
	...

08011134 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8011134:	b580      	push	{r7, lr}
 8011136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8011138:	2200      	movs	r2, #0
 801113a:	4912      	ldr	r1, [pc, #72]	@ (8011184 <MX_USB_Device_Init+0x50>)
 801113c:	4812      	ldr	r0, [pc, #72]	@ (8011188 <MX_USB_Device_Init+0x54>)
 801113e:	f7fe fe7b 	bl	800fe38 <USBD_Init>
 8011142:	4603      	mov	r3, r0
 8011144:	2b00      	cmp	r3, #0
 8011146:	d001      	beq.n	801114c <MX_USB_Device_Init+0x18>
    Error_Handler();
 8011148:	f7f2 f91a 	bl	8003380 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 801114c:	490f      	ldr	r1, [pc, #60]	@ (801118c <MX_USB_Device_Init+0x58>)
 801114e:	480e      	ldr	r0, [pc, #56]	@ (8011188 <MX_USB_Device_Init+0x54>)
 8011150:	f7fe fea2 	bl	800fe98 <USBD_RegisterClass>
 8011154:	4603      	mov	r3, r0
 8011156:	2b00      	cmp	r3, #0
 8011158:	d001      	beq.n	801115e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 801115a:	f7f2 f911 	bl	8003380 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 801115e:	490c      	ldr	r1, [pc, #48]	@ (8011190 <MX_USB_Device_Init+0x5c>)
 8011160:	4809      	ldr	r0, [pc, #36]	@ (8011188 <MX_USB_Device_Init+0x54>)
 8011162:	f7fe fdc3 	bl	800fcec <USBD_CDC_RegisterInterface>
 8011166:	4603      	mov	r3, r0
 8011168:	2b00      	cmp	r3, #0
 801116a:	d001      	beq.n	8011170 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 801116c:	f7f2 f908 	bl	8003380 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8011170:	4805      	ldr	r0, [pc, #20]	@ (8011188 <MX_USB_Device_Init+0x54>)
 8011172:	f7fe feb8 	bl	800fee6 <USBD_Start>
 8011176:	4603      	mov	r3, r0
 8011178:	2b00      	cmp	r3, #0
 801117a:	d001      	beq.n	8011180 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 801117c:	f7f2 f900 	bl	8003380 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8011180:	bf00      	nop
 8011182:	bd80      	pop	{r7, pc}
 8011184:	2000014c 	.word	0x2000014c
 8011188:	2000243c 	.word	0x2000243c
 801118c:	20000034 	.word	0x20000034
 8011190:	20000138 	.word	0x20000138

08011194 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011194:	b580      	push	{r7, lr}
 8011196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011198:	2200      	movs	r2, #0
 801119a:	4905      	ldr	r1, [pc, #20]	@ (80111b0 <CDC_Init_FS+0x1c>)
 801119c:	4805      	ldr	r0, [pc, #20]	@ (80111b4 <CDC_Init_FS+0x20>)
 801119e:	f7fe fdba 	bl	800fd16 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80111a2:	4905      	ldr	r1, [pc, #20]	@ (80111b8 <CDC_Init_FS+0x24>)
 80111a4:	4803      	ldr	r0, [pc, #12]	@ (80111b4 <CDC_Init_FS+0x20>)
 80111a6:	f7fe fdd4 	bl	800fd52 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80111aa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80111ac:	4618      	mov	r0, r3
 80111ae:	bd80      	pop	{r7, pc}
 80111b0:	20002b0c 	.word	0x20002b0c
 80111b4:	2000243c 	.word	0x2000243c
 80111b8:	2000270c 	.word	0x2000270c

080111bc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80111bc:	b480      	push	{r7}
 80111be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80111c0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80111c2:	4618      	mov	r0, r3
 80111c4:	46bd      	mov	sp, r7
 80111c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ca:	4770      	bx	lr

080111cc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80111cc:	b480      	push	{r7}
 80111ce:	b083      	sub	sp, #12
 80111d0:	af00      	add	r7, sp, #0
 80111d2:	4603      	mov	r3, r0
 80111d4:	6039      	str	r1, [r7, #0]
 80111d6:	71fb      	strb	r3, [r7, #7]
 80111d8:	4613      	mov	r3, r2
 80111da:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80111dc:	79fb      	ldrb	r3, [r7, #7]
 80111de:	2b23      	cmp	r3, #35	@ 0x23
 80111e0:	d84a      	bhi.n	8011278 <CDC_Control_FS+0xac>
 80111e2:	a201      	add	r2, pc, #4	@ (adr r2, 80111e8 <CDC_Control_FS+0x1c>)
 80111e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111e8:	08011279 	.word	0x08011279
 80111ec:	08011279 	.word	0x08011279
 80111f0:	08011279 	.word	0x08011279
 80111f4:	08011279 	.word	0x08011279
 80111f8:	08011279 	.word	0x08011279
 80111fc:	08011279 	.word	0x08011279
 8011200:	08011279 	.word	0x08011279
 8011204:	08011279 	.word	0x08011279
 8011208:	08011279 	.word	0x08011279
 801120c:	08011279 	.word	0x08011279
 8011210:	08011279 	.word	0x08011279
 8011214:	08011279 	.word	0x08011279
 8011218:	08011279 	.word	0x08011279
 801121c:	08011279 	.word	0x08011279
 8011220:	08011279 	.word	0x08011279
 8011224:	08011279 	.word	0x08011279
 8011228:	08011279 	.word	0x08011279
 801122c:	08011279 	.word	0x08011279
 8011230:	08011279 	.word	0x08011279
 8011234:	08011279 	.word	0x08011279
 8011238:	08011279 	.word	0x08011279
 801123c:	08011279 	.word	0x08011279
 8011240:	08011279 	.word	0x08011279
 8011244:	08011279 	.word	0x08011279
 8011248:	08011279 	.word	0x08011279
 801124c:	08011279 	.word	0x08011279
 8011250:	08011279 	.word	0x08011279
 8011254:	08011279 	.word	0x08011279
 8011258:	08011279 	.word	0x08011279
 801125c:	08011279 	.word	0x08011279
 8011260:	08011279 	.word	0x08011279
 8011264:	08011279 	.word	0x08011279
 8011268:	08011279 	.word	0x08011279
 801126c:	08011279 	.word	0x08011279
 8011270:	08011279 	.word	0x08011279
 8011274:	08011279 	.word	0x08011279
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011278:	bf00      	nop
  }

  return (USBD_OK);
 801127a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801127c:	4618      	mov	r0, r3
 801127e:	370c      	adds	r7, #12
 8011280:	46bd      	mov	sp, r7
 8011282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011286:	4770      	bx	lr

08011288 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011288:	b580      	push	{r7, lr}
 801128a:	b082      	sub	sp, #8
 801128c:	af00      	add	r7, sp, #0
 801128e:	6078      	str	r0, [r7, #4]
 8011290:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011292:	6879      	ldr	r1, [r7, #4]
 8011294:	4805      	ldr	r0, [pc, #20]	@ (80112ac <CDC_Receive_FS+0x24>)
 8011296:	f7fe fd5c 	bl	800fd52 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801129a:	4804      	ldr	r0, [pc, #16]	@ (80112ac <CDC_Receive_FS+0x24>)
 801129c:	f7fe fda2 	bl	800fde4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80112a0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80112a2:	4618      	mov	r0, r3
 80112a4:	3708      	adds	r7, #8
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd80      	pop	{r7, pc}
 80112aa:	bf00      	nop
 80112ac:	2000243c 	.word	0x2000243c

080112b0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b084      	sub	sp, #16
 80112b4:	af00      	add	r7, sp, #0
 80112b6:	6078      	str	r0, [r7, #4]
 80112b8:	460b      	mov	r3, r1
 80112ba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80112bc:	2300      	movs	r3, #0
 80112be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80112c0:	4b0d      	ldr	r3, [pc, #52]	@ (80112f8 <CDC_Transmit_FS+0x48>)
 80112c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80112c6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80112c8:	68bb      	ldr	r3, [r7, #8]
 80112ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d001      	beq.n	80112d6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80112d2:	2301      	movs	r3, #1
 80112d4:	e00b      	b.n	80112ee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80112d6:	887b      	ldrh	r3, [r7, #2]
 80112d8:	461a      	mov	r2, r3
 80112da:	6879      	ldr	r1, [r7, #4]
 80112dc:	4806      	ldr	r0, [pc, #24]	@ (80112f8 <CDC_Transmit_FS+0x48>)
 80112de:	f7fe fd1a 	bl	800fd16 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80112e2:	4805      	ldr	r0, [pc, #20]	@ (80112f8 <CDC_Transmit_FS+0x48>)
 80112e4:	f7fe fd4e 	bl	800fd84 <USBD_CDC_TransmitPacket>
 80112e8:	4603      	mov	r3, r0
 80112ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80112ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80112ee:	4618      	mov	r0, r3
 80112f0:	3710      	adds	r7, #16
 80112f2:	46bd      	mov	sp, r7
 80112f4:	bd80      	pop	{r7, pc}
 80112f6:	bf00      	nop
 80112f8:	2000243c 	.word	0x2000243c

080112fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80112fc:	b480      	push	{r7}
 80112fe:	b087      	sub	sp, #28
 8011300:	af00      	add	r7, sp, #0
 8011302:	60f8      	str	r0, [r7, #12]
 8011304:	60b9      	str	r1, [r7, #8]
 8011306:	4613      	mov	r3, r2
 8011308:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801130a:	2300      	movs	r3, #0
 801130c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801130e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011312:	4618      	mov	r0, r3
 8011314:	371c      	adds	r7, #28
 8011316:	46bd      	mov	sp, r7
 8011318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801131c:	4770      	bx	lr
	...

08011320 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011320:	b480      	push	{r7}
 8011322:	b083      	sub	sp, #12
 8011324:	af00      	add	r7, sp, #0
 8011326:	4603      	mov	r3, r0
 8011328:	6039      	str	r1, [r7, #0]
 801132a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 801132c:	683b      	ldr	r3, [r7, #0]
 801132e:	2212      	movs	r2, #18
 8011330:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8011332:	4b03      	ldr	r3, [pc, #12]	@ (8011340 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8011334:	4618      	mov	r0, r3
 8011336:	370c      	adds	r7, #12
 8011338:	46bd      	mov	sp, r7
 801133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133e:	4770      	bx	lr
 8011340:	2000016c 	.word	0x2000016c

08011344 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011344:	b480      	push	{r7}
 8011346:	b083      	sub	sp, #12
 8011348:	af00      	add	r7, sp, #0
 801134a:	4603      	mov	r3, r0
 801134c:	6039      	str	r1, [r7, #0]
 801134e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011350:	683b      	ldr	r3, [r7, #0]
 8011352:	2204      	movs	r2, #4
 8011354:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011356:	4b03      	ldr	r3, [pc, #12]	@ (8011364 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8011358:	4618      	mov	r0, r3
 801135a:	370c      	adds	r7, #12
 801135c:	46bd      	mov	sp, r7
 801135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011362:	4770      	bx	lr
 8011364:	20000180 	.word	0x20000180

08011368 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011368:	b580      	push	{r7, lr}
 801136a:	b082      	sub	sp, #8
 801136c:	af00      	add	r7, sp, #0
 801136e:	4603      	mov	r3, r0
 8011370:	6039      	str	r1, [r7, #0]
 8011372:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011374:	79fb      	ldrb	r3, [r7, #7]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d105      	bne.n	8011386 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801137a:	683a      	ldr	r2, [r7, #0]
 801137c:	4907      	ldr	r1, [pc, #28]	@ (801139c <USBD_CDC_ProductStrDescriptor+0x34>)
 801137e:	4808      	ldr	r0, [pc, #32]	@ (80113a0 <USBD_CDC_ProductStrDescriptor+0x38>)
 8011380:	f7ff fd9b 	bl	8010eba <USBD_GetString>
 8011384:	e004      	b.n	8011390 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8011386:	683a      	ldr	r2, [r7, #0]
 8011388:	4904      	ldr	r1, [pc, #16]	@ (801139c <USBD_CDC_ProductStrDescriptor+0x34>)
 801138a:	4805      	ldr	r0, [pc, #20]	@ (80113a0 <USBD_CDC_ProductStrDescriptor+0x38>)
 801138c:	f7ff fd95 	bl	8010eba <USBD_GetString>
  }
  return USBD_StrDesc;
 8011390:	4b02      	ldr	r3, [pc, #8]	@ (801139c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8011392:	4618      	mov	r0, r3
 8011394:	3708      	adds	r7, #8
 8011396:	46bd      	mov	sp, r7
 8011398:	bd80      	pop	{r7, pc}
 801139a:	bf00      	nop
 801139c:	20002f0c 	.word	0x20002f0c
 80113a0:	08014a1c 	.word	0x08014a1c

080113a4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80113a4:	b580      	push	{r7, lr}
 80113a6:	b082      	sub	sp, #8
 80113a8:	af00      	add	r7, sp, #0
 80113aa:	4603      	mov	r3, r0
 80113ac:	6039      	str	r1, [r7, #0]
 80113ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80113b0:	683a      	ldr	r2, [r7, #0]
 80113b2:	4904      	ldr	r1, [pc, #16]	@ (80113c4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80113b4:	4804      	ldr	r0, [pc, #16]	@ (80113c8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80113b6:	f7ff fd80 	bl	8010eba <USBD_GetString>
  return USBD_StrDesc;
 80113ba:	4b02      	ldr	r3, [pc, #8]	@ (80113c4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80113bc:	4618      	mov	r0, r3
 80113be:	3708      	adds	r7, #8
 80113c0:	46bd      	mov	sp, r7
 80113c2:	bd80      	pop	{r7, pc}
 80113c4:	20002f0c 	.word	0x20002f0c
 80113c8:	08014a34 	.word	0x08014a34

080113cc <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80113cc:	b580      	push	{r7, lr}
 80113ce:	b082      	sub	sp, #8
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	4603      	mov	r3, r0
 80113d4:	6039      	str	r1, [r7, #0]
 80113d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80113d8:	683b      	ldr	r3, [r7, #0]
 80113da:	221a      	movs	r2, #26
 80113dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80113de:	f000 f843 	bl	8011468 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80113e2:	4b02      	ldr	r3, [pc, #8]	@ (80113ec <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	3708      	adds	r7, #8
 80113e8:	46bd      	mov	sp, r7
 80113ea:	bd80      	pop	{r7, pc}
 80113ec:	20000184 	.word	0x20000184

080113f0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b082      	sub	sp, #8
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	4603      	mov	r3, r0
 80113f8:	6039      	str	r1, [r7, #0]
 80113fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80113fc:	79fb      	ldrb	r3, [r7, #7]
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d105      	bne.n	801140e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8011402:	683a      	ldr	r2, [r7, #0]
 8011404:	4907      	ldr	r1, [pc, #28]	@ (8011424 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8011406:	4808      	ldr	r0, [pc, #32]	@ (8011428 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8011408:	f7ff fd57 	bl	8010eba <USBD_GetString>
 801140c:	e004      	b.n	8011418 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801140e:	683a      	ldr	r2, [r7, #0]
 8011410:	4904      	ldr	r1, [pc, #16]	@ (8011424 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8011412:	4805      	ldr	r0, [pc, #20]	@ (8011428 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8011414:	f7ff fd51 	bl	8010eba <USBD_GetString>
  }
  return USBD_StrDesc;
 8011418:	4b02      	ldr	r3, [pc, #8]	@ (8011424 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801141a:	4618      	mov	r0, r3
 801141c:	3708      	adds	r7, #8
 801141e:	46bd      	mov	sp, r7
 8011420:	bd80      	pop	{r7, pc}
 8011422:	bf00      	nop
 8011424:	20002f0c 	.word	0x20002f0c
 8011428:	08014a48 	.word	0x08014a48

0801142c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801142c:	b580      	push	{r7, lr}
 801142e:	b082      	sub	sp, #8
 8011430:	af00      	add	r7, sp, #0
 8011432:	4603      	mov	r3, r0
 8011434:	6039      	str	r1, [r7, #0]
 8011436:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011438:	79fb      	ldrb	r3, [r7, #7]
 801143a:	2b00      	cmp	r3, #0
 801143c:	d105      	bne.n	801144a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801143e:	683a      	ldr	r2, [r7, #0]
 8011440:	4907      	ldr	r1, [pc, #28]	@ (8011460 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8011442:	4808      	ldr	r0, [pc, #32]	@ (8011464 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8011444:	f7ff fd39 	bl	8010eba <USBD_GetString>
 8011448:	e004      	b.n	8011454 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801144a:	683a      	ldr	r2, [r7, #0]
 801144c:	4904      	ldr	r1, [pc, #16]	@ (8011460 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801144e:	4805      	ldr	r0, [pc, #20]	@ (8011464 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8011450:	f7ff fd33 	bl	8010eba <USBD_GetString>
  }
  return USBD_StrDesc;
 8011454:	4b02      	ldr	r3, [pc, #8]	@ (8011460 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8011456:	4618      	mov	r0, r3
 8011458:	3708      	adds	r7, #8
 801145a:	46bd      	mov	sp, r7
 801145c:	bd80      	pop	{r7, pc}
 801145e:	bf00      	nop
 8011460:	20002f0c 	.word	0x20002f0c
 8011464:	08014a54 	.word	0x08014a54

08011468 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011468:	b580      	push	{r7, lr}
 801146a:	b084      	sub	sp, #16
 801146c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801146e:	4b0f      	ldr	r3, [pc, #60]	@ (80114ac <Get_SerialNum+0x44>)
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011474:	4b0e      	ldr	r3, [pc, #56]	@ (80114b0 <Get_SerialNum+0x48>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801147a:	4b0e      	ldr	r3, [pc, #56]	@ (80114b4 <Get_SerialNum+0x4c>)
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011480:	68fa      	ldr	r2, [r7, #12]
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	4413      	add	r3, r2
 8011486:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	2b00      	cmp	r3, #0
 801148c:	d009      	beq.n	80114a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801148e:	2208      	movs	r2, #8
 8011490:	4909      	ldr	r1, [pc, #36]	@ (80114b8 <Get_SerialNum+0x50>)
 8011492:	68f8      	ldr	r0, [r7, #12]
 8011494:	f000 f814 	bl	80114c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011498:	2204      	movs	r2, #4
 801149a:	4908      	ldr	r1, [pc, #32]	@ (80114bc <Get_SerialNum+0x54>)
 801149c:	68b8      	ldr	r0, [r7, #8]
 801149e:	f000 f80f 	bl	80114c0 <IntToUnicode>
  }
}
 80114a2:	bf00      	nop
 80114a4:	3710      	adds	r7, #16
 80114a6:	46bd      	mov	sp, r7
 80114a8:	bd80      	pop	{r7, pc}
 80114aa:	bf00      	nop
 80114ac:	1fff7590 	.word	0x1fff7590
 80114b0:	1fff7594 	.word	0x1fff7594
 80114b4:	1fff7598 	.word	0x1fff7598
 80114b8:	20000186 	.word	0x20000186
 80114bc:	20000196 	.word	0x20000196

080114c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80114c0:	b480      	push	{r7}
 80114c2:	b087      	sub	sp, #28
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	60f8      	str	r0, [r7, #12]
 80114c8:	60b9      	str	r1, [r7, #8]
 80114ca:	4613      	mov	r3, r2
 80114cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80114ce:	2300      	movs	r3, #0
 80114d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80114d2:	2300      	movs	r3, #0
 80114d4:	75fb      	strb	r3, [r7, #23]
 80114d6:	e027      	b.n	8011528 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	0f1b      	lsrs	r3, r3, #28
 80114dc:	2b09      	cmp	r3, #9
 80114de:	d80b      	bhi.n	80114f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	0f1b      	lsrs	r3, r3, #28
 80114e4:	b2da      	uxtb	r2, r3
 80114e6:	7dfb      	ldrb	r3, [r7, #23]
 80114e8:	005b      	lsls	r3, r3, #1
 80114ea:	4619      	mov	r1, r3
 80114ec:	68bb      	ldr	r3, [r7, #8]
 80114ee:	440b      	add	r3, r1
 80114f0:	3230      	adds	r2, #48	@ 0x30
 80114f2:	b2d2      	uxtb	r2, r2
 80114f4:	701a      	strb	r2, [r3, #0]
 80114f6:	e00a      	b.n	801150e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80114f8:	68fb      	ldr	r3, [r7, #12]
 80114fa:	0f1b      	lsrs	r3, r3, #28
 80114fc:	b2da      	uxtb	r2, r3
 80114fe:	7dfb      	ldrb	r3, [r7, #23]
 8011500:	005b      	lsls	r3, r3, #1
 8011502:	4619      	mov	r1, r3
 8011504:	68bb      	ldr	r3, [r7, #8]
 8011506:	440b      	add	r3, r1
 8011508:	3237      	adds	r2, #55	@ 0x37
 801150a:	b2d2      	uxtb	r2, r2
 801150c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	011b      	lsls	r3, r3, #4
 8011512:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011514:	7dfb      	ldrb	r3, [r7, #23]
 8011516:	005b      	lsls	r3, r3, #1
 8011518:	3301      	adds	r3, #1
 801151a:	68ba      	ldr	r2, [r7, #8]
 801151c:	4413      	add	r3, r2
 801151e:	2200      	movs	r2, #0
 8011520:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011522:	7dfb      	ldrb	r3, [r7, #23]
 8011524:	3301      	adds	r3, #1
 8011526:	75fb      	strb	r3, [r7, #23]
 8011528:	7dfa      	ldrb	r2, [r7, #23]
 801152a:	79fb      	ldrb	r3, [r7, #7]
 801152c:	429a      	cmp	r2, r3
 801152e:	d3d3      	bcc.n	80114d8 <IntToUnicode+0x18>
  }
}
 8011530:	bf00      	nop
 8011532:	bf00      	nop
 8011534:	371c      	adds	r7, #28
 8011536:	46bd      	mov	sp, r7
 8011538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801153c:	4770      	bx	lr
	...

08011540 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011540:	b580      	push	{r7, lr}
 8011542:	b094      	sub	sp, #80	@ 0x50
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8011548:	f107 030c 	add.w	r3, r7, #12
 801154c:	2244      	movs	r2, #68	@ 0x44
 801154e:	2100      	movs	r1, #0
 8011550:	4618      	mov	r0, r3
 8011552:	f001 f8c6 	bl	80126e2 <memset>
  if(pcdHandle->Instance==USB)
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	4a15      	ldr	r2, [pc, #84]	@ (80115b0 <HAL_PCD_MspInit+0x70>)
 801155c:	4293      	cmp	r3, r2
 801155e:	d123      	bne.n	80115a8 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8011560:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011564:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8011566:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801156a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801156c:	f107 030c 	add.w	r3, r7, #12
 8011570:	4618      	mov	r0, r3
 8011572:	f7fa fa8b 	bl	800ba8c <HAL_RCCEx_PeriphCLKConfig>
 8011576:	4603      	mov	r3, r0
 8011578:	2b00      	cmp	r3, #0
 801157a:	d001      	beq.n	8011580 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 801157c:	f7f1 ff00 	bl	8003380 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011580:	4b0c      	ldr	r3, [pc, #48]	@ (80115b4 <HAL_PCD_MspInit+0x74>)
 8011582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011584:	4a0b      	ldr	r2, [pc, #44]	@ (80115b4 <HAL_PCD_MspInit+0x74>)
 8011586:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801158a:	6593      	str	r3, [r2, #88]	@ 0x58
 801158c:	4b09      	ldr	r3, [pc, #36]	@ (80115b4 <HAL_PCD_MspInit+0x74>)
 801158e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011590:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011594:	60bb      	str	r3, [r7, #8]
 8011596:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8011598:	2200      	movs	r2, #0
 801159a:	2100      	movs	r1, #0
 801159c:	2014      	movs	r0, #20
 801159e:	f7f6 f8b4 	bl	800770a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80115a2:	2014      	movs	r0, #20
 80115a4:	f7f6 f8cb 	bl	800773e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80115a8:	bf00      	nop
 80115aa:	3750      	adds	r7, #80	@ 0x50
 80115ac:	46bd      	mov	sp, r7
 80115ae:	bd80      	pop	{r7, pc}
 80115b0:	40005c00 	.word	0x40005c00
 80115b4:	40021000 	.word	0x40021000

080115b8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80115b8:	b580      	push	{r7, lr}
 80115ba:	b082      	sub	sp, #8
 80115bc:	af00      	add	r7, sp, #0
 80115be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80115cc:	4619      	mov	r1, r3
 80115ce:	4610      	mov	r0, r2
 80115d0:	f7fe fcd4 	bl	800ff7c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80115d4:	bf00      	nop
 80115d6:	3708      	adds	r7, #8
 80115d8:	46bd      	mov	sp, r7
 80115da:	bd80      	pop	{r7, pc}

080115dc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80115dc:	b580      	push	{r7, lr}
 80115de:	b082      	sub	sp, #8
 80115e0:	af00      	add	r7, sp, #0
 80115e2:	6078      	str	r0, [r7, #4]
 80115e4:	460b      	mov	r3, r1
 80115e6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80115ee:	78fa      	ldrb	r2, [r7, #3]
 80115f0:	6879      	ldr	r1, [r7, #4]
 80115f2:	4613      	mov	r3, r2
 80115f4:	009b      	lsls	r3, r3, #2
 80115f6:	4413      	add	r3, r2
 80115f8:	00db      	lsls	r3, r3, #3
 80115fa:	440b      	add	r3, r1
 80115fc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011600:	681a      	ldr	r2, [r3, #0]
 8011602:	78fb      	ldrb	r3, [r7, #3]
 8011604:	4619      	mov	r1, r3
 8011606:	f7fe fd0e 	bl	8010026 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801160a:	bf00      	nop
 801160c:	3708      	adds	r7, #8
 801160e:	46bd      	mov	sp, r7
 8011610:	bd80      	pop	{r7, pc}

08011612 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011612:	b580      	push	{r7, lr}
 8011614:	b082      	sub	sp, #8
 8011616:	af00      	add	r7, sp, #0
 8011618:	6078      	str	r0, [r7, #4]
 801161a:	460b      	mov	r3, r1
 801161c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011624:	78fa      	ldrb	r2, [r7, #3]
 8011626:	6879      	ldr	r1, [r7, #4]
 8011628:	4613      	mov	r3, r2
 801162a:	009b      	lsls	r3, r3, #2
 801162c:	4413      	add	r3, r2
 801162e:	00db      	lsls	r3, r3, #3
 8011630:	440b      	add	r3, r1
 8011632:	3324      	adds	r3, #36	@ 0x24
 8011634:	681a      	ldr	r2, [r3, #0]
 8011636:	78fb      	ldrb	r3, [r7, #3]
 8011638:	4619      	mov	r1, r3
 801163a:	f7fe fd57 	bl	80100ec <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 801163e:	bf00      	nop
 8011640:	3708      	adds	r7, #8
 8011642:	46bd      	mov	sp, r7
 8011644:	bd80      	pop	{r7, pc}

08011646 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011646:	b580      	push	{r7, lr}
 8011648:	b082      	sub	sp, #8
 801164a:	af00      	add	r7, sp, #0
 801164c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011654:	4618      	mov	r0, r3
 8011656:	f7fe fe6b 	bl	8010330 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801165a:	bf00      	nop
 801165c:	3708      	adds	r7, #8
 801165e:	46bd      	mov	sp, r7
 8011660:	bd80      	pop	{r7, pc}

08011662 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011662:	b580      	push	{r7, lr}
 8011664:	b084      	sub	sp, #16
 8011666:	af00      	add	r7, sp, #0
 8011668:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801166a:	2301      	movs	r3, #1
 801166c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	795b      	ldrb	r3, [r3, #5]
 8011672:	2b02      	cmp	r3, #2
 8011674:	d001      	beq.n	801167a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8011676:	f7f1 fe83 	bl	8003380 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011680:	7bfa      	ldrb	r2, [r7, #15]
 8011682:	4611      	mov	r1, r2
 8011684:	4618      	mov	r0, r3
 8011686:	f7fe fe15 	bl	80102b4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011690:	4618      	mov	r0, r3
 8011692:	f7fe fdc1 	bl	8010218 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8011696:	bf00      	nop
 8011698:	3710      	adds	r7, #16
 801169a:	46bd      	mov	sp, r7
 801169c:	bd80      	pop	{r7, pc}
	...

080116a0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80116a0:	b580      	push	{r7, lr}
 80116a2:	b082      	sub	sp, #8
 80116a4:	af00      	add	r7, sp, #0
 80116a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80116ae:	4618      	mov	r0, r3
 80116b0:	f7fe fe10 	bl	80102d4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	7a5b      	ldrb	r3, [r3, #9]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d005      	beq.n	80116c8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80116bc:	4b04      	ldr	r3, [pc, #16]	@ (80116d0 <HAL_PCD_SuspendCallback+0x30>)
 80116be:	691b      	ldr	r3, [r3, #16]
 80116c0:	4a03      	ldr	r2, [pc, #12]	@ (80116d0 <HAL_PCD_SuspendCallback+0x30>)
 80116c2:	f043 0306 	orr.w	r3, r3, #6
 80116c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80116c8:	bf00      	nop
 80116ca:	3708      	adds	r7, #8
 80116cc:	46bd      	mov	sp, r7
 80116ce:	bd80      	pop	{r7, pc}
 80116d0:	e000ed00 	.word	0xe000ed00

080116d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80116d4:	b580      	push	{r7, lr}
 80116d6:	b082      	sub	sp, #8
 80116d8:	af00      	add	r7, sp, #0
 80116da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	7a5b      	ldrb	r3, [r3, #9]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d007      	beq.n	80116f4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80116e4:	4b08      	ldr	r3, [pc, #32]	@ (8011708 <HAL_PCD_ResumeCallback+0x34>)
 80116e6:	691b      	ldr	r3, [r3, #16]
 80116e8:	4a07      	ldr	r2, [pc, #28]	@ (8011708 <HAL_PCD_ResumeCallback+0x34>)
 80116ea:	f023 0306 	bic.w	r3, r3, #6
 80116ee:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80116f0:	f000 f9f8 	bl	8011ae4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80116fa:	4618      	mov	r0, r3
 80116fc:	f7fe fe00 	bl	8010300 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8011700:	bf00      	nop
 8011702:	3708      	adds	r7, #8
 8011704:	46bd      	mov	sp, r7
 8011706:	bd80      	pop	{r7, pc}
 8011708:	e000ed00 	.word	0xe000ed00

0801170c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801170c:	b580      	push	{r7, lr}
 801170e:	b082      	sub	sp, #8
 8011710:	af00      	add	r7, sp, #0
 8011712:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8011714:	4a2b      	ldr	r2, [pc, #172]	@ (80117c4 <USBD_LL_Init+0xb8>)
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	4a29      	ldr	r2, [pc, #164]	@ (80117c4 <USBD_LL_Init+0xb8>)
 8011720:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8011724:	4b27      	ldr	r3, [pc, #156]	@ (80117c4 <USBD_LL_Init+0xb8>)
 8011726:	4a28      	ldr	r2, [pc, #160]	@ (80117c8 <USBD_LL_Init+0xbc>)
 8011728:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801172a:	4b26      	ldr	r3, [pc, #152]	@ (80117c4 <USBD_LL_Init+0xb8>)
 801172c:	2208      	movs	r2, #8
 801172e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8011730:	4b24      	ldr	r3, [pc, #144]	@ (80117c4 <USBD_LL_Init+0xb8>)
 8011732:	2202      	movs	r2, #2
 8011734:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011736:	4b23      	ldr	r3, [pc, #140]	@ (80117c4 <USBD_LL_Init+0xb8>)
 8011738:	2202      	movs	r2, #2
 801173a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 801173c:	4b21      	ldr	r3, [pc, #132]	@ (80117c4 <USBD_LL_Init+0xb8>)
 801173e:	2200      	movs	r2, #0
 8011740:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8011742:	4b20      	ldr	r3, [pc, #128]	@ (80117c4 <USBD_LL_Init+0xb8>)
 8011744:	2200      	movs	r2, #0
 8011746:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8011748:	4b1e      	ldr	r3, [pc, #120]	@ (80117c4 <USBD_LL_Init+0xb8>)
 801174a:	2200      	movs	r2, #0
 801174c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 801174e:	4b1d      	ldr	r3, [pc, #116]	@ (80117c4 <USBD_LL_Init+0xb8>)
 8011750:	2200      	movs	r2, #0
 8011752:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8011754:	481b      	ldr	r0, [pc, #108]	@ (80117c4 <USBD_LL_Init+0xb8>)
 8011756:	f7f7 feb6 	bl	80094c6 <HAL_PCD_Init>
 801175a:	4603      	mov	r3, r0
 801175c:	2b00      	cmp	r3, #0
 801175e:	d001      	beq.n	8011764 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8011760:	f7f1 fe0e 	bl	8003380 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801176a:	2318      	movs	r3, #24
 801176c:	2200      	movs	r2, #0
 801176e:	2100      	movs	r1, #0
 8011770:	f7f9 fb3d 	bl	800adee <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801177a:	2358      	movs	r3, #88	@ 0x58
 801177c:	2200      	movs	r2, #0
 801177e:	2180      	movs	r1, #128	@ 0x80
 8011780:	f7f9 fb35 	bl	800adee <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801178a:	23c0      	movs	r3, #192	@ 0xc0
 801178c:	2200      	movs	r2, #0
 801178e:	2181      	movs	r1, #129	@ 0x81
 8011790:	f7f9 fb2d 	bl	800adee <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801179a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 801179e:	2200      	movs	r2, #0
 80117a0:	2101      	movs	r1, #1
 80117a2:	f7f9 fb24 	bl	800adee <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80117ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80117b0:	2200      	movs	r2, #0
 80117b2:	2182      	movs	r1, #130	@ 0x82
 80117b4:	f7f9 fb1b 	bl	800adee <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80117b8:	2300      	movs	r3, #0
}
 80117ba:	4618      	mov	r0, r3
 80117bc:	3708      	adds	r7, #8
 80117be:	46bd      	mov	sp, r7
 80117c0:	bd80      	pop	{r7, pc}
 80117c2:	bf00      	nop
 80117c4:	2000310c 	.word	0x2000310c
 80117c8:	40005c00 	.word	0x40005c00

080117cc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80117cc:	b580      	push	{r7, lr}
 80117ce:	b084      	sub	sp, #16
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80117d4:	2300      	movs	r3, #0
 80117d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80117d8:	2300      	movs	r3, #0
 80117da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80117e2:	4618      	mov	r0, r3
 80117e4:	f7f7 ff3d 	bl	8009662 <HAL_PCD_Start>
 80117e8:	4603      	mov	r3, r0
 80117ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80117ec:	7bfb      	ldrb	r3, [r7, #15]
 80117ee:	4618      	mov	r0, r3
 80117f0:	f000 f97e 	bl	8011af0 <USBD_Get_USB_Status>
 80117f4:	4603      	mov	r3, r0
 80117f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80117f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80117fa:	4618      	mov	r0, r3
 80117fc:	3710      	adds	r7, #16
 80117fe:	46bd      	mov	sp, r7
 8011800:	bd80      	pop	{r7, pc}

08011802 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011802:	b580      	push	{r7, lr}
 8011804:	b084      	sub	sp, #16
 8011806:	af00      	add	r7, sp, #0
 8011808:	6078      	str	r0, [r7, #4]
 801180a:	4608      	mov	r0, r1
 801180c:	4611      	mov	r1, r2
 801180e:	461a      	mov	r2, r3
 8011810:	4603      	mov	r3, r0
 8011812:	70fb      	strb	r3, [r7, #3]
 8011814:	460b      	mov	r3, r1
 8011816:	70bb      	strb	r3, [r7, #2]
 8011818:	4613      	mov	r3, r2
 801181a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801181c:	2300      	movs	r3, #0
 801181e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011820:	2300      	movs	r3, #0
 8011822:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801182a:	78bb      	ldrb	r3, [r7, #2]
 801182c:	883a      	ldrh	r2, [r7, #0]
 801182e:	78f9      	ldrb	r1, [r7, #3]
 8011830:	f7f8 f884 	bl	800993c <HAL_PCD_EP_Open>
 8011834:	4603      	mov	r3, r0
 8011836:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011838:	7bfb      	ldrb	r3, [r7, #15]
 801183a:	4618      	mov	r0, r3
 801183c:	f000 f958 	bl	8011af0 <USBD_Get_USB_Status>
 8011840:	4603      	mov	r3, r0
 8011842:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011844:	7bbb      	ldrb	r3, [r7, #14]
}
 8011846:	4618      	mov	r0, r3
 8011848:	3710      	adds	r7, #16
 801184a:	46bd      	mov	sp, r7
 801184c:	bd80      	pop	{r7, pc}

0801184e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801184e:	b580      	push	{r7, lr}
 8011850:	b084      	sub	sp, #16
 8011852:	af00      	add	r7, sp, #0
 8011854:	6078      	str	r0, [r7, #4]
 8011856:	460b      	mov	r3, r1
 8011858:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801185a:	2300      	movs	r3, #0
 801185c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801185e:	2300      	movs	r3, #0
 8011860:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011868:	78fa      	ldrb	r2, [r7, #3]
 801186a:	4611      	mov	r1, r2
 801186c:	4618      	mov	r0, r3
 801186e:	f7f8 f8c4 	bl	80099fa <HAL_PCD_EP_Close>
 8011872:	4603      	mov	r3, r0
 8011874:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011876:	7bfb      	ldrb	r3, [r7, #15]
 8011878:	4618      	mov	r0, r3
 801187a:	f000 f939 	bl	8011af0 <USBD_Get_USB_Status>
 801187e:	4603      	mov	r3, r0
 8011880:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011882:	7bbb      	ldrb	r3, [r7, #14]
}
 8011884:	4618      	mov	r0, r3
 8011886:	3710      	adds	r7, #16
 8011888:	46bd      	mov	sp, r7
 801188a:	bd80      	pop	{r7, pc}

0801188c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801188c:	b580      	push	{r7, lr}
 801188e:	b084      	sub	sp, #16
 8011890:	af00      	add	r7, sp, #0
 8011892:	6078      	str	r0, [r7, #4]
 8011894:	460b      	mov	r3, r1
 8011896:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011898:	2300      	movs	r3, #0
 801189a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801189c:	2300      	movs	r3, #0
 801189e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80118a6:	78fa      	ldrb	r2, [r7, #3]
 80118a8:	4611      	mov	r1, r2
 80118aa:	4618      	mov	r0, r3
 80118ac:	f7f8 f96d 	bl	8009b8a <HAL_PCD_EP_SetStall>
 80118b0:	4603      	mov	r3, r0
 80118b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80118b4:	7bfb      	ldrb	r3, [r7, #15]
 80118b6:	4618      	mov	r0, r3
 80118b8:	f000 f91a 	bl	8011af0 <USBD_Get_USB_Status>
 80118bc:	4603      	mov	r3, r0
 80118be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80118c0:	7bbb      	ldrb	r3, [r7, #14]
}
 80118c2:	4618      	mov	r0, r3
 80118c4:	3710      	adds	r7, #16
 80118c6:	46bd      	mov	sp, r7
 80118c8:	bd80      	pop	{r7, pc}

080118ca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80118ca:	b580      	push	{r7, lr}
 80118cc:	b084      	sub	sp, #16
 80118ce:	af00      	add	r7, sp, #0
 80118d0:	6078      	str	r0, [r7, #4]
 80118d2:	460b      	mov	r3, r1
 80118d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80118d6:	2300      	movs	r3, #0
 80118d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80118da:	2300      	movs	r3, #0
 80118dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80118e4:	78fa      	ldrb	r2, [r7, #3]
 80118e6:	4611      	mov	r1, r2
 80118e8:	4618      	mov	r0, r3
 80118ea:	f7f8 f9a0 	bl	8009c2e <HAL_PCD_EP_ClrStall>
 80118ee:	4603      	mov	r3, r0
 80118f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80118f2:	7bfb      	ldrb	r3, [r7, #15]
 80118f4:	4618      	mov	r0, r3
 80118f6:	f000 f8fb 	bl	8011af0 <USBD_Get_USB_Status>
 80118fa:	4603      	mov	r3, r0
 80118fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80118fe:	7bbb      	ldrb	r3, [r7, #14]
}
 8011900:	4618      	mov	r0, r3
 8011902:	3710      	adds	r7, #16
 8011904:	46bd      	mov	sp, r7
 8011906:	bd80      	pop	{r7, pc}

08011908 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011908:	b480      	push	{r7}
 801190a:	b085      	sub	sp, #20
 801190c:	af00      	add	r7, sp, #0
 801190e:	6078      	str	r0, [r7, #4]
 8011910:	460b      	mov	r3, r1
 8011912:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801191a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801191c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011920:	2b00      	cmp	r3, #0
 8011922:	da0b      	bge.n	801193c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011924:	78fb      	ldrb	r3, [r7, #3]
 8011926:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801192a:	68f9      	ldr	r1, [r7, #12]
 801192c:	4613      	mov	r3, r2
 801192e:	009b      	lsls	r3, r3, #2
 8011930:	4413      	add	r3, r2
 8011932:	00db      	lsls	r3, r3, #3
 8011934:	440b      	add	r3, r1
 8011936:	3312      	adds	r3, #18
 8011938:	781b      	ldrb	r3, [r3, #0]
 801193a:	e00b      	b.n	8011954 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801193c:	78fb      	ldrb	r3, [r7, #3]
 801193e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011942:	68f9      	ldr	r1, [r7, #12]
 8011944:	4613      	mov	r3, r2
 8011946:	009b      	lsls	r3, r3, #2
 8011948:	4413      	add	r3, r2
 801194a:	00db      	lsls	r3, r3, #3
 801194c:	440b      	add	r3, r1
 801194e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8011952:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011954:	4618      	mov	r0, r3
 8011956:	3714      	adds	r7, #20
 8011958:	46bd      	mov	sp, r7
 801195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801195e:	4770      	bx	lr

08011960 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b084      	sub	sp, #16
 8011964:	af00      	add	r7, sp, #0
 8011966:	6078      	str	r0, [r7, #4]
 8011968:	460b      	mov	r3, r1
 801196a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801196c:	2300      	movs	r3, #0
 801196e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011970:	2300      	movs	r3, #0
 8011972:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801197a:	78fa      	ldrb	r2, [r7, #3]
 801197c:	4611      	mov	r1, r2
 801197e:	4618      	mov	r0, r3
 8011980:	f7f7 ffb8 	bl	80098f4 <HAL_PCD_SetAddress>
 8011984:	4603      	mov	r3, r0
 8011986:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011988:	7bfb      	ldrb	r3, [r7, #15]
 801198a:	4618      	mov	r0, r3
 801198c:	f000 f8b0 	bl	8011af0 <USBD_Get_USB_Status>
 8011990:	4603      	mov	r3, r0
 8011992:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011994:	7bbb      	ldrb	r3, [r7, #14]
}
 8011996:	4618      	mov	r0, r3
 8011998:	3710      	adds	r7, #16
 801199a:	46bd      	mov	sp, r7
 801199c:	bd80      	pop	{r7, pc}

0801199e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801199e:	b580      	push	{r7, lr}
 80119a0:	b086      	sub	sp, #24
 80119a2:	af00      	add	r7, sp, #0
 80119a4:	60f8      	str	r0, [r7, #12]
 80119a6:	607a      	str	r2, [r7, #4]
 80119a8:	603b      	str	r3, [r7, #0]
 80119aa:	460b      	mov	r3, r1
 80119ac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80119ae:	2300      	movs	r3, #0
 80119b0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80119b2:	2300      	movs	r3, #0
 80119b4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80119bc:	7af9      	ldrb	r1, [r7, #11]
 80119be:	683b      	ldr	r3, [r7, #0]
 80119c0:	687a      	ldr	r2, [r7, #4]
 80119c2:	f7f8 f8ab 	bl	8009b1c <HAL_PCD_EP_Transmit>
 80119c6:	4603      	mov	r3, r0
 80119c8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80119ca:	7dfb      	ldrb	r3, [r7, #23]
 80119cc:	4618      	mov	r0, r3
 80119ce:	f000 f88f 	bl	8011af0 <USBD_Get_USB_Status>
 80119d2:	4603      	mov	r3, r0
 80119d4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80119d6:	7dbb      	ldrb	r3, [r7, #22]
}
 80119d8:	4618      	mov	r0, r3
 80119da:	3718      	adds	r7, #24
 80119dc:	46bd      	mov	sp, r7
 80119de:	bd80      	pop	{r7, pc}

080119e0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b086      	sub	sp, #24
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	60f8      	str	r0, [r7, #12]
 80119e8:	607a      	str	r2, [r7, #4]
 80119ea:	603b      	str	r3, [r7, #0]
 80119ec:	460b      	mov	r3, r1
 80119ee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80119f0:	2300      	movs	r3, #0
 80119f2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80119f4:	2300      	movs	r3, #0
 80119f6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80119f8:	68fb      	ldr	r3, [r7, #12]
 80119fa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80119fe:	7af9      	ldrb	r1, [r7, #11]
 8011a00:	683b      	ldr	r3, [r7, #0]
 8011a02:	687a      	ldr	r2, [r7, #4]
 8011a04:	f7f8 f841 	bl	8009a8a <HAL_PCD_EP_Receive>
 8011a08:	4603      	mov	r3, r0
 8011a0a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011a0c:	7dfb      	ldrb	r3, [r7, #23]
 8011a0e:	4618      	mov	r0, r3
 8011a10:	f000 f86e 	bl	8011af0 <USBD_Get_USB_Status>
 8011a14:	4603      	mov	r3, r0
 8011a16:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011a18:	7dbb      	ldrb	r3, [r7, #22]
}
 8011a1a:	4618      	mov	r0, r3
 8011a1c:	3718      	adds	r7, #24
 8011a1e:	46bd      	mov	sp, r7
 8011a20:	bd80      	pop	{r7, pc}

08011a22 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011a22:	b580      	push	{r7, lr}
 8011a24:	b082      	sub	sp, #8
 8011a26:	af00      	add	r7, sp, #0
 8011a28:	6078      	str	r0, [r7, #4]
 8011a2a:	460b      	mov	r3, r1
 8011a2c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011a34:	78fa      	ldrb	r2, [r7, #3]
 8011a36:	4611      	mov	r1, r2
 8011a38:	4618      	mov	r0, r3
 8011a3a:	f7f8 f857 	bl	8009aec <HAL_PCD_EP_GetRxCount>
 8011a3e:	4603      	mov	r3, r0
}
 8011a40:	4618      	mov	r0, r3
 8011a42:	3708      	adds	r7, #8
 8011a44:	46bd      	mov	sp, r7
 8011a46:	bd80      	pop	{r7, pc}

08011a48 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	b082      	sub	sp, #8
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	6078      	str	r0, [r7, #4]
 8011a50:	460b      	mov	r3, r1
 8011a52:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8011a54:	78fb      	ldrb	r3, [r7, #3]
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d002      	beq.n	8011a60 <HAL_PCDEx_LPM_Callback+0x18>
 8011a5a:	2b01      	cmp	r3, #1
 8011a5c:	d013      	beq.n	8011a86 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8011a5e:	e023      	b.n	8011aa8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	7a5b      	ldrb	r3, [r3, #9]
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d007      	beq.n	8011a78 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8011a68:	f000 f83c 	bl	8011ae4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011a6c:	4b10      	ldr	r3, [pc, #64]	@ (8011ab0 <HAL_PCDEx_LPM_Callback+0x68>)
 8011a6e:	691b      	ldr	r3, [r3, #16]
 8011a70:	4a0f      	ldr	r2, [pc, #60]	@ (8011ab0 <HAL_PCDEx_LPM_Callback+0x68>)
 8011a72:	f023 0306 	bic.w	r3, r3, #6
 8011a76:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011a7e:	4618      	mov	r0, r3
 8011a80:	f7fe fc3e 	bl	8010300 <USBD_LL_Resume>
    break;
 8011a84:	e010      	b.n	8011aa8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011a8c:	4618      	mov	r0, r3
 8011a8e:	f7fe fc21 	bl	80102d4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	7a5b      	ldrb	r3, [r3, #9]
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d005      	beq.n	8011aa6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011a9a:	4b05      	ldr	r3, [pc, #20]	@ (8011ab0 <HAL_PCDEx_LPM_Callback+0x68>)
 8011a9c:	691b      	ldr	r3, [r3, #16]
 8011a9e:	4a04      	ldr	r2, [pc, #16]	@ (8011ab0 <HAL_PCDEx_LPM_Callback+0x68>)
 8011aa0:	f043 0306 	orr.w	r3, r3, #6
 8011aa4:	6113      	str	r3, [r2, #16]
    break;
 8011aa6:	bf00      	nop
}
 8011aa8:	bf00      	nop
 8011aaa:	3708      	adds	r7, #8
 8011aac:	46bd      	mov	sp, r7
 8011aae:	bd80      	pop	{r7, pc}
 8011ab0:	e000ed00 	.word	0xe000ed00

08011ab4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011ab4:	b480      	push	{r7}
 8011ab6:	b083      	sub	sp, #12
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011abc:	4b03      	ldr	r3, [pc, #12]	@ (8011acc <USBD_static_malloc+0x18>)
}
 8011abe:	4618      	mov	r0, r3
 8011ac0:	370c      	adds	r7, #12
 8011ac2:	46bd      	mov	sp, r7
 8011ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ac8:	4770      	bx	lr
 8011aca:	bf00      	nop
 8011acc:	200033e8 	.word	0x200033e8

08011ad0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011ad0:	b480      	push	{r7}
 8011ad2:	b083      	sub	sp, #12
 8011ad4:	af00      	add	r7, sp, #0
 8011ad6:	6078      	str	r0, [r7, #4]

}
 8011ad8:	bf00      	nop
 8011ada:	370c      	adds	r7, #12
 8011adc:	46bd      	mov	sp, r7
 8011ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae2:	4770      	bx	lr

08011ae4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8011ae4:	b580      	push	{r7, lr}
 8011ae6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8011ae8:	f7f1 f9a6 	bl	8002e38 <SystemClock_Config>
}
 8011aec:	bf00      	nop
 8011aee:	bd80      	pop	{r7, pc}

08011af0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011af0:	b480      	push	{r7}
 8011af2:	b085      	sub	sp, #20
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	4603      	mov	r3, r0
 8011af8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011afa:	2300      	movs	r3, #0
 8011afc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011afe:	79fb      	ldrb	r3, [r7, #7]
 8011b00:	2b03      	cmp	r3, #3
 8011b02:	d817      	bhi.n	8011b34 <USBD_Get_USB_Status+0x44>
 8011b04:	a201      	add	r2, pc, #4	@ (adr r2, 8011b0c <USBD_Get_USB_Status+0x1c>)
 8011b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b0a:	bf00      	nop
 8011b0c:	08011b1d 	.word	0x08011b1d
 8011b10:	08011b23 	.word	0x08011b23
 8011b14:	08011b29 	.word	0x08011b29
 8011b18:	08011b2f 	.word	0x08011b2f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011b1c:	2300      	movs	r3, #0
 8011b1e:	73fb      	strb	r3, [r7, #15]
    break;
 8011b20:	e00b      	b.n	8011b3a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011b22:	2303      	movs	r3, #3
 8011b24:	73fb      	strb	r3, [r7, #15]
    break;
 8011b26:	e008      	b.n	8011b3a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011b28:	2301      	movs	r3, #1
 8011b2a:	73fb      	strb	r3, [r7, #15]
    break;
 8011b2c:	e005      	b.n	8011b3a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011b2e:	2303      	movs	r3, #3
 8011b30:	73fb      	strb	r3, [r7, #15]
    break;
 8011b32:	e002      	b.n	8011b3a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011b34:	2303      	movs	r3, #3
 8011b36:	73fb      	strb	r3, [r7, #15]
    break;
 8011b38:	bf00      	nop
  }
  return usb_status;
 8011b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b3c:	4618      	mov	r0, r3
 8011b3e:	3714      	adds	r7, #20
 8011b40:	46bd      	mov	sp, r7
 8011b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b46:	4770      	bx	lr

08011b48 <__cvt>:
 8011b48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011b4c:	ec57 6b10 	vmov	r6, r7, d0
 8011b50:	2f00      	cmp	r7, #0
 8011b52:	460c      	mov	r4, r1
 8011b54:	4619      	mov	r1, r3
 8011b56:	463b      	mov	r3, r7
 8011b58:	bfbb      	ittet	lt
 8011b5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011b5e:	461f      	movlt	r7, r3
 8011b60:	2300      	movge	r3, #0
 8011b62:	232d      	movlt	r3, #45	@ 0x2d
 8011b64:	700b      	strb	r3, [r1, #0]
 8011b66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011b68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011b6c:	4691      	mov	r9, r2
 8011b6e:	f023 0820 	bic.w	r8, r3, #32
 8011b72:	bfbc      	itt	lt
 8011b74:	4632      	movlt	r2, r6
 8011b76:	4616      	movlt	r6, r2
 8011b78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011b7c:	d005      	beq.n	8011b8a <__cvt+0x42>
 8011b7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011b82:	d100      	bne.n	8011b86 <__cvt+0x3e>
 8011b84:	3401      	adds	r4, #1
 8011b86:	2102      	movs	r1, #2
 8011b88:	e000      	b.n	8011b8c <__cvt+0x44>
 8011b8a:	2103      	movs	r1, #3
 8011b8c:	ab03      	add	r3, sp, #12
 8011b8e:	9301      	str	r3, [sp, #4]
 8011b90:	ab02      	add	r3, sp, #8
 8011b92:	9300      	str	r3, [sp, #0]
 8011b94:	ec47 6b10 	vmov	d0, r6, r7
 8011b98:	4653      	mov	r3, sl
 8011b9a:	4622      	mov	r2, r4
 8011b9c:	f000 feb8 	bl	8012910 <_dtoa_r>
 8011ba0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011ba4:	4605      	mov	r5, r0
 8011ba6:	d119      	bne.n	8011bdc <__cvt+0x94>
 8011ba8:	f019 0f01 	tst.w	r9, #1
 8011bac:	d00e      	beq.n	8011bcc <__cvt+0x84>
 8011bae:	eb00 0904 	add.w	r9, r0, r4
 8011bb2:	2200      	movs	r2, #0
 8011bb4:	2300      	movs	r3, #0
 8011bb6:	4630      	mov	r0, r6
 8011bb8:	4639      	mov	r1, r7
 8011bba:	f7ee ffad 	bl	8000b18 <__aeabi_dcmpeq>
 8011bbe:	b108      	cbz	r0, 8011bc4 <__cvt+0x7c>
 8011bc0:	f8cd 900c 	str.w	r9, [sp, #12]
 8011bc4:	2230      	movs	r2, #48	@ 0x30
 8011bc6:	9b03      	ldr	r3, [sp, #12]
 8011bc8:	454b      	cmp	r3, r9
 8011bca:	d31e      	bcc.n	8011c0a <__cvt+0xc2>
 8011bcc:	9b03      	ldr	r3, [sp, #12]
 8011bce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011bd0:	1b5b      	subs	r3, r3, r5
 8011bd2:	4628      	mov	r0, r5
 8011bd4:	6013      	str	r3, [r2, #0]
 8011bd6:	b004      	add	sp, #16
 8011bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011bdc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011be0:	eb00 0904 	add.w	r9, r0, r4
 8011be4:	d1e5      	bne.n	8011bb2 <__cvt+0x6a>
 8011be6:	7803      	ldrb	r3, [r0, #0]
 8011be8:	2b30      	cmp	r3, #48	@ 0x30
 8011bea:	d10a      	bne.n	8011c02 <__cvt+0xba>
 8011bec:	2200      	movs	r2, #0
 8011bee:	2300      	movs	r3, #0
 8011bf0:	4630      	mov	r0, r6
 8011bf2:	4639      	mov	r1, r7
 8011bf4:	f7ee ff90 	bl	8000b18 <__aeabi_dcmpeq>
 8011bf8:	b918      	cbnz	r0, 8011c02 <__cvt+0xba>
 8011bfa:	f1c4 0401 	rsb	r4, r4, #1
 8011bfe:	f8ca 4000 	str.w	r4, [sl]
 8011c02:	f8da 3000 	ldr.w	r3, [sl]
 8011c06:	4499      	add	r9, r3
 8011c08:	e7d3      	b.n	8011bb2 <__cvt+0x6a>
 8011c0a:	1c59      	adds	r1, r3, #1
 8011c0c:	9103      	str	r1, [sp, #12]
 8011c0e:	701a      	strb	r2, [r3, #0]
 8011c10:	e7d9      	b.n	8011bc6 <__cvt+0x7e>

08011c12 <__exponent>:
 8011c12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011c14:	2900      	cmp	r1, #0
 8011c16:	bfba      	itte	lt
 8011c18:	4249      	neglt	r1, r1
 8011c1a:	232d      	movlt	r3, #45	@ 0x2d
 8011c1c:	232b      	movge	r3, #43	@ 0x2b
 8011c1e:	2909      	cmp	r1, #9
 8011c20:	7002      	strb	r2, [r0, #0]
 8011c22:	7043      	strb	r3, [r0, #1]
 8011c24:	dd29      	ble.n	8011c7a <__exponent+0x68>
 8011c26:	f10d 0307 	add.w	r3, sp, #7
 8011c2a:	461d      	mov	r5, r3
 8011c2c:	270a      	movs	r7, #10
 8011c2e:	461a      	mov	r2, r3
 8011c30:	fbb1 f6f7 	udiv	r6, r1, r7
 8011c34:	fb07 1416 	mls	r4, r7, r6, r1
 8011c38:	3430      	adds	r4, #48	@ 0x30
 8011c3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011c3e:	460c      	mov	r4, r1
 8011c40:	2c63      	cmp	r4, #99	@ 0x63
 8011c42:	f103 33ff 	add.w	r3, r3, #4294967295
 8011c46:	4631      	mov	r1, r6
 8011c48:	dcf1      	bgt.n	8011c2e <__exponent+0x1c>
 8011c4a:	3130      	adds	r1, #48	@ 0x30
 8011c4c:	1e94      	subs	r4, r2, #2
 8011c4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011c52:	1c41      	adds	r1, r0, #1
 8011c54:	4623      	mov	r3, r4
 8011c56:	42ab      	cmp	r3, r5
 8011c58:	d30a      	bcc.n	8011c70 <__exponent+0x5e>
 8011c5a:	f10d 0309 	add.w	r3, sp, #9
 8011c5e:	1a9b      	subs	r3, r3, r2
 8011c60:	42ac      	cmp	r4, r5
 8011c62:	bf88      	it	hi
 8011c64:	2300      	movhi	r3, #0
 8011c66:	3302      	adds	r3, #2
 8011c68:	4403      	add	r3, r0
 8011c6a:	1a18      	subs	r0, r3, r0
 8011c6c:	b003      	add	sp, #12
 8011c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011c74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011c78:	e7ed      	b.n	8011c56 <__exponent+0x44>
 8011c7a:	2330      	movs	r3, #48	@ 0x30
 8011c7c:	3130      	adds	r1, #48	@ 0x30
 8011c7e:	7083      	strb	r3, [r0, #2]
 8011c80:	70c1      	strb	r1, [r0, #3]
 8011c82:	1d03      	adds	r3, r0, #4
 8011c84:	e7f1      	b.n	8011c6a <__exponent+0x58>
	...

08011c88 <_printf_float>:
 8011c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c8c:	b08d      	sub	sp, #52	@ 0x34
 8011c8e:	460c      	mov	r4, r1
 8011c90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011c94:	4616      	mov	r6, r2
 8011c96:	461f      	mov	r7, r3
 8011c98:	4605      	mov	r5, r0
 8011c9a:	f000 fd2b 	bl	80126f4 <_localeconv_r>
 8011c9e:	6803      	ldr	r3, [r0, #0]
 8011ca0:	9304      	str	r3, [sp, #16]
 8011ca2:	4618      	mov	r0, r3
 8011ca4:	f7ee fb0c 	bl	80002c0 <strlen>
 8011ca8:	2300      	movs	r3, #0
 8011caa:	930a      	str	r3, [sp, #40]	@ 0x28
 8011cac:	f8d8 3000 	ldr.w	r3, [r8]
 8011cb0:	9005      	str	r0, [sp, #20]
 8011cb2:	3307      	adds	r3, #7
 8011cb4:	f023 0307 	bic.w	r3, r3, #7
 8011cb8:	f103 0208 	add.w	r2, r3, #8
 8011cbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011cc0:	f8d4 b000 	ldr.w	fp, [r4]
 8011cc4:	f8c8 2000 	str.w	r2, [r8]
 8011cc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011ccc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011cd0:	9307      	str	r3, [sp, #28]
 8011cd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8011cd6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011cda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011cde:	4b9c      	ldr	r3, [pc, #624]	@ (8011f50 <_printf_float+0x2c8>)
 8011ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8011ce4:	f7ee ff4a 	bl	8000b7c <__aeabi_dcmpun>
 8011ce8:	bb70      	cbnz	r0, 8011d48 <_printf_float+0xc0>
 8011cea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011cee:	4b98      	ldr	r3, [pc, #608]	@ (8011f50 <_printf_float+0x2c8>)
 8011cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8011cf4:	f7ee ff24 	bl	8000b40 <__aeabi_dcmple>
 8011cf8:	bb30      	cbnz	r0, 8011d48 <_printf_float+0xc0>
 8011cfa:	2200      	movs	r2, #0
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	4640      	mov	r0, r8
 8011d00:	4649      	mov	r1, r9
 8011d02:	f7ee ff13 	bl	8000b2c <__aeabi_dcmplt>
 8011d06:	b110      	cbz	r0, 8011d0e <_printf_float+0x86>
 8011d08:	232d      	movs	r3, #45	@ 0x2d
 8011d0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011d0e:	4a91      	ldr	r2, [pc, #580]	@ (8011f54 <_printf_float+0x2cc>)
 8011d10:	4b91      	ldr	r3, [pc, #580]	@ (8011f58 <_printf_float+0x2d0>)
 8011d12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011d16:	bf8c      	ite	hi
 8011d18:	4690      	movhi	r8, r2
 8011d1a:	4698      	movls	r8, r3
 8011d1c:	2303      	movs	r3, #3
 8011d1e:	6123      	str	r3, [r4, #16]
 8011d20:	f02b 0304 	bic.w	r3, fp, #4
 8011d24:	6023      	str	r3, [r4, #0]
 8011d26:	f04f 0900 	mov.w	r9, #0
 8011d2a:	9700      	str	r7, [sp, #0]
 8011d2c:	4633      	mov	r3, r6
 8011d2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011d30:	4621      	mov	r1, r4
 8011d32:	4628      	mov	r0, r5
 8011d34:	f000 f9d2 	bl	80120dc <_printf_common>
 8011d38:	3001      	adds	r0, #1
 8011d3a:	f040 808d 	bne.w	8011e58 <_printf_float+0x1d0>
 8011d3e:	f04f 30ff 	mov.w	r0, #4294967295
 8011d42:	b00d      	add	sp, #52	@ 0x34
 8011d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d48:	4642      	mov	r2, r8
 8011d4a:	464b      	mov	r3, r9
 8011d4c:	4640      	mov	r0, r8
 8011d4e:	4649      	mov	r1, r9
 8011d50:	f7ee ff14 	bl	8000b7c <__aeabi_dcmpun>
 8011d54:	b140      	cbz	r0, 8011d68 <_printf_float+0xe0>
 8011d56:	464b      	mov	r3, r9
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	bfbc      	itt	lt
 8011d5c:	232d      	movlt	r3, #45	@ 0x2d
 8011d5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011d62:	4a7e      	ldr	r2, [pc, #504]	@ (8011f5c <_printf_float+0x2d4>)
 8011d64:	4b7e      	ldr	r3, [pc, #504]	@ (8011f60 <_printf_float+0x2d8>)
 8011d66:	e7d4      	b.n	8011d12 <_printf_float+0x8a>
 8011d68:	6863      	ldr	r3, [r4, #4]
 8011d6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011d6e:	9206      	str	r2, [sp, #24]
 8011d70:	1c5a      	adds	r2, r3, #1
 8011d72:	d13b      	bne.n	8011dec <_printf_float+0x164>
 8011d74:	2306      	movs	r3, #6
 8011d76:	6063      	str	r3, [r4, #4]
 8011d78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011d7c:	2300      	movs	r3, #0
 8011d7e:	6022      	str	r2, [r4, #0]
 8011d80:	9303      	str	r3, [sp, #12]
 8011d82:	ab0a      	add	r3, sp, #40	@ 0x28
 8011d84:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011d88:	ab09      	add	r3, sp, #36	@ 0x24
 8011d8a:	9300      	str	r3, [sp, #0]
 8011d8c:	6861      	ldr	r1, [r4, #4]
 8011d8e:	ec49 8b10 	vmov	d0, r8, r9
 8011d92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011d96:	4628      	mov	r0, r5
 8011d98:	f7ff fed6 	bl	8011b48 <__cvt>
 8011d9c:	9b06      	ldr	r3, [sp, #24]
 8011d9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011da0:	2b47      	cmp	r3, #71	@ 0x47
 8011da2:	4680      	mov	r8, r0
 8011da4:	d129      	bne.n	8011dfa <_printf_float+0x172>
 8011da6:	1cc8      	adds	r0, r1, #3
 8011da8:	db02      	blt.n	8011db0 <_printf_float+0x128>
 8011daa:	6863      	ldr	r3, [r4, #4]
 8011dac:	4299      	cmp	r1, r3
 8011dae:	dd41      	ble.n	8011e34 <_printf_float+0x1ac>
 8011db0:	f1aa 0a02 	sub.w	sl, sl, #2
 8011db4:	fa5f fa8a 	uxtb.w	sl, sl
 8011db8:	3901      	subs	r1, #1
 8011dba:	4652      	mov	r2, sl
 8011dbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011dc0:	9109      	str	r1, [sp, #36]	@ 0x24
 8011dc2:	f7ff ff26 	bl	8011c12 <__exponent>
 8011dc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011dc8:	1813      	adds	r3, r2, r0
 8011dca:	2a01      	cmp	r2, #1
 8011dcc:	4681      	mov	r9, r0
 8011dce:	6123      	str	r3, [r4, #16]
 8011dd0:	dc02      	bgt.n	8011dd8 <_printf_float+0x150>
 8011dd2:	6822      	ldr	r2, [r4, #0]
 8011dd4:	07d2      	lsls	r2, r2, #31
 8011dd6:	d501      	bpl.n	8011ddc <_printf_float+0x154>
 8011dd8:	3301      	adds	r3, #1
 8011dda:	6123      	str	r3, [r4, #16]
 8011ddc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d0a2      	beq.n	8011d2a <_printf_float+0xa2>
 8011de4:	232d      	movs	r3, #45	@ 0x2d
 8011de6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011dea:	e79e      	b.n	8011d2a <_printf_float+0xa2>
 8011dec:	9a06      	ldr	r2, [sp, #24]
 8011dee:	2a47      	cmp	r2, #71	@ 0x47
 8011df0:	d1c2      	bne.n	8011d78 <_printf_float+0xf0>
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d1c0      	bne.n	8011d78 <_printf_float+0xf0>
 8011df6:	2301      	movs	r3, #1
 8011df8:	e7bd      	b.n	8011d76 <_printf_float+0xee>
 8011dfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011dfe:	d9db      	bls.n	8011db8 <_printf_float+0x130>
 8011e00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011e04:	d118      	bne.n	8011e38 <_printf_float+0x1b0>
 8011e06:	2900      	cmp	r1, #0
 8011e08:	6863      	ldr	r3, [r4, #4]
 8011e0a:	dd0b      	ble.n	8011e24 <_printf_float+0x19c>
 8011e0c:	6121      	str	r1, [r4, #16]
 8011e0e:	b913      	cbnz	r3, 8011e16 <_printf_float+0x18e>
 8011e10:	6822      	ldr	r2, [r4, #0]
 8011e12:	07d0      	lsls	r0, r2, #31
 8011e14:	d502      	bpl.n	8011e1c <_printf_float+0x194>
 8011e16:	3301      	adds	r3, #1
 8011e18:	440b      	add	r3, r1
 8011e1a:	6123      	str	r3, [r4, #16]
 8011e1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011e1e:	f04f 0900 	mov.w	r9, #0
 8011e22:	e7db      	b.n	8011ddc <_printf_float+0x154>
 8011e24:	b913      	cbnz	r3, 8011e2c <_printf_float+0x1a4>
 8011e26:	6822      	ldr	r2, [r4, #0]
 8011e28:	07d2      	lsls	r2, r2, #31
 8011e2a:	d501      	bpl.n	8011e30 <_printf_float+0x1a8>
 8011e2c:	3302      	adds	r3, #2
 8011e2e:	e7f4      	b.n	8011e1a <_printf_float+0x192>
 8011e30:	2301      	movs	r3, #1
 8011e32:	e7f2      	b.n	8011e1a <_printf_float+0x192>
 8011e34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011e38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e3a:	4299      	cmp	r1, r3
 8011e3c:	db05      	blt.n	8011e4a <_printf_float+0x1c2>
 8011e3e:	6823      	ldr	r3, [r4, #0]
 8011e40:	6121      	str	r1, [r4, #16]
 8011e42:	07d8      	lsls	r0, r3, #31
 8011e44:	d5ea      	bpl.n	8011e1c <_printf_float+0x194>
 8011e46:	1c4b      	adds	r3, r1, #1
 8011e48:	e7e7      	b.n	8011e1a <_printf_float+0x192>
 8011e4a:	2900      	cmp	r1, #0
 8011e4c:	bfd4      	ite	le
 8011e4e:	f1c1 0202 	rsble	r2, r1, #2
 8011e52:	2201      	movgt	r2, #1
 8011e54:	4413      	add	r3, r2
 8011e56:	e7e0      	b.n	8011e1a <_printf_float+0x192>
 8011e58:	6823      	ldr	r3, [r4, #0]
 8011e5a:	055a      	lsls	r2, r3, #21
 8011e5c:	d407      	bmi.n	8011e6e <_printf_float+0x1e6>
 8011e5e:	6923      	ldr	r3, [r4, #16]
 8011e60:	4642      	mov	r2, r8
 8011e62:	4631      	mov	r1, r6
 8011e64:	4628      	mov	r0, r5
 8011e66:	47b8      	blx	r7
 8011e68:	3001      	adds	r0, #1
 8011e6a:	d12b      	bne.n	8011ec4 <_printf_float+0x23c>
 8011e6c:	e767      	b.n	8011d3e <_printf_float+0xb6>
 8011e6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011e72:	f240 80dd 	bls.w	8012030 <_printf_float+0x3a8>
 8011e76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011e7a:	2200      	movs	r2, #0
 8011e7c:	2300      	movs	r3, #0
 8011e7e:	f7ee fe4b 	bl	8000b18 <__aeabi_dcmpeq>
 8011e82:	2800      	cmp	r0, #0
 8011e84:	d033      	beq.n	8011eee <_printf_float+0x266>
 8011e86:	4a37      	ldr	r2, [pc, #220]	@ (8011f64 <_printf_float+0x2dc>)
 8011e88:	2301      	movs	r3, #1
 8011e8a:	4631      	mov	r1, r6
 8011e8c:	4628      	mov	r0, r5
 8011e8e:	47b8      	blx	r7
 8011e90:	3001      	adds	r0, #1
 8011e92:	f43f af54 	beq.w	8011d3e <_printf_float+0xb6>
 8011e96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011e9a:	4543      	cmp	r3, r8
 8011e9c:	db02      	blt.n	8011ea4 <_printf_float+0x21c>
 8011e9e:	6823      	ldr	r3, [r4, #0]
 8011ea0:	07d8      	lsls	r0, r3, #31
 8011ea2:	d50f      	bpl.n	8011ec4 <_printf_float+0x23c>
 8011ea4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ea8:	4631      	mov	r1, r6
 8011eaa:	4628      	mov	r0, r5
 8011eac:	47b8      	blx	r7
 8011eae:	3001      	adds	r0, #1
 8011eb0:	f43f af45 	beq.w	8011d3e <_printf_float+0xb6>
 8011eb4:	f04f 0900 	mov.w	r9, #0
 8011eb8:	f108 38ff 	add.w	r8, r8, #4294967295
 8011ebc:	f104 0a1a 	add.w	sl, r4, #26
 8011ec0:	45c8      	cmp	r8, r9
 8011ec2:	dc09      	bgt.n	8011ed8 <_printf_float+0x250>
 8011ec4:	6823      	ldr	r3, [r4, #0]
 8011ec6:	079b      	lsls	r3, r3, #30
 8011ec8:	f100 8103 	bmi.w	80120d2 <_printf_float+0x44a>
 8011ecc:	68e0      	ldr	r0, [r4, #12]
 8011ece:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011ed0:	4298      	cmp	r0, r3
 8011ed2:	bfb8      	it	lt
 8011ed4:	4618      	movlt	r0, r3
 8011ed6:	e734      	b.n	8011d42 <_printf_float+0xba>
 8011ed8:	2301      	movs	r3, #1
 8011eda:	4652      	mov	r2, sl
 8011edc:	4631      	mov	r1, r6
 8011ede:	4628      	mov	r0, r5
 8011ee0:	47b8      	blx	r7
 8011ee2:	3001      	adds	r0, #1
 8011ee4:	f43f af2b 	beq.w	8011d3e <_printf_float+0xb6>
 8011ee8:	f109 0901 	add.w	r9, r9, #1
 8011eec:	e7e8      	b.n	8011ec0 <_printf_float+0x238>
 8011eee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	dc39      	bgt.n	8011f68 <_printf_float+0x2e0>
 8011ef4:	4a1b      	ldr	r2, [pc, #108]	@ (8011f64 <_printf_float+0x2dc>)
 8011ef6:	2301      	movs	r3, #1
 8011ef8:	4631      	mov	r1, r6
 8011efa:	4628      	mov	r0, r5
 8011efc:	47b8      	blx	r7
 8011efe:	3001      	adds	r0, #1
 8011f00:	f43f af1d 	beq.w	8011d3e <_printf_float+0xb6>
 8011f04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011f08:	ea59 0303 	orrs.w	r3, r9, r3
 8011f0c:	d102      	bne.n	8011f14 <_printf_float+0x28c>
 8011f0e:	6823      	ldr	r3, [r4, #0]
 8011f10:	07d9      	lsls	r1, r3, #31
 8011f12:	d5d7      	bpl.n	8011ec4 <_printf_float+0x23c>
 8011f14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f18:	4631      	mov	r1, r6
 8011f1a:	4628      	mov	r0, r5
 8011f1c:	47b8      	blx	r7
 8011f1e:	3001      	adds	r0, #1
 8011f20:	f43f af0d 	beq.w	8011d3e <_printf_float+0xb6>
 8011f24:	f04f 0a00 	mov.w	sl, #0
 8011f28:	f104 0b1a 	add.w	fp, r4, #26
 8011f2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f2e:	425b      	negs	r3, r3
 8011f30:	4553      	cmp	r3, sl
 8011f32:	dc01      	bgt.n	8011f38 <_printf_float+0x2b0>
 8011f34:	464b      	mov	r3, r9
 8011f36:	e793      	b.n	8011e60 <_printf_float+0x1d8>
 8011f38:	2301      	movs	r3, #1
 8011f3a:	465a      	mov	r2, fp
 8011f3c:	4631      	mov	r1, r6
 8011f3e:	4628      	mov	r0, r5
 8011f40:	47b8      	blx	r7
 8011f42:	3001      	adds	r0, #1
 8011f44:	f43f aefb 	beq.w	8011d3e <_printf_float+0xb6>
 8011f48:	f10a 0a01 	add.w	sl, sl, #1
 8011f4c:	e7ee      	b.n	8011f2c <_printf_float+0x2a4>
 8011f4e:	bf00      	nop
 8011f50:	7fefffff 	.word	0x7fefffff
 8011f54:	08016584 	.word	0x08016584
 8011f58:	08016580 	.word	0x08016580
 8011f5c:	0801658c 	.word	0x0801658c
 8011f60:	08016588 	.word	0x08016588
 8011f64:	08016590 	.word	0x08016590
 8011f68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011f6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011f6e:	4553      	cmp	r3, sl
 8011f70:	bfa8      	it	ge
 8011f72:	4653      	movge	r3, sl
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	4699      	mov	r9, r3
 8011f78:	dc36      	bgt.n	8011fe8 <_printf_float+0x360>
 8011f7a:	f04f 0b00 	mov.w	fp, #0
 8011f7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011f82:	f104 021a 	add.w	r2, r4, #26
 8011f86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011f88:	9306      	str	r3, [sp, #24]
 8011f8a:	eba3 0309 	sub.w	r3, r3, r9
 8011f8e:	455b      	cmp	r3, fp
 8011f90:	dc31      	bgt.n	8011ff6 <_printf_float+0x36e>
 8011f92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f94:	459a      	cmp	sl, r3
 8011f96:	dc3a      	bgt.n	801200e <_printf_float+0x386>
 8011f98:	6823      	ldr	r3, [r4, #0]
 8011f9a:	07da      	lsls	r2, r3, #31
 8011f9c:	d437      	bmi.n	801200e <_printf_float+0x386>
 8011f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fa0:	ebaa 0903 	sub.w	r9, sl, r3
 8011fa4:	9b06      	ldr	r3, [sp, #24]
 8011fa6:	ebaa 0303 	sub.w	r3, sl, r3
 8011faa:	4599      	cmp	r9, r3
 8011fac:	bfa8      	it	ge
 8011fae:	4699      	movge	r9, r3
 8011fb0:	f1b9 0f00 	cmp.w	r9, #0
 8011fb4:	dc33      	bgt.n	801201e <_printf_float+0x396>
 8011fb6:	f04f 0800 	mov.w	r8, #0
 8011fba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011fbe:	f104 0b1a 	add.w	fp, r4, #26
 8011fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fc4:	ebaa 0303 	sub.w	r3, sl, r3
 8011fc8:	eba3 0309 	sub.w	r3, r3, r9
 8011fcc:	4543      	cmp	r3, r8
 8011fce:	f77f af79 	ble.w	8011ec4 <_printf_float+0x23c>
 8011fd2:	2301      	movs	r3, #1
 8011fd4:	465a      	mov	r2, fp
 8011fd6:	4631      	mov	r1, r6
 8011fd8:	4628      	mov	r0, r5
 8011fda:	47b8      	blx	r7
 8011fdc:	3001      	adds	r0, #1
 8011fde:	f43f aeae 	beq.w	8011d3e <_printf_float+0xb6>
 8011fe2:	f108 0801 	add.w	r8, r8, #1
 8011fe6:	e7ec      	b.n	8011fc2 <_printf_float+0x33a>
 8011fe8:	4642      	mov	r2, r8
 8011fea:	4631      	mov	r1, r6
 8011fec:	4628      	mov	r0, r5
 8011fee:	47b8      	blx	r7
 8011ff0:	3001      	adds	r0, #1
 8011ff2:	d1c2      	bne.n	8011f7a <_printf_float+0x2f2>
 8011ff4:	e6a3      	b.n	8011d3e <_printf_float+0xb6>
 8011ff6:	2301      	movs	r3, #1
 8011ff8:	4631      	mov	r1, r6
 8011ffa:	4628      	mov	r0, r5
 8011ffc:	9206      	str	r2, [sp, #24]
 8011ffe:	47b8      	blx	r7
 8012000:	3001      	adds	r0, #1
 8012002:	f43f ae9c 	beq.w	8011d3e <_printf_float+0xb6>
 8012006:	9a06      	ldr	r2, [sp, #24]
 8012008:	f10b 0b01 	add.w	fp, fp, #1
 801200c:	e7bb      	b.n	8011f86 <_printf_float+0x2fe>
 801200e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012012:	4631      	mov	r1, r6
 8012014:	4628      	mov	r0, r5
 8012016:	47b8      	blx	r7
 8012018:	3001      	adds	r0, #1
 801201a:	d1c0      	bne.n	8011f9e <_printf_float+0x316>
 801201c:	e68f      	b.n	8011d3e <_printf_float+0xb6>
 801201e:	9a06      	ldr	r2, [sp, #24]
 8012020:	464b      	mov	r3, r9
 8012022:	4442      	add	r2, r8
 8012024:	4631      	mov	r1, r6
 8012026:	4628      	mov	r0, r5
 8012028:	47b8      	blx	r7
 801202a:	3001      	adds	r0, #1
 801202c:	d1c3      	bne.n	8011fb6 <_printf_float+0x32e>
 801202e:	e686      	b.n	8011d3e <_printf_float+0xb6>
 8012030:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012034:	f1ba 0f01 	cmp.w	sl, #1
 8012038:	dc01      	bgt.n	801203e <_printf_float+0x3b6>
 801203a:	07db      	lsls	r3, r3, #31
 801203c:	d536      	bpl.n	80120ac <_printf_float+0x424>
 801203e:	2301      	movs	r3, #1
 8012040:	4642      	mov	r2, r8
 8012042:	4631      	mov	r1, r6
 8012044:	4628      	mov	r0, r5
 8012046:	47b8      	blx	r7
 8012048:	3001      	adds	r0, #1
 801204a:	f43f ae78 	beq.w	8011d3e <_printf_float+0xb6>
 801204e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012052:	4631      	mov	r1, r6
 8012054:	4628      	mov	r0, r5
 8012056:	47b8      	blx	r7
 8012058:	3001      	adds	r0, #1
 801205a:	f43f ae70 	beq.w	8011d3e <_printf_float+0xb6>
 801205e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012062:	2200      	movs	r2, #0
 8012064:	2300      	movs	r3, #0
 8012066:	f10a 3aff 	add.w	sl, sl, #4294967295
 801206a:	f7ee fd55 	bl	8000b18 <__aeabi_dcmpeq>
 801206e:	b9c0      	cbnz	r0, 80120a2 <_printf_float+0x41a>
 8012070:	4653      	mov	r3, sl
 8012072:	f108 0201 	add.w	r2, r8, #1
 8012076:	4631      	mov	r1, r6
 8012078:	4628      	mov	r0, r5
 801207a:	47b8      	blx	r7
 801207c:	3001      	adds	r0, #1
 801207e:	d10c      	bne.n	801209a <_printf_float+0x412>
 8012080:	e65d      	b.n	8011d3e <_printf_float+0xb6>
 8012082:	2301      	movs	r3, #1
 8012084:	465a      	mov	r2, fp
 8012086:	4631      	mov	r1, r6
 8012088:	4628      	mov	r0, r5
 801208a:	47b8      	blx	r7
 801208c:	3001      	adds	r0, #1
 801208e:	f43f ae56 	beq.w	8011d3e <_printf_float+0xb6>
 8012092:	f108 0801 	add.w	r8, r8, #1
 8012096:	45d0      	cmp	r8, sl
 8012098:	dbf3      	blt.n	8012082 <_printf_float+0x3fa>
 801209a:	464b      	mov	r3, r9
 801209c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80120a0:	e6df      	b.n	8011e62 <_printf_float+0x1da>
 80120a2:	f04f 0800 	mov.w	r8, #0
 80120a6:	f104 0b1a 	add.w	fp, r4, #26
 80120aa:	e7f4      	b.n	8012096 <_printf_float+0x40e>
 80120ac:	2301      	movs	r3, #1
 80120ae:	4642      	mov	r2, r8
 80120b0:	e7e1      	b.n	8012076 <_printf_float+0x3ee>
 80120b2:	2301      	movs	r3, #1
 80120b4:	464a      	mov	r2, r9
 80120b6:	4631      	mov	r1, r6
 80120b8:	4628      	mov	r0, r5
 80120ba:	47b8      	blx	r7
 80120bc:	3001      	adds	r0, #1
 80120be:	f43f ae3e 	beq.w	8011d3e <_printf_float+0xb6>
 80120c2:	f108 0801 	add.w	r8, r8, #1
 80120c6:	68e3      	ldr	r3, [r4, #12]
 80120c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80120ca:	1a5b      	subs	r3, r3, r1
 80120cc:	4543      	cmp	r3, r8
 80120ce:	dcf0      	bgt.n	80120b2 <_printf_float+0x42a>
 80120d0:	e6fc      	b.n	8011ecc <_printf_float+0x244>
 80120d2:	f04f 0800 	mov.w	r8, #0
 80120d6:	f104 0919 	add.w	r9, r4, #25
 80120da:	e7f4      	b.n	80120c6 <_printf_float+0x43e>

080120dc <_printf_common>:
 80120dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80120e0:	4616      	mov	r6, r2
 80120e2:	4698      	mov	r8, r3
 80120e4:	688a      	ldr	r2, [r1, #8]
 80120e6:	690b      	ldr	r3, [r1, #16]
 80120e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80120ec:	4293      	cmp	r3, r2
 80120ee:	bfb8      	it	lt
 80120f0:	4613      	movlt	r3, r2
 80120f2:	6033      	str	r3, [r6, #0]
 80120f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80120f8:	4607      	mov	r7, r0
 80120fa:	460c      	mov	r4, r1
 80120fc:	b10a      	cbz	r2, 8012102 <_printf_common+0x26>
 80120fe:	3301      	adds	r3, #1
 8012100:	6033      	str	r3, [r6, #0]
 8012102:	6823      	ldr	r3, [r4, #0]
 8012104:	0699      	lsls	r1, r3, #26
 8012106:	bf42      	ittt	mi
 8012108:	6833      	ldrmi	r3, [r6, #0]
 801210a:	3302      	addmi	r3, #2
 801210c:	6033      	strmi	r3, [r6, #0]
 801210e:	6825      	ldr	r5, [r4, #0]
 8012110:	f015 0506 	ands.w	r5, r5, #6
 8012114:	d106      	bne.n	8012124 <_printf_common+0x48>
 8012116:	f104 0a19 	add.w	sl, r4, #25
 801211a:	68e3      	ldr	r3, [r4, #12]
 801211c:	6832      	ldr	r2, [r6, #0]
 801211e:	1a9b      	subs	r3, r3, r2
 8012120:	42ab      	cmp	r3, r5
 8012122:	dc26      	bgt.n	8012172 <_printf_common+0x96>
 8012124:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012128:	6822      	ldr	r2, [r4, #0]
 801212a:	3b00      	subs	r3, #0
 801212c:	bf18      	it	ne
 801212e:	2301      	movne	r3, #1
 8012130:	0692      	lsls	r2, r2, #26
 8012132:	d42b      	bmi.n	801218c <_printf_common+0xb0>
 8012134:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012138:	4641      	mov	r1, r8
 801213a:	4638      	mov	r0, r7
 801213c:	47c8      	blx	r9
 801213e:	3001      	adds	r0, #1
 8012140:	d01e      	beq.n	8012180 <_printf_common+0xa4>
 8012142:	6823      	ldr	r3, [r4, #0]
 8012144:	6922      	ldr	r2, [r4, #16]
 8012146:	f003 0306 	and.w	r3, r3, #6
 801214a:	2b04      	cmp	r3, #4
 801214c:	bf02      	ittt	eq
 801214e:	68e5      	ldreq	r5, [r4, #12]
 8012150:	6833      	ldreq	r3, [r6, #0]
 8012152:	1aed      	subeq	r5, r5, r3
 8012154:	68a3      	ldr	r3, [r4, #8]
 8012156:	bf0c      	ite	eq
 8012158:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801215c:	2500      	movne	r5, #0
 801215e:	4293      	cmp	r3, r2
 8012160:	bfc4      	itt	gt
 8012162:	1a9b      	subgt	r3, r3, r2
 8012164:	18ed      	addgt	r5, r5, r3
 8012166:	2600      	movs	r6, #0
 8012168:	341a      	adds	r4, #26
 801216a:	42b5      	cmp	r5, r6
 801216c:	d11a      	bne.n	80121a4 <_printf_common+0xc8>
 801216e:	2000      	movs	r0, #0
 8012170:	e008      	b.n	8012184 <_printf_common+0xa8>
 8012172:	2301      	movs	r3, #1
 8012174:	4652      	mov	r2, sl
 8012176:	4641      	mov	r1, r8
 8012178:	4638      	mov	r0, r7
 801217a:	47c8      	blx	r9
 801217c:	3001      	adds	r0, #1
 801217e:	d103      	bne.n	8012188 <_printf_common+0xac>
 8012180:	f04f 30ff 	mov.w	r0, #4294967295
 8012184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012188:	3501      	adds	r5, #1
 801218a:	e7c6      	b.n	801211a <_printf_common+0x3e>
 801218c:	18e1      	adds	r1, r4, r3
 801218e:	1c5a      	adds	r2, r3, #1
 8012190:	2030      	movs	r0, #48	@ 0x30
 8012192:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012196:	4422      	add	r2, r4
 8012198:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801219c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80121a0:	3302      	adds	r3, #2
 80121a2:	e7c7      	b.n	8012134 <_printf_common+0x58>
 80121a4:	2301      	movs	r3, #1
 80121a6:	4622      	mov	r2, r4
 80121a8:	4641      	mov	r1, r8
 80121aa:	4638      	mov	r0, r7
 80121ac:	47c8      	blx	r9
 80121ae:	3001      	adds	r0, #1
 80121b0:	d0e6      	beq.n	8012180 <_printf_common+0xa4>
 80121b2:	3601      	adds	r6, #1
 80121b4:	e7d9      	b.n	801216a <_printf_common+0x8e>
	...

080121b8 <_printf_i>:
 80121b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80121bc:	7e0f      	ldrb	r7, [r1, #24]
 80121be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80121c0:	2f78      	cmp	r7, #120	@ 0x78
 80121c2:	4691      	mov	r9, r2
 80121c4:	4680      	mov	r8, r0
 80121c6:	460c      	mov	r4, r1
 80121c8:	469a      	mov	sl, r3
 80121ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80121ce:	d807      	bhi.n	80121e0 <_printf_i+0x28>
 80121d0:	2f62      	cmp	r7, #98	@ 0x62
 80121d2:	d80a      	bhi.n	80121ea <_printf_i+0x32>
 80121d4:	2f00      	cmp	r7, #0
 80121d6:	f000 80d1 	beq.w	801237c <_printf_i+0x1c4>
 80121da:	2f58      	cmp	r7, #88	@ 0x58
 80121dc:	f000 80b8 	beq.w	8012350 <_printf_i+0x198>
 80121e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80121e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80121e8:	e03a      	b.n	8012260 <_printf_i+0xa8>
 80121ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80121ee:	2b15      	cmp	r3, #21
 80121f0:	d8f6      	bhi.n	80121e0 <_printf_i+0x28>
 80121f2:	a101      	add	r1, pc, #4	@ (adr r1, 80121f8 <_printf_i+0x40>)
 80121f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80121f8:	08012251 	.word	0x08012251
 80121fc:	08012265 	.word	0x08012265
 8012200:	080121e1 	.word	0x080121e1
 8012204:	080121e1 	.word	0x080121e1
 8012208:	080121e1 	.word	0x080121e1
 801220c:	080121e1 	.word	0x080121e1
 8012210:	08012265 	.word	0x08012265
 8012214:	080121e1 	.word	0x080121e1
 8012218:	080121e1 	.word	0x080121e1
 801221c:	080121e1 	.word	0x080121e1
 8012220:	080121e1 	.word	0x080121e1
 8012224:	08012363 	.word	0x08012363
 8012228:	0801228f 	.word	0x0801228f
 801222c:	0801231d 	.word	0x0801231d
 8012230:	080121e1 	.word	0x080121e1
 8012234:	080121e1 	.word	0x080121e1
 8012238:	08012385 	.word	0x08012385
 801223c:	080121e1 	.word	0x080121e1
 8012240:	0801228f 	.word	0x0801228f
 8012244:	080121e1 	.word	0x080121e1
 8012248:	080121e1 	.word	0x080121e1
 801224c:	08012325 	.word	0x08012325
 8012250:	6833      	ldr	r3, [r6, #0]
 8012252:	1d1a      	adds	r2, r3, #4
 8012254:	681b      	ldr	r3, [r3, #0]
 8012256:	6032      	str	r2, [r6, #0]
 8012258:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801225c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012260:	2301      	movs	r3, #1
 8012262:	e09c      	b.n	801239e <_printf_i+0x1e6>
 8012264:	6833      	ldr	r3, [r6, #0]
 8012266:	6820      	ldr	r0, [r4, #0]
 8012268:	1d19      	adds	r1, r3, #4
 801226a:	6031      	str	r1, [r6, #0]
 801226c:	0606      	lsls	r6, r0, #24
 801226e:	d501      	bpl.n	8012274 <_printf_i+0xbc>
 8012270:	681d      	ldr	r5, [r3, #0]
 8012272:	e003      	b.n	801227c <_printf_i+0xc4>
 8012274:	0645      	lsls	r5, r0, #25
 8012276:	d5fb      	bpl.n	8012270 <_printf_i+0xb8>
 8012278:	f9b3 5000 	ldrsh.w	r5, [r3]
 801227c:	2d00      	cmp	r5, #0
 801227e:	da03      	bge.n	8012288 <_printf_i+0xd0>
 8012280:	232d      	movs	r3, #45	@ 0x2d
 8012282:	426d      	negs	r5, r5
 8012284:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012288:	4858      	ldr	r0, [pc, #352]	@ (80123ec <_printf_i+0x234>)
 801228a:	230a      	movs	r3, #10
 801228c:	e011      	b.n	80122b2 <_printf_i+0xfa>
 801228e:	6821      	ldr	r1, [r4, #0]
 8012290:	6833      	ldr	r3, [r6, #0]
 8012292:	0608      	lsls	r0, r1, #24
 8012294:	f853 5b04 	ldr.w	r5, [r3], #4
 8012298:	d402      	bmi.n	80122a0 <_printf_i+0xe8>
 801229a:	0649      	lsls	r1, r1, #25
 801229c:	bf48      	it	mi
 801229e:	b2ad      	uxthmi	r5, r5
 80122a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80122a2:	4852      	ldr	r0, [pc, #328]	@ (80123ec <_printf_i+0x234>)
 80122a4:	6033      	str	r3, [r6, #0]
 80122a6:	bf14      	ite	ne
 80122a8:	230a      	movne	r3, #10
 80122aa:	2308      	moveq	r3, #8
 80122ac:	2100      	movs	r1, #0
 80122ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80122b2:	6866      	ldr	r6, [r4, #4]
 80122b4:	60a6      	str	r6, [r4, #8]
 80122b6:	2e00      	cmp	r6, #0
 80122b8:	db05      	blt.n	80122c6 <_printf_i+0x10e>
 80122ba:	6821      	ldr	r1, [r4, #0]
 80122bc:	432e      	orrs	r6, r5
 80122be:	f021 0104 	bic.w	r1, r1, #4
 80122c2:	6021      	str	r1, [r4, #0]
 80122c4:	d04b      	beq.n	801235e <_printf_i+0x1a6>
 80122c6:	4616      	mov	r6, r2
 80122c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80122cc:	fb03 5711 	mls	r7, r3, r1, r5
 80122d0:	5dc7      	ldrb	r7, [r0, r7]
 80122d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80122d6:	462f      	mov	r7, r5
 80122d8:	42bb      	cmp	r3, r7
 80122da:	460d      	mov	r5, r1
 80122dc:	d9f4      	bls.n	80122c8 <_printf_i+0x110>
 80122de:	2b08      	cmp	r3, #8
 80122e0:	d10b      	bne.n	80122fa <_printf_i+0x142>
 80122e2:	6823      	ldr	r3, [r4, #0]
 80122e4:	07df      	lsls	r7, r3, #31
 80122e6:	d508      	bpl.n	80122fa <_printf_i+0x142>
 80122e8:	6923      	ldr	r3, [r4, #16]
 80122ea:	6861      	ldr	r1, [r4, #4]
 80122ec:	4299      	cmp	r1, r3
 80122ee:	bfde      	ittt	le
 80122f0:	2330      	movle	r3, #48	@ 0x30
 80122f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80122f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80122fa:	1b92      	subs	r2, r2, r6
 80122fc:	6122      	str	r2, [r4, #16]
 80122fe:	f8cd a000 	str.w	sl, [sp]
 8012302:	464b      	mov	r3, r9
 8012304:	aa03      	add	r2, sp, #12
 8012306:	4621      	mov	r1, r4
 8012308:	4640      	mov	r0, r8
 801230a:	f7ff fee7 	bl	80120dc <_printf_common>
 801230e:	3001      	adds	r0, #1
 8012310:	d14a      	bne.n	80123a8 <_printf_i+0x1f0>
 8012312:	f04f 30ff 	mov.w	r0, #4294967295
 8012316:	b004      	add	sp, #16
 8012318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801231c:	6823      	ldr	r3, [r4, #0]
 801231e:	f043 0320 	orr.w	r3, r3, #32
 8012322:	6023      	str	r3, [r4, #0]
 8012324:	4832      	ldr	r0, [pc, #200]	@ (80123f0 <_printf_i+0x238>)
 8012326:	2778      	movs	r7, #120	@ 0x78
 8012328:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801232c:	6823      	ldr	r3, [r4, #0]
 801232e:	6831      	ldr	r1, [r6, #0]
 8012330:	061f      	lsls	r7, r3, #24
 8012332:	f851 5b04 	ldr.w	r5, [r1], #4
 8012336:	d402      	bmi.n	801233e <_printf_i+0x186>
 8012338:	065f      	lsls	r7, r3, #25
 801233a:	bf48      	it	mi
 801233c:	b2ad      	uxthmi	r5, r5
 801233e:	6031      	str	r1, [r6, #0]
 8012340:	07d9      	lsls	r1, r3, #31
 8012342:	bf44      	itt	mi
 8012344:	f043 0320 	orrmi.w	r3, r3, #32
 8012348:	6023      	strmi	r3, [r4, #0]
 801234a:	b11d      	cbz	r5, 8012354 <_printf_i+0x19c>
 801234c:	2310      	movs	r3, #16
 801234e:	e7ad      	b.n	80122ac <_printf_i+0xf4>
 8012350:	4826      	ldr	r0, [pc, #152]	@ (80123ec <_printf_i+0x234>)
 8012352:	e7e9      	b.n	8012328 <_printf_i+0x170>
 8012354:	6823      	ldr	r3, [r4, #0]
 8012356:	f023 0320 	bic.w	r3, r3, #32
 801235a:	6023      	str	r3, [r4, #0]
 801235c:	e7f6      	b.n	801234c <_printf_i+0x194>
 801235e:	4616      	mov	r6, r2
 8012360:	e7bd      	b.n	80122de <_printf_i+0x126>
 8012362:	6833      	ldr	r3, [r6, #0]
 8012364:	6825      	ldr	r5, [r4, #0]
 8012366:	6961      	ldr	r1, [r4, #20]
 8012368:	1d18      	adds	r0, r3, #4
 801236a:	6030      	str	r0, [r6, #0]
 801236c:	062e      	lsls	r6, r5, #24
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	d501      	bpl.n	8012376 <_printf_i+0x1be>
 8012372:	6019      	str	r1, [r3, #0]
 8012374:	e002      	b.n	801237c <_printf_i+0x1c4>
 8012376:	0668      	lsls	r0, r5, #25
 8012378:	d5fb      	bpl.n	8012372 <_printf_i+0x1ba>
 801237a:	8019      	strh	r1, [r3, #0]
 801237c:	2300      	movs	r3, #0
 801237e:	6123      	str	r3, [r4, #16]
 8012380:	4616      	mov	r6, r2
 8012382:	e7bc      	b.n	80122fe <_printf_i+0x146>
 8012384:	6833      	ldr	r3, [r6, #0]
 8012386:	1d1a      	adds	r2, r3, #4
 8012388:	6032      	str	r2, [r6, #0]
 801238a:	681e      	ldr	r6, [r3, #0]
 801238c:	6862      	ldr	r2, [r4, #4]
 801238e:	2100      	movs	r1, #0
 8012390:	4630      	mov	r0, r6
 8012392:	f7ed ff45 	bl	8000220 <memchr>
 8012396:	b108      	cbz	r0, 801239c <_printf_i+0x1e4>
 8012398:	1b80      	subs	r0, r0, r6
 801239a:	6060      	str	r0, [r4, #4]
 801239c:	6863      	ldr	r3, [r4, #4]
 801239e:	6123      	str	r3, [r4, #16]
 80123a0:	2300      	movs	r3, #0
 80123a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80123a6:	e7aa      	b.n	80122fe <_printf_i+0x146>
 80123a8:	6923      	ldr	r3, [r4, #16]
 80123aa:	4632      	mov	r2, r6
 80123ac:	4649      	mov	r1, r9
 80123ae:	4640      	mov	r0, r8
 80123b0:	47d0      	blx	sl
 80123b2:	3001      	adds	r0, #1
 80123b4:	d0ad      	beq.n	8012312 <_printf_i+0x15a>
 80123b6:	6823      	ldr	r3, [r4, #0]
 80123b8:	079b      	lsls	r3, r3, #30
 80123ba:	d413      	bmi.n	80123e4 <_printf_i+0x22c>
 80123bc:	68e0      	ldr	r0, [r4, #12]
 80123be:	9b03      	ldr	r3, [sp, #12]
 80123c0:	4298      	cmp	r0, r3
 80123c2:	bfb8      	it	lt
 80123c4:	4618      	movlt	r0, r3
 80123c6:	e7a6      	b.n	8012316 <_printf_i+0x15e>
 80123c8:	2301      	movs	r3, #1
 80123ca:	4632      	mov	r2, r6
 80123cc:	4649      	mov	r1, r9
 80123ce:	4640      	mov	r0, r8
 80123d0:	47d0      	blx	sl
 80123d2:	3001      	adds	r0, #1
 80123d4:	d09d      	beq.n	8012312 <_printf_i+0x15a>
 80123d6:	3501      	adds	r5, #1
 80123d8:	68e3      	ldr	r3, [r4, #12]
 80123da:	9903      	ldr	r1, [sp, #12]
 80123dc:	1a5b      	subs	r3, r3, r1
 80123de:	42ab      	cmp	r3, r5
 80123e0:	dcf2      	bgt.n	80123c8 <_printf_i+0x210>
 80123e2:	e7eb      	b.n	80123bc <_printf_i+0x204>
 80123e4:	2500      	movs	r5, #0
 80123e6:	f104 0619 	add.w	r6, r4, #25
 80123ea:	e7f5      	b.n	80123d8 <_printf_i+0x220>
 80123ec:	08016592 	.word	0x08016592
 80123f0:	080165a3 	.word	0x080165a3

080123f4 <std>:
 80123f4:	2300      	movs	r3, #0
 80123f6:	b510      	push	{r4, lr}
 80123f8:	4604      	mov	r4, r0
 80123fa:	e9c0 3300 	strd	r3, r3, [r0]
 80123fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012402:	6083      	str	r3, [r0, #8]
 8012404:	8181      	strh	r1, [r0, #12]
 8012406:	6643      	str	r3, [r0, #100]	@ 0x64
 8012408:	81c2      	strh	r2, [r0, #14]
 801240a:	6183      	str	r3, [r0, #24]
 801240c:	4619      	mov	r1, r3
 801240e:	2208      	movs	r2, #8
 8012410:	305c      	adds	r0, #92	@ 0x5c
 8012412:	f000 f966 	bl	80126e2 <memset>
 8012416:	4b0d      	ldr	r3, [pc, #52]	@ (801244c <std+0x58>)
 8012418:	6263      	str	r3, [r4, #36]	@ 0x24
 801241a:	4b0d      	ldr	r3, [pc, #52]	@ (8012450 <std+0x5c>)
 801241c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801241e:	4b0d      	ldr	r3, [pc, #52]	@ (8012454 <std+0x60>)
 8012420:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012422:	4b0d      	ldr	r3, [pc, #52]	@ (8012458 <std+0x64>)
 8012424:	6323      	str	r3, [r4, #48]	@ 0x30
 8012426:	4b0d      	ldr	r3, [pc, #52]	@ (801245c <std+0x68>)
 8012428:	6224      	str	r4, [r4, #32]
 801242a:	429c      	cmp	r4, r3
 801242c:	d006      	beq.n	801243c <std+0x48>
 801242e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012432:	4294      	cmp	r4, r2
 8012434:	d002      	beq.n	801243c <std+0x48>
 8012436:	33d0      	adds	r3, #208	@ 0xd0
 8012438:	429c      	cmp	r4, r3
 801243a:	d105      	bne.n	8012448 <std+0x54>
 801243c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012444:	f000 b9ca 	b.w	80127dc <__retarget_lock_init_recursive>
 8012448:	bd10      	pop	{r4, pc}
 801244a:	bf00      	nop
 801244c:	08012629 	.word	0x08012629
 8012450:	0801264b 	.word	0x0801264b
 8012454:	08012683 	.word	0x08012683
 8012458:	080126a7 	.word	0x080126a7
 801245c:	20003608 	.word	0x20003608

08012460 <stdio_exit_handler>:
 8012460:	4a02      	ldr	r2, [pc, #8]	@ (801246c <stdio_exit_handler+0xc>)
 8012462:	4903      	ldr	r1, [pc, #12]	@ (8012470 <stdio_exit_handler+0x10>)
 8012464:	4803      	ldr	r0, [pc, #12]	@ (8012474 <stdio_exit_handler+0x14>)
 8012466:	f000 b869 	b.w	801253c <_fwalk_sglue>
 801246a:	bf00      	nop
 801246c:	200001a0 	.word	0x200001a0
 8012470:	0801415d 	.word	0x0801415d
 8012474:	200001b0 	.word	0x200001b0

08012478 <cleanup_stdio>:
 8012478:	6841      	ldr	r1, [r0, #4]
 801247a:	4b0c      	ldr	r3, [pc, #48]	@ (80124ac <cleanup_stdio+0x34>)
 801247c:	4299      	cmp	r1, r3
 801247e:	b510      	push	{r4, lr}
 8012480:	4604      	mov	r4, r0
 8012482:	d001      	beq.n	8012488 <cleanup_stdio+0x10>
 8012484:	f001 fe6a 	bl	801415c <_fflush_r>
 8012488:	68a1      	ldr	r1, [r4, #8]
 801248a:	4b09      	ldr	r3, [pc, #36]	@ (80124b0 <cleanup_stdio+0x38>)
 801248c:	4299      	cmp	r1, r3
 801248e:	d002      	beq.n	8012496 <cleanup_stdio+0x1e>
 8012490:	4620      	mov	r0, r4
 8012492:	f001 fe63 	bl	801415c <_fflush_r>
 8012496:	68e1      	ldr	r1, [r4, #12]
 8012498:	4b06      	ldr	r3, [pc, #24]	@ (80124b4 <cleanup_stdio+0x3c>)
 801249a:	4299      	cmp	r1, r3
 801249c:	d004      	beq.n	80124a8 <cleanup_stdio+0x30>
 801249e:	4620      	mov	r0, r4
 80124a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124a4:	f001 be5a 	b.w	801415c <_fflush_r>
 80124a8:	bd10      	pop	{r4, pc}
 80124aa:	bf00      	nop
 80124ac:	20003608 	.word	0x20003608
 80124b0:	20003670 	.word	0x20003670
 80124b4:	200036d8 	.word	0x200036d8

080124b8 <global_stdio_init.part.0>:
 80124b8:	b510      	push	{r4, lr}
 80124ba:	4b0b      	ldr	r3, [pc, #44]	@ (80124e8 <global_stdio_init.part.0+0x30>)
 80124bc:	4c0b      	ldr	r4, [pc, #44]	@ (80124ec <global_stdio_init.part.0+0x34>)
 80124be:	4a0c      	ldr	r2, [pc, #48]	@ (80124f0 <global_stdio_init.part.0+0x38>)
 80124c0:	601a      	str	r2, [r3, #0]
 80124c2:	4620      	mov	r0, r4
 80124c4:	2200      	movs	r2, #0
 80124c6:	2104      	movs	r1, #4
 80124c8:	f7ff ff94 	bl	80123f4 <std>
 80124cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80124d0:	2201      	movs	r2, #1
 80124d2:	2109      	movs	r1, #9
 80124d4:	f7ff ff8e 	bl	80123f4 <std>
 80124d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80124dc:	2202      	movs	r2, #2
 80124de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124e2:	2112      	movs	r1, #18
 80124e4:	f7ff bf86 	b.w	80123f4 <std>
 80124e8:	20003740 	.word	0x20003740
 80124ec:	20003608 	.word	0x20003608
 80124f0:	08012461 	.word	0x08012461

080124f4 <__sfp_lock_acquire>:
 80124f4:	4801      	ldr	r0, [pc, #4]	@ (80124fc <__sfp_lock_acquire+0x8>)
 80124f6:	f000 b972 	b.w	80127de <__retarget_lock_acquire_recursive>
 80124fa:	bf00      	nop
 80124fc:	20003749 	.word	0x20003749

08012500 <__sfp_lock_release>:
 8012500:	4801      	ldr	r0, [pc, #4]	@ (8012508 <__sfp_lock_release+0x8>)
 8012502:	f000 b96d 	b.w	80127e0 <__retarget_lock_release_recursive>
 8012506:	bf00      	nop
 8012508:	20003749 	.word	0x20003749

0801250c <__sinit>:
 801250c:	b510      	push	{r4, lr}
 801250e:	4604      	mov	r4, r0
 8012510:	f7ff fff0 	bl	80124f4 <__sfp_lock_acquire>
 8012514:	6a23      	ldr	r3, [r4, #32]
 8012516:	b11b      	cbz	r3, 8012520 <__sinit+0x14>
 8012518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801251c:	f7ff bff0 	b.w	8012500 <__sfp_lock_release>
 8012520:	4b04      	ldr	r3, [pc, #16]	@ (8012534 <__sinit+0x28>)
 8012522:	6223      	str	r3, [r4, #32]
 8012524:	4b04      	ldr	r3, [pc, #16]	@ (8012538 <__sinit+0x2c>)
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	2b00      	cmp	r3, #0
 801252a:	d1f5      	bne.n	8012518 <__sinit+0xc>
 801252c:	f7ff ffc4 	bl	80124b8 <global_stdio_init.part.0>
 8012530:	e7f2      	b.n	8012518 <__sinit+0xc>
 8012532:	bf00      	nop
 8012534:	08012479 	.word	0x08012479
 8012538:	20003740 	.word	0x20003740

0801253c <_fwalk_sglue>:
 801253c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012540:	4607      	mov	r7, r0
 8012542:	4688      	mov	r8, r1
 8012544:	4614      	mov	r4, r2
 8012546:	2600      	movs	r6, #0
 8012548:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801254c:	f1b9 0901 	subs.w	r9, r9, #1
 8012550:	d505      	bpl.n	801255e <_fwalk_sglue+0x22>
 8012552:	6824      	ldr	r4, [r4, #0]
 8012554:	2c00      	cmp	r4, #0
 8012556:	d1f7      	bne.n	8012548 <_fwalk_sglue+0xc>
 8012558:	4630      	mov	r0, r6
 801255a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801255e:	89ab      	ldrh	r3, [r5, #12]
 8012560:	2b01      	cmp	r3, #1
 8012562:	d907      	bls.n	8012574 <_fwalk_sglue+0x38>
 8012564:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012568:	3301      	adds	r3, #1
 801256a:	d003      	beq.n	8012574 <_fwalk_sglue+0x38>
 801256c:	4629      	mov	r1, r5
 801256e:	4638      	mov	r0, r7
 8012570:	47c0      	blx	r8
 8012572:	4306      	orrs	r6, r0
 8012574:	3568      	adds	r5, #104	@ 0x68
 8012576:	e7e9      	b.n	801254c <_fwalk_sglue+0x10>

08012578 <sniprintf>:
 8012578:	b40c      	push	{r2, r3}
 801257a:	b530      	push	{r4, r5, lr}
 801257c:	4b18      	ldr	r3, [pc, #96]	@ (80125e0 <sniprintf+0x68>)
 801257e:	1e0c      	subs	r4, r1, #0
 8012580:	681d      	ldr	r5, [r3, #0]
 8012582:	b09d      	sub	sp, #116	@ 0x74
 8012584:	da08      	bge.n	8012598 <sniprintf+0x20>
 8012586:	238b      	movs	r3, #139	@ 0x8b
 8012588:	602b      	str	r3, [r5, #0]
 801258a:	f04f 30ff 	mov.w	r0, #4294967295
 801258e:	b01d      	add	sp, #116	@ 0x74
 8012590:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012594:	b002      	add	sp, #8
 8012596:	4770      	bx	lr
 8012598:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801259c:	f8ad 3014 	strh.w	r3, [sp, #20]
 80125a0:	f04f 0300 	mov.w	r3, #0
 80125a4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80125a6:	bf14      	ite	ne
 80125a8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80125ac:	4623      	moveq	r3, r4
 80125ae:	9304      	str	r3, [sp, #16]
 80125b0:	9307      	str	r3, [sp, #28]
 80125b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80125b6:	9002      	str	r0, [sp, #8]
 80125b8:	9006      	str	r0, [sp, #24]
 80125ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 80125be:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80125c0:	ab21      	add	r3, sp, #132	@ 0x84
 80125c2:	a902      	add	r1, sp, #8
 80125c4:	4628      	mov	r0, r5
 80125c6:	9301      	str	r3, [sp, #4]
 80125c8:	f001 fc48 	bl	8013e5c <_svfiprintf_r>
 80125cc:	1c43      	adds	r3, r0, #1
 80125ce:	bfbc      	itt	lt
 80125d0:	238b      	movlt	r3, #139	@ 0x8b
 80125d2:	602b      	strlt	r3, [r5, #0]
 80125d4:	2c00      	cmp	r4, #0
 80125d6:	d0da      	beq.n	801258e <sniprintf+0x16>
 80125d8:	9b02      	ldr	r3, [sp, #8]
 80125da:	2200      	movs	r2, #0
 80125dc:	701a      	strb	r2, [r3, #0]
 80125de:	e7d6      	b.n	801258e <sniprintf+0x16>
 80125e0:	200001ac 	.word	0x200001ac

080125e4 <siprintf>:
 80125e4:	b40e      	push	{r1, r2, r3}
 80125e6:	b510      	push	{r4, lr}
 80125e8:	b09d      	sub	sp, #116	@ 0x74
 80125ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 80125ec:	9002      	str	r0, [sp, #8]
 80125ee:	9006      	str	r0, [sp, #24]
 80125f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80125f4:	480a      	ldr	r0, [pc, #40]	@ (8012620 <siprintf+0x3c>)
 80125f6:	9107      	str	r1, [sp, #28]
 80125f8:	9104      	str	r1, [sp, #16]
 80125fa:	490a      	ldr	r1, [pc, #40]	@ (8012624 <siprintf+0x40>)
 80125fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012600:	9105      	str	r1, [sp, #20]
 8012602:	2400      	movs	r4, #0
 8012604:	a902      	add	r1, sp, #8
 8012606:	6800      	ldr	r0, [r0, #0]
 8012608:	9301      	str	r3, [sp, #4]
 801260a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801260c:	f001 fc26 	bl	8013e5c <_svfiprintf_r>
 8012610:	9b02      	ldr	r3, [sp, #8]
 8012612:	701c      	strb	r4, [r3, #0]
 8012614:	b01d      	add	sp, #116	@ 0x74
 8012616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801261a:	b003      	add	sp, #12
 801261c:	4770      	bx	lr
 801261e:	bf00      	nop
 8012620:	200001ac 	.word	0x200001ac
 8012624:	ffff0208 	.word	0xffff0208

08012628 <__sread>:
 8012628:	b510      	push	{r4, lr}
 801262a:	460c      	mov	r4, r1
 801262c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012630:	f000 f886 	bl	8012740 <_read_r>
 8012634:	2800      	cmp	r0, #0
 8012636:	bfab      	itete	ge
 8012638:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801263a:	89a3      	ldrhlt	r3, [r4, #12]
 801263c:	181b      	addge	r3, r3, r0
 801263e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012642:	bfac      	ite	ge
 8012644:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012646:	81a3      	strhlt	r3, [r4, #12]
 8012648:	bd10      	pop	{r4, pc}

0801264a <__swrite>:
 801264a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801264e:	461f      	mov	r7, r3
 8012650:	898b      	ldrh	r3, [r1, #12]
 8012652:	05db      	lsls	r3, r3, #23
 8012654:	4605      	mov	r5, r0
 8012656:	460c      	mov	r4, r1
 8012658:	4616      	mov	r6, r2
 801265a:	d505      	bpl.n	8012668 <__swrite+0x1e>
 801265c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012660:	2302      	movs	r3, #2
 8012662:	2200      	movs	r2, #0
 8012664:	f000 f85a 	bl	801271c <_lseek_r>
 8012668:	89a3      	ldrh	r3, [r4, #12]
 801266a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801266e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012672:	81a3      	strh	r3, [r4, #12]
 8012674:	4632      	mov	r2, r6
 8012676:	463b      	mov	r3, r7
 8012678:	4628      	mov	r0, r5
 801267a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801267e:	f000 b871 	b.w	8012764 <_write_r>

08012682 <__sseek>:
 8012682:	b510      	push	{r4, lr}
 8012684:	460c      	mov	r4, r1
 8012686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801268a:	f000 f847 	bl	801271c <_lseek_r>
 801268e:	1c43      	adds	r3, r0, #1
 8012690:	89a3      	ldrh	r3, [r4, #12]
 8012692:	bf15      	itete	ne
 8012694:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012696:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801269a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801269e:	81a3      	strheq	r3, [r4, #12]
 80126a0:	bf18      	it	ne
 80126a2:	81a3      	strhne	r3, [r4, #12]
 80126a4:	bd10      	pop	{r4, pc}

080126a6 <__sclose>:
 80126a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126aa:	f000 b827 	b.w	80126fc <_close_r>

080126ae <memmove>:
 80126ae:	4288      	cmp	r0, r1
 80126b0:	b510      	push	{r4, lr}
 80126b2:	eb01 0402 	add.w	r4, r1, r2
 80126b6:	d902      	bls.n	80126be <memmove+0x10>
 80126b8:	4284      	cmp	r4, r0
 80126ba:	4623      	mov	r3, r4
 80126bc:	d807      	bhi.n	80126ce <memmove+0x20>
 80126be:	1e43      	subs	r3, r0, #1
 80126c0:	42a1      	cmp	r1, r4
 80126c2:	d008      	beq.n	80126d6 <memmove+0x28>
 80126c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80126c8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80126cc:	e7f8      	b.n	80126c0 <memmove+0x12>
 80126ce:	4402      	add	r2, r0
 80126d0:	4601      	mov	r1, r0
 80126d2:	428a      	cmp	r2, r1
 80126d4:	d100      	bne.n	80126d8 <memmove+0x2a>
 80126d6:	bd10      	pop	{r4, pc}
 80126d8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80126dc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80126e0:	e7f7      	b.n	80126d2 <memmove+0x24>

080126e2 <memset>:
 80126e2:	4402      	add	r2, r0
 80126e4:	4603      	mov	r3, r0
 80126e6:	4293      	cmp	r3, r2
 80126e8:	d100      	bne.n	80126ec <memset+0xa>
 80126ea:	4770      	bx	lr
 80126ec:	f803 1b01 	strb.w	r1, [r3], #1
 80126f0:	e7f9      	b.n	80126e6 <memset+0x4>
	...

080126f4 <_localeconv_r>:
 80126f4:	4800      	ldr	r0, [pc, #0]	@ (80126f8 <_localeconv_r+0x4>)
 80126f6:	4770      	bx	lr
 80126f8:	200002ec 	.word	0x200002ec

080126fc <_close_r>:
 80126fc:	b538      	push	{r3, r4, r5, lr}
 80126fe:	4d06      	ldr	r5, [pc, #24]	@ (8012718 <_close_r+0x1c>)
 8012700:	2300      	movs	r3, #0
 8012702:	4604      	mov	r4, r0
 8012704:	4608      	mov	r0, r1
 8012706:	602b      	str	r3, [r5, #0]
 8012708:	f7f1 f96a 	bl	80039e0 <_close>
 801270c:	1c43      	adds	r3, r0, #1
 801270e:	d102      	bne.n	8012716 <_close_r+0x1a>
 8012710:	682b      	ldr	r3, [r5, #0]
 8012712:	b103      	cbz	r3, 8012716 <_close_r+0x1a>
 8012714:	6023      	str	r3, [r4, #0]
 8012716:	bd38      	pop	{r3, r4, r5, pc}
 8012718:	20003744 	.word	0x20003744

0801271c <_lseek_r>:
 801271c:	b538      	push	{r3, r4, r5, lr}
 801271e:	4d07      	ldr	r5, [pc, #28]	@ (801273c <_lseek_r+0x20>)
 8012720:	4604      	mov	r4, r0
 8012722:	4608      	mov	r0, r1
 8012724:	4611      	mov	r1, r2
 8012726:	2200      	movs	r2, #0
 8012728:	602a      	str	r2, [r5, #0]
 801272a:	461a      	mov	r2, r3
 801272c:	f7f1 f97f 	bl	8003a2e <_lseek>
 8012730:	1c43      	adds	r3, r0, #1
 8012732:	d102      	bne.n	801273a <_lseek_r+0x1e>
 8012734:	682b      	ldr	r3, [r5, #0]
 8012736:	b103      	cbz	r3, 801273a <_lseek_r+0x1e>
 8012738:	6023      	str	r3, [r4, #0]
 801273a:	bd38      	pop	{r3, r4, r5, pc}
 801273c:	20003744 	.word	0x20003744

08012740 <_read_r>:
 8012740:	b538      	push	{r3, r4, r5, lr}
 8012742:	4d07      	ldr	r5, [pc, #28]	@ (8012760 <_read_r+0x20>)
 8012744:	4604      	mov	r4, r0
 8012746:	4608      	mov	r0, r1
 8012748:	4611      	mov	r1, r2
 801274a:	2200      	movs	r2, #0
 801274c:	602a      	str	r2, [r5, #0]
 801274e:	461a      	mov	r2, r3
 8012750:	f7f1 f90d 	bl	800396e <_read>
 8012754:	1c43      	adds	r3, r0, #1
 8012756:	d102      	bne.n	801275e <_read_r+0x1e>
 8012758:	682b      	ldr	r3, [r5, #0]
 801275a:	b103      	cbz	r3, 801275e <_read_r+0x1e>
 801275c:	6023      	str	r3, [r4, #0]
 801275e:	bd38      	pop	{r3, r4, r5, pc}
 8012760:	20003744 	.word	0x20003744

08012764 <_write_r>:
 8012764:	b538      	push	{r3, r4, r5, lr}
 8012766:	4d07      	ldr	r5, [pc, #28]	@ (8012784 <_write_r+0x20>)
 8012768:	4604      	mov	r4, r0
 801276a:	4608      	mov	r0, r1
 801276c:	4611      	mov	r1, r2
 801276e:	2200      	movs	r2, #0
 8012770:	602a      	str	r2, [r5, #0]
 8012772:	461a      	mov	r2, r3
 8012774:	f7f1 f918 	bl	80039a8 <_write>
 8012778:	1c43      	adds	r3, r0, #1
 801277a:	d102      	bne.n	8012782 <_write_r+0x1e>
 801277c:	682b      	ldr	r3, [r5, #0]
 801277e:	b103      	cbz	r3, 8012782 <_write_r+0x1e>
 8012780:	6023      	str	r3, [r4, #0]
 8012782:	bd38      	pop	{r3, r4, r5, pc}
 8012784:	20003744 	.word	0x20003744

08012788 <__errno>:
 8012788:	4b01      	ldr	r3, [pc, #4]	@ (8012790 <__errno+0x8>)
 801278a:	6818      	ldr	r0, [r3, #0]
 801278c:	4770      	bx	lr
 801278e:	bf00      	nop
 8012790:	200001ac 	.word	0x200001ac

08012794 <__libc_init_array>:
 8012794:	b570      	push	{r4, r5, r6, lr}
 8012796:	4d0d      	ldr	r5, [pc, #52]	@ (80127cc <__libc_init_array+0x38>)
 8012798:	4c0d      	ldr	r4, [pc, #52]	@ (80127d0 <__libc_init_array+0x3c>)
 801279a:	1b64      	subs	r4, r4, r5
 801279c:	10a4      	asrs	r4, r4, #2
 801279e:	2600      	movs	r6, #0
 80127a0:	42a6      	cmp	r6, r4
 80127a2:	d109      	bne.n	80127b8 <__libc_init_array+0x24>
 80127a4:	4d0b      	ldr	r5, [pc, #44]	@ (80127d4 <__libc_init_array+0x40>)
 80127a6:	4c0c      	ldr	r4, [pc, #48]	@ (80127d8 <__libc_init_array+0x44>)
 80127a8:	f002 f84e 	bl	8014848 <_init>
 80127ac:	1b64      	subs	r4, r4, r5
 80127ae:	10a4      	asrs	r4, r4, #2
 80127b0:	2600      	movs	r6, #0
 80127b2:	42a6      	cmp	r6, r4
 80127b4:	d105      	bne.n	80127c2 <__libc_init_array+0x2e>
 80127b6:	bd70      	pop	{r4, r5, r6, pc}
 80127b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80127bc:	4798      	blx	r3
 80127be:	3601      	adds	r6, #1
 80127c0:	e7ee      	b.n	80127a0 <__libc_init_array+0xc>
 80127c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80127c6:	4798      	blx	r3
 80127c8:	3601      	adds	r6, #1
 80127ca:	e7f2      	b.n	80127b2 <__libc_init_array+0x1e>
 80127cc:	080168fc 	.word	0x080168fc
 80127d0:	080168fc 	.word	0x080168fc
 80127d4:	080168fc 	.word	0x080168fc
 80127d8:	08016900 	.word	0x08016900

080127dc <__retarget_lock_init_recursive>:
 80127dc:	4770      	bx	lr

080127de <__retarget_lock_acquire_recursive>:
 80127de:	4770      	bx	lr

080127e0 <__retarget_lock_release_recursive>:
 80127e0:	4770      	bx	lr

080127e2 <memcpy>:
 80127e2:	440a      	add	r2, r1
 80127e4:	4291      	cmp	r1, r2
 80127e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80127ea:	d100      	bne.n	80127ee <memcpy+0xc>
 80127ec:	4770      	bx	lr
 80127ee:	b510      	push	{r4, lr}
 80127f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80127f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80127f8:	4291      	cmp	r1, r2
 80127fa:	d1f9      	bne.n	80127f0 <memcpy+0xe>
 80127fc:	bd10      	pop	{r4, pc}

080127fe <quorem>:
 80127fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012802:	6903      	ldr	r3, [r0, #16]
 8012804:	690c      	ldr	r4, [r1, #16]
 8012806:	42a3      	cmp	r3, r4
 8012808:	4607      	mov	r7, r0
 801280a:	db7e      	blt.n	801290a <quorem+0x10c>
 801280c:	3c01      	subs	r4, #1
 801280e:	f101 0814 	add.w	r8, r1, #20
 8012812:	00a3      	lsls	r3, r4, #2
 8012814:	f100 0514 	add.w	r5, r0, #20
 8012818:	9300      	str	r3, [sp, #0]
 801281a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801281e:	9301      	str	r3, [sp, #4]
 8012820:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012824:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012828:	3301      	adds	r3, #1
 801282a:	429a      	cmp	r2, r3
 801282c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012830:	fbb2 f6f3 	udiv	r6, r2, r3
 8012834:	d32e      	bcc.n	8012894 <quorem+0x96>
 8012836:	f04f 0a00 	mov.w	sl, #0
 801283a:	46c4      	mov	ip, r8
 801283c:	46ae      	mov	lr, r5
 801283e:	46d3      	mov	fp, sl
 8012840:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012844:	b298      	uxth	r0, r3
 8012846:	fb06 a000 	mla	r0, r6, r0, sl
 801284a:	0c02      	lsrs	r2, r0, #16
 801284c:	0c1b      	lsrs	r3, r3, #16
 801284e:	fb06 2303 	mla	r3, r6, r3, r2
 8012852:	f8de 2000 	ldr.w	r2, [lr]
 8012856:	b280      	uxth	r0, r0
 8012858:	b292      	uxth	r2, r2
 801285a:	1a12      	subs	r2, r2, r0
 801285c:	445a      	add	r2, fp
 801285e:	f8de 0000 	ldr.w	r0, [lr]
 8012862:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012866:	b29b      	uxth	r3, r3
 8012868:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801286c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012870:	b292      	uxth	r2, r2
 8012872:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012876:	45e1      	cmp	r9, ip
 8012878:	f84e 2b04 	str.w	r2, [lr], #4
 801287c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012880:	d2de      	bcs.n	8012840 <quorem+0x42>
 8012882:	9b00      	ldr	r3, [sp, #0]
 8012884:	58eb      	ldr	r3, [r5, r3]
 8012886:	b92b      	cbnz	r3, 8012894 <quorem+0x96>
 8012888:	9b01      	ldr	r3, [sp, #4]
 801288a:	3b04      	subs	r3, #4
 801288c:	429d      	cmp	r5, r3
 801288e:	461a      	mov	r2, r3
 8012890:	d32f      	bcc.n	80128f2 <quorem+0xf4>
 8012892:	613c      	str	r4, [r7, #16]
 8012894:	4638      	mov	r0, r7
 8012896:	f001 f97d 	bl	8013b94 <__mcmp>
 801289a:	2800      	cmp	r0, #0
 801289c:	db25      	blt.n	80128ea <quorem+0xec>
 801289e:	4629      	mov	r1, r5
 80128a0:	2000      	movs	r0, #0
 80128a2:	f858 2b04 	ldr.w	r2, [r8], #4
 80128a6:	f8d1 c000 	ldr.w	ip, [r1]
 80128aa:	fa1f fe82 	uxth.w	lr, r2
 80128ae:	fa1f f38c 	uxth.w	r3, ip
 80128b2:	eba3 030e 	sub.w	r3, r3, lr
 80128b6:	4403      	add	r3, r0
 80128b8:	0c12      	lsrs	r2, r2, #16
 80128ba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80128be:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80128c2:	b29b      	uxth	r3, r3
 80128c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80128c8:	45c1      	cmp	r9, r8
 80128ca:	f841 3b04 	str.w	r3, [r1], #4
 80128ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80128d2:	d2e6      	bcs.n	80128a2 <quorem+0xa4>
 80128d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80128d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80128dc:	b922      	cbnz	r2, 80128e8 <quorem+0xea>
 80128de:	3b04      	subs	r3, #4
 80128e0:	429d      	cmp	r5, r3
 80128e2:	461a      	mov	r2, r3
 80128e4:	d30b      	bcc.n	80128fe <quorem+0x100>
 80128e6:	613c      	str	r4, [r7, #16]
 80128e8:	3601      	adds	r6, #1
 80128ea:	4630      	mov	r0, r6
 80128ec:	b003      	add	sp, #12
 80128ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128f2:	6812      	ldr	r2, [r2, #0]
 80128f4:	3b04      	subs	r3, #4
 80128f6:	2a00      	cmp	r2, #0
 80128f8:	d1cb      	bne.n	8012892 <quorem+0x94>
 80128fa:	3c01      	subs	r4, #1
 80128fc:	e7c6      	b.n	801288c <quorem+0x8e>
 80128fe:	6812      	ldr	r2, [r2, #0]
 8012900:	3b04      	subs	r3, #4
 8012902:	2a00      	cmp	r2, #0
 8012904:	d1ef      	bne.n	80128e6 <quorem+0xe8>
 8012906:	3c01      	subs	r4, #1
 8012908:	e7ea      	b.n	80128e0 <quorem+0xe2>
 801290a:	2000      	movs	r0, #0
 801290c:	e7ee      	b.n	80128ec <quorem+0xee>
	...

08012910 <_dtoa_r>:
 8012910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012914:	69c7      	ldr	r7, [r0, #28]
 8012916:	b097      	sub	sp, #92	@ 0x5c
 8012918:	ed8d 0b04 	vstr	d0, [sp, #16]
 801291c:	ec55 4b10 	vmov	r4, r5, d0
 8012920:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012922:	9107      	str	r1, [sp, #28]
 8012924:	4681      	mov	r9, r0
 8012926:	920c      	str	r2, [sp, #48]	@ 0x30
 8012928:	9311      	str	r3, [sp, #68]	@ 0x44
 801292a:	b97f      	cbnz	r7, 801294c <_dtoa_r+0x3c>
 801292c:	2010      	movs	r0, #16
 801292e:	f000 fe09 	bl	8013544 <malloc>
 8012932:	4602      	mov	r2, r0
 8012934:	f8c9 001c 	str.w	r0, [r9, #28]
 8012938:	b920      	cbnz	r0, 8012944 <_dtoa_r+0x34>
 801293a:	4ba9      	ldr	r3, [pc, #676]	@ (8012be0 <_dtoa_r+0x2d0>)
 801293c:	21ef      	movs	r1, #239	@ 0xef
 801293e:	48a9      	ldr	r0, [pc, #676]	@ (8012be4 <_dtoa_r+0x2d4>)
 8012940:	f001 fc44 	bl	80141cc <__assert_func>
 8012944:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012948:	6007      	str	r7, [r0, #0]
 801294a:	60c7      	str	r7, [r0, #12]
 801294c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012950:	6819      	ldr	r1, [r3, #0]
 8012952:	b159      	cbz	r1, 801296c <_dtoa_r+0x5c>
 8012954:	685a      	ldr	r2, [r3, #4]
 8012956:	604a      	str	r2, [r1, #4]
 8012958:	2301      	movs	r3, #1
 801295a:	4093      	lsls	r3, r2
 801295c:	608b      	str	r3, [r1, #8]
 801295e:	4648      	mov	r0, r9
 8012960:	f000 fee6 	bl	8013730 <_Bfree>
 8012964:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012968:	2200      	movs	r2, #0
 801296a:	601a      	str	r2, [r3, #0]
 801296c:	1e2b      	subs	r3, r5, #0
 801296e:	bfb9      	ittee	lt
 8012970:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012974:	9305      	strlt	r3, [sp, #20]
 8012976:	2300      	movge	r3, #0
 8012978:	6033      	strge	r3, [r6, #0]
 801297a:	9f05      	ldr	r7, [sp, #20]
 801297c:	4b9a      	ldr	r3, [pc, #616]	@ (8012be8 <_dtoa_r+0x2d8>)
 801297e:	bfbc      	itt	lt
 8012980:	2201      	movlt	r2, #1
 8012982:	6032      	strlt	r2, [r6, #0]
 8012984:	43bb      	bics	r3, r7
 8012986:	d112      	bne.n	80129ae <_dtoa_r+0x9e>
 8012988:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801298a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801298e:	6013      	str	r3, [r2, #0]
 8012990:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012994:	4323      	orrs	r3, r4
 8012996:	f000 855a 	beq.w	801344e <_dtoa_r+0xb3e>
 801299a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801299c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012bfc <_dtoa_r+0x2ec>
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	f000 855c 	beq.w	801345e <_dtoa_r+0xb4e>
 80129a6:	f10a 0303 	add.w	r3, sl, #3
 80129aa:	f000 bd56 	b.w	801345a <_dtoa_r+0xb4a>
 80129ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 80129b2:	2200      	movs	r2, #0
 80129b4:	ec51 0b17 	vmov	r0, r1, d7
 80129b8:	2300      	movs	r3, #0
 80129ba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80129be:	f7ee f8ab 	bl	8000b18 <__aeabi_dcmpeq>
 80129c2:	4680      	mov	r8, r0
 80129c4:	b158      	cbz	r0, 80129de <_dtoa_r+0xce>
 80129c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80129c8:	2301      	movs	r3, #1
 80129ca:	6013      	str	r3, [r2, #0]
 80129cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80129ce:	b113      	cbz	r3, 80129d6 <_dtoa_r+0xc6>
 80129d0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80129d2:	4b86      	ldr	r3, [pc, #536]	@ (8012bec <_dtoa_r+0x2dc>)
 80129d4:	6013      	str	r3, [r2, #0]
 80129d6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012c00 <_dtoa_r+0x2f0>
 80129da:	f000 bd40 	b.w	801345e <_dtoa_r+0xb4e>
 80129de:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80129e2:	aa14      	add	r2, sp, #80	@ 0x50
 80129e4:	a915      	add	r1, sp, #84	@ 0x54
 80129e6:	4648      	mov	r0, r9
 80129e8:	f001 f984 	bl	8013cf4 <__d2b>
 80129ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80129f0:	9002      	str	r0, [sp, #8]
 80129f2:	2e00      	cmp	r6, #0
 80129f4:	d078      	beq.n	8012ae8 <_dtoa_r+0x1d8>
 80129f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80129f8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80129fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012a00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012a04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012a08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012a0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012a10:	4619      	mov	r1, r3
 8012a12:	2200      	movs	r2, #0
 8012a14:	4b76      	ldr	r3, [pc, #472]	@ (8012bf0 <_dtoa_r+0x2e0>)
 8012a16:	f7ed fc5f 	bl	80002d8 <__aeabi_dsub>
 8012a1a:	a36b      	add	r3, pc, #428	@ (adr r3, 8012bc8 <_dtoa_r+0x2b8>)
 8012a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a20:	f7ed fe12 	bl	8000648 <__aeabi_dmul>
 8012a24:	a36a      	add	r3, pc, #424	@ (adr r3, 8012bd0 <_dtoa_r+0x2c0>)
 8012a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a2a:	f7ed fc57 	bl	80002dc <__adddf3>
 8012a2e:	4604      	mov	r4, r0
 8012a30:	4630      	mov	r0, r6
 8012a32:	460d      	mov	r5, r1
 8012a34:	f7ed fd9e 	bl	8000574 <__aeabi_i2d>
 8012a38:	a367      	add	r3, pc, #412	@ (adr r3, 8012bd8 <_dtoa_r+0x2c8>)
 8012a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a3e:	f7ed fe03 	bl	8000648 <__aeabi_dmul>
 8012a42:	4602      	mov	r2, r0
 8012a44:	460b      	mov	r3, r1
 8012a46:	4620      	mov	r0, r4
 8012a48:	4629      	mov	r1, r5
 8012a4a:	f7ed fc47 	bl	80002dc <__adddf3>
 8012a4e:	4604      	mov	r4, r0
 8012a50:	460d      	mov	r5, r1
 8012a52:	f7ee f8a9 	bl	8000ba8 <__aeabi_d2iz>
 8012a56:	2200      	movs	r2, #0
 8012a58:	4607      	mov	r7, r0
 8012a5a:	2300      	movs	r3, #0
 8012a5c:	4620      	mov	r0, r4
 8012a5e:	4629      	mov	r1, r5
 8012a60:	f7ee f864 	bl	8000b2c <__aeabi_dcmplt>
 8012a64:	b140      	cbz	r0, 8012a78 <_dtoa_r+0x168>
 8012a66:	4638      	mov	r0, r7
 8012a68:	f7ed fd84 	bl	8000574 <__aeabi_i2d>
 8012a6c:	4622      	mov	r2, r4
 8012a6e:	462b      	mov	r3, r5
 8012a70:	f7ee f852 	bl	8000b18 <__aeabi_dcmpeq>
 8012a74:	b900      	cbnz	r0, 8012a78 <_dtoa_r+0x168>
 8012a76:	3f01      	subs	r7, #1
 8012a78:	2f16      	cmp	r7, #22
 8012a7a:	d852      	bhi.n	8012b22 <_dtoa_r+0x212>
 8012a7c:	4b5d      	ldr	r3, [pc, #372]	@ (8012bf4 <_dtoa_r+0x2e4>)
 8012a7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012a8a:	f7ee f84f 	bl	8000b2c <__aeabi_dcmplt>
 8012a8e:	2800      	cmp	r0, #0
 8012a90:	d049      	beq.n	8012b26 <_dtoa_r+0x216>
 8012a92:	3f01      	subs	r7, #1
 8012a94:	2300      	movs	r3, #0
 8012a96:	9310      	str	r3, [sp, #64]	@ 0x40
 8012a98:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012a9a:	1b9b      	subs	r3, r3, r6
 8012a9c:	1e5a      	subs	r2, r3, #1
 8012a9e:	bf45      	ittet	mi
 8012aa0:	f1c3 0301 	rsbmi	r3, r3, #1
 8012aa4:	9300      	strmi	r3, [sp, #0]
 8012aa6:	2300      	movpl	r3, #0
 8012aa8:	2300      	movmi	r3, #0
 8012aaa:	9206      	str	r2, [sp, #24]
 8012aac:	bf54      	ite	pl
 8012aae:	9300      	strpl	r3, [sp, #0]
 8012ab0:	9306      	strmi	r3, [sp, #24]
 8012ab2:	2f00      	cmp	r7, #0
 8012ab4:	db39      	blt.n	8012b2a <_dtoa_r+0x21a>
 8012ab6:	9b06      	ldr	r3, [sp, #24]
 8012ab8:	970d      	str	r7, [sp, #52]	@ 0x34
 8012aba:	443b      	add	r3, r7
 8012abc:	9306      	str	r3, [sp, #24]
 8012abe:	2300      	movs	r3, #0
 8012ac0:	9308      	str	r3, [sp, #32]
 8012ac2:	9b07      	ldr	r3, [sp, #28]
 8012ac4:	2b09      	cmp	r3, #9
 8012ac6:	d863      	bhi.n	8012b90 <_dtoa_r+0x280>
 8012ac8:	2b05      	cmp	r3, #5
 8012aca:	bfc4      	itt	gt
 8012acc:	3b04      	subgt	r3, #4
 8012ace:	9307      	strgt	r3, [sp, #28]
 8012ad0:	9b07      	ldr	r3, [sp, #28]
 8012ad2:	f1a3 0302 	sub.w	r3, r3, #2
 8012ad6:	bfcc      	ite	gt
 8012ad8:	2400      	movgt	r4, #0
 8012ada:	2401      	movle	r4, #1
 8012adc:	2b03      	cmp	r3, #3
 8012ade:	d863      	bhi.n	8012ba8 <_dtoa_r+0x298>
 8012ae0:	e8df f003 	tbb	[pc, r3]
 8012ae4:	2b375452 	.word	0x2b375452
 8012ae8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012aec:	441e      	add	r6, r3
 8012aee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012af2:	2b20      	cmp	r3, #32
 8012af4:	bfc1      	itttt	gt
 8012af6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012afa:	409f      	lslgt	r7, r3
 8012afc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012b00:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012b04:	bfd6      	itet	le
 8012b06:	f1c3 0320 	rsble	r3, r3, #32
 8012b0a:	ea47 0003 	orrgt.w	r0, r7, r3
 8012b0e:	fa04 f003 	lslle.w	r0, r4, r3
 8012b12:	f7ed fd1f 	bl	8000554 <__aeabi_ui2d>
 8012b16:	2201      	movs	r2, #1
 8012b18:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012b1c:	3e01      	subs	r6, #1
 8012b1e:	9212      	str	r2, [sp, #72]	@ 0x48
 8012b20:	e776      	b.n	8012a10 <_dtoa_r+0x100>
 8012b22:	2301      	movs	r3, #1
 8012b24:	e7b7      	b.n	8012a96 <_dtoa_r+0x186>
 8012b26:	9010      	str	r0, [sp, #64]	@ 0x40
 8012b28:	e7b6      	b.n	8012a98 <_dtoa_r+0x188>
 8012b2a:	9b00      	ldr	r3, [sp, #0]
 8012b2c:	1bdb      	subs	r3, r3, r7
 8012b2e:	9300      	str	r3, [sp, #0]
 8012b30:	427b      	negs	r3, r7
 8012b32:	9308      	str	r3, [sp, #32]
 8012b34:	2300      	movs	r3, #0
 8012b36:	930d      	str	r3, [sp, #52]	@ 0x34
 8012b38:	e7c3      	b.n	8012ac2 <_dtoa_r+0x1b2>
 8012b3a:	2301      	movs	r3, #1
 8012b3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b40:	eb07 0b03 	add.w	fp, r7, r3
 8012b44:	f10b 0301 	add.w	r3, fp, #1
 8012b48:	2b01      	cmp	r3, #1
 8012b4a:	9303      	str	r3, [sp, #12]
 8012b4c:	bfb8      	it	lt
 8012b4e:	2301      	movlt	r3, #1
 8012b50:	e006      	b.n	8012b60 <_dtoa_r+0x250>
 8012b52:	2301      	movs	r3, #1
 8012b54:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	dd28      	ble.n	8012bae <_dtoa_r+0x29e>
 8012b5c:	469b      	mov	fp, r3
 8012b5e:	9303      	str	r3, [sp, #12]
 8012b60:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012b64:	2100      	movs	r1, #0
 8012b66:	2204      	movs	r2, #4
 8012b68:	f102 0514 	add.w	r5, r2, #20
 8012b6c:	429d      	cmp	r5, r3
 8012b6e:	d926      	bls.n	8012bbe <_dtoa_r+0x2ae>
 8012b70:	6041      	str	r1, [r0, #4]
 8012b72:	4648      	mov	r0, r9
 8012b74:	f000 fd9c 	bl	80136b0 <_Balloc>
 8012b78:	4682      	mov	sl, r0
 8012b7a:	2800      	cmp	r0, #0
 8012b7c:	d142      	bne.n	8012c04 <_dtoa_r+0x2f4>
 8012b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8012bf8 <_dtoa_r+0x2e8>)
 8012b80:	4602      	mov	r2, r0
 8012b82:	f240 11af 	movw	r1, #431	@ 0x1af
 8012b86:	e6da      	b.n	801293e <_dtoa_r+0x2e>
 8012b88:	2300      	movs	r3, #0
 8012b8a:	e7e3      	b.n	8012b54 <_dtoa_r+0x244>
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	e7d5      	b.n	8012b3c <_dtoa_r+0x22c>
 8012b90:	2401      	movs	r4, #1
 8012b92:	2300      	movs	r3, #0
 8012b94:	9307      	str	r3, [sp, #28]
 8012b96:	9409      	str	r4, [sp, #36]	@ 0x24
 8012b98:	f04f 3bff 	mov.w	fp, #4294967295
 8012b9c:	2200      	movs	r2, #0
 8012b9e:	f8cd b00c 	str.w	fp, [sp, #12]
 8012ba2:	2312      	movs	r3, #18
 8012ba4:	920c      	str	r2, [sp, #48]	@ 0x30
 8012ba6:	e7db      	b.n	8012b60 <_dtoa_r+0x250>
 8012ba8:	2301      	movs	r3, #1
 8012baa:	9309      	str	r3, [sp, #36]	@ 0x24
 8012bac:	e7f4      	b.n	8012b98 <_dtoa_r+0x288>
 8012bae:	f04f 0b01 	mov.w	fp, #1
 8012bb2:	f8cd b00c 	str.w	fp, [sp, #12]
 8012bb6:	465b      	mov	r3, fp
 8012bb8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012bbc:	e7d0      	b.n	8012b60 <_dtoa_r+0x250>
 8012bbe:	3101      	adds	r1, #1
 8012bc0:	0052      	lsls	r2, r2, #1
 8012bc2:	e7d1      	b.n	8012b68 <_dtoa_r+0x258>
 8012bc4:	f3af 8000 	nop.w
 8012bc8:	636f4361 	.word	0x636f4361
 8012bcc:	3fd287a7 	.word	0x3fd287a7
 8012bd0:	8b60c8b3 	.word	0x8b60c8b3
 8012bd4:	3fc68a28 	.word	0x3fc68a28
 8012bd8:	509f79fb 	.word	0x509f79fb
 8012bdc:	3fd34413 	.word	0x3fd34413
 8012be0:	080165c1 	.word	0x080165c1
 8012be4:	080165d8 	.word	0x080165d8
 8012be8:	7ff00000 	.word	0x7ff00000
 8012bec:	08016591 	.word	0x08016591
 8012bf0:	3ff80000 	.word	0x3ff80000
 8012bf4:	08016728 	.word	0x08016728
 8012bf8:	08016630 	.word	0x08016630
 8012bfc:	080165bd 	.word	0x080165bd
 8012c00:	08016590 	.word	0x08016590
 8012c04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012c08:	6018      	str	r0, [r3, #0]
 8012c0a:	9b03      	ldr	r3, [sp, #12]
 8012c0c:	2b0e      	cmp	r3, #14
 8012c0e:	f200 80a1 	bhi.w	8012d54 <_dtoa_r+0x444>
 8012c12:	2c00      	cmp	r4, #0
 8012c14:	f000 809e 	beq.w	8012d54 <_dtoa_r+0x444>
 8012c18:	2f00      	cmp	r7, #0
 8012c1a:	dd33      	ble.n	8012c84 <_dtoa_r+0x374>
 8012c1c:	4b9c      	ldr	r3, [pc, #624]	@ (8012e90 <_dtoa_r+0x580>)
 8012c1e:	f007 020f 	and.w	r2, r7, #15
 8012c22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c26:	ed93 7b00 	vldr	d7, [r3]
 8012c2a:	05f8      	lsls	r0, r7, #23
 8012c2c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012c30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012c34:	d516      	bpl.n	8012c64 <_dtoa_r+0x354>
 8012c36:	4b97      	ldr	r3, [pc, #604]	@ (8012e94 <_dtoa_r+0x584>)
 8012c38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012c3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012c40:	f7ed fe2c 	bl	800089c <__aeabi_ddiv>
 8012c44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012c48:	f004 040f 	and.w	r4, r4, #15
 8012c4c:	2603      	movs	r6, #3
 8012c4e:	4d91      	ldr	r5, [pc, #580]	@ (8012e94 <_dtoa_r+0x584>)
 8012c50:	b954      	cbnz	r4, 8012c68 <_dtoa_r+0x358>
 8012c52:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012c56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012c5a:	f7ed fe1f 	bl	800089c <__aeabi_ddiv>
 8012c5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012c62:	e028      	b.n	8012cb6 <_dtoa_r+0x3a6>
 8012c64:	2602      	movs	r6, #2
 8012c66:	e7f2      	b.n	8012c4e <_dtoa_r+0x33e>
 8012c68:	07e1      	lsls	r1, r4, #31
 8012c6a:	d508      	bpl.n	8012c7e <_dtoa_r+0x36e>
 8012c6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012c70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012c74:	f7ed fce8 	bl	8000648 <__aeabi_dmul>
 8012c78:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012c7c:	3601      	adds	r6, #1
 8012c7e:	1064      	asrs	r4, r4, #1
 8012c80:	3508      	adds	r5, #8
 8012c82:	e7e5      	b.n	8012c50 <_dtoa_r+0x340>
 8012c84:	f000 80af 	beq.w	8012de6 <_dtoa_r+0x4d6>
 8012c88:	427c      	negs	r4, r7
 8012c8a:	4b81      	ldr	r3, [pc, #516]	@ (8012e90 <_dtoa_r+0x580>)
 8012c8c:	4d81      	ldr	r5, [pc, #516]	@ (8012e94 <_dtoa_r+0x584>)
 8012c8e:	f004 020f 	and.w	r2, r4, #15
 8012c92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012c9e:	f7ed fcd3 	bl	8000648 <__aeabi_dmul>
 8012ca2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012ca6:	1124      	asrs	r4, r4, #4
 8012ca8:	2300      	movs	r3, #0
 8012caa:	2602      	movs	r6, #2
 8012cac:	2c00      	cmp	r4, #0
 8012cae:	f040 808f 	bne.w	8012dd0 <_dtoa_r+0x4c0>
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d1d3      	bne.n	8012c5e <_dtoa_r+0x34e>
 8012cb6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012cb8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	f000 8094 	beq.w	8012dea <_dtoa_r+0x4da>
 8012cc2:	4b75      	ldr	r3, [pc, #468]	@ (8012e98 <_dtoa_r+0x588>)
 8012cc4:	2200      	movs	r2, #0
 8012cc6:	4620      	mov	r0, r4
 8012cc8:	4629      	mov	r1, r5
 8012cca:	f7ed ff2f 	bl	8000b2c <__aeabi_dcmplt>
 8012cce:	2800      	cmp	r0, #0
 8012cd0:	f000 808b 	beq.w	8012dea <_dtoa_r+0x4da>
 8012cd4:	9b03      	ldr	r3, [sp, #12]
 8012cd6:	2b00      	cmp	r3, #0
 8012cd8:	f000 8087 	beq.w	8012dea <_dtoa_r+0x4da>
 8012cdc:	f1bb 0f00 	cmp.w	fp, #0
 8012ce0:	dd34      	ble.n	8012d4c <_dtoa_r+0x43c>
 8012ce2:	4620      	mov	r0, r4
 8012ce4:	4b6d      	ldr	r3, [pc, #436]	@ (8012e9c <_dtoa_r+0x58c>)
 8012ce6:	2200      	movs	r2, #0
 8012ce8:	4629      	mov	r1, r5
 8012cea:	f7ed fcad 	bl	8000648 <__aeabi_dmul>
 8012cee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012cf2:	f107 38ff 	add.w	r8, r7, #4294967295
 8012cf6:	3601      	adds	r6, #1
 8012cf8:	465c      	mov	r4, fp
 8012cfa:	4630      	mov	r0, r6
 8012cfc:	f7ed fc3a 	bl	8000574 <__aeabi_i2d>
 8012d00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d04:	f7ed fca0 	bl	8000648 <__aeabi_dmul>
 8012d08:	4b65      	ldr	r3, [pc, #404]	@ (8012ea0 <_dtoa_r+0x590>)
 8012d0a:	2200      	movs	r2, #0
 8012d0c:	f7ed fae6 	bl	80002dc <__adddf3>
 8012d10:	4605      	mov	r5, r0
 8012d12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012d16:	2c00      	cmp	r4, #0
 8012d18:	d16a      	bne.n	8012df0 <_dtoa_r+0x4e0>
 8012d1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d1e:	4b61      	ldr	r3, [pc, #388]	@ (8012ea4 <_dtoa_r+0x594>)
 8012d20:	2200      	movs	r2, #0
 8012d22:	f7ed fad9 	bl	80002d8 <__aeabi_dsub>
 8012d26:	4602      	mov	r2, r0
 8012d28:	460b      	mov	r3, r1
 8012d2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012d2e:	462a      	mov	r2, r5
 8012d30:	4633      	mov	r3, r6
 8012d32:	f7ed ff19 	bl	8000b68 <__aeabi_dcmpgt>
 8012d36:	2800      	cmp	r0, #0
 8012d38:	f040 8298 	bne.w	801326c <_dtoa_r+0x95c>
 8012d3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d40:	462a      	mov	r2, r5
 8012d42:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012d46:	f7ed fef1 	bl	8000b2c <__aeabi_dcmplt>
 8012d4a:	bb38      	cbnz	r0, 8012d9c <_dtoa_r+0x48c>
 8012d4c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012d50:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012d54:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	f2c0 8157 	blt.w	801300a <_dtoa_r+0x6fa>
 8012d5c:	2f0e      	cmp	r7, #14
 8012d5e:	f300 8154 	bgt.w	801300a <_dtoa_r+0x6fa>
 8012d62:	4b4b      	ldr	r3, [pc, #300]	@ (8012e90 <_dtoa_r+0x580>)
 8012d64:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012d68:	ed93 7b00 	vldr	d7, [r3]
 8012d6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	ed8d 7b00 	vstr	d7, [sp]
 8012d74:	f280 80e5 	bge.w	8012f42 <_dtoa_r+0x632>
 8012d78:	9b03      	ldr	r3, [sp, #12]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	f300 80e1 	bgt.w	8012f42 <_dtoa_r+0x632>
 8012d80:	d10c      	bne.n	8012d9c <_dtoa_r+0x48c>
 8012d82:	4b48      	ldr	r3, [pc, #288]	@ (8012ea4 <_dtoa_r+0x594>)
 8012d84:	2200      	movs	r2, #0
 8012d86:	ec51 0b17 	vmov	r0, r1, d7
 8012d8a:	f7ed fc5d 	bl	8000648 <__aeabi_dmul>
 8012d8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d92:	f7ed fedf 	bl	8000b54 <__aeabi_dcmpge>
 8012d96:	2800      	cmp	r0, #0
 8012d98:	f000 8266 	beq.w	8013268 <_dtoa_r+0x958>
 8012d9c:	2400      	movs	r4, #0
 8012d9e:	4625      	mov	r5, r4
 8012da0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012da2:	4656      	mov	r6, sl
 8012da4:	ea6f 0803 	mvn.w	r8, r3
 8012da8:	2700      	movs	r7, #0
 8012daa:	4621      	mov	r1, r4
 8012dac:	4648      	mov	r0, r9
 8012dae:	f000 fcbf 	bl	8013730 <_Bfree>
 8012db2:	2d00      	cmp	r5, #0
 8012db4:	f000 80bd 	beq.w	8012f32 <_dtoa_r+0x622>
 8012db8:	b12f      	cbz	r7, 8012dc6 <_dtoa_r+0x4b6>
 8012dba:	42af      	cmp	r7, r5
 8012dbc:	d003      	beq.n	8012dc6 <_dtoa_r+0x4b6>
 8012dbe:	4639      	mov	r1, r7
 8012dc0:	4648      	mov	r0, r9
 8012dc2:	f000 fcb5 	bl	8013730 <_Bfree>
 8012dc6:	4629      	mov	r1, r5
 8012dc8:	4648      	mov	r0, r9
 8012dca:	f000 fcb1 	bl	8013730 <_Bfree>
 8012dce:	e0b0      	b.n	8012f32 <_dtoa_r+0x622>
 8012dd0:	07e2      	lsls	r2, r4, #31
 8012dd2:	d505      	bpl.n	8012de0 <_dtoa_r+0x4d0>
 8012dd4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012dd8:	f7ed fc36 	bl	8000648 <__aeabi_dmul>
 8012ddc:	3601      	adds	r6, #1
 8012dde:	2301      	movs	r3, #1
 8012de0:	1064      	asrs	r4, r4, #1
 8012de2:	3508      	adds	r5, #8
 8012de4:	e762      	b.n	8012cac <_dtoa_r+0x39c>
 8012de6:	2602      	movs	r6, #2
 8012de8:	e765      	b.n	8012cb6 <_dtoa_r+0x3a6>
 8012dea:	9c03      	ldr	r4, [sp, #12]
 8012dec:	46b8      	mov	r8, r7
 8012dee:	e784      	b.n	8012cfa <_dtoa_r+0x3ea>
 8012df0:	4b27      	ldr	r3, [pc, #156]	@ (8012e90 <_dtoa_r+0x580>)
 8012df2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012df4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012df8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012dfc:	4454      	add	r4, sl
 8012dfe:	2900      	cmp	r1, #0
 8012e00:	d054      	beq.n	8012eac <_dtoa_r+0x59c>
 8012e02:	4929      	ldr	r1, [pc, #164]	@ (8012ea8 <_dtoa_r+0x598>)
 8012e04:	2000      	movs	r0, #0
 8012e06:	f7ed fd49 	bl	800089c <__aeabi_ddiv>
 8012e0a:	4633      	mov	r3, r6
 8012e0c:	462a      	mov	r2, r5
 8012e0e:	f7ed fa63 	bl	80002d8 <__aeabi_dsub>
 8012e12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012e16:	4656      	mov	r6, sl
 8012e18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e1c:	f7ed fec4 	bl	8000ba8 <__aeabi_d2iz>
 8012e20:	4605      	mov	r5, r0
 8012e22:	f7ed fba7 	bl	8000574 <__aeabi_i2d>
 8012e26:	4602      	mov	r2, r0
 8012e28:	460b      	mov	r3, r1
 8012e2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e2e:	f7ed fa53 	bl	80002d8 <__aeabi_dsub>
 8012e32:	3530      	adds	r5, #48	@ 0x30
 8012e34:	4602      	mov	r2, r0
 8012e36:	460b      	mov	r3, r1
 8012e38:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012e3c:	f806 5b01 	strb.w	r5, [r6], #1
 8012e40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012e44:	f7ed fe72 	bl	8000b2c <__aeabi_dcmplt>
 8012e48:	2800      	cmp	r0, #0
 8012e4a:	d172      	bne.n	8012f32 <_dtoa_r+0x622>
 8012e4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e50:	4911      	ldr	r1, [pc, #68]	@ (8012e98 <_dtoa_r+0x588>)
 8012e52:	2000      	movs	r0, #0
 8012e54:	f7ed fa40 	bl	80002d8 <__aeabi_dsub>
 8012e58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012e5c:	f7ed fe66 	bl	8000b2c <__aeabi_dcmplt>
 8012e60:	2800      	cmp	r0, #0
 8012e62:	f040 80b4 	bne.w	8012fce <_dtoa_r+0x6be>
 8012e66:	42a6      	cmp	r6, r4
 8012e68:	f43f af70 	beq.w	8012d4c <_dtoa_r+0x43c>
 8012e6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012e70:	4b0a      	ldr	r3, [pc, #40]	@ (8012e9c <_dtoa_r+0x58c>)
 8012e72:	2200      	movs	r2, #0
 8012e74:	f7ed fbe8 	bl	8000648 <__aeabi_dmul>
 8012e78:	4b08      	ldr	r3, [pc, #32]	@ (8012e9c <_dtoa_r+0x58c>)
 8012e7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012e7e:	2200      	movs	r2, #0
 8012e80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e84:	f7ed fbe0 	bl	8000648 <__aeabi_dmul>
 8012e88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012e8c:	e7c4      	b.n	8012e18 <_dtoa_r+0x508>
 8012e8e:	bf00      	nop
 8012e90:	08016728 	.word	0x08016728
 8012e94:	08016700 	.word	0x08016700
 8012e98:	3ff00000 	.word	0x3ff00000
 8012e9c:	40240000 	.word	0x40240000
 8012ea0:	401c0000 	.word	0x401c0000
 8012ea4:	40140000 	.word	0x40140000
 8012ea8:	3fe00000 	.word	0x3fe00000
 8012eac:	4631      	mov	r1, r6
 8012eae:	4628      	mov	r0, r5
 8012eb0:	f7ed fbca 	bl	8000648 <__aeabi_dmul>
 8012eb4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012eb8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012eba:	4656      	mov	r6, sl
 8012ebc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ec0:	f7ed fe72 	bl	8000ba8 <__aeabi_d2iz>
 8012ec4:	4605      	mov	r5, r0
 8012ec6:	f7ed fb55 	bl	8000574 <__aeabi_i2d>
 8012eca:	4602      	mov	r2, r0
 8012ecc:	460b      	mov	r3, r1
 8012ece:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ed2:	f7ed fa01 	bl	80002d8 <__aeabi_dsub>
 8012ed6:	3530      	adds	r5, #48	@ 0x30
 8012ed8:	f806 5b01 	strb.w	r5, [r6], #1
 8012edc:	4602      	mov	r2, r0
 8012ede:	460b      	mov	r3, r1
 8012ee0:	42a6      	cmp	r6, r4
 8012ee2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012ee6:	f04f 0200 	mov.w	r2, #0
 8012eea:	d124      	bne.n	8012f36 <_dtoa_r+0x626>
 8012eec:	4baf      	ldr	r3, [pc, #700]	@ (80131ac <_dtoa_r+0x89c>)
 8012eee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012ef2:	f7ed f9f3 	bl	80002dc <__adddf3>
 8012ef6:	4602      	mov	r2, r0
 8012ef8:	460b      	mov	r3, r1
 8012efa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012efe:	f7ed fe33 	bl	8000b68 <__aeabi_dcmpgt>
 8012f02:	2800      	cmp	r0, #0
 8012f04:	d163      	bne.n	8012fce <_dtoa_r+0x6be>
 8012f06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012f0a:	49a8      	ldr	r1, [pc, #672]	@ (80131ac <_dtoa_r+0x89c>)
 8012f0c:	2000      	movs	r0, #0
 8012f0e:	f7ed f9e3 	bl	80002d8 <__aeabi_dsub>
 8012f12:	4602      	mov	r2, r0
 8012f14:	460b      	mov	r3, r1
 8012f16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f1a:	f7ed fe07 	bl	8000b2c <__aeabi_dcmplt>
 8012f1e:	2800      	cmp	r0, #0
 8012f20:	f43f af14 	beq.w	8012d4c <_dtoa_r+0x43c>
 8012f24:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012f26:	1e73      	subs	r3, r6, #1
 8012f28:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012f2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012f2e:	2b30      	cmp	r3, #48	@ 0x30
 8012f30:	d0f8      	beq.n	8012f24 <_dtoa_r+0x614>
 8012f32:	4647      	mov	r7, r8
 8012f34:	e03b      	b.n	8012fae <_dtoa_r+0x69e>
 8012f36:	4b9e      	ldr	r3, [pc, #632]	@ (80131b0 <_dtoa_r+0x8a0>)
 8012f38:	f7ed fb86 	bl	8000648 <__aeabi_dmul>
 8012f3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012f40:	e7bc      	b.n	8012ebc <_dtoa_r+0x5ac>
 8012f42:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012f46:	4656      	mov	r6, sl
 8012f48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f4c:	4620      	mov	r0, r4
 8012f4e:	4629      	mov	r1, r5
 8012f50:	f7ed fca4 	bl	800089c <__aeabi_ddiv>
 8012f54:	f7ed fe28 	bl	8000ba8 <__aeabi_d2iz>
 8012f58:	4680      	mov	r8, r0
 8012f5a:	f7ed fb0b 	bl	8000574 <__aeabi_i2d>
 8012f5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f62:	f7ed fb71 	bl	8000648 <__aeabi_dmul>
 8012f66:	4602      	mov	r2, r0
 8012f68:	460b      	mov	r3, r1
 8012f6a:	4620      	mov	r0, r4
 8012f6c:	4629      	mov	r1, r5
 8012f6e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012f72:	f7ed f9b1 	bl	80002d8 <__aeabi_dsub>
 8012f76:	f806 4b01 	strb.w	r4, [r6], #1
 8012f7a:	9d03      	ldr	r5, [sp, #12]
 8012f7c:	eba6 040a 	sub.w	r4, r6, sl
 8012f80:	42a5      	cmp	r5, r4
 8012f82:	4602      	mov	r2, r0
 8012f84:	460b      	mov	r3, r1
 8012f86:	d133      	bne.n	8012ff0 <_dtoa_r+0x6e0>
 8012f88:	f7ed f9a8 	bl	80002dc <__adddf3>
 8012f8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f90:	4604      	mov	r4, r0
 8012f92:	460d      	mov	r5, r1
 8012f94:	f7ed fde8 	bl	8000b68 <__aeabi_dcmpgt>
 8012f98:	b9c0      	cbnz	r0, 8012fcc <_dtoa_r+0x6bc>
 8012f9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f9e:	4620      	mov	r0, r4
 8012fa0:	4629      	mov	r1, r5
 8012fa2:	f7ed fdb9 	bl	8000b18 <__aeabi_dcmpeq>
 8012fa6:	b110      	cbz	r0, 8012fae <_dtoa_r+0x69e>
 8012fa8:	f018 0f01 	tst.w	r8, #1
 8012fac:	d10e      	bne.n	8012fcc <_dtoa_r+0x6bc>
 8012fae:	9902      	ldr	r1, [sp, #8]
 8012fb0:	4648      	mov	r0, r9
 8012fb2:	f000 fbbd 	bl	8013730 <_Bfree>
 8012fb6:	2300      	movs	r3, #0
 8012fb8:	7033      	strb	r3, [r6, #0]
 8012fba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012fbc:	3701      	adds	r7, #1
 8012fbe:	601f      	str	r7, [r3, #0]
 8012fc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	f000 824b 	beq.w	801345e <_dtoa_r+0xb4e>
 8012fc8:	601e      	str	r6, [r3, #0]
 8012fca:	e248      	b.n	801345e <_dtoa_r+0xb4e>
 8012fcc:	46b8      	mov	r8, r7
 8012fce:	4633      	mov	r3, r6
 8012fd0:	461e      	mov	r6, r3
 8012fd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012fd6:	2a39      	cmp	r2, #57	@ 0x39
 8012fd8:	d106      	bne.n	8012fe8 <_dtoa_r+0x6d8>
 8012fda:	459a      	cmp	sl, r3
 8012fdc:	d1f8      	bne.n	8012fd0 <_dtoa_r+0x6c0>
 8012fde:	2230      	movs	r2, #48	@ 0x30
 8012fe0:	f108 0801 	add.w	r8, r8, #1
 8012fe4:	f88a 2000 	strb.w	r2, [sl]
 8012fe8:	781a      	ldrb	r2, [r3, #0]
 8012fea:	3201      	adds	r2, #1
 8012fec:	701a      	strb	r2, [r3, #0]
 8012fee:	e7a0      	b.n	8012f32 <_dtoa_r+0x622>
 8012ff0:	4b6f      	ldr	r3, [pc, #444]	@ (80131b0 <_dtoa_r+0x8a0>)
 8012ff2:	2200      	movs	r2, #0
 8012ff4:	f7ed fb28 	bl	8000648 <__aeabi_dmul>
 8012ff8:	2200      	movs	r2, #0
 8012ffa:	2300      	movs	r3, #0
 8012ffc:	4604      	mov	r4, r0
 8012ffe:	460d      	mov	r5, r1
 8013000:	f7ed fd8a 	bl	8000b18 <__aeabi_dcmpeq>
 8013004:	2800      	cmp	r0, #0
 8013006:	d09f      	beq.n	8012f48 <_dtoa_r+0x638>
 8013008:	e7d1      	b.n	8012fae <_dtoa_r+0x69e>
 801300a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801300c:	2a00      	cmp	r2, #0
 801300e:	f000 80ea 	beq.w	80131e6 <_dtoa_r+0x8d6>
 8013012:	9a07      	ldr	r2, [sp, #28]
 8013014:	2a01      	cmp	r2, #1
 8013016:	f300 80cd 	bgt.w	80131b4 <_dtoa_r+0x8a4>
 801301a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801301c:	2a00      	cmp	r2, #0
 801301e:	f000 80c1 	beq.w	80131a4 <_dtoa_r+0x894>
 8013022:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013026:	9c08      	ldr	r4, [sp, #32]
 8013028:	9e00      	ldr	r6, [sp, #0]
 801302a:	9a00      	ldr	r2, [sp, #0]
 801302c:	441a      	add	r2, r3
 801302e:	9200      	str	r2, [sp, #0]
 8013030:	9a06      	ldr	r2, [sp, #24]
 8013032:	2101      	movs	r1, #1
 8013034:	441a      	add	r2, r3
 8013036:	4648      	mov	r0, r9
 8013038:	9206      	str	r2, [sp, #24]
 801303a:	f000 fc2d 	bl	8013898 <__i2b>
 801303e:	4605      	mov	r5, r0
 8013040:	b166      	cbz	r6, 801305c <_dtoa_r+0x74c>
 8013042:	9b06      	ldr	r3, [sp, #24]
 8013044:	2b00      	cmp	r3, #0
 8013046:	dd09      	ble.n	801305c <_dtoa_r+0x74c>
 8013048:	42b3      	cmp	r3, r6
 801304a:	9a00      	ldr	r2, [sp, #0]
 801304c:	bfa8      	it	ge
 801304e:	4633      	movge	r3, r6
 8013050:	1ad2      	subs	r2, r2, r3
 8013052:	9200      	str	r2, [sp, #0]
 8013054:	9a06      	ldr	r2, [sp, #24]
 8013056:	1af6      	subs	r6, r6, r3
 8013058:	1ad3      	subs	r3, r2, r3
 801305a:	9306      	str	r3, [sp, #24]
 801305c:	9b08      	ldr	r3, [sp, #32]
 801305e:	b30b      	cbz	r3, 80130a4 <_dtoa_r+0x794>
 8013060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013062:	2b00      	cmp	r3, #0
 8013064:	f000 80c6 	beq.w	80131f4 <_dtoa_r+0x8e4>
 8013068:	2c00      	cmp	r4, #0
 801306a:	f000 80c0 	beq.w	80131ee <_dtoa_r+0x8de>
 801306e:	4629      	mov	r1, r5
 8013070:	4622      	mov	r2, r4
 8013072:	4648      	mov	r0, r9
 8013074:	f000 fcc8 	bl	8013a08 <__pow5mult>
 8013078:	9a02      	ldr	r2, [sp, #8]
 801307a:	4601      	mov	r1, r0
 801307c:	4605      	mov	r5, r0
 801307e:	4648      	mov	r0, r9
 8013080:	f000 fc20 	bl	80138c4 <__multiply>
 8013084:	9902      	ldr	r1, [sp, #8]
 8013086:	4680      	mov	r8, r0
 8013088:	4648      	mov	r0, r9
 801308a:	f000 fb51 	bl	8013730 <_Bfree>
 801308e:	9b08      	ldr	r3, [sp, #32]
 8013090:	1b1b      	subs	r3, r3, r4
 8013092:	9308      	str	r3, [sp, #32]
 8013094:	f000 80b1 	beq.w	80131fa <_dtoa_r+0x8ea>
 8013098:	9a08      	ldr	r2, [sp, #32]
 801309a:	4641      	mov	r1, r8
 801309c:	4648      	mov	r0, r9
 801309e:	f000 fcb3 	bl	8013a08 <__pow5mult>
 80130a2:	9002      	str	r0, [sp, #8]
 80130a4:	2101      	movs	r1, #1
 80130a6:	4648      	mov	r0, r9
 80130a8:	f000 fbf6 	bl	8013898 <__i2b>
 80130ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80130ae:	4604      	mov	r4, r0
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	f000 81d8 	beq.w	8013466 <_dtoa_r+0xb56>
 80130b6:	461a      	mov	r2, r3
 80130b8:	4601      	mov	r1, r0
 80130ba:	4648      	mov	r0, r9
 80130bc:	f000 fca4 	bl	8013a08 <__pow5mult>
 80130c0:	9b07      	ldr	r3, [sp, #28]
 80130c2:	2b01      	cmp	r3, #1
 80130c4:	4604      	mov	r4, r0
 80130c6:	f300 809f 	bgt.w	8013208 <_dtoa_r+0x8f8>
 80130ca:	9b04      	ldr	r3, [sp, #16]
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	f040 8097 	bne.w	8013200 <_dtoa_r+0x8f0>
 80130d2:	9b05      	ldr	r3, [sp, #20]
 80130d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80130d8:	2b00      	cmp	r3, #0
 80130da:	f040 8093 	bne.w	8013204 <_dtoa_r+0x8f4>
 80130de:	9b05      	ldr	r3, [sp, #20]
 80130e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80130e4:	0d1b      	lsrs	r3, r3, #20
 80130e6:	051b      	lsls	r3, r3, #20
 80130e8:	b133      	cbz	r3, 80130f8 <_dtoa_r+0x7e8>
 80130ea:	9b00      	ldr	r3, [sp, #0]
 80130ec:	3301      	adds	r3, #1
 80130ee:	9300      	str	r3, [sp, #0]
 80130f0:	9b06      	ldr	r3, [sp, #24]
 80130f2:	3301      	adds	r3, #1
 80130f4:	9306      	str	r3, [sp, #24]
 80130f6:	2301      	movs	r3, #1
 80130f8:	9308      	str	r3, [sp, #32]
 80130fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	f000 81b8 	beq.w	8013472 <_dtoa_r+0xb62>
 8013102:	6923      	ldr	r3, [r4, #16]
 8013104:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013108:	6918      	ldr	r0, [r3, #16]
 801310a:	f000 fb79 	bl	8013800 <__hi0bits>
 801310e:	f1c0 0020 	rsb	r0, r0, #32
 8013112:	9b06      	ldr	r3, [sp, #24]
 8013114:	4418      	add	r0, r3
 8013116:	f010 001f 	ands.w	r0, r0, #31
 801311a:	f000 8082 	beq.w	8013222 <_dtoa_r+0x912>
 801311e:	f1c0 0320 	rsb	r3, r0, #32
 8013122:	2b04      	cmp	r3, #4
 8013124:	dd73      	ble.n	801320e <_dtoa_r+0x8fe>
 8013126:	9b00      	ldr	r3, [sp, #0]
 8013128:	f1c0 001c 	rsb	r0, r0, #28
 801312c:	4403      	add	r3, r0
 801312e:	9300      	str	r3, [sp, #0]
 8013130:	9b06      	ldr	r3, [sp, #24]
 8013132:	4403      	add	r3, r0
 8013134:	4406      	add	r6, r0
 8013136:	9306      	str	r3, [sp, #24]
 8013138:	9b00      	ldr	r3, [sp, #0]
 801313a:	2b00      	cmp	r3, #0
 801313c:	dd05      	ble.n	801314a <_dtoa_r+0x83a>
 801313e:	9902      	ldr	r1, [sp, #8]
 8013140:	461a      	mov	r2, r3
 8013142:	4648      	mov	r0, r9
 8013144:	f000 fcba 	bl	8013abc <__lshift>
 8013148:	9002      	str	r0, [sp, #8]
 801314a:	9b06      	ldr	r3, [sp, #24]
 801314c:	2b00      	cmp	r3, #0
 801314e:	dd05      	ble.n	801315c <_dtoa_r+0x84c>
 8013150:	4621      	mov	r1, r4
 8013152:	461a      	mov	r2, r3
 8013154:	4648      	mov	r0, r9
 8013156:	f000 fcb1 	bl	8013abc <__lshift>
 801315a:	4604      	mov	r4, r0
 801315c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801315e:	2b00      	cmp	r3, #0
 8013160:	d061      	beq.n	8013226 <_dtoa_r+0x916>
 8013162:	9802      	ldr	r0, [sp, #8]
 8013164:	4621      	mov	r1, r4
 8013166:	f000 fd15 	bl	8013b94 <__mcmp>
 801316a:	2800      	cmp	r0, #0
 801316c:	da5b      	bge.n	8013226 <_dtoa_r+0x916>
 801316e:	2300      	movs	r3, #0
 8013170:	9902      	ldr	r1, [sp, #8]
 8013172:	220a      	movs	r2, #10
 8013174:	4648      	mov	r0, r9
 8013176:	f000 fafd 	bl	8013774 <__multadd>
 801317a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801317c:	9002      	str	r0, [sp, #8]
 801317e:	f107 38ff 	add.w	r8, r7, #4294967295
 8013182:	2b00      	cmp	r3, #0
 8013184:	f000 8177 	beq.w	8013476 <_dtoa_r+0xb66>
 8013188:	4629      	mov	r1, r5
 801318a:	2300      	movs	r3, #0
 801318c:	220a      	movs	r2, #10
 801318e:	4648      	mov	r0, r9
 8013190:	f000 faf0 	bl	8013774 <__multadd>
 8013194:	f1bb 0f00 	cmp.w	fp, #0
 8013198:	4605      	mov	r5, r0
 801319a:	dc6f      	bgt.n	801327c <_dtoa_r+0x96c>
 801319c:	9b07      	ldr	r3, [sp, #28]
 801319e:	2b02      	cmp	r3, #2
 80131a0:	dc49      	bgt.n	8013236 <_dtoa_r+0x926>
 80131a2:	e06b      	b.n	801327c <_dtoa_r+0x96c>
 80131a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80131a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80131aa:	e73c      	b.n	8013026 <_dtoa_r+0x716>
 80131ac:	3fe00000 	.word	0x3fe00000
 80131b0:	40240000 	.word	0x40240000
 80131b4:	9b03      	ldr	r3, [sp, #12]
 80131b6:	1e5c      	subs	r4, r3, #1
 80131b8:	9b08      	ldr	r3, [sp, #32]
 80131ba:	42a3      	cmp	r3, r4
 80131bc:	db09      	blt.n	80131d2 <_dtoa_r+0x8c2>
 80131be:	1b1c      	subs	r4, r3, r4
 80131c0:	9b03      	ldr	r3, [sp, #12]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	f6bf af30 	bge.w	8013028 <_dtoa_r+0x718>
 80131c8:	9b00      	ldr	r3, [sp, #0]
 80131ca:	9a03      	ldr	r2, [sp, #12]
 80131cc:	1a9e      	subs	r6, r3, r2
 80131ce:	2300      	movs	r3, #0
 80131d0:	e72b      	b.n	801302a <_dtoa_r+0x71a>
 80131d2:	9b08      	ldr	r3, [sp, #32]
 80131d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80131d6:	9408      	str	r4, [sp, #32]
 80131d8:	1ae3      	subs	r3, r4, r3
 80131da:	441a      	add	r2, r3
 80131dc:	9e00      	ldr	r6, [sp, #0]
 80131de:	9b03      	ldr	r3, [sp, #12]
 80131e0:	920d      	str	r2, [sp, #52]	@ 0x34
 80131e2:	2400      	movs	r4, #0
 80131e4:	e721      	b.n	801302a <_dtoa_r+0x71a>
 80131e6:	9c08      	ldr	r4, [sp, #32]
 80131e8:	9e00      	ldr	r6, [sp, #0]
 80131ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80131ec:	e728      	b.n	8013040 <_dtoa_r+0x730>
 80131ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80131f2:	e751      	b.n	8013098 <_dtoa_r+0x788>
 80131f4:	9a08      	ldr	r2, [sp, #32]
 80131f6:	9902      	ldr	r1, [sp, #8]
 80131f8:	e750      	b.n	801309c <_dtoa_r+0x78c>
 80131fa:	f8cd 8008 	str.w	r8, [sp, #8]
 80131fe:	e751      	b.n	80130a4 <_dtoa_r+0x794>
 8013200:	2300      	movs	r3, #0
 8013202:	e779      	b.n	80130f8 <_dtoa_r+0x7e8>
 8013204:	9b04      	ldr	r3, [sp, #16]
 8013206:	e777      	b.n	80130f8 <_dtoa_r+0x7e8>
 8013208:	2300      	movs	r3, #0
 801320a:	9308      	str	r3, [sp, #32]
 801320c:	e779      	b.n	8013102 <_dtoa_r+0x7f2>
 801320e:	d093      	beq.n	8013138 <_dtoa_r+0x828>
 8013210:	9a00      	ldr	r2, [sp, #0]
 8013212:	331c      	adds	r3, #28
 8013214:	441a      	add	r2, r3
 8013216:	9200      	str	r2, [sp, #0]
 8013218:	9a06      	ldr	r2, [sp, #24]
 801321a:	441a      	add	r2, r3
 801321c:	441e      	add	r6, r3
 801321e:	9206      	str	r2, [sp, #24]
 8013220:	e78a      	b.n	8013138 <_dtoa_r+0x828>
 8013222:	4603      	mov	r3, r0
 8013224:	e7f4      	b.n	8013210 <_dtoa_r+0x900>
 8013226:	9b03      	ldr	r3, [sp, #12]
 8013228:	2b00      	cmp	r3, #0
 801322a:	46b8      	mov	r8, r7
 801322c:	dc20      	bgt.n	8013270 <_dtoa_r+0x960>
 801322e:	469b      	mov	fp, r3
 8013230:	9b07      	ldr	r3, [sp, #28]
 8013232:	2b02      	cmp	r3, #2
 8013234:	dd1e      	ble.n	8013274 <_dtoa_r+0x964>
 8013236:	f1bb 0f00 	cmp.w	fp, #0
 801323a:	f47f adb1 	bne.w	8012da0 <_dtoa_r+0x490>
 801323e:	4621      	mov	r1, r4
 8013240:	465b      	mov	r3, fp
 8013242:	2205      	movs	r2, #5
 8013244:	4648      	mov	r0, r9
 8013246:	f000 fa95 	bl	8013774 <__multadd>
 801324a:	4601      	mov	r1, r0
 801324c:	4604      	mov	r4, r0
 801324e:	9802      	ldr	r0, [sp, #8]
 8013250:	f000 fca0 	bl	8013b94 <__mcmp>
 8013254:	2800      	cmp	r0, #0
 8013256:	f77f ada3 	ble.w	8012da0 <_dtoa_r+0x490>
 801325a:	4656      	mov	r6, sl
 801325c:	2331      	movs	r3, #49	@ 0x31
 801325e:	f806 3b01 	strb.w	r3, [r6], #1
 8013262:	f108 0801 	add.w	r8, r8, #1
 8013266:	e59f      	b.n	8012da8 <_dtoa_r+0x498>
 8013268:	9c03      	ldr	r4, [sp, #12]
 801326a:	46b8      	mov	r8, r7
 801326c:	4625      	mov	r5, r4
 801326e:	e7f4      	b.n	801325a <_dtoa_r+0x94a>
 8013270:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013276:	2b00      	cmp	r3, #0
 8013278:	f000 8101 	beq.w	801347e <_dtoa_r+0xb6e>
 801327c:	2e00      	cmp	r6, #0
 801327e:	dd05      	ble.n	801328c <_dtoa_r+0x97c>
 8013280:	4629      	mov	r1, r5
 8013282:	4632      	mov	r2, r6
 8013284:	4648      	mov	r0, r9
 8013286:	f000 fc19 	bl	8013abc <__lshift>
 801328a:	4605      	mov	r5, r0
 801328c:	9b08      	ldr	r3, [sp, #32]
 801328e:	2b00      	cmp	r3, #0
 8013290:	d05c      	beq.n	801334c <_dtoa_r+0xa3c>
 8013292:	6869      	ldr	r1, [r5, #4]
 8013294:	4648      	mov	r0, r9
 8013296:	f000 fa0b 	bl	80136b0 <_Balloc>
 801329a:	4606      	mov	r6, r0
 801329c:	b928      	cbnz	r0, 80132aa <_dtoa_r+0x99a>
 801329e:	4b82      	ldr	r3, [pc, #520]	@ (80134a8 <_dtoa_r+0xb98>)
 80132a0:	4602      	mov	r2, r0
 80132a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80132a6:	f7ff bb4a 	b.w	801293e <_dtoa_r+0x2e>
 80132aa:	692a      	ldr	r2, [r5, #16]
 80132ac:	3202      	adds	r2, #2
 80132ae:	0092      	lsls	r2, r2, #2
 80132b0:	f105 010c 	add.w	r1, r5, #12
 80132b4:	300c      	adds	r0, #12
 80132b6:	f7ff fa94 	bl	80127e2 <memcpy>
 80132ba:	2201      	movs	r2, #1
 80132bc:	4631      	mov	r1, r6
 80132be:	4648      	mov	r0, r9
 80132c0:	f000 fbfc 	bl	8013abc <__lshift>
 80132c4:	f10a 0301 	add.w	r3, sl, #1
 80132c8:	9300      	str	r3, [sp, #0]
 80132ca:	eb0a 030b 	add.w	r3, sl, fp
 80132ce:	9308      	str	r3, [sp, #32]
 80132d0:	9b04      	ldr	r3, [sp, #16]
 80132d2:	f003 0301 	and.w	r3, r3, #1
 80132d6:	462f      	mov	r7, r5
 80132d8:	9306      	str	r3, [sp, #24]
 80132da:	4605      	mov	r5, r0
 80132dc:	9b00      	ldr	r3, [sp, #0]
 80132de:	9802      	ldr	r0, [sp, #8]
 80132e0:	4621      	mov	r1, r4
 80132e2:	f103 3bff 	add.w	fp, r3, #4294967295
 80132e6:	f7ff fa8a 	bl	80127fe <quorem>
 80132ea:	4603      	mov	r3, r0
 80132ec:	3330      	adds	r3, #48	@ 0x30
 80132ee:	9003      	str	r0, [sp, #12]
 80132f0:	4639      	mov	r1, r7
 80132f2:	9802      	ldr	r0, [sp, #8]
 80132f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80132f6:	f000 fc4d 	bl	8013b94 <__mcmp>
 80132fa:	462a      	mov	r2, r5
 80132fc:	9004      	str	r0, [sp, #16]
 80132fe:	4621      	mov	r1, r4
 8013300:	4648      	mov	r0, r9
 8013302:	f000 fc63 	bl	8013bcc <__mdiff>
 8013306:	68c2      	ldr	r2, [r0, #12]
 8013308:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801330a:	4606      	mov	r6, r0
 801330c:	bb02      	cbnz	r2, 8013350 <_dtoa_r+0xa40>
 801330e:	4601      	mov	r1, r0
 8013310:	9802      	ldr	r0, [sp, #8]
 8013312:	f000 fc3f 	bl	8013b94 <__mcmp>
 8013316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013318:	4602      	mov	r2, r0
 801331a:	4631      	mov	r1, r6
 801331c:	4648      	mov	r0, r9
 801331e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013320:	9309      	str	r3, [sp, #36]	@ 0x24
 8013322:	f000 fa05 	bl	8013730 <_Bfree>
 8013326:	9b07      	ldr	r3, [sp, #28]
 8013328:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801332a:	9e00      	ldr	r6, [sp, #0]
 801332c:	ea42 0103 	orr.w	r1, r2, r3
 8013330:	9b06      	ldr	r3, [sp, #24]
 8013332:	4319      	orrs	r1, r3
 8013334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013336:	d10d      	bne.n	8013354 <_dtoa_r+0xa44>
 8013338:	2b39      	cmp	r3, #57	@ 0x39
 801333a:	d027      	beq.n	801338c <_dtoa_r+0xa7c>
 801333c:	9a04      	ldr	r2, [sp, #16]
 801333e:	2a00      	cmp	r2, #0
 8013340:	dd01      	ble.n	8013346 <_dtoa_r+0xa36>
 8013342:	9b03      	ldr	r3, [sp, #12]
 8013344:	3331      	adds	r3, #49	@ 0x31
 8013346:	f88b 3000 	strb.w	r3, [fp]
 801334a:	e52e      	b.n	8012daa <_dtoa_r+0x49a>
 801334c:	4628      	mov	r0, r5
 801334e:	e7b9      	b.n	80132c4 <_dtoa_r+0x9b4>
 8013350:	2201      	movs	r2, #1
 8013352:	e7e2      	b.n	801331a <_dtoa_r+0xa0a>
 8013354:	9904      	ldr	r1, [sp, #16]
 8013356:	2900      	cmp	r1, #0
 8013358:	db04      	blt.n	8013364 <_dtoa_r+0xa54>
 801335a:	9807      	ldr	r0, [sp, #28]
 801335c:	4301      	orrs	r1, r0
 801335e:	9806      	ldr	r0, [sp, #24]
 8013360:	4301      	orrs	r1, r0
 8013362:	d120      	bne.n	80133a6 <_dtoa_r+0xa96>
 8013364:	2a00      	cmp	r2, #0
 8013366:	ddee      	ble.n	8013346 <_dtoa_r+0xa36>
 8013368:	9902      	ldr	r1, [sp, #8]
 801336a:	9300      	str	r3, [sp, #0]
 801336c:	2201      	movs	r2, #1
 801336e:	4648      	mov	r0, r9
 8013370:	f000 fba4 	bl	8013abc <__lshift>
 8013374:	4621      	mov	r1, r4
 8013376:	9002      	str	r0, [sp, #8]
 8013378:	f000 fc0c 	bl	8013b94 <__mcmp>
 801337c:	2800      	cmp	r0, #0
 801337e:	9b00      	ldr	r3, [sp, #0]
 8013380:	dc02      	bgt.n	8013388 <_dtoa_r+0xa78>
 8013382:	d1e0      	bne.n	8013346 <_dtoa_r+0xa36>
 8013384:	07da      	lsls	r2, r3, #31
 8013386:	d5de      	bpl.n	8013346 <_dtoa_r+0xa36>
 8013388:	2b39      	cmp	r3, #57	@ 0x39
 801338a:	d1da      	bne.n	8013342 <_dtoa_r+0xa32>
 801338c:	2339      	movs	r3, #57	@ 0x39
 801338e:	f88b 3000 	strb.w	r3, [fp]
 8013392:	4633      	mov	r3, r6
 8013394:	461e      	mov	r6, r3
 8013396:	3b01      	subs	r3, #1
 8013398:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801339c:	2a39      	cmp	r2, #57	@ 0x39
 801339e:	d04e      	beq.n	801343e <_dtoa_r+0xb2e>
 80133a0:	3201      	adds	r2, #1
 80133a2:	701a      	strb	r2, [r3, #0]
 80133a4:	e501      	b.n	8012daa <_dtoa_r+0x49a>
 80133a6:	2a00      	cmp	r2, #0
 80133a8:	dd03      	ble.n	80133b2 <_dtoa_r+0xaa2>
 80133aa:	2b39      	cmp	r3, #57	@ 0x39
 80133ac:	d0ee      	beq.n	801338c <_dtoa_r+0xa7c>
 80133ae:	3301      	adds	r3, #1
 80133b0:	e7c9      	b.n	8013346 <_dtoa_r+0xa36>
 80133b2:	9a00      	ldr	r2, [sp, #0]
 80133b4:	9908      	ldr	r1, [sp, #32]
 80133b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80133ba:	428a      	cmp	r2, r1
 80133bc:	d028      	beq.n	8013410 <_dtoa_r+0xb00>
 80133be:	9902      	ldr	r1, [sp, #8]
 80133c0:	2300      	movs	r3, #0
 80133c2:	220a      	movs	r2, #10
 80133c4:	4648      	mov	r0, r9
 80133c6:	f000 f9d5 	bl	8013774 <__multadd>
 80133ca:	42af      	cmp	r7, r5
 80133cc:	9002      	str	r0, [sp, #8]
 80133ce:	f04f 0300 	mov.w	r3, #0
 80133d2:	f04f 020a 	mov.w	r2, #10
 80133d6:	4639      	mov	r1, r7
 80133d8:	4648      	mov	r0, r9
 80133da:	d107      	bne.n	80133ec <_dtoa_r+0xadc>
 80133dc:	f000 f9ca 	bl	8013774 <__multadd>
 80133e0:	4607      	mov	r7, r0
 80133e2:	4605      	mov	r5, r0
 80133e4:	9b00      	ldr	r3, [sp, #0]
 80133e6:	3301      	adds	r3, #1
 80133e8:	9300      	str	r3, [sp, #0]
 80133ea:	e777      	b.n	80132dc <_dtoa_r+0x9cc>
 80133ec:	f000 f9c2 	bl	8013774 <__multadd>
 80133f0:	4629      	mov	r1, r5
 80133f2:	4607      	mov	r7, r0
 80133f4:	2300      	movs	r3, #0
 80133f6:	220a      	movs	r2, #10
 80133f8:	4648      	mov	r0, r9
 80133fa:	f000 f9bb 	bl	8013774 <__multadd>
 80133fe:	4605      	mov	r5, r0
 8013400:	e7f0      	b.n	80133e4 <_dtoa_r+0xad4>
 8013402:	f1bb 0f00 	cmp.w	fp, #0
 8013406:	bfcc      	ite	gt
 8013408:	465e      	movgt	r6, fp
 801340a:	2601      	movle	r6, #1
 801340c:	4456      	add	r6, sl
 801340e:	2700      	movs	r7, #0
 8013410:	9902      	ldr	r1, [sp, #8]
 8013412:	9300      	str	r3, [sp, #0]
 8013414:	2201      	movs	r2, #1
 8013416:	4648      	mov	r0, r9
 8013418:	f000 fb50 	bl	8013abc <__lshift>
 801341c:	4621      	mov	r1, r4
 801341e:	9002      	str	r0, [sp, #8]
 8013420:	f000 fbb8 	bl	8013b94 <__mcmp>
 8013424:	2800      	cmp	r0, #0
 8013426:	dcb4      	bgt.n	8013392 <_dtoa_r+0xa82>
 8013428:	d102      	bne.n	8013430 <_dtoa_r+0xb20>
 801342a:	9b00      	ldr	r3, [sp, #0]
 801342c:	07db      	lsls	r3, r3, #31
 801342e:	d4b0      	bmi.n	8013392 <_dtoa_r+0xa82>
 8013430:	4633      	mov	r3, r6
 8013432:	461e      	mov	r6, r3
 8013434:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013438:	2a30      	cmp	r2, #48	@ 0x30
 801343a:	d0fa      	beq.n	8013432 <_dtoa_r+0xb22>
 801343c:	e4b5      	b.n	8012daa <_dtoa_r+0x49a>
 801343e:	459a      	cmp	sl, r3
 8013440:	d1a8      	bne.n	8013394 <_dtoa_r+0xa84>
 8013442:	2331      	movs	r3, #49	@ 0x31
 8013444:	f108 0801 	add.w	r8, r8, #1
 8013448:	f88a 3000 	strb.w	r3, [sl]
 801344c:	e4ad      	b.n	8012daa <_dtoa_r+0x49a>
 801344e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013450:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80134ac <_dtoa_r+0xb9c>
 8013454:	b11b      	cbz	r3, 801345e <_dtoa_r+0xb4e>
 8013456:	f10a 0308 	add.w	r3, sl, #8
 801345a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801345c:	6013      	str	r3, [r2, #0]
 801345e:	4650      	mov	r0, sl
 8013460:	b017      	add	sp, #92	@ 0x5c
 8013462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013466:	9b07      	ldr	r3, [sp, #28]
 8013468:	2b01      	cmp	r3, #1
 801346a:	f77f ae2e 	ble.w	80130ca <_dtoa_r+0x7ba>
 801346e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013470:	9308      	str	r3, [sp, #32]
 8013472:	2001      	movs	r0, #1
 8013474:	e64d      	b.n	8013112 <_dtoa_r+0x802>
 8013476:	f1bb 0f00 	cmp.w	fp, #0
 801347a:	f77f aed9 	ble.w	8013230 <_dtoa_r+0x920>
 801347e:	4656      	mov	r6, sl
 8013480:	9802      	ldr	r0, [sp, #8]
 8013482:	4621      	mov	r1, r4
 8013484:	f7ff f9bb 	bl	80127fe <quorem>
 8013488:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801348c:	f806 3b01 	strb.w	r3, [r6], #1
 8013490:	eba6 020a 	sub.w	r2, r6, sl
 8013494:	4593      	cmp	fp, r2
 8013496:	ddb4      	ble.n	8013402 <_dtoa_r+0xaf2>
 8013498:	9902      	ldr	r1, [sp, #8]
 801349a:	2300      	movs	r3, #0
 801349c:	220a      	movs	r2, #10
 801349e:	4648      	mov	r0, r9
 80134a0:	f000 f968 	bl	8013774 <__multadd>
 80134a4:	9002      	str	r0, [sp, #8]
 80134a6:	e7eb      	b.n	8013480 <_dtoa_r+0xb70>
 80134a8:	08016630 	.word	0x08016630
 80134ac:	080165b4 	.word	0x080165b4

080134b0 <_free_r>:
 80134b0:	b538      	push	{r3, r4, r5, lr}
 80134b2:	4605      	mov	r5, r0
 80134b4:	2900      	cmp	r1, #0
 80134b6:	d041      	beq.n	801353c <_free_r+0x8c>
 80134b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80134bc:	1f0c      	subs	r4, r1, #4
 80134be:	2b00      	cmp	r3, #0
 80134c0:	bfb8      	it	lt
 80134c2:	18e4      	addlt	r4, r4, r3
 80134c4:	f000 f8e8 	bl	8013698 <__malloc_lock>
 80134c8:	4a1d      	ldr	r2, [pc, #116]	@ (8013540 <_free_r+0x90>)
 80134ca:	6813      	ldr	r3, [r2, #0]
 80134cc:	b933      	cbnz	r3, 80134dc <_free_r+0x2c>
 80134ce:	6063      	str	r3, [r4, #4]
 80134d0:	6014      	str	r4, [r2, #0]
 80134d2:	4628      	mov	r0, r5
 80134d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80134d8:	f000 b8e4 	b.w	80136a4 <__malloc_unlock>
 80134dc:	42a3      	cmp	r3, r4
 80134de:	d908      	bls.n	80134f2 <_free_r+0x42>
 80134e0:	6820      	ldr	r0, [r4, #0]
 80134e2:	1821      	adds	r1, r4, r0
 80134e4:	428b      	cmp	r3, r1
 80134e6:	bf01      	itttt	eq
 80134e8:	6819      	ldreq	r1, [r3, #0]
 80134ea:	685b      	ldreq	r3, [r3, #4]
 80134ec:	1809      	addeq	r1, r1, r0
 80134ee:	6021      	streq	r1, [r4, #0]
 80134f0:	e7ed      	b.n	80134ce <_free_r+0x1e>
 80134f2:	461a      	mov	r2, r3
 80134f4:	685b      	ldr	r3, [r3, #4]
 80134f6:	b10b      	cbz	r3, 80134fc <_free_r+0x4c>
 80134f8:	42a3      	cmp	r3, r4
 80134fa:	d9fa      	bls.n	80134f2 <_free_r+0x42>
 80134fc:	6811      	ldr	r1, [r2, #0]
 80134fe:	1850      	adds	r0, r2, r1
 8013500:	42a0      	cmp	r0, r4
 8013502:	d10b      	bne.n	801351c <_free_r+0x6c>
 8013504:	6820      	ldr	r0, [r4, #0]
 8013506:	4401      	add	r1, r0
 8013508:	1850      	adds	r0, r2, r1
 801350a:	4283      	cmp	r3, r0
 801350c:	6011      	str	r1, [r2, #0]
 801350e:	d1e0      	bne.n	80134d2 <_free_r+0x22>
 8013510:	6818      	ldr	r0, [r3, #0]
 8013512:	685b      	ldr	r3, [r3, #4]
 8013514:	6053      	str	r3, [r2, #4]
 8013516:	4408      	add	r0, r1
 8013518:	6010      	str	r0, [r2, #0]
 801351a:	e7da      	b.n	80134d2 <_free_r+0x22>
 801351c:	d902      	bls.n	8013524 <_free_r+0x74>
 801351e:	230c      	movs	r3, #12
 8013520:	602b      	str	r3, [r5, #0]
 8013522:	e7d6      	b.n	80134d2 <_free_r+0x22>
 8013524:	6820      	ldr	r0, [r4, #0]
 8013526:	1821      	adds	r1, r4, r0
 8013528:	428b      	cmp	r3, r1
 801352a:	bf04      	itt	eq
 801352c:	6819      	ldreq	r1, [r3, #0]
 801352e:	685b      	ldreq	r3, [r3, #4]
 8013530:	6063      	str	r3, [r4, #4]
 8013532:	bf04      	itt	eq
 8013534:	1809      	addeq	r1, r1, r0
 8013536:	6021      	streq	r1, [r4, #0]
 8013538:	6054      	str	r4, [r2, #4]
 801353a:	e7ca      	b.n	80134d2 <_free_r+0x22>
 801353c:	bd38      	pop	{r3, r4, r5, pc}
 801353e:	bf00      	nop
 8013540:	20003750 	.word	0x20003750

08013544 <malloc>:
 8013544:	4b02      	ldr	r3, [pc, #8]	@ (8013550 <malloc+0xc>)
 8013546:	4601      	mov	r1, r0
 8013548:	6818      	ldr	r0, [r3, #0]
 801354a:	f000 b825 	b.w	8013598 <_malloc_r>
 801354e:	bf00      	nop
 8013550:	200001ac 	.word	0x200001ac

08013554 <sbrk_aligned>:
 8013554:	b570      	push	{r4, r5, r6, lr}
 8013556:	4e0f      	ldr	r6, [pc, #60]	@ (8013594 <sbrk_aligned+0x40>)
 8013558:	460c      	mov	r4, r1
 801355a:	6831      	ldr	r1, [r6, #0]
 801355c:	4605      	mov	r5, r0
 801355e:	b911      	cbnz	r1, 8013566 <sbrk_aligned+0x12>
 8013560:	f000 fe24 	bl	80141ac <_sbrk_r>
 8013564:	6030      	str	r0, [r6, #0]
 8013566:	4621      	mov	r1, r4
 8013568:	4628      	mov	r0, r5
 801356a:	f000 fe1f 	bl	80141ac <_sbrk_r>
 801356e:	1c43      	adds	r3, r0, #1
 8013570:	d103      	bne.n	801357a <sbrk_aligned+0x26>
 8013572:	f04f 34ff 	mov.w	r4, #4294967295
 8013576:	4620      	mov	r0, r4
 8013578:	bd70      	pop	{r4, r5, r6, pc}
 801357a:	1cc4      	adds	r4, r0, #3
 801357c:	f024 0403 	bic.w	r4, r4, #3
 8013580:	42a0      	cmp	r0, r4
 8013582:	d0f8      	beq.n	8013576 <sbrk_aligned+0x22>
 8013584:	1a21      	subs	r1, r4, r0
 8013586:	4628      	mov	r0, r5
 8013588:	f000 fe10 	bl	80141ac <_sbrk_r>
 801358c:	3001      	adds	r0, #1
 801358e:	d1f2      	bne.n	8013576 <sbrk_aligned+0x22>
 8013590:	e7ef      	b.n	8013572 <sbrk_aligned+0x1e>
 8013592:	bf00      	nop
 8013594:	2000374c 	.word	0x2000374c

08013598 <_malloc_r>:
 8013598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801359c:	1ccd      	adds	r5, r1, #3
 801359e:	f025 0503 	bic.w	r5, r5, #3
 80135a2:	3508      	adds	r5, #8
 80135a4:	2d0c      	cmp	r5, #12
 80135a6:	bf38      	it	cc
 80135a8:	250c      	movcc	r5, #12
 80135aa:	2d00      	cmp	r5, #0
 80135ac:	4606      	mov	r6, r0
 80135ae:	db01      	blt.n	80135b4 <_malloc_r+0x1c>
 80135b0:	42a9      	cmp	r1, r5
 80135b2:	d904      	bls.n	80135be <_malloc_r+0x26>
 80135b4:	230c      	movs	r3, #12
 80135b6:	6033      	str	r3, [r6, #0]
 80135b8:	2000      	movs	r0, #0
 80135ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013694 <_malloc_r+0xfc>
 80135c2:	f000 f869 	bl	8013698 <__malloc_lock>
 80135c6:	f8d8 3000 	ldr.w	r3, [r8]
 80135ca:	461c      	mov	r4, r3
 80135cc:	bb44      	cbnz	r4, 8013620 <_malloc_r+0x88>
 80135ce:	4629      	mov	r1, r5
 80135d0:	4630      	mov	r0, r6
 80135d2:	f7ff ffbf 	bl	8013554 <sbrk_aligned>
 80135d6:	1c43      	adds	r3, r0, #1
 80135d8:	4604      	mov	r4, r0
 80135da:	d158      	bne.n	801368e <_malloc_r+0xf6>
 80135dc:	f8d8 4000 	ldr.w	r4, [r8]
 80135e0:	4627      	mov	r7, r4
 80135e2:	2f00      	cmp	r7, #0
 80135e4:	d143      	bne.n	801366e <_malloc_r+0xd6>
 80135e6:	2c00      	cmp	r4, #0
 80135e8:	d04b      	beq.n	8013682 <_malloc_r+0xea>
 80135ea:	6823      	ldr	r3, [r4, #0]
 80135ec:	4639      	mov	r1, r7
 80135ee:	4630      	mov	r0, r6
 80135f0:	eb04 0903 	add.w	r9, r4, r3
 80135f4:	f000 fdda 	bl	80141ac <_sbrk_r>
 80135f8:	4581      	cmp	r9, r0
 80135fa:	d142      	bne.n	8013682 <_malloc_r+0xea>
 80135fc:	6821      	ldr	r1, [r4, #0]
 80135fe:	1a6d      	subs	r5, r5, r1
 8013600:	4629      	mov	r1, r5
 8013602:	4630      	mov	r0, r6
 8013604:	f7ff ffa6 	bl	8013554 <sbrk_aligned>
 8013608:	3001      	adds	r0, #1
 801360a:	d03a      	beq.n	8013682 <_malloc_r+0xea>
 801360c:	6823      	ldr	r3, [r4, #0]
 801360e:	442b      	add	r3, r5
 8013610:	6023      	str	r3, [r4, #0]
 8013612:	f8d8 3000 	ldr.w	r3, [r8]
 8013616:	685a      	ldr	r2, [r3, #4]
 8013618:	bb62      	cbnz	r2, 8013674 <_malloc_r+0xdc>
 801361a:	f8c8 7000 	str.w	r7, [r8]
 801361e:	e00f      	b.n	8013640 <_malloc_r+0xa8>
 8013620:	6822      	ldr	r2, [r4, #0]
 8013622:	1b52      	subs	r2, r2, r5
 8013624:	d420      	bmi.n	8013668 <_malloc_r+0xd0>
 8013626:	2a0b      	cmp	r2, #11
 8013628:	d917      	bls.n	801365a <_malloc_r+0xc2>
 801362a:	1961      	adds	r1, r4, r5
 801362c:	42a3      	cmp	r3, r4
 801362e:	6025      	str	r5, [r4, #0]
 8013630:	bf18      	it	ne
 8013632:	6059      	strne	r1, [r3, #4]
 8013634:	6863      	ldr	r3, [r4, #4]
 8013636:	bf08      	it	eq
 8013638:	f8c8 1000 	streq.w	r1, [r8]
 801363c:	5162      	str	r2, [r4, r5]
 801363e:	604b      	str	r3, [r1, #4]
 8013640:	4630      	mov	r0, r6
 8013642:	f000 f82f 	bl	80136a4 <__malloc_unlock>
 8013646:	f104 000b 	add.w	r0, r4, #11
 801364a:	1d23      	adds	r3, r4, #4
 801364c:	f020 0007 	bic.w	r0, r0, #7
 8013650:	1ac2      	subs	r2, r0, r3
 8013652:	bf1c      	itt	ne
 8013654:	1a1b      	subne	r3, r3, r0
 8013656:	50a3      	strne	r3, [r4, r2]
 8013658:	e7af      	b.n	80135ba <_malloc_r+0x22>
 801365a:	6862      	ldr	r2, [r4, #4]
 801365c:	42a3      	cmp	r3, r4
 801365e:	bf0c      	ite	eq
 8013660:	f8c8 2000 	streq.w	r2, [r8]
 8013664:	605a      	strne	r2, [r3, #4]
 8013666:	e7eb      	b.n	8013640 <_malloc_r+0xa8>
 8013668:	4623      	mov	r3, r4
 801366a:	6864      	ldr	r4, [r4, #4]
 801366c:	e7ae      	b.n	80135cc <_malloc_r+0x34>
 801366e:	463c      	mov	r4, r7
 8013670:	687f      	ldr	r7, [r7, #4]
 8013672:	e7b6      	b.n	80135e2 <_malloc_r+0x4a>
 8013674:	461a      	mov	r2, r3
 8013676:	685b      	ldr	r3, [r3, #4]
 8013678:	42a3      	cmp	r3, r4
 801367a:	d1fb      	bne.n	8013674 <_malloc_r+0xdc>
 801367c:	2300      	movs	r3, #0
 801367e:	6053      	str	r3, [r2, #4]
 8013680:	e7de      	b.n	8013640 <_malloc_r+0xa8>
 8013682:	230c      	movs	r3, #12
 8013684:	6033      	str	r3, [r6, #0]
 8013686:	4630      	mov	r0, r6
 8013688:	f000 f80c 	bl	80136a4 <__malloc_unlock>
 801368c:	e794      	b.n	80135b8 <_malloc_r+0x20>
 801368e:	6005      	str	r5, [r0, #0]
 8013690:	e7d6      	b.n	8013640 <_malloc_r+0xa8>
 8013692:	bf00      	nop
 8013694:	20003750 	.word	0x20003750

08013698 <__malloc_lock>:
 8013698:	4801      	ldr	r0, [pc, #4]	@ (80136a0 <__malloc_lock+0x8>)
 801369a:	f7ff b8a0 	b.w	80127de <__retarget_lock_acquire_recursive>
 801369e:	bf00      	nop
 80136a0:	20003748 	.word	0x20003748

080136a4 <__malloc_unlock>:
 80136a4:	4801      	ldr	r0, [pc, #4]	@ (80136ac <__malloc_unlock+0x8>)
 80136a6:	f7ff b89b 	b.w	80127e0 <__retarget_lock_release_recursive>
 80136aa:	bf00      	nop
 80136ac:	20003748 	.word	0x20003748

080136b0 <_Balloc>:
 80136b0:	b570      	push	{r4, r5, r6, lr}
 80136b2:	69c6      	ldr	r6, [r0, #28]
 80136b4:	4604      	mov	r4, r0
 80136b6:	460d      	mov	r5, r1
 80136b8:	b976      	cbnz	r6, 80136d8 <_Balloc+0x28>
 80136ba:	2010      	movs	r0, #16
 80136bc:	f7ff ff42 	bl	8013544 <malloc>
 80136c0:	4602      	mov	r2, r0
 80136c2:	61e0      	str	r0, [r4, #28]
 80136c4:	b920      	cbnz	r0, 80136d0 <_Balloc+0x20>
 80136c6:	4b18      	ldr	r3, [pc, #96]	@ (8013728 <_Balloc+0x78>)
 80136c8:	4818      	ldr	r0, [pc, #96]	@ (801372c <_Balloc+0x7c>)
 80136ca:	216b      	movs	r1, #107	@ 0x6b
 80136cc:	f000 fd7e 	bl	80141cc <__assert_func>
 80136d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80136d4:	6006      	str	r6, [r0, #0]
 80136d6:	60c6      	str	r6, [r0, #12]
 80136d8:	69e6      	ldr	r6, [r4, #28]
 80136da:	68f3      	ldr	r3, [r6, #12]
 80136dc:	b183      	cbz	r3, 8013700 <_Balloc+0x50>
 80136de:	69e3      	ldr	r3, [r4, #28]
 80136e0:	68db      	ldr	r3, [r3, #12]
 80136e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80136e6:	b9b8      	cbnz	r0, 8013718 <_Balloc+0x68>
 80136e8:	2101      	movs	r1, #1
 80136ea:	fa01 f605 	lsl.w	r6, r1, r5
 80136ee:	1d72      	adds	r2, r6, #5
 80136f0:	0092      	lsls	r2, r2, #2
 80136f2:	4620      	mov	r0, r4
 80136f4:	f000 fd88 	bl	8014208 <_calloc_r>
 80136f8:	b160      	cbz	r0, 8013714 <_Balloc+0x64>
 80136fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80136fe:	e00e      	b.n	801371e <_Balloc+0x6e>
 8013700:	2221      	movs	r2, #33	@ 0x21
 8013702:	2104      	movs	r1, #4
 8013704:	4620      	mov	r0, r4
 8013706:	f000 fd7f 	bl	8014208 <_calloc_r>
 801370a:	69e3      	ldr	r3, [r4, #28]
 801370c:	60f0      	str	r0, [r6, #12]
 801370e:	68db      	ldr	r3, [r3, #12]
 8013710:	2b00      	cmp	r3, #0
 8013712:	d1e4      	bne.n	80136de <_Balloc+0x2e>
 8013714:	2000      	movs	r0, #0
 8013716:	bd70      	pop	{r4, r5, r6, pc}
 8013718:	6802      	ldr	r2, [r0, #0]
 801371a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801371e:	2300      	movs	r3, #0
 8013720:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013724:	e7f7      	b.n	8013716 <_Balloc+0x66>
 8013726:	bf00      	nop
 8013728:	080165c1 	.word	0x080165c1
 801372c:	08016641 	.word	0x08016641

08013730 <_Bfree>:
 8013730:	b570      	push	{r4, r5, r6, lr}
 8013732:	69c6      	ldr	r6, [r0, #28]
 8013734:	4605      	mov	r5, r0
 8013736:	460c      	mov	r4, r1
 8013738:	b976      	cbnz	r6, 8013758 <_Bfree+0x28>
 801373a:	2010      	movs	r0, #16
 801373c:	f7ff ff02 	bl	8013544 <malloc>
 8013740:	4602      	mov	r2, r0
 8013742:	61e8      	str	r0, [r5, #28]
 8013744:	b920      	cbnz	r0, 8013750 <_Bfree+0x20>
 8013746:	4b09      	ldr	r3, [pc, #36]	@ (801376c <_Bfree+0x3c>)
 8013748:	4809      	ldr	r0, [pc, #36]	@ (8013770 <_Bfree+0x40>)
 801374a:	218f      	movs	r1, #143	@ 0x8f
 801374c:	f000 fd3e 	bl	80141cc <__assert_func>
 8013750:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013754:	6006      	str	r6, [r0, #0]
 8013756:	60c6      	str	r6, [r0, #12]
 8013758:	b13c      	cbz	r4, 801376a <_Bfree+0x3a>
 801375a:	69eb      	ldr	r3, [r5, #28]
 801375c:	6862      	ldr	r2, [r4, #4]
 801375e:	68db      	ldr	r3, [r3, #12]
 8013760:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013764:	6021      	str	r1, [r4, #0]
 8013766:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801376a:	bd70      	pop	{r4, r5, r6, pc}
 801376c:	080165c1 	.word	0x080165c1
 8013770:	08016641 	.word	0x08016641

08013774 <__multadd>:
 8013774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013778:	690d      	ldr	r5, [r1, #16]
 801377a:	4607      	mov	r7, r0
 801377c:	460c      	mov	r4, r1
 801377e:	461e      	mov	r6, r3
 8013780:	f101 0c14 	add.w	ip, r1, #20
 8013784:	2000      	movs	r0, #0
 8013786:	f8dc 3000 	ldr.w	r3, [ip]
 801378a:	b299      	uxth	r1, r3
 801378c:	fb02 6101 	mla	r1, r2, r1, r6
 8013790:	0c1e      	lsrs	r6, r3, #16
 8013792:	0c0b      	lsrs	r3, r1, #16
 8013794:	fb02 3306 	mla	r3, r2, r6, r3
 8013798:	b289      	uxth	r1, r1
 801379a:	3001      	adds	r0, #1
 801379c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80137a0:	4285      	cmp	r5, r0
 80137a2:	f84c 1b04 	str.w	r1, [ip], #4
 80137a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80137aa:	dcec      	bgt.n	8013786 <__multadd+0x12>
 80137ac:	b30e      	cbz	r6, 80137f2 <__multadd+0x7e>
 80137ae:	68a3      	ldr	r3, [r4, #8]
 80137b0:	42ab      	cmp	r3, r5
 80137b2:	dc19      	bgt.n	80137e8 <__multadd+0x74>
 80137b4:	6861      	ldr	r1, [r4, #4]
 80137b6:	4638      	mov	r0, r7
 80137b8:	3101      	adds	r1, #1
 80137ba:	f7ff ff79 	bl	80136b0 <_Balloc>
 80137be:	4680      	mov	r8, r0
 80137c0:	b928      	cbnz	r0, 80137ce <__multadd+0x5a>
 80137c2:	4602      	mov	r2, r0
 80137c4:	4b0c      	ldr	r3, [pc, #48]	@ (80137f8 <__multadd+0x84>)
 80137c6:	480d      	ldr	r0, [pc, #52]	@ (80137fc <__multadd+0x88>)
 80137c8:	21ba      	movs	r1, #186	@ 0xba
 80137ca:	f000 fcff 	bl	80141cc <__assert_func>
 80137ce:	6922      	ldr	r2, [r4, #16]
 80137d0:	3202      	adds	r2, #2
 80137d2:	f104 010c 	add.w	r1, r4, #12
 80137d6:	0092      	lsls	r2, r2, #2
 80137d8:	300c      	adds	r0, #12
 80137da:	f7ff f802 	bl	80127e2 <memcpy>
 80137de:	4621      	mov	r1, r4
 80137e0:	4638      	mov	r0, r7
 80137e2:	f7ff ffa5 	bl	8013730 <_Bfree>
 80137e6:	4644      	mov	r4, r8
 80137e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80137ec:	3501      	adds	r5, #1
 80137ee:	615e      	str	r6, [r3, #20]
 80137f0:	6125      	str	r5, [r4, #16]
 80137f2:	4620      	mov	r0, r4
 80137f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137f8:	08016630 	.word	0x08016630
 80137fc:	08016641 	.word	0x08016641

08013800 <__hi0bits>:
 8013800:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013804:	4603      	mov	r3, r0
 8013806:	bf36      	itet	cc
 8013808:	0403      	lslcc	r3, r0, #16
 801380a:	2000      	movcs	r0, #0
 801380c:	2010      	movcc	r0, #16
 801380e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013812:	bf3c      	itt	cc
 8013814:	021b      	lslcc	r3, r3, #8
 8013816:	3008      	addcc	r0, #8
 8013818:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801381c:	bf3c      	itt	cc
 801381e:	011b      	lslcc	r3, r3, #4
 8013820:	3004      	addcc	r0, #4
 8013822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013826:	bf3c      	itt	cc
 8013828:	009b      	lslcc	r3, r3, #2
 801382a:	3002      	addcc	r0, #2
 801382c:	2b00      	cmp	r3, #0
 801382e:	db05      	blt.n	801383c <__hi0bits+0x3c>
 8013830:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013834:	f100 0001 	add.w	r0, r0, #1
 8013838:	bf08      	it	eq
 801383a:	2020      	moveq	r0, #32
 801383c:	4770      	bx	lr

0801383e <__lo0bits>:
 801383e:	6803      	ldr	r3, [r0, #0]
 8013840:	4602      	mov	r2, r0
 8013842:	f013 0007 	ands.w	r0, r3, #7
 8013846:	d00b      	beq.n	8013860 <__lo0bits+0x22>
 8013848:	07d9      	lsls	r1, r3, #31
 801384a:	d421      	bmi.n	8013890 <__lo0bits+0x52>
 801384c:	0798      	lsls	r0, r3, #30
 801384e:	bf49      	itett	mi
 8013850:	085b      	lsrmi	r3, r3, #1
 8013852:	089b      	lsrpl	r3, r3, #2
 8013854:	2001      	movmi	r0, #1
 8013856:	6013      	strmi	r3, [r2, #0]
 8013858:	bf5c      	itt	pl
 801385a:	6013      	strpl	r3, [r2, #0]
 801385c:	2002      	movpl	r0, #2
 801385e:	4770      	bx	lr
 8013860:	b299      	uxth	r1, r3
 8013862:	b909      	cbnz	r1, 8013868 <__lo0bits+0x2a>
 8013864:	0c1b      	lsrs	r3, r3, #16
 8013866:	2010      	movs	r0, #16
 8013868:	b2d9      	uxtb	r1, r3
 801386a:	b909      	cbnz	r1, 8013870 <__lo0bits+0x32>
 801386c:	3008      	adds	r0, #8
 801386e:	0a1b      	lsrs	r3, r3, #8
 8013870:	0719      	lsls	r1, r3, #28
 8013872:	bf04      	itt	eq
 8013874:	091b      	lsreq	r3, r3, #4
 8013876:	3004      	addeq	r0, #4
 8013878:	0799      	lsls	r1, r3, #30
 801387a:	bf04      	itt	eq
 801387c:	089b      	lsreq	r3, r3, #2
 801387e:	3002      	addeq	r0, #2
 8013880:	07d9      	lsls	r1, r3, #31
 8013882:	d403      	bmi.n	801388c <__lo0bits+0x4e>
 8013884:	085b      	lsrs	r3, r3, #1
 8013886:	f100 0001 	add.w	r0, r0, #1
 801388a:	d003      	beq.n	8013894 <__lo0bits+0x56>
 801388c:	6013      	str	r3, [r2, #0]
 801388e:	4770      	bx	lr
 8013890:	2000      	movs	r0, #0
 8013892:	4770      	bx	lr
 8013894:	2020      	movs	r0, #32
 8013896:	4770      	bx	lr

08013898 <__i2b>:
 8013898:	b510      	push	{r4, lr}
 801389a:	460c      	mov	r4, r1
 801389c:	2101      	movs	r1, #1
 801389e:	f7ff ff07 	bl	80136b0 <_Balloc>
 80138a2:	4602      	mov	r2, r0
 80138a4:	b928      	cbnz	r0, 80138b2 <__i2b+0x1a>
 80138a6:	4b05      	ldr	r3, [pc, #20]	@ (80138bc <__i2b+0x24>)
 80138a8:	4805      	ldr	r0, [pc, #20]	@ (80138c0 <__i2b+0x28>)
 80138aa:	f240 1145 	movw	r1, #325	@ 0x145
 80138ae:	f000 fc8d 	bl	80141cc <__assert_func>
 80138b2:	2301      	movs	r3, #1
 80138b4:	6144      	str	r4, [r0, #20]
 80138b6:	6103      	str	r3, [r0, #16]
 80138b8:	bd10      	pop	{r4, pc}
 80138ba:	bf00      	nop
 80138bc:	08016630 	.word	0x08016630
 80138c0:	08016641 	.word	0x08016641

080138c4 <__multiply>:
 80138c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138c8:	4617      	mov	r7, r2
 80138ca:	690a      	ldr	r2, [r1, #16]
 80138cc:	693b      	ldr	r3, [r7, #16]
 80138ce:	429a      	cmp	r2, r3
 80138d0:	bfa8      	it	ge
 80138d2:	463b      	movge	r3, r7
 80138d4:	4689      	mov	r9, r1
 80138d6:	bfa4      	itt	ge
 80138d8:	460f      	movge	r7, r1
 80138da:	4699      	movge	r9, r3
 80138dc:	693d      	ldr	r5, [r7, #16]
 80138de:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80138e2:	68bb      	ldr	r3, [r7, #8]
 80138e4:	6879      	ldr	r1, [r7, #4]
 80138e6:	eb05 060a 	add.w	r6, r5, sl
 80138ea:	42b3      	cmp	r3, r6
 80138ec:	b085      	sub	sp, #20
 80138ee:	bfb8      	it	lt
 80138f0:	3101      	addlt	r1, #1
 80138f2:	f7ff fedd 	bl	80136b0 <_Balloc>
 80138f6:	b930      	cbnz	r0, 8013906 <__multiply+0x42>
 80138f8:	4602      	mov	r2, r0
 80138fa:	4b41      	ldr	r3, [pc, #260]	@ (8013a00 <__multiply+0x13c>)
 80138fc:	4841      	ldr	r0, [pc, #260]	@ (8013a04 <__multiply+0x140>)
 80138fe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013902:	f000 fc63 	bl	80141cc <__assert_func>
 8013906:	f100 0414 	add.w	r4, r0, #20
 801390a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801390e:	4623      	mov	r3, r4
 8013910:	2200      	movs	r2, #0
 8013912:	4573      	cmp	r3, lr
 8013914:	d320      	bcc.n	8013958 <__multiply+0x94>
 8013916:	f107 0814 	add.w	r8, r7, #20
 801391a:	f109 0114 	add.w	r1, r9, #20
 801391e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013922:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013926:	9302      	str	r3, [sp, #8]
 8013928:	1beb      	subs	r3, r5, r7
 801392a:	3b15      	subs	r3, #21
 801392c:	f023 0303 	bic.w	r3, r3, #3
 8013930:	3304      	adds	r3, #4
 8013932:	3715      	adds	r7, #21
 8013934:	42bd      	cmp	r5, r7
 8013936:	bf38      	it	cc
 8013938:	2304      	movcc	r3, #4
 801393a:	9301      	str	r3, [sp, #4]
 801393c:	9b02      	ldr	r3, [sp, #8]
 801393e:	9103      	str	r1, [sp, #12]
 8013940:	428b      	cmp	r3, r1
 8013942:	d80c      	bhi.n	801395e <__multiply+0x9a>
 8013944:	2e00      	cmp	r6, #0
 8013946:	dd03      	ble.n	8013950 <__multiply+0x8c>
 8013948:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801394c:	2b00      	cmp	r3, #0
 801394e:	d055      	beq.n	80139fc <__multiply+0x138>
 8013950:	6106      	str	r6, [r0, #16]
 8013952:	b005      	add	sp, #20
 8013954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013958:	f843 2b04 	str.w	r2, [r3], #4
 801395c:	e7d9      	b.n	8013912 <__multiply+0x4e>
 801395e:	f8b1 a000 	ldrh.w	sl, [r1]
 8013962:	f1ba 0f00 	cmp.w	sl, #0
 8013966:	d01f      	beq.n	80139a8 <__multiply+0xe4>
 8013968:	46c4      	mov	ip, r8
 801396a:	46a1      	mov	r9, r4
 801396c:	2700      	movs	r7, #0
 801396e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013972:	f8d9 3000 	ldr.w	r3, [r9]
 8013976:	fa1f fb82 	uxth.w	fp, r2
 801397a:	b29b      	uxth	r3, r3
 801397c:	fb0a 330b 	mla	r3, sl, fp, r3
 8013980:	443b      	add	r3, r7
 8013982:	f8d9 7000 	ldr.w	r7, [r9]
 8013986:	0c12      	lsrs	r2, r2, #16
 8013988:	0c3f      	lsrs	r7, r7, #16
 801398a:	fb0a 7202 	mla	r2, sl, r2, r7
 801398e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013992:	b29b      	uxth	r3, r3
 8013994:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013998:	4565      	cmp	r5, ip
 801399a:	f849 3b04 	str.w	r3, [r9], #4
 801399e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80139a2:	d8e4      	bhi.n	801396e <__multiply+0xaa>
 80139a4:	9b01      	ldr	r3, [sp, #4]
 80139a6:	50e7      	str	r7, [r4, r3]
 80139a8:	9b03      	ldr	r3, [sp, #12]
 80139aa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80139ae:	3104      	adds	r1, #4
 80139b0:	f1b9 0f00 	cmp.w	r9, #0
 80139b4:	d020      	beq.n	80139f8 <__multiply+0x134>
 80139b6:	6823      	ldr	r3, [r4, #0]
 80139b8:	4647      	mov	r7, r8
 80139ba:	46a4      	mov	ip, r4
 80139bc:	f04f 0a00 	mov.w	sl, #0
 80139c0:	f8b7 b000 	ldrh.w	fp, [r7]
 80139c4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80139c8:	fb09 220b 	mla	r2, r9, fp, r2
 80139cc:	4452      	add	r2, sl
 80139ce:	b29b      	uxth	r3, r3
 80139d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80139d4:	f84c 3b04 	str.w	r3, [ip], #4
 80139d8:	f857 3b04 	ldr.w	r3, [r7], #4
 80139dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80139e0:	f8bc 3000 	ldrh.w	r3, [ip]
 80139e4:	fb09 330a 	mla	r3, r9, sl, r3
 80139e8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80139ec:	42bd      	cmp	r5, r7
 80139ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80139f2:	d8e5      	bhi.n	80139c0 <__multiply+0xfc>
 80139f4:	9a01      	ldr	r2, [sp, #4]
 80139f6:	50a3      	str	r3, [r4, r2]
 80139f8:	3404      	adds	r4, #4
 80139fa:	e79f      	b.n	801393c <__multiply+0x78>
 80139fc:	3e01      	subs	r6, #1
 80139fe:	e7a1      	b.n	8013944 <__multiply+0x80>
 8013a00:	08016630 	.word	0x08016630
 8013a04:	08016641 	.word	0x08016641

08013a08 <__pow5mult>:
 8013a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a0c:	4615      	mov	r5, r2
 8013a0e:	f012 0203 	ands.w	r2, r2, #3
 8013a12:	4607      	mov	r7, r0
 8013a14:	460e      	mov	r6, r1
 8013a16:	d007      	beq.n	8013a28 <__pow5mult+0x20>
 8013a18:	4c25      	ldr	r4, [pc, #148]	@ (8013ab0 <__pow5mult+0xa8>)
 8013a1a:	3a01      	subs	r2, #1
 8013a1c:	2300      	movs	r3, #0
 8013a1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013a22:	f7ff fea7 	bl	8013774 <__multadd>
 8013a26:	4606      	mov	r6, r0
 8013a28:	10ad      	asrs	r5, r5, #2
 8013a2a:	d03d      	beq.n	8013aa8 <__pow5mult+0xa0>
 8013a2c:	69fc      	ldr	r4, [r7, #28]
 8013a2e:	b97c      	cbnz	r4, 8013a50 <__pow5mult+0x48>
 8013a30:	2010      	movs	r0, #16
 8013a32:	f7ff fd87 	bl	8013544 <malloc>
 8013a36:	4602      	mov	r2, r0
 8013a38:	61f8      	str	r0, [r7, #28]
 8013a3a:	b928      	cbnz	r0, 8013a48 <__pow5mult+0x40>
 8013a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8013ab4 <__pow5mult+0xac>)
 8013a3e:	481e      	ldr	r0, [pc, #120]	@ (8013ab8 <__pow5mult+0xb0>)
 8013a40:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013a44:	f000 fbc2 	bl	80141cc <__assert_func>
 8013a48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013a4c:	6004      	str	r4, [r0, #0]
 8013a4e:	60c4      	str	r4, [r0, #12]
 8013a50:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013a54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013a58:	b94c      	cbnz	r4, 8013a6e <__pow5mult+0x66>
 8013a5a:	f240 2171 	movw	r1, #625	@ 0x271
 8013a5e:	4638      	mov	r0, r7
 8013a60:	f7ff ff1a 	bl	8013898 <__i2b>
 8013a64:	2300      	movs	r3, #0
 8013a66:	f8c8 0008 	str.w	r0, [r8, #8]
 8013a6a:	4604      	mov	r4, r0
 8013a6c:	6003      	str	r3, [r0, #0]
 8013a6e:	f04f 0900 	mov.w	r9, #0
 8013a72:	07eb      	lsls	r3, r5, #31
 8013a74:	d50a      	bpl.n	8013a8c <__pow5mult+0x84>
 8013a76:	4631      	mov	r1, r6
 8013a78:	4622      	mov	r2, r4
 8013a7a:	4638      	mov	r0, r7
 8013a7c:	f7ff ff22 	bl	80138c4 <__multiply>
 8013a80:	4631      	mov	r1, r6
 8013a82:	4680      	mov	r8, r0
 8013a84:	4638      	mov	r0, r7
 8013a86:	f7ff fe53 	bl	8013730 <_Bfree>
 8013a8a:	4646      	mov	r6, r8
 8013a8c:	106d      	asrs	r5, r5, #1
 8013a8e:	d00b      	beq.n	8013aa8 <__pow5mult+0xa0>
 8013a90:	6820      	ldr	r0, [r4, #0]
 8013a92:	b938      	cbnz	r0, 8013aa4 <__pow5mult+0x9c>
 8013a94:	4622      	mov	r2, r4
 8013a96:	4621      	mov	r1, r4
 8013a98:	4638      	mov	r0, r7
 8013a9a:	f7ff ff13 	bl	80138c4 <__multiply>
 8013a9e:	6020      	str	r0, [r4, #0]
 8013aa0:	f8c0 9000 	str.w	r9, [r0]
 8013aa4:	4604      	mov	r4, r0
 8013aa6:	e7e4      	b.n	8013a72 <__pow5mult+0x6a>
 8013aa8:	4630      	mov	r0, r6
 8013aaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013aae:	bf00      	nop
 8013ab0:	080166f4 	.word	0x080166f4
 8013ab4:	080165c1 	.word	0x080165c1
 8013ab8:	08016641 	.word	0x08016641

08013abc <__lshift>:
 8013abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013ac0:	460c      	mov	r4, r1
 8013ac2:	6849      	ldr	r1, [r1, #4]
 8013ac4:	6923      	ldr	r3, [r4, #16]
 8013ac6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013aca:	68a3      	ldr	r3, [r4, #8]
 8013acc:	4607      	mov	r7, r0
 8013ace:	4691      	mov	r9, r2
 8013ad0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013ad4:	f108 0601 	add.w	r6, r8, #1
 8013ad8:	42b3      	cmp	r3, r6
 8013ada:	db0b      	blt.n	8013af4 <__lshift+0x38>
 8013adc:	4638      	mov	r0, r7
 8013ade:	f7ff fde7 	bl	80136b0 <_Balloc>
 8013ae2:	4605      	mov	r5, r0
 8013ae4:	b948      	cbnz	r0, 8013afa <__lshift+0x3e>
 8013ae6:	4602      	mov	r2, r0
 8013ae8:	4b28      	ldr	r3, [pc, #160]	@ (8013b8c <__lshift+0xd0>)
 8013aea:	4829      	ldr	r0, [pc, #164]	@ (8013b90 <__lshift+0xd4>)
 8013aec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013af0:	f000 fb6c 	bl	80141cc <__assert_func>
 8013af4:	3101      	adds	r1, #1
 8013af6:	005b      	lsls	r3, r3, #1
 8013af8:	e7ee      	b.n	8013ad8 <__lshift+0x1c>
 8013afa:	2300      	movs	r3, #0
 8013afc:	f100 0114 	add.w	r1, r0, #20
 8013b00:	f100 0210 	add.w	r2, r0, #16
 8013b04:	4618      	mov	r0, r3
 8013b06:	4553      	cmp	r3, sl
 8013b08:	db33      	blt.n	8013b72 <__lshift+0xb6>
 8013b0a:	6920      	ldr	r0, [r4, #16]
 8013b0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013b10:	f104 0314 	add.w	r3, r4, #20
 8013b14:	f019 091f 	ands.w	r9, r9, #31
 8013b18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013b1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013b20:	d02b      	beq.n	8013b7a <__lshift+0xbe>
 8013b22:	f1c9 0e20 	rsb	lr, r9, #32
 8013b26:	468a      	mov	sl, r1
 8013b28:	2200      	movs	r2, #0
 8013b2a:	6818      	ldr	r0, [r3, #0]
 8013b2c:	fa00 f009 	lsl.w	r0, r0, r9
 8013b30:	4310      	orrs	r0, r2
 8013b32:	f84a 0b04 	str.w	r0, [sl], #4
 8013b36:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b3a:	459c      	cmp	ip, r3
 8013b3c:	fa22 f20e 	lsr.w	r2, r2, lr
 8013b40:	d8f3      	bhi.n	8013b2a <__lshift+0x6e>
 8013b42:	ebac 0304 	sub.w	r3, ip, r4
 8013b46:	3b15      	subs	r3, #21
 8013b48:	f023 0303 	bic.w	r3, r3, #3
 8013b4c:	3304      	adds	r3, #4
 8013b4e:	f104 0015 	add.w	r0, r4, #21
 8013b52:	4560      	cmp	r0, ip
 8013b54:	bf88      	it	hi
 8013b56:	2304      	movhi	r3, #4
 8013b58:	50ca      	str	r2, [r1, r3]
 8013b5a:	b10a      	cbz	r2, 8013b60 <__lshift+0xa4>
 8013b5c:	f108 0602 	add.w	r6, r8, #2
 8013b60:	3e01      	subs	r6, #1
 8013b62:	4638      	mov	r0, r7
 8013b64:	612e      	str	r6, [r5, #16]
 8013b66:	4621      	mov	r1, r4
 8013b68:	f7ff fde2 	bl	8013730 <_Bfree>
 8013b6c:	4628      	mov	r0, r5
 8013b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b72:	f842 0f04 	str.w	r0, [r2, #4]!
 8013b76:	3301      	adds	r3, #1
 8013b78:	e7c5      	b.n	8013b06 <__lshift+0x4a>
 8013b7a:	3904      	subs	r1, #4
 8013b7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b80:	f841 2f04 	str.w	r2, [r1, #4]!
 8013b84:	459c      	cmp	ip, r3
 8013b86:	d8f9      	bhi.n	8013b7c <__lshift+0xc0>
 8013b88:	e7ea      	b.n	8013b60 <__lshift+0xa4>
 8013b8a:	bf00      	nop
 8013b8c:	08016630 	.word	0x08016630
 8013b90:	08016641 	.word	0x08016641

08013b94 <__mcmp>:
 8013b94:	690a      	ldr	r2, [r1, #16]
 8013b96:	4603      	mov	r3, r0
 8013b98:	6900      	ldr	r0, [r0, #16]
 8013b9a:	1a80      	subs	r0, r0, r2
 8013b9c:	b530      	push	{r4, r5, lr}
 8013b9e:	d10e      	bne.n	8013bbe <__mcmp+0x2a>
 8013ba0:	3314      	adds	r3, #20
 8013ba2:	3114      	adds	r1, #20
 8013ba4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013ba8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013bac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013bb0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013bb4:	4295      	cmp	r5, r2
 8013bb6:	d003      	beq.n	8013bc0 <__mcmp+0x2c>
 8013bb8:	d205      	bcs.n	8013bc6 <__mcmp+0x32>
 8013bba:	f04f 30ff 	mov.w	r0, #4294967295
 8013bbe:	bd30      	pop	{r4, r5, pc}
 8013bc0:	42a3      	cmp	r3, r4
 8013bc2:	d3f3      	bcc.n	8013bac <__mcmp+0x18>
 8013bc4:	e7fb      	b.n	8013bbe <__mcmp+0x2a>
 8013bc6:	2001      	movs	r0, #1
 8013bc8:	e7f9      	b.n	8013bbe <__mcmp+0x2a>
	...

08013bcc <__mdiff>:
 8013bcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bd0:	4689      	mov	r9, r1
 8013bd2:	4606      	mov	r6, r0
 8013bd4:	4611      	mov	r1, r2
 8013bd6:	4648      	mov	r0, r9
 8013bd8:	4614      	mov	r4, r2
 8013bda:	f7ff ffdb 	bl	8013b94 <__mcmp>
 8013bde:	1e05      	subs	r5, r0, #0
 8013be0:	d112      	bne.n	8013c08 <__mdiff+0x3c>
 8013be2:	4629      	mov	r1, r5
 8013be4:	4630      	mov	r0, r6
 8013be6:	f7ff fd63 	bl	80136b0 <_Balloc>
 8013bea:	4602      	mov	r2, r0
 8013bec:	b928      	cbnz	r0, 8013bfa <__mdiff+0x2e>
 8013bee:	4b3f      	ldr	r3, [pc, #252]	@ (8013cec <__mdiff+0x120>)
 8013bf0:	f240 2137 	movw	r1, #567	@ 0x237
 8013bf4:	483e      	ldr	r0, [pc, #248]	@ (8013cf0 <__mdiff+0x124>)
 8013bf6:	f000 fae9 	bl	80141cc <__assert_func>
 8013bfa:	2301      	movs	r3, #1
 8013bfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013c00:	4610      	mov	r0, r2
 8013c02:	b003      	add	sp, #12
 8013c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c08:	bfbc      	itt	lt
 8013c0a:	464b      	movlt	r3, r9
 8013c0c:	46a1      	movlt	r9, r4
 8013c0e:	4630      	mov	r0, r6
 8013c10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013c14:	bfba      	itte	lt
 8013c16:	461c      	movlt	r4, r3
 8013c18:	2501      	movlt	r5, #1
 8013c1a:	2500      	movge	r5, #0
 8013c1c:	f7ff fd48 	bl	80136b0 <_Balloc>
 8013c20:	4602      	mov	r2, r0
 8013c22:	b918      	cbnz	r0, 8013c2c <__mdiff+0x60>
 8013c24:	4b31      	ldr	r3, [pc, #196]	@ (8013cec <__mdiff+0x120>)
 8013c26:	f240 2145 	movw	r1, #581	@ 0x245
 8013c2a:	e7e3      	b.n	8013bf4 <__mdiff+0x28>
 8013c2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013c30:	6926      	ldr	r6, [r4, #16]
 8013c32:	60c5      	str	r5, [r0, #12]
 8013c34:	f109 0310 	add.w	r3, r9, #16
 8013c38:	f109 0514 	add.w	r5, r9, #20
 8013c3c:	f104 0e14 	add.w	lr, r4, #20
 8013c40:	f100 0b14 	add.w	fp, r0, #20
 8013c44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013c48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013c4c:	9301      	str	r3, [sp, #4]
 8013c4e:	46d9      	mov	r9, fp
 8013c50:	f04f 0c00 	mov.w	ip, #0
 8013c54:	9b01      	ldr	r3, [sp, #4]
 8013c56:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013c5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013c5e:	9301      	str	r3, [sp, #4]
 8013c60:	fa1f f38a 	uxth.w	r3, sl
 8013c64:	4619      	mov	r1, r3
 8013c66:	b283      	uxth	r3, r0
 8013c68:	1acb      	subs	r3, r1, r3
 8013c6a:	0c00      	lsrs	r0, r0, #16
 8013c6c:	4463      	add	r3, ip
 8013c6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013c72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013c76:	b29b      	uxth	r3, r3
 8013c78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013c7c:	4576      	cmp	r6, lr
 8013c7e:	f849 3b04 	str.w	r3, [r9], #4
 8013c82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013c86:	d8e5      	bhi.n	8013c54 <__mdiff+0x88>
 8013c88:	1b33      	subs	r3, r6, r4
 8013c8a:	3b15      	subs	r3, #21
 8013c8c:	f023 0303 	bic.w	r3, r3, #3
 8013c90:	3415      	adds	r4, #21
 8013c92:	3304      	adds	r3, #4
 8013c94:	42a6      	cmp	r6, r4
 8013c96:	bf38      	it	cc
 8013c98:	2304      	movcc	r3, #4
 8013c9a:	441d      	add	r5, r3
 8013c9c:	445b      	add	r3, fp
 8013c9e:	461e      	mov	r6, r3
 8013ca0:	462c      	mov	r4, r5
 8013ca2:	4544      	cmp	r4, r8
 8013ca4:	d30e      	bcc.n	8013cc4 <__mdiff+0xf8>
 8013ca6:	f108 0103 	add.w	r1, r8, #3
 8013caa:	1b49      	subs	r1, r1, r5
 8013cac:	f021 0103 	bic.w	r1, r1, #3
 8013cb0:	3d03      	subs	r5, #3
 8013cb2:	45a8      	cmp	r8, r5
 8013cb4:	bf38      	it	cc
 8013cb6:	2100      	movcc	r1, #0
 8013cb8:	440b      	add	r3, r1
 8013cba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013cbe:	b191      	cbz	r1, 8013ce6 <__mdiff+0x11a>
 8013cc0:	6117      	str	r7, [r2, #16]
 8013cc2:	e79d      	b.n	8013c00 <__mdiff+0x34>
 8013cc4:	f854 1b04 	ldr.w	r1, [r4], #4
 8013cc8:	46e6      	mov	lr, ip
 8013cca:	0c08      	lsrs	r0, r1, #16
 8013ccc:	fa1c fc81 	uxtah	ip, ip, r1
 8013cd0:	4471      	add	r1, lr
 8013cd2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013cd6:	b289      	uxth	r1, r1
 8013cd8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013cdc:	f846 1b04 	str.w	r1, [r6], #4
 8013ce0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013ce4:	e7dd      	b.n	8013ca2 <__mdiff+0xd6>
 8013ce6:	3f01      	subs	r7, #1
 8013ce8:	e7e7      	b.n	8013cba <__mdiff+0xee>
 8013cea:	bf00      	nop
 8013cec:	08016630 	.word	0x08016630
 8013cf0:	08016641 	.word	0x08016641

08013cf4 <__d2b>:
 8013cf4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013cf8:	460f      	mov	r7, r1
 8013cfa:	2101      	movs	r1, #1
 8013cfc:	ec59 8b10 	vmov	r8, r9, d0
 8013d00:	4616      	mov	r6, r2
 8013d02:	f7ff fcd5 	bl	80136b0 <_Balloc>
 8013d06:	4604      	mov	r4, r0
 8013d08:	b930      	cbnz	r0, 8013d18 <__d2b+0x24>
 8013d0a:	4602      	mov	r2, r0
 8013d0c:	4b23      	ldr	r3, [pc, #140]	@ (8013d9c <__d2b+0xa8>)
 8013d0e:	4824      	ldr	r0, [pc, #144]	@ (8013da0 <__d2b+0xac>)
 8013d10:	f240 310f 	movw	r1, #783	@ 0x30f
 8013d14:	f000 fa5a 	bl	80141cc <__assert_func>
 8013d18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013d1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013d20:	b10d      	cbz	r5, 8013d26 <__d2b+0x32>
 8013d22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013d26:	9301      	str	r3, [sp, #4]
 8013d28:	f1b8 0300 	subs.w	r3, r8, #0
 8013d2c:	d023      	beq.n	8013d76 <__d2b+0x82>
 8013d2e:	4668      	mov	r0, sp
 8013d30:	9300      	str	r3, [sp, #0]
 8013d32:	f7ff fd84 	bl	801383e <__lo0bits>
 8013d36:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013d3a:	b1d0      	cbz	r0, 8013d72 <__d2b+0x7e>
 8013d3c:	f1c0 0320 	rsb	r3, r0, #32
 8013d40:	fa02 f303 	lsl.w	r3, r2, r3
 8013d44:	430b      	orrs	r3, r1
 8013d46:	40c2      	lsrs	r2, r0
 8013d48:	6163      	str	r3, [r4, #20]
 8013d4a:	9201      	str	r2, [sp, #4]
 8013d4c:	9b01      	ldr	r3, [sp, #4]
 8013d4e:	61a3      	str	r3, [r4, #24]
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	bf0c      	ite	eq
 8013d54:	2201      	moveq	r2, #1
 8013d56:	2202      	movne	r2, #2
 8013d58:	6122      	str	r2, [r4, #16]
 8013d5a:	b1a5      	cbz	r5, 8013d86 <__d2b+0x92>
 8013d5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013d60:	4405      	add	r5, r0
 8013d62:	603d      	str	r5, [r7, #0]
 8013d64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013d68:	6030      	str	r0, [r6, #0]
 8013d6a:	4620      	mov	r0, r4
 8013d6c:	b003      	add	sp, #12
 8013d6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013d72:	6161      	str	r1, [r4, #20]
 8013d74:	e7ea      	b.n	8013d4c <__d2b+0x58>
 8013d76:	a801      	add	r0, sp, #4
 8013d78:	f7ff fd61 	bl	801383e <__lo0bits>
 8013d7c:	9b01      	ldr	r3, [sp, #4]
 8013d7e:	6163      	str	r3, [r4, #20]
 8013d80:	3020      	adds	r0, #32
 8013d82:	2201      	movs	r2, #1
 8013d84:	e7e8      	b.n	8013d58 <__d2b+0x64>
 8013d86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013d8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013d8e:	6038      	str	r0, [r7, #0]
 8013d90:	6918      	ldr	r0, [r3, #16]
 8013d92:	f7ff fd35 	bl	8013800 <__hi0bits>
 8013d96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013d9a:	e7e5      	b.n	8013d68 <__d2b+0x74>
 8013d9c:	08016630 	.word	0x08016630
 8013da0:	08016641 	.word	0x08016641

08013da4 <__ssputs_r>:
 8013da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013da8:	688e      	ldr	r6, [r1, #8]
 8013daa:	461f      	mov	r7, r3
 8013dac:	42be      	cmp	r6, r7
 8013dae:	680b      	ldr	r3, [r1, #0]
 8013db0:	4682      	mov	sl, r0
 8013db2:	460c      	mov	r4, r1
 8013db4:	4690      	mov	r8, r2
 8013db6:	d82d      	bhi.n	8013e14 <__ssputs_r+0x70>
 8013db8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013dbc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013dc0:	d026      	beq.n	8013e10 <__ssputs_r+0x6c>
 8013dc2:	6965      	ldr	r5, [r4, #20]
 8013dc4:	6909      	ldr	r1, [r1, #16]
 8013dc6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013dca:	eba3 0901 	sub.w	r9, r3, r1
 8013dce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013dd2:	1c7b      	adds	r3, r7, #1
 8013dd4:	444b      	add	r3, r9
 8013dd6:	106d      	asrs	r5, r5, #1
 8013dd8:	429d      	cmp	r5, r3
 8013dda:	bf38      	it	cc
 8013ddc:	461d      	movcc	r5, r3
 8013dde:	0553      	lsls	r3, r2, #21
 8013de0:	d527      	bpl.n	8013e32 <__ssputs_r+0x8e>
 8013de2:	4629      	mov	r1, r5
 8013de4:	f7ff fbd8 	bl	8013598 <_malloc_r>
 8013de8:	4606      	mov	r6, r0
 8013dea:	b360      	cbz	r0, 8013e46 <__ssputs_r+0xa2>
 8013dec:	6921      	ldr	r1, [r4, #16]
 8013dee:	464a      	mov	r2, r9
 8013df0:	f7fe fcf7 	bl	80127e2 <memcpy>
 8013df4:	89a3      	ldrh	r3, [r4, #12]
 8013df6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013dfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013dfe:	81a3      	strh	r3, [r4, #12]
 8013e00:	6126      	str	r6, [r4, #16]
 8013e02:	6165      	str	r5, [r4, #20]
 8013e04:	444e      	add	r6, r9
 8013e06:	eba5 0509 	sub.w	r5, r5, r9
 8013e0a:	6026      	str	r6, [r4, #0]
 8013e0c:	60a5      	str	r5, [r4, #8]
 8013e0e:	463e      	mov	r6, r7
 8013e10:	42be      	cmp	r6, r7
 8013e12:	d900      	bls.n	8013e16 <__ssputs_r+0x72>
 8013e14:	463e      	mov	r6, r7
 8013e16:	6820      	ldr	r0, [r4, #0]
 8013e18:	4632      	mov	r2, r6
 8013e1a:	4641      	mov	r1, r8
 8013e1c:	f7fe fc47 	bl	80126ae <memmove>
 8013e20:	68a3      	ldr	r3, [r4, #8]
 8013e22:	1b9b      	subs	r3, r3, r6
 8013e24:	60a3      	str	r3, [r4, #8]
 8013e26:	6823      	ldr	r3, [r4, #0]
 8013e28:	4433      	add	r3, r6
 8013e2a:	6023      	str	r3, [r4, #0]
 8013e2c:	2000      	movs	r0, #0
 8013e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e32:	462a      	mov	r2, r5
 8013e34:	f000 fa0e 	bl	8014254 <_realloc_r>
 8013e38:	4606      	mov	r6, r0
 8013e3a:	2800      	cmp	r0, #0
 8013e3c:	d1e0      	bne.n	8013e00 <__ssputs_r+0x5c>
 8013e3e:	6921      	ldr	r1, [r4, #16]
 8013e40:	4650      	mov	r0, sl
 8013e42:	f7ff fb35 	bl	80134b0 <_free_r>
 8013e46:	230c      	movs	r3, #12
 8013e48:	f8ca 3000 	str.w	r3, [sl]
 8013e4c:	89a3      	ldrh	r3, [r4, #12]
 8013e4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013e52:	81a3      	strh	r3, [r4, #12]
 8013e54:	f04f 30ff 	mov.w	r0, #4294967295
 8013e58:	e7e9      	b.n	8013e2e <__ssputs_r+0x8a>
	...

08013e5c <_svfiprintf_r>:
 8013e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e60:	4698      	mov	r8, r3
 8013e62:	898b      	ldrh	r3, [r1, #12]
 8013e64:	061b      	lsls	r3, r3, #24
 8013e66:	b09d      	sub	sp, #116	@ 0x74
 8013e68:	4607      	mov	r7, r0
 8013e6a:	460d      	mov	r5, r1
 8013e6c:	4614      	mov	r4, r2
 8013e6e:	d510      	bpl.n	8013e92 <_svfiprintf_r+0x36>
 8013e70:	690b      	ldr	r3, [r1, #16]
 8013e72:	b973      	cbnz	r3, 8013e92 <_svfiprintf_r+0x36>
 8013e74:	2140      	movs	r1, #64	@ 0x40
 8013e76:	f7ff fb8f 	bl	8013598 <_malloc_r>
 8013e7a:	6028      	str	r0, [r5, #0]
 8013e7c:	6128      	str	r0, [r5, #16]
 8013e7e:	b930      	cbnz	r0, 8013e8e <_svfiprintf_r+0x32>
 8013e80:	230c      	movs	r3, #12
 8013e82:	603b      	str	r3, [r7, #0]
 8013e84:	f04f 30ff 	mov.w	r0, #4294967295
 8013e88:	b01d      	add	sp, #116	@ 0x74
 8013e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e8e:	2340      	movs	r3, #64	@ 0x40
 8013e90:	616b      	str	r3, [r5, #20]
 8013e92:	2300      	movs	r3, #0
 8013e94:	9309      	str	r3, [sp, #36]	@ 0x24
 8013e96:	2320      	movs	r3, #32
 8013e98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013e9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8013ea0:	2330      	movs	r3, #48	@ 0x30
 8013ea2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014040 <_svfiprintf_r+0x1e4>
 8013ea6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013eaa:	f04f 0901 	mov.w	r9, #1
 8013eae:	4623      	mov	r3, r4
 8013eb0:	469a      	mov	sl, r3
 8013eb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013eb6:	b10a      	cbz	r2, 8013ebc <_svfiprintf_r+0x60>
 8013eb8:	2a25      	cmp	r2, #37	@ 0x25
 8013eba:	d1f9      	bne.n	8013eb0 <_svfiprintf_r+0x54>
 8013ebc:	ebba 0b04 	subs.w	fp, sl, r4
 8013ec0:	d00b      	beq.n	8013eda <_svfiprintf_r+0x7e>
 8013ec2:	465b      	mov	r3, fp
 8013ec4:	4622      	mov	r2, r4
 8013ec6:	4629      	mov	r1, r5
 8013ec8:	4638      	mov	r0, r7
 8013eca:	f7ff ff6b 	bl	8013da4 <__ssputs_r>
 8013ece:	3001      	adds	r0, #1
 8013ed0:	f000 80a7 	beq.w	8014022 <_svfiprintf_r+0x1c6>
 8013ed4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013ed6:	445a      	add	r2, fp
 8013ed8:	9209      	str	r2, [sp, #36]	@ 0x24
 8013eda:	f89a 3000 	ldrb.w	r3, [sl]
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	f000 809f 	beq.w	8014022 <_svfiprintf_r+0x1c6>
 8013ee4:	2300      	movs	r3, #0
 8013ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8013eea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013eee:	f10a 0a01 	add.w	sl, sl, #1
 8013ef2:	9304      	str	r3, [sp, #16]
 8013ef4:	9307      	str	r3, [sp, #28]
 8013ef6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013efa:	931a      	str	r3, [sp, #104]	@ 0x68
 8013efc:	4654      	mov	r4, sl
 8013efe:	2205      	movs	r2, #5
 8013f00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f04:	484e      	ldr	r0, [pc, #312]	@ (8014040 <_svfiprintf_r+0x1e4>)
 8013f06:	f7ec f98b 	bl	8000220 <memchr>
 8013f0a:	9a04      	ldr	r2, [sp, #16]
 8013f0c:	b9d8      	cbnz	r0, 8013f46 <_svfiprintf_r+0xea>
 8013f0e:	06d0      	lsls	r0, r2, #27
 8013f10:	bf44      	itt	mi
 8013f12:	2320      	movmi	r3, #32
 8013f14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013f18:	0711      	lsls	r1, r2, #28
 8013f1a:	bf44      	itt	mi
 8013f1c:	232b      	movmi	r3, #43	@ 0x2b
 8013f1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013f22:	f89a 3000 	ldrb.w	r3, [sl]
 8013f26:	2b2a      	cmp	r3, #42	@ 0x2a
 8013f28:	d015      	beq.n	8013f56 <_svfiprintf_r+0xfa>
 8013f2a:	9a07      	ldr	r2, [sp, #28]
 8013f2c:	4654      	mov	r4, sl
 8013f2e:	2000      	movs	r0, #0
 8013f30:	f04f 0c0a 	mov.w	ip, #10
 8013f34:	4621      	mov	r1, r4
 8013f36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013f3a:	3b30      	subs	r3, #48	@ 0x30
 8013f3c:	2b09      	cmp	r3, #9
 8013f3e:	d94b      	bls.n	8013fd8 <_svfiprintf_r+0x17c>
 8013f40:	b1b0      	cbz	r0, 8013f70 <_svfiprintf_r+0x114>
 8013f42:	9207      	str	r2, [sp, #28]
 8013f44:	e014      	b.n	8013f70 <_svfiprintf_r+0x114>
 8013f46:	eba0 0308 	sub.w	r3, r0, r8
 8013f4a:	fa09 f303 	lsl.w	r3, r9, r3
 8013f4e:	4313      	orrs	r3, r2
 8013f50:	9304      	str	r3, [sp, #16]
 8013f52:	46a2      	mov	sl, r4
 8013f54:	e7d2      	b.n	8013efc <_svfiprintf_r+0xa0>
 8013f56:	9b03      	ldr	r3, [sp, #12]
 8013f58:	1d19      	adds	r1, r3, #4
 8013f5a:	681b      	ldr	r3, [r3, #0]
 8013f5c:	9103      	str	r1, [sp, #12]
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	bfbb      	ittet	lt
 8013f62:	425b      	neglt	r3, r3
 8013f64:	f042 0202 	orrlt.w	r2, r2, #2
 8013f68:	9307      	strge	r3, [sp, #28]
 8013f6a:	9307      	strlt	r3, [sp, #28]
 8013f6c:	bfb8      	it	lt
 8013f6e:	9204      	strlt	r2, [sp, #16]
 8013f70:	7823      	ldrb	r3, [r4, #0]
 8013f72:	2b2e      	cmp	r3, #46	@ 0x2e
 8013f74:	d10a      	bne.n	8013f8c <_svfiprintf_r+0x130>
 8013f76:	7863      	ldrb	r3, [r4, #1]
 8013f78:	2b2a      	cmp	r3, #42	@ 0x2a
 8013f7a:	d132      	bne.n	8013fe2 <_svfiprintf_r+0x186>
 8013f7c:	9b03      	ldr	r3, [sp, #12]
 8013f7e:	1d1a      	adds	r2, r3, #4
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	9203      	str	r2, [sp, #12]
 8013f84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013f88:	3402      	adds	r4, #2
 8013f8a:	9305      	str	r3, [sp, #20]
 8013f8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014050 <_svfiprintf_r+0x1f4>
 8013f90:	7821      	ldrb	r1, [r4, #0]
 8013f92:	2203      	movs	r2, #3
 8013f94:	4650      	mov	r0, sl
 8013f96:	f7ec f943 	bl	8000220 <memchr>
 8013f9a:	b138      	cbz	r0, 8013fac <_svfiprintf_r+0x150>
 8013f9c:	9b04      	ldr	r3, [sp, #16]
 8013f9e:	eba0 000a 	sub.w	r0, r0, sl
 8013fa2:	2240      	movs	r2, #64	@ 0x40
 8013fa4:	4082      	lsls	r2, r0
 8013fa6:	4313      	orrs	r3, r2
 8013fa8:	3401      	adds	r4, #1
 8013faa:	9304      	str	r3, [sp, #16]
 8013fac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013fb0:	4824      	ldr	r0, [pc, #144]	@ (8014044 <_svfiprintf_r+0x1e8>)
 8013fb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013fb6:	2206      	movs	r2, #6
 8013fb8:	f7ec f932 	bl	8000220 <memchr>
 8013fbc:	2800      	cmp	r0, #0
 8013fbe:	d036      	beq.n	801402e <_svfiprintf_r+0x1d2>
 8013fc0:	4b21      	ldr	r3, [pc, #132]	@ (8014048 <_svfiprintf_r+0x1ec>)
 8013fc2:	bb1b      	cbnz	r3, 801400c <_svfiprintf_r+0x1b0>
 8013fc4:	9b03      	ldr	r3, [sp, #12]
 8013fc6:	3307      	adds	r3, #7
 8013fc8:	f023 0307 	bic.w	r3, r3, #7
 8013fcc:	3308      	adds	r3, #8
 8013fce:	9303      	str	r3, [sp, #12]
 8013fd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013fd2:	4433      	add	r3, r6
 8013fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8013fd6:	e76a      	b.n	8013eae <_svfiprintf_r+0x52>
 8013fd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8013fdc:	460c      	mov	r4, r1
 8013fde:	2001      	movs	r0, #1
 8013fe0:	e7a8      	b.n	8013f34 <_svfiprintf_r+0xd8>
 8013fe2:	2300      	movs	r3, #0
 8013fe4:	3401      	adds	r4, #1
 8013fe6:	9305      	str	r3, [sp, #20]
 8013fe8:	4619      	mov	r1, r3
 8013fea:	f04f 0c0a 	mov.w	ip, #10
 8013fee:	4620      	mov	r0, r4
 8013ff0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ff4:	3a30      	subs	r2, #48	@ 0x30
 8013ff6:	2a09      	cmp	r2, #9
 8013ff8:	d903      	bls.n	8014002 <_svfiprintf_r+0x1a6>
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d0c6      	beq.n	8013f8c <_svfiprintf_r+0x130>
 8013ffe:	9105      	str	r1, [sp, #20]
 8014000:	e7c4      	b.n	8013f8c <_svfiprintf_r+0x130>
 8014002:	fb0c 2101 	mla	r1, ip, r1, r2
 8014006:	4604      	mov	r4, r0
 8014008:	2301      	movs	r3, #1
 801400a:	e7f0      	b.n	8013fee <_svfiprintf_r+0x192>
 801400c:	ab03      	add	r3, sp, #12
 801400e:	9300      	str	r3, [sp, #0]
 8014010:	462a      	mov	r2, r5
 8014012:	4b0e      	ldr	r3, [pc, #56]	@ (801404c <_svfiprintf_r+0x1f0>)
 8014014:	a904      	add	r1, sp, #16
 8014016:	4638      	mov	r0, r7
 8014018:	f7fd fe36 	bl	8011c88 <_printf_float>
 801401c:	1c42      	adds	r2, r0, #1
 801401e:	4606      	mov	r6, r0
 8014020:	d1d6      	bne.n	8013fd0 <_svfiprintf_r+0x174>
 8014022:	89ab      	ldrh	r3, [r5, #12]
 8014024:	065b      	lsls	r3, r3, #25
 8014026:	f53f af2d 	bmi.w	8013e84 <_svfiprintf_r+0x28>
 801402a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801402c:	e72c      	b.n	8013e88 <_svfiprintf_r+0x2c>
 801402e:	ab03      	add	r3, sp, #12
 8014030:	9300      	str	r3, [sp, #0]
 8014032:	462a      	mov	r2, r5
 8014034:	4b05      	ldr	r3, [pc, #20]	@ (801404c <_svfiprintf_r+0x1f0>)
 8014036:	a904      	add	r1, sp, #16
 8014038:	4638      	mov	r0, r7
 801403a:	f7fe f8bd 	bl	80121b8 <_printf_i>
 801403e:	e7ed      	b.n	801401c <_svfiprintf_r+0x1c0>
 8014040:	0801669a 	.word	0x0801669a
 8014044:	080166a4 	.word	0x080166a4
 8014048:	08011c89 	.word	0x08011c89
 801404c:	08013da5 	.word	0x08013da5
 8014050:	080166a0 	.word	0x080166a0

08014054 <__sflush_r>:
 8014054:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801405c:	0716      	lsls	r6, r2, #28
 801405e:	4605      	mov	r5, r0
 8014060:	460c      	mov	r4, r1
 8014062:	d454      	bmi.n	801410e <__sflush_r+0xba>
 8014064:	684b      	ldr	r3, [r1, #4]
 8014066:	2b00      	cmp	r3, #0
 8014068:	dc02      	bgt.n	8014070 <__sflush_r+0x1c>
 801406a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801406c:	2b00      	cmp	r3, #0
 801406e:	dd48      	ble.n	8014102 <__sflush_r+0xae>
 8014070:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014072:	2e00      	cmp	r6, #0
 8014074:	d045      	beq.n	8014102 <__sflush_r+0xae>
 8014076:	2300      	movs	r3, #0
 8014078:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801407c:	682f      	ldr	r7, [r5, #0]
 801407e:	6a21      	ldr	r1, [r4, #32]
 8014080:	602b      	str	r3, [r5, #0]
 8014082:	d030      	beq.n	80140e6 <__sflush_r+0x92>
 8014084:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014086:	89a3      	ldrh	r3, [r4, #12]
 8014088:	0759      	lsls	r1, r3, #29
 801408a:	d505      	bpl.n	8014098 <__sflush_r+0x44>
 801408c:	6863      	ldr	r3, [r4, #4]
 801408e:	1ad2      	subs	r2, r2, r3
 8014090:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014092:	b10b      	cbz	r3, 8014098 <__sflush_r+0x44>
 8014094:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014096:	1ad2      	subs	r2, r2, r3
 8014098:	2300      	movs	r3, #0
 801409a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801409c:	6a21      	ldr	r1, [r4, #32]
 801409e:	4628      	mov	r0, r5
 80140a0:	47b0      	blx	r6
 80140a2:	1c43      	adds	r3, r0, #1
 80140a4:	89a3      	ldrh	r3, [r4, #12]
 80140a6:	d106      	bne.n	80140b6 <__sflush_r+0x62>
 80140a8:	6829      	ldr	r1, [r5, #0]
 80140aa:	291d      	cmp	r1, #29
 80140ac:	d82b      	bhi.n	8014106 <__sflush_r+0xb2>
 80140ae:	4a2a      	ldr	r2, [pc, #168]	@ (8014158 <__sflush_r+0x104>)
 80140b0:	40ca      	lsrs	r2, r1
 80140b2:	07d6      	lsls	r6, r2, #31
 80140b4:	d527      	bpl.n	8014106 <__sflush_r+0xb2>
 80140b6:	2200      	movs	r2, #0
 80140b8:	6062      	str	r2, [r4, #4]
 80140ba:	04d9      	lsls	r1, r3, #19
 80140bc:	6922      	ldr	r2, [r4, #16]
 80140be:	6022      	str	r2, [r4, #0]
 80140c0:	d504      	bpl.n	80140cc <__sflush_r+0x78>
 80140c2:	1c42      	adds	r2, r0, #1
 80140c4:	d101      	bne.n	80140ca <__sflush_r+0x76>
 80140c6:	682b      	ldr	r3, [r5, #0]
 80140c8:	b903      	cbnz	r3, 80140cc <__sflush_r+0x78>
 80140ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80140cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80140ce:	602f      	str	r7, [r5, #0]
 80140d0:	b1b9      	cbz	r1, 8014102 <__sflush_r+0xae>
 80140d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80140d6:	4299      	cmp	r1, r3
 80140d8:	d002      	beq.n	80140e0 <__sflush_r+0x8c>
 80140da:	4628      	mov	r0, r5
 80140dc:	f7ff f9e8 	bl	80134b0 <_free_r>
 80140e0:	2300      	movs	r3, #0
 80140e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80140e4:	e00d      	b.n	8014102 <__sflush_r+0xae>
 80140e6:	2301      	movs	r3, #1
 80140e8:	4628      	mov	r0, r5
 80140ea:	47b0      	blx	r6
 80140ec:	4602      	mov	r2, r0
 80140ee:	1c50      	adds	r0, r2, #1
 80140f0:	d1c9      	bne.n	8014086 <__sflush_r+0x32>
 80140f2:	682b      	ldr	r3, [r5, #0]
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d0c6      	beq.n	8014086 <__sflush_r+0x32>
 80140f8:	2b1d      	cmp	r3, #29
 80140fa:	d001      	beq.n	8014100 <__sflush_r+0xac>
 80140fc:	2b16      	cmp	r3, #22
 80140fe:	d11e      	bne.n	801413e <__sflush_r+0xea>
 8014100:	602f      	str	r7, [r5, #0]
 8014102:	2000      	movs	r0, #0
 8014104:	e022      	b.n	801414c <__sflush_r+0xf8>
 8014106:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801410a:	b21b      	sxth	r3, r3
 801410c:	e01b      	b.n	8014146 <__sflush_r+0xf2>
 801410e:	690f      	ldr	r7, [r1, #16]
 8014110:	2f00      	cmp	r7, #0
 8014112:	d0f6      	beq.n	8014102 <__sflush_r+0xae>
 8014114:	0793      	lsls	r3, r2, #30
 8014116:	680e      	ldr	r6, [r1, #0]
 8014118:	bf08      	it	eq
 801411a:	694b      	ldreq	r3, [r1, #20]
 801411c:	600f      	str	r7, [r1, #0]
 801411e:	bf18      	it	ne
 8014120:	2300      	movne	r3, #0
 8014122:	eba6 0807 	sub.w	r8, r6, r7
 8014126:	608b      	str	r3, [r1, #8]
 8014128:	f1b8 0f00 	cmp.w	r8, #0
 801412c:	dde9      	ble.n	8014102 <__sflush_r+0xae>
 801412e:	6a21      	ldr	r1, [r4, #32]
 8014130:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014132:	4643      	mov	r3, r8
 8014134:	463a      	mov	r2, r7
 8014136:	4628      	mov	r0, r5
 8014138:	47b0      	blx	r6
 801413a:	2800      	cmp	r0, #0
 801413c:	dc08      	bgt.n	8014150 <__sflush_r+0xfc>
 801413e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014146:	81a3      	strh	r3, [r4, #12]
 8014148:	f04f 30ff 	mov.w	r0, #4294967295
 801414c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014150:	4407      	add	r7, r0
 8014152:	eba8 0800 	sub.w	r8, r8, r0
 8014156:	e7e7      	b.n	8014128 <__sflush_r+0xd4>
 8014158:	20400001 	.word	0x20400001

0801415c <_fflush_r>:
 801415c:	b538      	push	{r3, r4, r5, lr}
 801415e:	690b      	ldr	r3, [r1, #16]
 8014160:	4605      	mov	r5, r0
 8014162:	460c      	mov	r4, r1
 8014164:	b913      	cbnz	r3, 801416c <_fflush_r+0x10>
 8014166:	2500      	movs	r5, #0
 8014168:	4628      	mov	r0, r5
 801416a:	bd38      	pop	{r3, r4, r5, pc}
 801416c:	b118      	cbz	r0, 8014176 <_fflush_r+0x1a>
 801416e:	6a03      	ldr	r3, [r0, #32]
 8014170:	b90b      	cbnz	r3, 8014176 <_fflush_r+0x1a>
 8014172:	f7fe f9cb 	bl	801250c <__sinit>
 8014176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801417a:	2b00      	cmp	r3, #0
 801417c:	d0f3      	beq.n	8014166 <_fflush_r+0xa>
 801417e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014180:	07d0      	lsls	r0, r2, #31
 8014182:	d404      	bmi.n	801418e <_fflush_r+0x32>
 8014184:	0599      	lsls	r1, r3, #22
 8014186:	d402      	bmi.n	801418e <_fflush_r+0x32>
 8014188:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801418a:	f7fe fb28 	bl	80127de <__retarget_lock_acquire_recursive>
 801418e:	4628      	mov	r0, r5
 8014190:	4621      	mov	r1, r4
 8014192:	f7ff ff5f 	bl	8014054 <__sflush_r>
 8014196:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014198:	07da      	lsls	r2, r3, #31
 801419a:	4605      	mov	r5, r0
 801419c:	d4e4      	bmi.n	8014168 <_fflush_r+0xc>
 801419e:	89a3      	ldrh	r3, [r4, #12]
 80141a0:	059b      	lsls	r3, r3, #22
 80141a2:	d4e1      	bmi.n	8014168 <_fflush_r+0xc>
 80141a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80141a6:	f7fe fb1b 	bl	80127e0 <__retarget_lock_release_recursive>
 80141aa:	e7dd      	b.n	8014168 <_fflush_r+0xc>

080141ac <_sbrk_r>:
 80141ac:	b538      	push	{r3, r4, r5, lr}
 80141ae:	4d06      	ldr	r5, [pc, #24]	@ (80141c8 <_sbrk_r+0x1c>)
 80141b0:	2300      	movs	r3, #0
 80141b2:	4604      	mov	r4, r0
 80141b4:	4608      	mov	r0, r1
 80141b6:	602b      	str	r3, [r5, #0]
 80141b8:	f7ef fc46 	bl	8003a48 <_sbrk>
 80141bc:	1c43      	adds	r3, r0, #1
 80141be:	d102      	bne.n	80141c6 <_sbrk_r+0x1a>
 80141c0:	682b      	ldr	r3, [r5, #0]
 80141c2:	b103      	cbz	r3, 80141c6 <_sbrk_r+0x1a>
 80141c4:	6023      	str	r3, [r4, #0]
 80141c6:	bd38      	pop	{r3, r4, r5, pc}
 80141c8:	20003744 	.word	0x20003744

080141cc <__assert_func>:
 80141cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80141ce:	4614      	mov	r4, r2
 80141d0:	461a      	mov	r2, r3
 80141d2:	4b09      	ldr	r3, [pc, #36]	@ (80141f8 <__assert_func+0x2c>)
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	4605      	mov	r5, r0
 80141d8:	68d8      	ldr	r0, [r3, #12]
 80141da:	b14c      	cbz	r4, 80141f0 <__assert_func+0x24>
 80141dc:	4b07      	ldr	r3, [pc, #28]	@ (80141fc <__assert_func+0x30>)
 80141de:	9100      	str	r1, [sp, #0]
 80141e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80141e4:	4906      	ldr	r1, [pc, #24]	@ (8014200 <__assert_func+0x34>)
 80141e6:	462b      	mov	r3, r5
 80141e8:	f000 f870 	bl	80142cc <fiprintf>
 80141ec:	f000 f880 	bl	80142f0 <abort>
 80141f0:	4b04      	ldr	r3, [pc, #16]	@ (8014204 <__assert_func+0x38>)
 80141f2:	461c      	mov	r4, r3
 80141f4:	e7f3      	b.n	80141de <__assert_func+0x12>
 80141f6:	bf00      	nop
 80141f8:	200001ac 	.word	0x200001ac
 80141fc:	080166b5 	.word	0x080166b5
 8014200:	080166c2 	.word	0x080166c2
 8014204:	080166f0 	.word	0x080166f0

08014208 <_calloc_r>:
 8014208:	b570      	push	{r4, r5, r6, lr}
 801420a:	fba1 5402 	umull	r5, r4, r1, r2
 801420e:	b934      	cbnz	r4, 801421e <_calloc_r+0x16>
 8014210:	4629      	mov	r1, r5
 8014212:	f7ff f9c1 	bl	8013598 <_malloc_r>
 8014216:	4606      	mov	r6, r0
 8014218:	b928      	cbnz	r0, 8014226 <_calloc_r+0x1e>
 801421a:	4630      	mov	r0, r6
 801421c:	bd70      	pop	{r4, r5, r6, pc}
 801421e:	220c      	movs	r2, #12
 8014220:	6002      	str	r2, [r0, #0]
 8014222:	2600      	movs	r6, #0
 8014224:	e7f9      	b.n	801421a <_calloc_r+0x12>
 8014226:	462a      	mov	r2, r5
 8014228:	4621      	mov	r1, r4
 801422a:	f7fe fa5a 	bl	80126e2 <memset>
 801422e:	e7f4      	b.n	801421a <_calloc_r+0x12>

08014230 <__ascii_mbtowc>:
 8014230:	b082      	sub	sp, #8
 8014232:	b901      	cbnz	r1, 8014236 <__ascii_mbtowc+0x6>
 8014234:	a901      	add	r1, sp, #4
 8014236:	b142      	cbz	r2, 801424a <__ascii_mbtowc+0x1a>
 8014238:	b14b      	cbz	r3, 801424e <__ascii_mbtowc+0x1e>
 801423a:	7813      	ldrb	r3, [r2, #0]
 801423c:	600b      	str	r3, [r1, #0]
 801423e:	7812      	ldrb	r2, [r2, #0]
 8014240:	1e10      	subs	r0, r2, #0
 8014242:	bf18      	it	ne
 8014244:	2001      	movne	r0, #1
 8014246:	b002      	add	sp, #8
 8014248:	4770      	bx	lr
 801424a:	4610      	mov	r0, r2
 801424c:	e7fb      	b.n	8014246 <__ascii_mbtowc+0x16>
 801424e:	f06f 0001 	mvn.w	r0, #1
 8014252:	e7f8      	b.n	8014246 <__ascii_mbtowc+0x16>

08014254 <_realloc_r>:
 8014254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014258:	4607      	mov	r7, r0
 801425a:	4614      	mov	r4, r2
 801425c:	460d      	mov	r5, r1
 801425e:	b921      	cbnz	r1, 801426a <_realloc_r+0x16>
 8014260:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014264:	4611      	mov	r1, r2
 8014266:	f7ff b997 	b.w	8013598 <_malloc_r>
 801426a:	b92a      	cbnz	r2, 8014278 <_realloc_r+0x24>
 801426c:	f7ff f920 	bl	80134b0 <_free_r>
 8014270:	4625      	mov	r5, r4
 8014272:	4628      	mov	r0, r5
 8014274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014278:	f000 f841 	bl	80142fe <_malloc_usable_size_r>
 801427c:	4284      	cmp	r4, r0
 801427e:	4606      	mov	r6, r0
 8014280:	d802      	bhi.n	8014288 <_realloc_r+0x34>
 8014282:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014286:	d8f4      	bhi.n	8014272 <_realloc_r+0x1e>
 8014288:	4621      	mov	r1, r4
 801428a:	4638      	mov	r0, r7
 801428c:	f7ff f984 	bl	8013598 <_malloc_r>
 8014290:	4680      	mov	r8, r0
 8014292:	b908      	cbnz	r0, 8014298 <_realloc_r+0x44>
 8014294:	4645      	mov	r5, r8
 8014296:	e7ec      	b.n	8014272 <_realloc_r+0x1e>
 8014298:	42b4      	cmp	r4, r6
 801429a:	4622      	mov	r2, r4
 801429c:	4629      	mov	r1, r5
 801429e:	bf28      	it	cs
 80142a0:	4632      	movcs	r2, r6
 80142a2:	f7fe fa9e 	bl	80127e2 <memcpy>
 80142a6:	4629      	mov	r1, r5
 80142a8:	4638      	mov	r0, r7
 80142aa:	f7ff f901 	bl	80134b0 <_free_r>
 80142ae:	e7f1      	b.n	8014294 <_realloc_r+0x40>

080142b0 <__ascii_wctomb>:
 80142b0:	4603      	mov	r3, r0
 80142b2:	4608      	mov	r0, r1
 80142b4:	b141      	cbz	r1, 80142c8 <__ascii_wctomb+0x18>
 80142b6:	2aff      	cmp	r2, #255	@ 0xff
 80142b8:	d904      	bls.n	80142c4 <__ascii_wctomb+0x14>
 80142ba:	228a      	movs	r2, #138	@ 0x8a
 80142bc:	601a      	str	r2, [r3, #0]
 80142be:	f04f 30ff 	mov.w	r0, #4294967295
 80142c2:	4770      	bx	lr
 80142c4:	700a      	strb	r2, [r1, #0]
 80142c6:	2001      	movs	r0, #1
 80142c8:	4770      	bx	lr
	...

080142cc <fiprintf>:
 80142cc:	b40e      	push	{r1, r2, r3}
 80142ce:	b503      	push	{r0, r1, lr}
 80142d0:	4601      	mov	r1, r0
 80142d2:	ab03      	add	r3, sp, #12
 80142d4:	4805      	ldr	r0, [pc, #20]	@ (80142ec <fiprintf+0x20>)
 80142d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80142da:	6800      	ldr	r0, [r0, #0]
 80142dc:	9301      	str	r3, [sp, #4]
 80142de:	f000 f83f 	bl	8014360 <_vfiprintf_r>
 80142e2:	b002      	add	sp, #8
 80142e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80142e8:	b003      	add	sp, #12
 80142ea:	4770      	bx	lr
 80142ec:	200001ac 	.word	0x200001ac

080142f0 <abort>:
 80142f0:	b508      	push	{r3, lr}
 80142f2:	2006      	movs	r0, #6
 80142f4:	f000 fa08 	bl	8014708 <raise>
 80142f8:	2001      	movs	r0, #1
 80142fa:	f7ef fb2d 	bl	8003958 <_exit>

080142fe <_malloc_usable_size_r>:
 80142fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014302:	1f18      	subs	r0, r3, #4
 8014304:	2b00      	cmp	r3, #0
 8014306:	bfbc      	itt	lt
 8014308:	580b      	ldrlt	r3, [r1, r0]
 801430a:	18c0      	addlt	r0, r0, r3
 801430c:	4770      	bx	lr

0801430e <__sfputc_r>:
 801430e:	6893      	ldr	r3, [r2, #8]
 8014310:	3b01      	subs	r3, #1
 8014312:	2b00      	cmp	r3, #0
 8014314:	b410      	push	{r4}
 8014316:	6093      	str	r3, [r2, #8]
 8014318:	da08      	bge.n	801432c <__sfputc_r+0x1e>
 801431a:	6994      	ldr	r4, [r2, #24]
 801431c:	42a3      	cmp	r3, r4
 801431e:	db01      	blt.n	8014324 <__sfputc_r+0x16>
 8014320:	290a      	cmp	r1, #10
 8014322:	d103      	bne.n	801432c <__sfputc_r+0x1e>
 8014324:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014328:	f000 b932 	b.w	8014590 <__swbuf_r>
 801432c:	6813      	ldr	r3, [r2, #0]
 801432e:	1c58      	adds	r0, r3, #1
 8014330:	6010      	str	r0, [r2, #0]
 8014332:	7019      	strb	r1, [r3, #0]
 8014334:	4608      	mov	r0, r1
 8014336:	f85d 4b04 	ldr.w	r4, [sp], #4
 801433a:	4770      	bx	lr

0801433c <__sfputs_r>:
 801433c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801433e:	4606      	mov	r6, r0
 8014340:	460f      	mov	r7, r1
 8014342:	4614      	mov	r4, r2
 8014344:	18d5      	adds	r5, r2, r3
 8014346:	42ac      	cmp	r4, r5
 8014348:	d101      	bne.n	801434e <__sfputs_r+0x12>
 801434a:	2000      	movs	r0, #0
 801434c:	e007      	b.n	801435e <__sfputs_r+0x22>
 801434e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014352:	463a      	mov	r2, r7
 8014354:	4630      	mov	r0, r6
 8014356:	f7ff ffda 	bl	801430e <__sfputc_r>
 801435a:	1c43      	adds	r3, r0, #1
 801435c:	d1f3      	bne.n	8014346 <__sfputs_r+0xa>
 801435e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014360 <_vfiprintf_r>:
 8014360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014364:	460d      	mov	r5, r1
 8014366:	b09d      	sub	sp, #116	@ 0x74
 8014368:	4614      	mov	r4, r2
 801436a:	4698      	mov	r8, r3
 801436c:	4606      	mov	r6, r0
 801436e:	b118      	cbz	r0, 8014378 <_vfiprintf_r+0x18>
 8014370:	6a03      	ldr	r3, [r0, #32]
 8014372:	b90b      	cbnz	r3, 8014378 <_vfiprintf_r+0x18>
 8014374:	f7fe f8ca 	bl	801250c <__sinit>
 8014378:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801437a:	07d9      	lsls	r1, r3, #31
 801437c:	d405      	bmi.n	801438a <_vfiprintf_r+0x2a>
 801437e:	89ab      	ldrh	r3, [r5, #12]
 8014380:	059a      	lsls	r2, r3, #22
 8014382:	d402      	bmi.n	801438a <_vfiprintf_r+0x2a>
 8014384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014386:	f7fe fa2a 	bl	80127de <__retarget_lock_acquire_recursive>
 801438a:	89ab      	ldrh	r3, [r5, #12]
 801438c:	071b      	lsls	r3, r3, #28
 801438e:	d501      	bpl.n	8014394 <_vfiprintf_r+0x34>
 8014390:	692b      	ldr	r3, [r5, #16]
 8014392:	b99b      	cbnz	r3, 80143bc <_vfiprintf_r+0x5c>
 8014394:	4629      	mov	r1, r5
 8014396:	4630      	mov	r0, r6
 8014398:	f000 f938 	bl	801460c <__swsetup_r>
 801439c:	b170      	cbz	r0, 80143bc <_vfiprintf_r+0x5c>
 801439e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80143a0:	07dc      	lsls	r4, r3, #31
 80143a2:	d504      	bpl.n	80143ae <_vfiprintf_r+0x4e>
 80143a4:	f04f 30ff 	mov.w	r0, #4294967295
 80143a8:	b01d      	add	sp, #116	@ 0x74
 80143aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143ae:	89ab      	ldrh	r3, [r5, #12]
 80143b0:	0598      	lsls	r0, r3, #22
 80143b2:	d4f7      	bmi.n	80143a4 <_vfiprintf_r+0x44>
 80143b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80143b6:	f7fe fa13 	bl	80127e0 <__retarget_lock_release_recursive>
 80143ba:	e7f3      	b.n	80143a4 <_vfiprintf_r+0x44>
 80143bc:	2300      	movs	r3, #0
 80143be:	9309      	str	r3, [sp, #36]	@ 0x24
 80143c0:	2320      	movs	r3, #32
 80143c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80143c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80143ca:	2330      	movs	r3, #48	@ 0x30
 80143cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801457c <_vfiprintf_r+0x21c>
 80143d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80143d4:	f04f 0901 	mov.w	r9, #1
 80143d8:	4623      	mov	r3, r4
 80143da:	469a      	mov	sl, r3
 80143dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80143e0:	b10a      	cbz	r2, 80143e6 <_vfiprintf_r+0x86>
 80143e2:	2a25      	cmp	r2, #37	@ 0x25
 80143e4:	d1f9      	bne.n	80143da <_vfiprintf_r+0x7a>
 80143e6:	ebba 0b04 	subs.w	fp, sl, r4
 80143ea:	d00b      	beq.n	8014404 <_vfiprintf_r+0xa4>
 80143ec:	465b      	mov	r3, fp
 80143ee:	4622      	mov	r2, r4
 80143f0:	4629      	mov	r1, r5
 80143f2:	4630      	mov	r0, r6
 80143f4:	f7ff ffa2 	bl	801433c <__sfputs_r>
 80143f8:	3001      	adds	r0, #1
 80143fa:	f000 80a7 	beq.w	801454c <_vfiprintf_r+0x1ec>
 80143fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014400:	445a      	add	r2, fp
 8014402:	9209      	str	r2, [sp, #36]	@ 0x24
 8014404:	f89a 3000 	ldrb.w	r3, [sl]
 8014408:	2b00      	cmp	r3, #0
 801440a:	f000 809f 	beq.w	801454c <_vfiprintf_r+0x1ec>
 801440e:	2300      	movs	r3, #0
 8014410:	f04f 32ff 	mov.w	r2, #4294967295
 8014414:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014418:	f10a 0a01 	add.w	sl, sl, #1
 801441c:	9304      	str	r3, [sp, #16]
 801441e:	9307      	str	r3, [sp, #28]
 8014420:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014424:	931a      	str	r3, [sp, #104]	@ 0x68
 8014426:	4654      	mov	r4, sl
 8014428:	2205      	movs	r2, #5
 801442a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801442e:	4853      	ldr	r0, [pc, #332]	@ (801457c <_vfiprintf_r+0x21c>)
 8014430:	f7eb fef6 	bl	8000220 <memchr>
 8014434:	9a04      	ldr	r2, [sp, #16]
 8014436:	b9d8      	cbnz	r0, 8014470 <_vfiprintf_r+0x110>
 8014438:	06d1      	lsls	r1, r2, #27
 801443a:	bf44      	itt	mi
 801443c:	2320      	movmi	r3, #32
 801443e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014442:	0713      	lsls	r3, r2, #28
 8014444:	bf44      	itt	mi
 8014446:	232b      	movmi	r3, #43	@ 0x2b
 8014448:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801444c:	f89a 3000 	ldrb.w	r3, [sl]
 8014450:	2b2a      	cmp	r3, #42	@ 0x2a
 8014452:	d015      	beq.n	8014480 <_vfiprintf_r+0x120>
 8014454:	9a07      	ldr	r2, [sp, #28]
 8014456:	4654      	mov	r4, sl
 8014458:	2000      	movs	r0, #0
 801445a:	f04f 0c0a 	mov.w	ip, #10
 801445e:	4621      	mov	r1, r4
 8014460:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014464:	3b30      	subs	r3, #48	@ 0x30
 8014466:	2b09      	cmp	r3, #9
 8014468:	d94b      	bls.n	8014502 <_vfiprintf_r+0x1a2>
 801446a:	b1b0      	cbz	r0, 801449a <_vfiprintf_r+0x13a>
 801446c:	9207      	str	r2, [sp, #28]
 801446e:	e014      	b.n	801449a <_vfiprintf_r+0x13a>
 8014470:	eba0 0308 	sub.w	r3, r0, r8
 8014474:	fa09 f303 	lsl.w	r3, r9, r3
 8014478:	4313      	orrs	r3, r2
 801447a:	9304      	str	r3, [sp, #16]
 801447c:	46a2      	mov	sl, r4
 801447e:	e7d2      	b.n	8014426 <_vfiprintf_r+0xc6>
 8014480:	9b03      	ldr	r3, [sp, #12]
 8014482:	1d19      	adds	r1, r3, #4
 8014484:	681b      	ldr	r3, [r3, #0]
 8014486:	9103      	str	r1, [sp, #12]
 8014488:	2b00      	cmp	r3, #0
 801448a:	bfbb      	ittet	lt
 801448c:	425b      	neglt	r3, r3
 801448e:	f042 0202 	orrlt.w	r2, r2, #2
 8014492:	9307      	strge	r3, [sp, #28]
 8014494:	9307      	strlt	r3, [sp, #28]
 8014496:	bfb8      	it	lt
 8014498:	9204      	strlt	r2, [sp, #16]
 801449a:	7823      	ldrb	r3, [r4, #0]
 801449c:	2b2e      	cmp	r3, #46	@ 0x2e
 801449e:	d10a      	bne.n	80144b6 <_vfiprintf_r+0x156>
 80144a0:	7863      	ldrb	r3, [r4, #1]
 80144a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80144a4:	d132      	bne.n	801450c <_vfiprintf_r+0x1ac>
 80144a6:	9b03      	ldr	r3, [sp, #12]
 80144a8:	1d1a      	adds	r2, r3, #4
 80144aa:	681b      	ldr	r3, [r3, #0]
 80144ac:	9203      	str	r2, [sp, #12]
 80144ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80144b2:	3402      	adds	r4, #2
 80144b4:	9305      	str	r3, [sp, #20]
 80144b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801458c <_vfiprintf_r+0x22c>
 80144ba:	7821      	ldrb	r1, [r4, #0]
 80144bc:	2203      	movs	r2, #3
 80144be:	4650      	mov	r0, sl
 80144c0:	f7eb feae 	bl	8000220 <memchr>
 80144c4:	b138      	cbz	r0, 80144d6 <_vfiprintf_r+0x176>
 80144c6:	9b04      	ldr	r3, [sp, #16]
 80144c8:	eba0 000a 	sub.w	r0, r0, sl
 80144cc:	2240      	movs	r2, #64	@ 0x40
 80144ce:	4082      	lsls	r2, r0
 80144d0:	4313      	orrs	r3, r2
 80144d2:	3401      	adds	r4, #1
 80144d4:	9304      	str	r3, [sp, #16]
 80144d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80144da:	4829      	ldr	r0, [pc, #164]	@ (8014580 <_vfiprintf_r+0x220>)
 80144dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80144e0:	2206      	movs	r2, #6
 80144e2:	f7eb fe9d 	bl	8000220 <memchr>
 80144e6:	2800      	cmp	r0, #0
 80144e8:	d03f      	beq.n	801456a <_vfiprintf_r+0x20a>
 80144ea:	4b26      	ldr	r3, [pc, #152]	@ (8014584 <_vfiprintf_r+0x224>)
 80144ec:	bb1b      	cbnz	r3, 8014536 <_vfiprintf_r+0x1d6>
 80144ee:	9b03      	ldr	r3, [sp, #12]
 80144f0:	3307      	adds	r3, #7
 80144f2:	f023 0307 	bic.w	r3, r3, #7
 80144f6:	3308      	adds	r3, #8
 80144f8:	9303      	str	r3, [sp, #12]
 80144fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80144fc:	443b      	add	r3, r7
 80144fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8014500:	e76a      	b.n	80143d8 <_vfiprintf_r+0x78>
 8014502:	fb0c 3202 	mla	r2, ip, r2, r3
 8014506:	460c      	mov	r4, r1
 8014508:	2001      	movs	r0, #1
 801450a:	e7a8      	b.n	801445e <_vfiprintf_r+0xfe>
 801450c:	2300      	movs	r3, #0
 801450e:	3401      	adds	r4, #1
 8014510:	9305      	str	r3, [sp, #20]
 8014512:	4619      	mov	r1, r3
 8014514:	f04f 0c0a 	mov.w	ip, #10
 8014518:	4620      	mov	r0, r4
 801451a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801451e:	3a30      	subs	r2, #48	@ 0x30
 8014520:	2a09      	cmp	r2, #9
 8014522:	d903      	bls.n	801452c <_vfiprintf_r+0x1cc>
 8014524:	2b00      	cmp	r3, #0
 8014526:	d0c6      	beq.n	80144b6 <_vfiprintf_r+0x156>
 8014528:	9105      	str	r1, [sp, #20]
 801452a:	e7c4      	b.n	80144b6 <_vfiprintf_r+0x156>
 801452c:	fb0c 2101 	mla	r1, ip, r1, r2
 8014530:	4604      	mov	r4, r0
 8014532:	2301      	movs	r3, #1
 8014534:	e7f0      	b.n	8014518 <_vfiprintf_r+0x1b8>
 8014536:	ab03      	add	r3, sp, #12
 8014538:	9300      	str	r3, [sp, #0]
 801453a:	462a      	mov	r2, r5
 801453c:	4b12      	ldr	r3, [pc, #72]	@ (8014588 <_vfiprintf_r+0x228>)
 801453e:	a904      	add	r1, sp, #16
 8014540:	4630      	mov	r0, r6
 8014542:	f7fd fba1 	bl	8011c88 <_printf_float>
 8014546:	4607      	mov	r7, r0
 8014548:	1c78      	adds	r0, r7, #1
 801454a:	d1d6      	bne.n	80144fa <_vfiprintf_r+0x19a>
 801454c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801454e:	07d9      	lsls	r1, r3, #31
 8014550:	d405      	bmi.n	801455e <_vfiprintf_r+0x1fe>
 8014552:	89ab      	ldrh	r3, [r5, #12]
 8014554:	059a      	lsls	r2, r3, #22
 8014556:	d402      	bmi.n	801455e <_vfiprintf_r+0x1fe>
 8014558:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801455a:	f7fe f941 	bl	80127e0 <__retarget_lock_release_recursive>
 801455e:	89ab      	ldrh	r3, [r5, #12]
 8014560:	065b      	lsls	r3, r3, #25
 8014562:	f53f af1f 	bmi.w	80143a4 <_vfiprintf_r+0x44>
 8014566:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014568:	e71e      	b.n	80143a8 <_vfiprintf_r+0x48>
 801456a:	ab03      	add	r3, sp, #12
 801456c:	9300      	str	r3, [sp, #0]
 801456e:	462a      	mov	r2, r5
 8014570:	4b05      	ldr	r3, [pc, #20]	@ (8014588 <_vfiprintf_r+0x228>)
 8014572:	a904      	add	r1, sp, #16
 8014574:	4630      	mov	r0, r6
 8014576:	f7fd fe1f 	bl	80121b8 <_printf_i>
 801457a:	e7e4      	b.n	8014546 <_vfiprintf_r+0x1e6>
 801457c:	0801669a 	.word	0x0801669a
 8014580:	080166a4 	.word	0x080166a4
 8014584:	08011c89 	.word	0x08011c89
 8014588:	0801433d 	.word	0x0801433d
 801458c:	080166a0 	.word	0x080166a0

08014590 <__swbuf_r>:
 8014590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014592:	460e      	mov	r6, r1
 8014594:	4614      	mov	r4, r2
 8014596:	4605      	mov	r5, r0
 8014598:	b118      	cbz	r0, 80145a2 <__swbuf_r+0x12>
 801459a:	6a03      	ldr	r3, [r0, #32]
 801459c:	b90b      	cbnz	r3, 80145a2 <__swbuf_r+0x12>
 801459e:	f7fd ffb5 	bl	801250c <__sinit>
 80145a2:	69a3      	ldr	r3, [r4, #24]
 80145a4:	60a3      	str	r3, [r4, #8]
 80145a6:	89a3      	ldrh	r3, [r4, #12]
 80145a8:	071a      	lsls	r2, r3, #28
 80145aa:	d501      	bpl.n	80145b0 <__swbuf_r+0x20>
 80145ac:	6923      	ldr	r3, [r4, #16]
 80145ae:	b943      	cbnz	r3, 80145c2 <__swbuf_r+0x32>
 80145b0:	4621      	mov	r1, r4
 80145b2:	4628      	mov	r0, r5
 80145b4:	f000 f82a 	bl	801460c <__swsetup_r>
 80145b8:	b118      	cbz	r0, 80145c2 <__swbuf_r+0x32>
 80145ba:	f04f 37ff 	mov.w	r7, #4294967295
 80145be:	4638      	mov	r0, r7
 80145c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145c2:	6823      	ldr	r3, [r4, #0]
 80145c4:	6922      	ldr	r2, [r4, #16]
 80145c6:	1a98      	subs	r0, r3, r2
 80145c8:	6963      	ldr	r3, [r4, #20]
 80145ca:	b2f6      	uxtb	r6, r6
 80145cc:	4283      	cmp	r3, r0
 80145ce:	4637      	mov	r7, r6
 80145d0:	dc05      	bgt.n	80145de <__swbuf_r+0x4e>
 80145d2:	4621      	mov	r1, r4
 80145d4:	4628      	mov	r0, r5
 80145d6:	f7ff fdc1 	bl	801415c <_fflush_r>
 80145da:	2800      	cmp	r0, #0
 80145dc:	d1ed      	bne.n	80145ba <__swbuf_r+0x2a>
 80145de:	68a3      	ldr	r3, [r4, #8]
 80145e0:	3b01      	subs	r3, #1
 80145e2:	60a3      	str	r3, [r4, #8]
 80145e4:	6823      	ldr	r3, [r4, #0]
 80145e6:	1c5a      	adds	r2, r3, #1
 80145e8:	6022      	str	r2, [r4, #0]
 80145ea:	701e      	strb	r6, [r3, #0]
 80145ec:	6962      	ldr	r2, [r4, #20]
 80145ee:	1c43      	adds	r3, r0, #1
 80145f0:	429a      	cmp	r2, r3
 80145f2:	d004      	beq.n	80145fe <__swbuf_r+0x6e>
 80145f4:	89a3      	ldrh	r3, [r4, #12]
 80145f6:	07db      	lsls	r3, r3, #31
 80145f8:	d5e1      	bpl.n	80145be <__swbuf_r+0x2e>
 80145fa:	2e0a      	cmp	r6, #10
 80145fc:	d1df      	bne.n	80145be <__swbuf_r+0x2e>
 80145fe:	4621      	mov	r1, r4
 8014600:	4628      	mov	r0, r5
 8014602:	f7ff fdab 	bl	801415c <_fflush_r>
 8014606:	2800      	cmp	r0, #0
 8014608:	d0d9      	beq.n	80145be <__swbuf_r+0x2e>
 801460a:	e7d6      	b.n	80145ba <__swbuf_r+0x2a>

0801460c <__swsetup_r>:
 801460c:	b538      	push	{r3, r4, r5, lr}
 801460e:	4b29      	ldr	r3, [pc, #164]	@ (80146b4 <__swsetup_r+0xa8>)
 8014610:	4605      	mov	r5, r0
 8014612:	6818      	ldr	r0, [r3, #0]
 8014614:	460c      	mov	r4, r1
 8014616:	b118      	cbz	r0, 8014620 <__swsetup_r+0x14>
 8014618:	6a03      	ldr	r3, [r0, #32]
 801461a:	b90b      	cbnz	r3, 8014620 <__swsetup_r+0x14>
 801461c:	f7fd ff76 	bl	801250c <__sinit>
 8014620:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014624:	0719      	lsls	r1, r3, #28
 8014626:	d422      	bmi.n	801466e <__swsetup_r+0x62>
 8014628:	06da      	lsls	r2, r3, #27
 801462a:	d407      	bmi.n	801463c <__swsetup_r+0x30>
 801462c:	2209      	movs	r2, #9
 801462e:	602a      	str	r2, [r5, #0]
 8014630:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014634:	81a3      	strh	r3, [r4, #12]
 8014636:	f04f 30ff 	mov.w	r0, #4294967295
 801463a:	e033      	b.n	80146a4 <__swsetup_r+0x98>
 801463c:	0758      	lsls	r0, r3, #29
 801463e:	d512      	bpl.n	8014666 <__swsetup_r+0x5a>
 8014640:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014642:	b141      	cbz	r1, 8014656 <__swsetup_r+0x4a>
 8014644:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014648:	4299      	cmp	r1, r3
 801464a:	d002      	beq.n	8014652 <__swsetup_r+0x46>
 801464c:	4628      	mov	r0, r5
 801464e:	f7fe ff2f 	bl	80134b0 <_free_r>
 8014652:	2300      	movs	r3, #0
 8014654:	6363      	str	r3, [r4, #52]	@ 0x34
 8014656:	89a3      	ldrh	r3, [r4, #12]
 8014658:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801465c:	81a3      	strh	r3, [r4, #12]
 801465e:	2300      	movs	r3, #0
 8014660:	6063      	str	r3, [r4, #4]
 8014662:	6923      	ldr	r3, [r4, #16]
 8014664:	6023      	str	r3, [r4, #0]
 8014666:	89a3      	ldrh	r3, [r4, #12]
 8014668:	f043 0308 	orr.w	r3, r3, #8
 801466c:	81a3      	strh	r3, [r4, #12]
 801466e:	6923      	ldr	r3, [r4, #16]
 8014670:	b94b      	cbnz	r3, 8014686 <__swsetup_r+0x7a>
 8014672:	89a3      	ldrh	r3, [r4, #12]
 8014674:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014678:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801467c:	d003      	beq.n	8014686 <__swsetup_r+0x7a>
 801467e:	4621      	mov	r1, r4
 8014680:	4628      	mov	r0, r5
 8014682:	f000 f883 	bl	801478c <__smakebuf_r>
 8014686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801468a:	f013 0201 	ands.w	r2, r3, #1
 801468e:	d00a      	beq.n	80146a6 <__swsetup_r+0x9a>
 8014690:	2200      	movs	r2, #0
 8014692:	60a2      	str	r2, [r4, #8]
 8014694:	6962      	ldr	r2, [r4, #20]
 8014696:	4252      	negs	r2, r2
 8014698:	61a2      	str	r2, [r4, #24]
 801469a:	6922      	ldr	r2, [r4, #16]
 801469c:	b942      	cbnz	r2, 80146b0 <__swsetup_r+0xa4>
 801469e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80146a2:	d1c5      	bne.n	8014630 <__swsetup_r+0x24>
 80146a4:	bd38      	pop	{r3, r4, r5, pc}
 80146a6:	0799      	lsls	r1, r3, #30
 80146a8:	bf58      	it	pl
 80146aa:	6962      	ldrpl	r2, [r4, #20]
 80146ac:	60a2      	str	r2, [r4, #8]
 80146ae:	e7f4      	b.n	801469a <__swsetup_r+0x8e>
 80146b0:	2000      	movs	r0, #0
 80146b2:	e7f7      	b.n	80146a4 <__swsetup_r+0x98>
 80146b4:	200001ac 	.word	0x200001ac

080146b8 <_raise_r>:
 80146b8:	291f      	cmp	r1, #31
 80146ba:	b538      	push	{r3, r4, r5, lr}
 80146bc:	4605      	mov	r5, r0
 80146be:	460c      	mov	r4, r1
 80146c0:	d904      	bls.n	80146cc <_raise_r+0x14>
 80146c2:	2316      	movs	r3, #22
 80146c4:	6003      	str	r3, [r0, #0]
 80146c6:	f04f 30ff 	mov.w	r0, #4294967295
 80146ca:	bd38      	pop	{r3, r4, r5, pc}
 80146cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80146ce:	b112      	cbz	r2, 80146d6 <_raise_r+0x1e>
 80146d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80146d4:	b94b      	cbnz	r3, 80146ea <_raise_r+0x32>
 80146d6:	4628      	mov	r0, r5
 80146d8:	f000 f830 	bl	801473c <_getpid_r>
 80146dc:	4622      	mov	r2, r4
 80146de:	4601      	mov	r1, r0
 80146e0:	4628      	mov	r0, r5
 80146e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80146e6:	f000 b817 	b.w	8014718 <_kill_r>
 80146ea:	2b01      	cmp	r3, #1
 80146ec:	d00a      	beq.n	8014704 <_raise_r+0x4c>
 80146ee:	1c59      	adds	r1, r3, #1
 80146f0:	d103      	bne.n	80146fa <_raise_r+0x42>
 80146f2:	2316      	movs	r3, #22
 80146f4:	6003      	str	r3, [r0, #0]
 80146f6:	2001      	movs	r0, #1
 80146f8:	e7e7      	b.n	80146ca <_raise_r+0x12>
 80146fa:	2100      	movs	r1, #0
 80146fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014700:	4620      	mov	r0, r4
 8014702:	4798      	blx	r3
 8014704:	2000      	movs	r0, #0
 8014706:	e7e0      	b.n	80146ca <_raise_r+0x12>

08014708 <raise>:
 8014708:	4b02      	ldr	r3, [pc, #8]	@ (8014714 <raise+0xc>)
 801470a:	4601      	mov	r1, r0
 801470c:	6818      	ldr	r0, [r3, #0]
 801470e:	f7ff bfd3 	b.w	80146b8 <_raise_r>
 8014712:	bf00      	nop
 8014714:	200001ac 	.word	0x200001ac

08014718 <_kill_r>:
 8014718:	b538      	push	{r3, r4, r5, lr}
 801471a:	4d07      	ldr	r5, [pc, #28]	@ (8014738 <_kill_r+0x20>)
 801471c:	2300      	movs	r3, #0
 801471e:	4604      	mov	r4, r0
 8014720:	4608      	mov	r0, r1
 8014722:	4611      	mov	r1, r2
 8014724:	602b      	str	r3, [r5, #0]
 8014726:	f7ef f907 	bl	8003938 <_kill>
 801472a:	1c43      	adds	r3, r0, #1
 801472c:	d102      	bne.n	8014734 <_kill_r+0x1c>
 801472e:	682b      	ldr	r3, [r5, #0]
 8014730:	b103      	cbz	r3, 8014734 <_kill_r+0x1c>
 8014732:	6023      	str	r3, [r4, #0]
 8014734:	bd38      	pop	{r3, r4, r5, pc}
 8014736:	bf00      	nop
 8014738:	20003744 	.word	0x20003744

0801473c <_getpid_r>:
 801473c:	f7ef b8f4 	b.w	8003928 <_getpid>

08014740 <__swhatbuf_r>:
 8014740:	b570      	push	{r4, r5, r6, lr}
 8014742:	460c      	mov	r4, r1
 8014744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014748:	2900      	cmp	r1, #0
 801474a:	b096      	sub	sp, #88	@ 0x58
 801474c:	4615      	mov	r5, r2
 801474e:	461e      	mov	r6, r3
 8014750:	da0d      	bge.n	801476e <__swhatbuf_r+0x2e>
 8014752:	89a3      	ldrh	r3, [r4, #12]
 8014754:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014758:	f04f 0100 	mov.w	r1, #0
 801475c:	bf14      	ite	ne
 801475e:	2340      	movne	r3, #64	@ 0x40
 8014760:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014764:	2000      	movs	r0, #0
 8014766:	6031      	str	r1, [r6, #0]
 8014768:	602b      	str	r3, [r5, #0]
 801476a:	b016      	add	sp, #88	@ 0x58
 801476c:	bd70      	pop	{r4, r5, r6, pc}
 801476e:	466a      	mov	r2, sp
 8014770:	f000 f848 	bl	8014804 <_fstat_r>
 8014774:	2800      	cmp	r0, #0
 8014776:	dbec      	blt.n	8014752 <__swhatbuf_r+0x12>
 8014778:	9901      	ldr	r1, [sp, #4]
 801477a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801477e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014782:	4259      	negs	r1, r3
 8014784:	4159      	adcs	r1, r3
 8014786:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801478a:	e7eb      	b.n	8014764 <__swhatbuf_r+0x24>

0801478c <__smakebuf_r>:
 801478c:	898b      	ldrh	r3, [r1, #12]
 801478e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014790:	079d      	lsls	r5, r3, #30
 8014792:	4606      	mov	r6, r0
 8014794:	460c      	mov	r4, r1
 8014796:	d507      	bpl.n	80147a8 <__smakebuf_r+0x1c>
 8014798:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801479c:	6023      	str	r3, [r4, #0]
 801479e:	6123      	str	r3, [r4, #16]
 80147a0:	2301      	movs	r3, #1
 80147a2:	6163      	str	r3, [r4, #20]
 80147a4:	b003      	add	sp, #12
 80147a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80147a8:	ab01      	add	r3, sp, #4
 80147aa:	466a      	mov	r2, sp
 80147ac:	f7ff ffc8 	bl	8014740 <__swhatbuf_r>
 80147b0:	9f00      	ldr	r7, [sp, #0]
 80147b2:	4605      	mov	r5, r0
 80147b4:	4639      	mov	r1, r7
 80147b6:	4630      	mov	r0, r6
 80147b8:	f7fe feee 	bl	8013598 <_malloc_r>
 80147bc:	b948      	cbnz	r0, 80147d2 <__smakebuf_r+0x46>
 80147be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80147c2:	059a      	lsls	r2, r3, #22
 80147c4:	d4ee      	bmi.n	80147a4 <__smakebuf_r+0x18>
 80147c6:	f023 0303 	bic.w	r3, r3, #3
 80147ca:	f043 0302 	orr.w	r3, r3, #2
 80147ce:	81a3      	strh	r3, [r4, #12]
 80147d0:	e7e2      	b.n	8014798 <__smakebuf_r+0xc>
 80147d2:	89a3      	ldrh	r3, [r4, #12]
 80147d4:	6020      	str	r0, [r4, #0]
 80147d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80147da:	81a3      	strh	r3, [r4, #12]
 80147dc:	9b01      	ldr	r3, [sp, #4]
 80147de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80147e2:	b15b      	cbz	r3, 80147fc <__smakebuf_r+0x70>
 80147e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80147e8:	4630      	mov	r0, r6
 80147ea:	f000 f81d 	bl	8014828 <_isatty_r>
 80147ee:	b128      	cbz	r0, 80147fc <__smakebuf_r+0x70>
 80147f0:	89a3      	ldrh	r3, [r4, #12]
 80147f2:	f023 0303 	bic.w	r3, r3, #3
 80147f6:	f043 0301 	orr.w	r3, r3, #1
 80147fa:	81a3      	strh	r3, [r4, #12]
 80147fc:	89a3      	ldrh	r3, [r4, #12]
 80147fe:	431d      	orrs	r5, r3
 8014800:	81a5      	strh	r5, [r4, #12]
 8014802:	e7cf      	b.n	80147a4 <__smakebuf_r+0x18>

08014804 <_fstat_r>:
 8014804:	b538      	push	{r3, r4, r5, lr}
 8014806:	4d07      	ldr	r5, [pc, #28]	@ (8014824 <_fstat_r+0x20>)
 8014808:	2300      	movs	r3, #0
 801480a:	4604      	mov	r4, r0
 801480c:	4608      	mov	r0, r1
 801480e:	4611      	mov	r1, r2
 8014810:	602b      	str	r3, [r5, #0]
 8014812:	f7ef f8f1 	bl	80039f8 <_fstat>
 8014816:	1c43      	adds	r3, r0, #1
 8014818:	d102      	bne.n	8014820 <_fstat_r+0x1c>
 801481a:	682b      	ldr	r3, [r5, #0]
 801481c:	b103      	cbz	r3, 8014820 <_fstat_r+0x1c>
 801481e:	6023      	str	r3, [r4, #0]
 8014820:	bd38      	pop	{r3, r4, r5, pc}
 8014822:	bf00      	nop
 8014824:	20003744 	.word	0x20003744

08014828 <_isatty_r>:
 8014828:	b538      	push	{r3, r4, r5, lr}
 801482a:	4d06      	ldr	r5, [pc, #24]	@ (8014844 <_isatty_r+0x1c>)
 801482c:	2300      	movs	r3, #0
 801482e:	4604      	mov	r4, r0
 8014830:	4608      	mov	r0, r1
 8014832:	602b      	str	r3, [r5, #0]
 8014834:	f7ef f8f0 	bl	8003a18 <_isatty>
 8014838:	1c43      	adds	r3, r0, #1
 801483a:	d102      	bne.n	8014842 <_isatty_r+0x1a>
 801483c:	682b      	ldr	r3, [r5, #0]
 801483e:	b103      	cbz	r3, 8014842 <_isatty_r+0x1a>
 8014840:	6023      	str	r3, [r4, #0]
 8014842:	bd38      	pop	{r3, r4, r5, pc}
 8014844:	20003744 	.word	0x20003744

08014848 <_init>:
 8014848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801484a:	bf00      	nop
 801484c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801484e:	bc08      	pop	{r3}
 8014850:	469e      	mov	lr, r3
 8014852:	4770      	bx	lr

08014854 <_fini>:
 8014854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014856:	bf00      	nop
 8014858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801485a:	bc08      	pop	{r3}
 801485c:	469e      	mov	lr, r3
 801485e:	4770      	bx	lr
