\hypertarget{group__ALT__DMA__COMMON}{}\section{D\+MA Controller Common A\+PI Definitions}
\label{group__ALT__DMA__COMMON}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga16053f2a9f79090b801843859458a156}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__COMMON_gad28f2571875df0110325be013606240c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga13d7349f2971e04c8cff4a6c53a19fd8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga096b104b3be2d1242a1c427cbe4e8cb0}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga16053f2a9f79090b801843859458a156}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a6143fc54b31bee0f600b49b5b168e04c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}} = 0, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a92f4981941e8587fdeba5a864cdff3bc}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}} = 1, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a2c02d28ac1b0ac691c31ba0d64a21a8e}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}} = 2, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a548a033cc4026c67f6722a79606cdce9}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}} = 3, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a73847dca425d0a7b87fcb1e7078f0803}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}} = 4, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a43cc7b9c96a58c87dedb4a4b51d246bc}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}} = 5, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156ab2ce0b6e9cbca89d0f6824aae4d7080e}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}} = 6, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156acb0e7edfe267911d71a4b5e81a811617}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}} = 7
 \}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__COMMON_gad28f2571875df0110325be013606240c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cadf1177833151d99637c3c45e6b479647}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+0}} = 0, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca13edb5f71e99246900a42209dcee3205}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+1}} = 1, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cae627068400329ebe16b0011c24ae8190}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+2}} = 2, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca7ddef6cd33e872e9cfea5f9510be4a12}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+3}} = 3, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caf9a49a3c70035aef326ec7b83d8d68c6}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+4\+\_\+\+O\+R\+\_\+\+C\+A\+N0\+\_\+\+I\+F1}} = 4, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca05e245e88ab438ccbb3a54b7ddc01752}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+5\+\_\+\+O\+R\+\_\+\+C\+A\+N0\+\_\+\+I\+F2}} = 5, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca73efc32e20081151d86a6135045a535a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+6\+\_\+\+O\+R\+\_\+\+C\+A\+N1\+\_\+\+I\+F1}} = 6, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caf7b35fe556f8ce699385b1a4943e2161}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+7\+\_\+\+O\+R\+\_\+\+C\+A\+N1\+\_\+\+I\+F2}} = 7, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cadd9ffbf2371c25e80750d8f4857def4d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+4}} = 4, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca94a16672f1bdc694880daf6ad8055666}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+5}} = 5, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca051768a4422ccd6c3667a9e14ac4e9c8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+6}} = 6, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cac58064d1f53f0203a4224eaa370f818e}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+7}} = 7, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca51a1b9d83b096ad2b09ec3b27a4d35c3}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+A\+N0\+\_\+\+I\+F1}} = 4, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cafaa6782dab6511ad1a362844b247c4c2}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+A\+N0\+\_\+\+I\+F2}} = 5, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caa4020def19c79789bfda334fb480d0b8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+A\+N1\+\_\+\+I\+F1}} = 6, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca067079942e423357979b0cf8ecf509cb}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+A\+N1\+\_\+\+I\+F2}} = 7, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca98b715b5713b42ae1c18a15dd1e33a7f}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C0\+\_\+\+TX}} = 8, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca877c041e99314abe21e9a23fd94c63fd}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C0\+\_\+\+RX}} = 9, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cab634295cc2af183c8aac1db25dbebe4f}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C1\+\_\+\+TX}} = 10, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca1cc5ff2d104652594f63521ff3101613}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C1\+\_\+\+RX}} = 11, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca9081c3dd30a0f7f68f011bc79eb4c358}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C2\+\_\+\+TX}} = 12, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca4477e87faf5f92936ef144230d93fff9}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C2\+\_\+\+RX}} = 13, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca0862e4e3a348537544e8839609983156}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C3\+\_\+\+TX}} = 14, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca49810160348f729869050ab842aa2234}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C3\+\_\+\+RX}} = 15, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caa1f3de7cf65fcef38023d9b170faf059}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I0\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+TX}} = 16, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca9441cf7e45ecb3204ea87795028766bf}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I0\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+RX}} = 17, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cad5adfa2c79dbf878d0611f68012a0cb4}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I0\+\_\+\+S\+L\+A\+V\+E\+\_\+\+TX}} = 18, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca865bcbb926b9dadece69796a7646a02f}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I0\+\_\+\+S\+L\+A\+V\+E\+\_\+\+RX}} = 19, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cae83a6adaa4a595ef6e8cba9bdc028f4f}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+TX}} = 20, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca56a720a0deb874a8edcd4bf56a12df1e}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+RX}} = 21, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca8745123b88b3b9da45b9e21a106f20dd}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+TX}} = 22, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca8da4d113d27df32058c0fa4fe3d742fc}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+RX}} = 23, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca491523357ada872c3a663d6e7adff457}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+Q\+S\+P\+I\+\_\+\+F\+L\+A\+S\+H\+\_\+\+TX}} = 24, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cafe9856d4041b609aa9e21ee7a61f96b2}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+Q\+S\+P\+I\+\_\+\+F\+L\+A\+S\+H\+\_\+\+RX}} = 25, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cad3b831241d52f0782b012a11172be51b}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+TM}} = 26, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca0e41988c9e859f3b8e7b7a410819937d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+R\+E\+S\+E\+R\+V\+ED}} = 27, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca71f749db2c7b3f432d9c38c19a8f67d3}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T0\+\_\+\+TX}} = 28, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caa01fd8f73df6ec598a4e6ef53fa123c8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T0\+\_\+\+RX}} = 29, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca45e4fdecbeb482ebb3353c3c81b1bdd2}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T1\+\_\+\+TX}} = 30, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca4946f0bdf1647eb9ba3b6c2521c815e0}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T1\+\_\+\+RX}} = 31
 \}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga13d7349f2971e04c8cff4a6c53a19fd8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__DMA__COMMON_gga13d7349f2971e04c8cff4a6c53a19fd8afed280a77c29397cc3e9b69f885888e7}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+\+D\+E\+F\+A\+U\+LT}} = 0, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga13d7349f2971e04c8cff4a6c53a19fd8a068159f6a6fd5ebcc62662607775ff6d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+\+S\+E\+C\+U\+RE}} = 1, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga13d7349f2971e04c8cff4a6c53a19fd8ae6a92d8ada58836dbc5ca2407ef41e3a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+S\+E\+C\+U\+RE}} = 2
 \}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga096b104b3be2d1242a1c427cbe4e8cb0}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a6d5f80a7da253e26a1dbb51ab41aa4bb}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+0}} = 0, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a648c15e6cd5ac10a68c4c00c04a3fa40}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+1}} = 1, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a43419bcf3f70dc75607c1710ece40542}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+2}} = 2, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a43070616c158a5b3e2e52b85a143fa86}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+3}} = 3, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a616c99696563156fdcf753e47e1df6b7}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+4}} = 4, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0ab3a9fc8ed1a2127d9474f69c852c1944}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+5}} = 5, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a7d9c61219bfbcc784c8f867515d3f330}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+6}} = 6, 
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a9f74743ec0752e49b6b9023cce845dfd}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+7}} = 7, 
\newline
\mbox{\hyperlink{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a2f64592bf1092c8ff2b0efe2cc4f2ee4}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+A\+B\+O\+RT}} = 8
 \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This module contains the common definitions for the D\+MA controller related A\+P\+Is. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}\label{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}} 
\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_CHANNEL\_t@{ALT\_DMA\_CHANNEL\_t}}
\index{ALT\_DMA\_CHANNEL\_t@{ALT\_DMA\_CHANNEL\_t}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}
\subsubsection{\texorpdfstring{ALT\_DMA\_CHANNEL\_t}{ALT\_DMA\_CHANNEL\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga16053f2a9f79090b801843859458a156}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}

This type definition enumerates the D\+MA controller channel threads. \mbox{\Hypertarget{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}\label{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}} 
\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_t@{ALT\_DMA\_EVENT\_t}}
\index{ALT\_DMA\_EVENT\_t@{ALT\_DMA\_EVENT\_t}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}
\subsubsection{\texorpdfstring{ALT\_DMA\_EVENT\_t}{ALT\_DMA\_EVENT\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga096b104b3be2d1242a1c427cbe4e8cb0}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}

This type definition enumerates the D\+MA event-\/interrupt resources. \mbox{\Hypertarget{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}\label{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}} 
\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_t@{ALT\_DMA\_PERIPH\_t}}
\index{ALT\_DMA\_PERIPH\_t@{ALT\_DMA\_PERIPH\_t}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PERIPH\_t}{ALT\_DMA\_PERIPH\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__COMMON_gad28f2571875df0110325be013606240c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}}}

This type definition enumerates the SoC system peripherals implementing the required request interface that enables direct D\+MA transfers to/from the device.

F\+P\+GA soft IP interface to the D\+MA are required to comply with the Synopsys protocol.

Request interface numbers 4 through 7 are multiplexed between the C\+AN controllers and soft logic implemented in the F\+P\+GA fabric. The selection between the C\+AN controller and F\+P\+GA interfaces is determined at D\+MA initialization. \mbox{\Hypertarget{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}\label{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}} 
\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_SECURITY\_t@{ALT\_DMA\_SECURITY\_t}}
\index{ALT\_DMA\_SECURITY\_t@{ALT\_DMA\_SECURITY\_t}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}
\subsubsection{\texorpdfstring{ALT\_DMA\_SECURITY\_t}{ALT\_DMA\_SECURITY\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga13d7349f2971e04c8cff4a6c53a19fd8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+t}}}

This type enumerates the D\+MA security state options available. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__ALT__DMA__COMMON_ga16053f2a9f79090b801843859458a156}\label{group__ALT__DMA__COMMON_ga16053f2a9f79090b801843859458a156}} 
\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_CHANNEL\_e@{ALT\_DMA\_CHANNEL\_e}}
\index{ALT\_DMA\_CHANNEL\_e@{ALT\_DMA\_CHANNEL\_e}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}
\subsubsection{\texorpdfstring{ALT\_DMA\_CHANNEL\_e}{ALT\_DMA\_CHANNEL\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga16053f2a9f79090b801843859458a156}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+e}}}

This type definition enumerates the D\+MA controller channel threads. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_0@{ALT\_DMA\_CHANNEL\_0}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_CHANNEL\_0@{ALT\_DMA\_CHANNEL\_0}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a6143fc54b31bee0f600b49b5b168e04c}\label{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a6143fc54b31bee0f600b49b5b168e04c}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0&D\+MA Channel Thread 0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_1@{ALT\_DMA\_CHANNEL\_1}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_CHANNEL\_1@{ALT\_DMA\_CHANNEL\_1}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a92f4981941e8587fdeba5a864cdff3bc}\label{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a92f4981941e8587fdeba5a864cdff3bc}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1&D\+MA Channel Thread 1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_2@{ALT\_DMA\_CHANNEL\_2}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_CHANNEL\_2@{ALT\_DMA\_CHANNEL\_2}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a2c02d28ac1b0ac691c31ba0d64a21a8e}\label{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a2c02d28ac1b0ac691c31ba0d64a21a8e}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2&D\+MA Channel Thread 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_3@{ALT\_DMA\_CHANNEL\_3}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_CHANNEL\_3@{ALT\_DMA\_CHANNEL\_3}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a548a033cc4026c67f6722a79606cdce9}\label{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a548a033cc4026c67f6722a79606cdce9}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3&D\+MA Channel Thread 3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_4@{ALT\_DMA\_CHANNEL\_4}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_CHANNEL\_4@{ALT\_DMA\_CHANNEL\_4}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a73847dca425d0a7b87fcb1e7078f0803}\label{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a73847dca425d0a7b87fcb1e7078f0803}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4&D\+MA Channel Thread 4 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_5@{ALT\_DMA\_CHANNEL\_5}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_CHANNEL\_5@{ALT\_DMA\_CHANNEL\_5}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a43cc7b9c96a58c87dedb4a4b51d246bc}\label{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156a43cc7b9c96a58c87dedb4a4b51d246bc}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5&D\+MA Channel Thread 5 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_6@{ALT\_DMA\_CHANNEL\_6}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_CHANNEL\_6@{ALT\_DMA\_CHANNEL\_6}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156ab2ce0b6e9cbca89d0f6824aae4d7080e}\label{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156ab2ce0b6e9cbca89d0f6824aae4d7080e}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6&D\+MA Channel Thread 6 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_7@{ALT\_DMA\_CHANNEL\_7}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_CHANNEL\_7@{ALT\_DMA\_CHANNEL\_7}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156acb0e7edfe267911d71a4b5e81a811617}\label{group__ALT__DMA__COMMON_gga16053f2a9f79090b801843859458a156acb0e7edfe267911d71a4b5e81a811617}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7&D\+MA Channel Thread 7 \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__DMA__COMMON_ga096b104b3be2d1242a1c427cbe4e8cb0}\label{group__ALT__DMA__COMMON_ga096b104b3be2d1242a1c427cbe4e8cb0}} 
\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_e@{ALT\_DMA\_EVENT\_e}}
\index{ALT\_DMA\_EVENT\_e@{ALT\_DMA\_EVENT\_e}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}
\subsubsection{\texorpdfstring{ALT\_DMA\_EVENT\_e}{ALT\_DMA\_EVENT\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga096b104b3be2d1242a1c427cbe4e8cb0}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+e}}}

This type definition enumerates the D\+MA event-\/interrupt resources. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_0@{ALT\_DMA\_EVENT\_0}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_0@{ALT\_DMA\_EVENT\_0}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a6d5f80a7da253e26a1dbb51ab41aa4bb}\label{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a6d5f80a7da253e26a1dbb51ab41aa4bb}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+0&D\+MA Event 0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_1@{ALT\_DMA\_EVENT\_1}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_1@{ALT\_DMA\_EVENT\_1}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a648c15e6cd5ac10a68c4c00c04a3fa40}\label{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a648c15e6cd5ac10a68c4c00c04a3fa40}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+1&D\+MA Event 1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_2@{ALT\_DMA\_EVENT\_2}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_2@{ALT\_DMA\_EVENT\_2}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a43419bcf3f70dc75607c1710ece40542}\label{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a43419bcf3f70dc75607c1710ece40542}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+2&D\+MA Event 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_3@{ALT\_DMA\_EVENT\_3}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_3@{ALT\_DMA\_EVENT\_3}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a43070616c158a5b3e2e52b85a143fa86}\label{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a43070616c158a5b3e2e52b85a143fa86}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+3&D\+MA Event 3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_4@{ALT\_DMA\_EVENT\_4}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_4@{ALT\_DMA\_EVENT\_4}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a616c99696563156fdcf753e47e1df6b7}\label{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a616c99696563156fdcf753e47e1df6b7}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+4&D\+MA Event 4 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_5@{ALT\_DMA\_EVENT\_5}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_5@{ALT\_DMA\_EVENT\_5}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0ab3a9fc8ed1a2127d9474f69c852c1944}\label{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0ab3a9fc8ed1a2127d9474f69c852c1944}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+5&D\+MA Event 5 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_6@{ALT\_DMA\_EVENT\_6}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_6@{ALT\_DMA\_EVENT\_6}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a7d9c61219bfbcc784c8f867515d3f330}\label{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a7d9c61219bfbcc784c8f867515d3f330}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+6&D\+MA Event 6 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_7@{ALT\_DMA\_EVENT\_7}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_7@{ALT\_DMA\_EVENT\_7}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a9f74743ec0752e49b6b9023cce845dfd}\label{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a9f74743ec0752e49b6b9023cce845dfd}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+7&D\+MA Event 7 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_ABORT@{ALT\_DMA\_EVENT\_ABORT}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_EVENT\_ABORT@{ALT\_DMA\_EVENT\_ABORT}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a2f64592bf1092c8ff2b0efe2cc4f2ee4}\label{group__ALT__DMA__COMMON_gga096b104b3be2d1242a1c427cbe4e8cb0a2f64592bf1092c8ff2b0efe2cc4f2ee4}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+A\+B\+O\+RT&D\+MA Abort Event \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__DMA__COMMON_gad28f2571875df0110325be013606240c}\label{group__ALT__DMA__COMMON_gad28f2571875df0110325be013606240c}} 
\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_e@{ALT\_DMA\_PERIPH\_e}}
\index{ALT\_DMA\_PERIPH\_e@{ALT\_DMA\_PERIPH\_e}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PERIPH\_e}{ALT\_DMA\_PERIPH\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__COMMON_gad28f2571875df0110325be013606240c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+e}}}

This type definition enumerates the SoC system peripherals implementing the required request interface that enables direct D\+MA transfers to/from the device.

F\+P\+GA soft IP interface to the D\+MA are required to comply with the Synopsys protocol.

Request interface numbers 4 through 7 are multiplexed between the C\+AN controllers and soft logic implemented in the F\+P\+GA fabric. The selection between the C\+AN controller and F\+P\+GA interfaces is determined at D\+MA initialization. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_0@{ALT\_DMA\_PERIPH\_FPGA\_0}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_0@{ALT\_DMA\_PERIPH\_FPGA\_0}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cadf1177833151d99637c3c45e6b479647}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cadf1177833151d99637c3c45e6b479647}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+0&F\+P\+GA soft IP interface 0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_1@{ALT\_DMA\_PERIPH\_FPGA\_1}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_1@{ALT\_DMA\_PERIPH\_FPGA\_1}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca13edb5f71e99246900a42209dcee3205}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca13edb5f71e99246900a42209dcee3205}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+1&F\+P\+GA soft IP interface 1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_2@{ALT\_DMA\_PERIPH\_FPGA\_2}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_2@{ALT\_DMA\_PERIPH\_FPGA\_2}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cae627068400329ebe16b0011c24ae8190}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cae627068400329ebe16b0011c24ae8190}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+2&F\+P\+GA soft IP interface 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_3@{ALT\_DMA\_PERIPH\_FPGA\_3}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_3@{ALT\_DMA\_PERIPH\_FPGA\_3}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca7ddef6cd33e872e9cfea5f9510be4a12}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca7ddef6cd33e872e9cfea5f9510be4a12}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+3&F\+P\+GA soft IP interface 3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_4\_OR\_CAN0\_IF1@{ALT\_DMA\_PERIPH\_FPGA\_4\_OR\_CAN0\_IF1}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_4\_OR\_CAN0\_IF1@{ALT\_DMA\_PERIPH\_FPGA\_4\_OR\_CAN0\_IF1}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caf9a49a3c70035aef326ec7b83d8d68c6}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caf9a49a3c70035aef326ec7b83d8d68c6}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+4\+\_\+\+O\+R\+\_\+\+C\+A\+N0\+\_\+\+I\+F1&Selectively M\+U\+Xed F\+P\+GA 4 or C\+AN 0 interface 1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_5\_OR\_CAN0\_IF2@{ALT\_DMA\_PERIPH\_FPGA\_5\_OR\_CAN0\_IF2}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_5\_OR\_CAN0\_IF2@{ALT\_DMA\_PERIPH\_FPGA\_5\_OR\_CAN0\_IF2}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca05e245e88ab438ccbb3a54b7ddc01752}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca05e245e88ab438ccbb3a54b7ddc01752}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+5\+\_\+\+O\+R\+\_\+\+C\+A\+N0\+\_\+\+I\+F2&Selectively M\+U\+Xed F\+P\+GA 5 or C\+AN 0 interface 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_6\_OR\_CAN1\_IF1@{ALT\_DMA\_PERIPH\_FPGA\_6\_OR\_CAN1\_IF1}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_6\_OR\_CAN1\_IF1@{ALT\_DMA\_PERIPH\_FPGA\_6\_OR\_CAN1\_IF1}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca73efc32e20081151d86a6135045a535a}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca73efc32e20081151d86a6135045a535a}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+6\+\_\+\+O\+R\+\_\+\+C\+A\+N1\+\_\+\+I\+F1&Selectively M\+U\+Xed F\+P\+GA 6 or C\+AN 1 interface 1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_7\_OR\_CAN1\_IF2@{ALT\_DMA\_PERIPH\_FPGA\_7\_OR\_CAN1\_IF2}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_7\_OR\_CAN1\_IF2@{ALT\_DMA\_PERIPH\_FPGA\_7\_OR\_CAN1\_IF2}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caf7b35fe556f8ce699385b1a4943e2161}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caf7b35fe556f8ce699385b1a4943e2161}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+7\+\_\+\+O\+R\+\_\+\+C\+A\+N1\+\_\+\+I\+F2&Selectively M\+U\+Xed F\+P\+GA 7 or C\+AN 1 interface 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_4@{ALT\_DMA\_PERIPH\_FPGA\_4}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_4@{ALT\_DMA\_PERIPH\_FPGA\_4}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cadd9ffbf2371c25e80750d8f4857def4d}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cadd9ffbf2371c25e80750d8f4857def4d}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+4&Alias for A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+4\+\_\+\+O\+R\+\_\+\+C\+A\+N0\+\_\+\+I\+F1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_5@{ALT\_DMA\_PERIPH\_FPGA\_5}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_5@{ALT\_DMA\_PERIPH\_FPGA\_5}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca94a16672f1bdc694880daf6ad8055666}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca94a16672f1bdc694880daf6ad8055666}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+5&Alias for A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+5\+\_\+\+O\+R\+\_\+\+C\+A\+N0\+\_\+\+I\+F2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_6@{ALT\_DMA\_PERIPH\_FPGA\_6}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_6@{ALT\_DMA\_PERIPH\_FPGA\_6}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca051768a4422ccd6c3667a9e14ac4e9c8}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca051768a4422ccd6c3667a9e14ac4e9c8}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+6&Alias for A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+6\+\_\+\+O\+R\+\_\+\+C\+A\+N1\+\_\+\+I\+F1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_FPGA\_7@{ALT\_DMA\_PERIPH\_FPGA\_7}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_FPGA\_7@{ALT\_DMA\_PERIPH\_FPGA\_7}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cac58064d1f53f0203a4224eaa370f818e}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cac58064d1f53f0203a4224eaa370f818e}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+7&Alias for A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+7\+\_\+\+O\+R\+\_\+\+C\+A\+N1\+\_\+\+I\+F2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_CAN0\_IF1@{ALT\_DMA\_PERIPH\_CAN0\_IF1}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_CAN0\_IF1@{ALT\_DMA\_PERIPH\_CAN0\_IF1}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca51a1b9d83b096ad2b09ec3b27a4d35c3}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca51a1b9d83b096ad2b09ec3b27a4d35c3}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+A\+N0\+\_\+\+I\+F1&Alias for A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+4\+\_\+\+O\+R\+\_\+\+C\+A\+N0\+\_\+\+I\+F1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_CAN0\_IF2@{ALT\_DMA\_PERIPH\_CAN0\_IF2}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_CAN0\_IF2@{ALT\_DMA\_PERIPH\_CAN0\_IF2}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cafaa6782dab6511ad1a362844b247c4c2}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cafaa6782dab6511ad1a362844b247c4c2}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+A\+N0\+\_\+\+I\+F2&Alias for A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+5\+\_\+\+O\+R\+\_\+\+C\+A\+N0\+\_\+\+I\+F2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_CAN1\_IF1@{ALT\_DMA\_PERIPH\_CAN1\_IF1}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_CAN1\_IF1@{ALT\_DMA\_PERIPH\_CAN1\_IF1}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caa4020def19c79789bfda334fb480d0b8}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caa4020def19c79789bfda334fb480d0b8}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+A\+N1\+\_\+\+I\+F1&Alias for A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+6\+\_\+\+O\+R\+\_\+\+C\+A\+N1\+\_\+\+I\+F1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_CAN1\_IF2@{ALT\_DMA\_PERIPH\_CAN1\_IF2}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_CAN1\_IF2@{ALT\_DMA\_PERIPH\_CAN1\_IF2}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca067079942e423357979b0cf8ecf509cb}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca067079942e423357979b0cf8ecf509cb}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+A\+N1\+\_\+\+I\+F2&Alias for A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+P\+G\+A\+\_\+7\+\_\+\+O\+R\+\_\+\+C\+A\+N1\+\_\+\+I\+F2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_I2C0\_TX@{ALT\_DMA\_PERIPH\_I2C0\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_I2C0\_TX@{ALT\_DMA\_PERIPH\_I2C0\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca98b715b5713b42ae1c18a15dd1e33a7f}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca98b715b5713b42ae1c18a15dd1e33a7f}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C0\+\_\+\+TX&I\textsuperscript{2}C 0 TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_I2C0\_RX@{ALT\_DMA\_PERIPH\_I2C0\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_I2C0\_RX@{ALT\_DMA\_PERIPH\_I2C0\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca877c041e99314abe21e9a23fd94c63fd}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca877c041e99314abe21e9a23fd94c63fd}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C0\+\_\+\+RX&I\textsuperscript{2}C 0 RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_I2C1\_TX@{ALT\_DMA\_PERIPH\_I2C1\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_I2C1\_TX@{ALT\_DMA\_PERIPH\_I2C1\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cab634295cc2af183c8aac1db25dbebe4f}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cab634295cc2af183c8aac1db25dbebe4f}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C1\+\_\+\+TX&I\textsuperscript{2}C 1 TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_I2C1\_RX@{ALT\_DMA\_PERIPH\_I2C1\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_I2C1\_RX@{ALT\_DMA\_PERIPH\_I2C1\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca1cc5ff2d104652594f63521ff3101613}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca1cc5ff2d104652594f63521ff3101613}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C1\+\_\+\+RX&I\textsuperscript{2}C 1 RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_I2C2\_TX@{ALT\_DMA\_PERIPH\_I2C2\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_I2C2\_TX@{ALT\_DMA\_PERIPH\_I2C2\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca9081c3dd30a0f7f68f011bc79eb4c358}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca9081c3dd30a0f7f68f011bc79eb4c358}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C2\+\_\+\+TX&I\textsuperscript{2}C 2 TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_I2C2\_RX@{ALT\_DMA\_PERIPH\_I2C2\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_I2C2\_RX@{ALT\_DMA\_PERIPH\_I2C2\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca4477e87faf5f92936ef144230d93fff9}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca4477e87faf5f92936ef144230d93fff9}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C2\+\_\+\+RX&I\textsuperscript{2}C 2 RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_I2C3\_TX@{ALT\_DMA\_PERIPH\_I2C3\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_I2C3\_TX@{ALT\_DMA\_PERIPH\_I2C3\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca0862e4e3a348537544e8839609983156}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca0862e4e3a348537544e8839609983156}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C3\+\_\+\+TX&I\textsuperscript{2}C 3 TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_I2C3\_RX@{ALT\_DMA\_PERIPH\_I2C3\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_I2C3\_RX@{ALT\_DMA\_PERIPH\_I2C3\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca49810160348f729869050ab842aa2234}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca49810160348f729869050ab842aa2234}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+I2\+C3\+\_\+\+RX&I\textsuperscript{2}C 3 RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_SPI0\_MASTER\_TX@{ALT\_DMA\_PERIPH\_SPI0\_MASTER\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_SPI0\_MASTER\_TX@{ALT\_DMA\_PERIPH\_SPI0\_MASTER\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caa1f3de7cf65fcef38023d9b170faf059}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caa1f3de7cf65fcef38023d9b170faf059}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I0\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+TX&S\+PI 0 Master TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_SPI0\_MASTER\_RX@{ALT\_DMA\_PERIPH\_SPI0\_MASTER\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_SPI0\_MASTER\_RX@{ALT\_DMA\_PERIPH\_SPI0\_MASTER\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca9441cf7e45ecb3204ea87795028766bf}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca9441cf7e45ecb3204ea87795028766bf}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I0\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+RX&S\+PI 0 Master RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_SPI0\_SLAVE\_TX@{ALT\_DMA\_PERIPH\_SPI0\_SLAVE\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_SPI0\_SLAVE\_TX@{ALT\_DMA\_PERIPH\_SPI0\_SLAVE\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cad5adfa2c79dbf878d0611f68012a0cb4}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cad5adfa2c79dbf878d0611f68012a0cb4}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I0\+\_\+\+S\+L\+A\+V\+E\+\_\+\+TX&S\+PI 0 Slave TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_SPI0\_SLAVE\_RX@{ALT\_DMA\_PERIPH\_SPI0\_SLAVE\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_SPI0\_SLAVE\_RX@{ALT\_DMA\_PERIPH\_SPI0\_SLAVE\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca865bcbb926b9dadece69796a7646a02f}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca865bcbb926b9dadece69796a7646a02f}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I0\+\_\+\+S\+L\+A\+V\+E\+\_\+\+RX&S\+PI 0 Slave RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_SPI1\_MASTER\_TX@{ALT\_DMA\_PERIPH\_SPI1\_MASTER\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_SPI1\_MASTER\_TX@{ALT\_DMA\_PERIPH\_SPI1\_MASTER\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cae83a6adaa4a595ef6e8cba9bdc028f4f}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cae83a6adaa4a595ef6e8cba9bdc028f4f}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+TX&S\+PI 1 Master TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_SPI1\_MASTER\_RX@{ALT\_DMA\_PERIPH\_SPI1\_MASTER\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_SPI1\_MASTER\_RX@{ALT\_DMA\_PERIPH\_SPI1\_MASTER\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca56a720a0deb874a8edcd4bf56a12df1e}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca56a720a0deb874a8edcd4bf56a12df1e}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+RX&S\+PI 1 Master RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_SPI1\_SLAVE\_TX@{ALT\_DMA\_PERIPH\_SPI1\_SLAVE\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_SPI1\_SLAVE\_TX@{ALT\_DMA\_PERIPH\_SPI1\_SLAVE\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca8745123b88b3b9da45b9e21a106f20dd}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca8745123b88b3b9da45b9e21a106f20dd}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+TX&S\+PI 1 Slave TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_SPI1\_SLAVE\_RX@{ALT\_DMA\_PERIPH\_SPI1\_SLAVE\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_SPI1\_SLAVE\_RX@{ALT\_DMA\_PERIPH\_SPI1\_SLAVE\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca8da4d113d27df32058c0fa4fe3d742fc}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca8da4d113d27df32058c0fa4fe3d742fc}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+P\+I1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+RX&S\+PI 1 Slave RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_QSPI\_FLASH\_TX@{ALT\_DMA\_PERIPH\_QSPI\_FLASH\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_QSPI\_FLASH\_TX@{ALT\_DMA\_PERIPH\_QSPI\_FLASH\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca491523357ada872c3a663d6e7adff457}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca491523357ada872c3a663d6e7adff457}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+Q\+S\+P\+I\+\_\+\+F\+L\+A\+S\+H\+\_\+\+TX&Q\+S\+PI Flash TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_QSPI\_FLASH\_RX@{ALT\_DMA\_PERIPH\_QSPI\_FLASH\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_QSPI\_FLASH\_RX@{ALT\_DMA\_PERIPH\_QSPI\_FLASH\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cafe9856d4041b609aa9e21ee7a61f96b2}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cafe9856d4041b609aa9e21ee7a61f96b2}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+Q\+S\+P\+I\+\_\+\+F\+L\+A\+S\+H\+\_\+\+RX&Q\+S\+PI Flash RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_STM@{ALT\_DMA\_PERIPH\_STM}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_STM@{ALT\_DMA\_PERIPH\_STM}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cad3b831241d52f0782b012a11172be51b}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240cad3b831241d52f0782b012a11172be51b}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+TM&System Trace Macrocell \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_RESERVED@{ALT\_DMA\_PERIPH\_RESERVED}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_RESERVED@{ALT\_DMA\_PERIPH\_RESERVED}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca0e41988c9e859f3b8e7b7a410819937d}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca0e41988c9e859f3b8e7b7a410819937d}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+R\+E\+S\+E\+R\+V\+ED&Reserved \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_UART0\_TX@{ALT\_DMA\_PERIPH\_UART0\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_UART0\_TX@{ALT\_DMA\_PERIPH\_UART0\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca71f749db2c7b3f432d9c38c19a8f67d3}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca71f749db2c7b3f432d9c38c19a8f67d3}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T0\+\_\+\+TX&U\+A\+RT 0 TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_UART0\_RX@{ALT\_DMA\_PERIPH\_UART0\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_UART0\_RX@{ALT\_DMA\_PERIPH\_UART0\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caa01fd8f73df6ec598a4e6ef53fa123c8}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240caa01fd8f73df6ec598a4e6ef53fa123c8}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T0\+\_\+\+RX&U\+A\+RT 0 RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_UART1\_TX@{ALT\_DMA\_PERIPH\_UART1\_TX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_UART1\_TX@{ALT\_DMA\_PERIPH\_UART1\_TX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca45e4fdecbeb482ebb3353c3c81b1bdd2}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca45e4fdecbeb482ebb3353c3c81b1bdd2}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T1\+\_\+\+TX&U\+A\+RT 1 TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_UART1\_RX@{ALT\_DMA\_PERIPH\_UART1\_RX}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_PERIPH\_UART1\_RX@{ALT\_DMA\_PERIPH\_UART1\_RX}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca4946f0bdf1647eb9ba3b6c2521c815e0}\label{group__ALT__DMA__COMMON_ggad28f2571875df0110325be013606240ca4946f0bdf1647eb9ba3b6c2521c815e0}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+U\+A\+R\+T1\+\_\+\+RX&U\+A\+RT 1 RX \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__DMA__COMMON_ga13d7349f2971e04c8cff4a6c53a19fd8}\label{group__ALT__DMA__COMMON_ga13d7349f2971e04c8cff4a6c53a19fd8}} 
\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_SECURITY\_e@{ALT\_DMA\_SECURITY\_e}}
\index{ALT\_DMA\_SECURITY\_e@{ALT\_DMA\_SECURITY\_e}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}
\subsubsection{\texorpdfstring{ALT\_DMA\_SECURITY\_e}{ALT\_DMA\_SECURITY\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__COMMON_ga13d7349f2971e04c8cff4a6c53a19fd8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+e}}}

This type enumerates the D\+MA security state options available. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_SECURITY\_DEFAULT@{ALT\_DMA\_SECURITY\_DEFAULT}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_SECURITY\_DEFAULT@{ALT\_DMA\_SECURITY\_DEFAULT}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga13d7349f2971e04c8cff4a6c53a19fd8afed280a77c29397cc3e9b69f885888e7}\label{group__ALT__DMA__COMMON_gga13d7349f2971e04c8cff4a6c53a19fd8afed280a77c29397cc3e9b69f885888e7}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+\+D\+E\+F\+A\+U\+LT&Use the default security value (e.\+g. reset default) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_SECURITY\_SECURE@{ALT\_DMA\_SECURITY\_SECURE}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_SECURITY\_SECURE@{ALT\_DMA\_SECURITY\_SECURE}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga13d7349f2971e04c8cff4a6c53a19fd8a068159f6a6fd5ebcc62662607775ff6d}\label{group__ALT__DMA__COMMON_gga13d7349f2971e04c8cff4a6c53a19fd8a068159f6a6fd5ebcc62662607775ff6d}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+\+S\+E\+C\+U\+RE&Secure \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_SECURITY\_NONSECURE@{ALT\_DMA\_SECURITY\_NONSECURE}!DMA Controller Common API Definitions@{DMA Controller Common API Definitions}}\index{DMA Controller Common API Definitions@{DMA Controller Common API Definitions}!ALT\_DMA\_SECURITY\_NONSECURE@{ALT\_DMA\_SECURITY\_NONSECURE}}}\mbox{\Hypertarget{group__ALT__DMA__COMMON_gga13d7349f2971e04c8cff4a6c53a19fd8ae6a92d8ada58836dbc5ca2407ef41e3a}\label{group__ALT__DMA__COMMON_gga13d7349f2971e04c8cff4a6c53a19fd8ae6a92d8ada58836dbc5ca2407ef41e3a}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+S\+E\+C\+U\+RE&Non-\/secure \\
\hline

\end{DoxyEnumFields}
