	component lab is
		port (
			clk_clk                          : in  std_logic                    := 'X'; -- clk
			pio_0_external_connection_export : out std_logic_vector(7 downto 0);        -- export
			pio_1_external_connection_export : out std_logic_vector(3 downto 0)         -- export
		);
	end component lab;

