clock {
  name: "Axi0Clk"
  period: 4000
  target_pin {
    cell: "Axi0Clk"
    port: "INPAD"
  }
  origin: SDC
  uncertainty {
    value: 120
  }
}
clock {
  name: "Axi1Clk"
  period: 4000
  target_pin {
    cell: "Axi1Clk"
    port: "INPAD"
  }
  origin: SDC
  uncertainty {
    value: 120
  }
}
clock {
  name: "SysClk"
  period: 4000
  target_pin {
    cell: "SysClk"
    port: "INPAD"
  }
  origin: SDC
  uncertainty {
    value: 120
  }
  input_delay {
    pin {
      cell: "DdrCtrl_AREADY_0"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_BVALID_0"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[255]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[254]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[253]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[252]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[251]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[250]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[249]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[248]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[247]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[246]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[245]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[244]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[243]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[242]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[241]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[240]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[239]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[238]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[237]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[236]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[235]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[234]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[233]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[232]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[231]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[230]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[229]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[228]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[227]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[226]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[225]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[224]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[223]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[222]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[221]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[220]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[219]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[218]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[217]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[216]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[215]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[214]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[213]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[212]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[211]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[210]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[209]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[208]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[207]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[206]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[205]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[204]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[203]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[202]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[201]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[200]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[199]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[198]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[197]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[196]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[195]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[194]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[193]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[192]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[191]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[190]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[189]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[188]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[187]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[186]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[185]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[184]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[183]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[182]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[181]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[180]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[179]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[178]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[177]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[176]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[175]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[174]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[173]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[172]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[171]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[170]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[169]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[168]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[167]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[166]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[165]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[164]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[163]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[162]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[161]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[160]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[159]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[158]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[157]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[156]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[155]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[154]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[153]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[152]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[151]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[150]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[149]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[148]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[147]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[146]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[145]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[144]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[143]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[142]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[141]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[140]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[139]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[138]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[137]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[136]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[135]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[134]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[133]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[132]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[131]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[130]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[129]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[128]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[127]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[126]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[125]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[124]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[123]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[122]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[121]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[120]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[119]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[118]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[117]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[116]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[115]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[114]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[113]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[112]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[111]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[110]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[109]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[108]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[107]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[106]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[105]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[104]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[103]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[102]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[101]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[100]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[99]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[98]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[97]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[96]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[95]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[94]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[93]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[92]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[91]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[90]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[89]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[88]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[87]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[86]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[85]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[84]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[83]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[82]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[81]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[80]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[79]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[78]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[77]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[76]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[75]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[74]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[73]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[72]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[71]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[70]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[69]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[68]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[67]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[66]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[65]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[64]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[63]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[62]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[61]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[60]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[59]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[58]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[57]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[56]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[55]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[54]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[53]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[52]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[51]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[50]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[49]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[48]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[47]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[46]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[45]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[44]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[43]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[42]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[41]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[40]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[39]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[38]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[37]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[36]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[35]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[34]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[33]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[32]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[31]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[30]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[29]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[28]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[27]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[26]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[25]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[24]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[23]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[22]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[21]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[20]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[19]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[18]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[17]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[16]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[15]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[14]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[13]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[12]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[11]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[10]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[9]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[8]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[7]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[6]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[5]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[4]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[3]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[2]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[1]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RDATA_0[0]"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RLAST_0"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_RVALID_0"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  input_delay {
    pin {
      cell: "DdrCtrl_WREADY_0"
      port: "INPAD"
    }
    arrival: 8310
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[31]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[30]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[29]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[28]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[27]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[26]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[25]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[24]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[23]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[22]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[21]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[20]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[19]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[18]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[17]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[16]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[15]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[14]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[13]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[12]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[11]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[10]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[9]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[8]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_0[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ABURST_0[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ABURST_0[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_0[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_0[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_0[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_0[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_0[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_0[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_0[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_0[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_0[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_0[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_0[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_0[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_0[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_0[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_0[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_0[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALOCK_0[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALOCK_0[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ASIZE_0[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ASIZE_0[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ASIZE_0[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ATYPE_0"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AVALID_0"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_BREADY_0"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_RREADY_0"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[255]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[254]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[253]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[252]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[251]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[250]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[249]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[248]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[247]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[246]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[245]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[244]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[243]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[242]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[241]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[240]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[239]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[238]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[237]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[236]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[235]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[234]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[233]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[232]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[231]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[230]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[229]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[228]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[227]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[226]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[225]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[224]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[223]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[222]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[221]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[220]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[219]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[218]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[217]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[216]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[215]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[214]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[213]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[212]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[211]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[210]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[209]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[208]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[207]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[206]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[205]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[204]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[203]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[202]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[201]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[200]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[199]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[198]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[197]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[196]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[195]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[194]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[193]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[192]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[191]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[190]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[189]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[188]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[187]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[186]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[185]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[184]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[183]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[182]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[181]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[180]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[179]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[178]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[177]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[176]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[175]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[174]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[173]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[172]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[171]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[170]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[169]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[168]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[167]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[166]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[165]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[164]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[163]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[162]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[161]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[160]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[159]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[158]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[157]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[156]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[155]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[154]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[153]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[152]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[151]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[150]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[149]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[148]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[147]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[146]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[145]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[144]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[143]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[142]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[141]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[140]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[139]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[138]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[137]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[136]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[135]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[134]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[133]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[132]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[131]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[130]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[129]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[128]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[127]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[126]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[125]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[124]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[123]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[122]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[121]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[120]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[119]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[118]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[117]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[116]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[115]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[114]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[113]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[112]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[111]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[110]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[109]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[108]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[107]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[106]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[105]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[104]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[103]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[102]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[101]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[100]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[99]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[98]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[97]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[96]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[95]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[94]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[93]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[92]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[91]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[90]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[89]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[88]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[87]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[86]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[85]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[84]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[83]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[82]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[81]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[80]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[79]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[78]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[77]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[76]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[75]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[74]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[73]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[72]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[71]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[70]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[69]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[68]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[67]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[66]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[65]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[64]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[63]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[62]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[61]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[60]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[59]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[58]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[57]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[56]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[55]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[54]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[53]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[52]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[51]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[50]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[49]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[48]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[47]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[46]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[45]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[44]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[43]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[42]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[41]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[40]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[39]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[38]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[37]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[36]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[35]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[34]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[33]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[32]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[31]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[30]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[29]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[28]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[27]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[26]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[25]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[24]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[23]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[22]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[21]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[20]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[19]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[18]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[17]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[16]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[15]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[14]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[13]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[12]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[11]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[10]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[9]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[8]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_0[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_0[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_0[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_0[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_0[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_0[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_0[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_0[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_0[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WLAST_0"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[31]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[30]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[29]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[28]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[27]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[26]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[25]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[24]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[23]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[22]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[21]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[20]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[19]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[18]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[17]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[16]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[15]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[14]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[13]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[12]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[11]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[10]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[9]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[8]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_0[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WVALID_0"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[31]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[30]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[29]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[28]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[27]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[26]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[25]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[24]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[23]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[22]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[21]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[20]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[19]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[18]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[17]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[16]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[15]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[14]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[13]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[12]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[11]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[10]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[9]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[8]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AADDR_1[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ABURST_1[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ABURST_1[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_1[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_1[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_1[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_1[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_1[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_1[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_1[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AID_1[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_1[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_1[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_1[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_1[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_1[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_1[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_1[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALEN_1[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALOCK_1[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ALOCK_1[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ASIZE_1[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ASIZE_1[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ASIZE_1[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_ATYPE_1"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_AVALID_1"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_BREADY_1"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_RREADY_1"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[127]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[126]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[125]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[124]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[123]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[122]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[121]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[120]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[119]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[118]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[117]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[116]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[115]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[114]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[113]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[112]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[111]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[110]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[109]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[108]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[107]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[106]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[105]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[104]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[103]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[102]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[101]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[100]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[99]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[98]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[97]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[96]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[95]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[94]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[93]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[92]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[91]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[90]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[89]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[88]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[87]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[86]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[85]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[84]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[83]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[82]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[81]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[80]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[79]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[78]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[77]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[76]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[75]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[74]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[73]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[72]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[71]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[70]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[69]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[68]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[67]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[66]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[65]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[64]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[63]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[62]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[61]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[60]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[59]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[58]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[57]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[56]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[55]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[54]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[53]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[52]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[51]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[50]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[49]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[48]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[47]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[46]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[45]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[44]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[43]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[42]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[41]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[40]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[39]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[38]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[37]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[36]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[35]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[34]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[33]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[32]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[31]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[30]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[29]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[28]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[27]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[26]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[25]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[24]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[23]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[22]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[21]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[20]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[19]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[18]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[17]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[16]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[15]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[14]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[13]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[12]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[11]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[10]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[9]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[8]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WDATA_1[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_1[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_1[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_1[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_1[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_1[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_1[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_1[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WID_1[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WLAST_1"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[15]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[14]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[13]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[12]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[11]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[10]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[9]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[8]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[7]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[6]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[5]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[4]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[3]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[2]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[1]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WSTRB_1[0]"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
  output_delay {
    pin {
      cell: "DdrCtrl_WVALID_1"
      port: "OUTPAD"
    }
    setup: -2810
    analysis: MAX
    ref_clock_edge: RISING
  }
}
