INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/tree_adder_procedural/tree_adder_procedural.srcs/sources_1/new/tree_adder_procedural_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tree_adder_procedural_tb
