{
    "TRA": 31,
    "CP": 22,
    "ACC": 70.96774193548387,
    "TRR": 23,
    "TRRC": 22,
    "TRRW": 1,
    "ACCRR": 95.65217391304348,
    "MISSREGS": [],
    "MISSCATS": [],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40011000",
            "0x40011014",
            "9.2.6Port bit reset register (GPIOx_BRR) (x=A..G)  ",
            "DR",
            "CR",
            1,
            1,
            "NO",
            ""
        ]
    ],
    "NUMPER": 7,
    "NUMSRSITES": 7,
    "SRSITES": [
        "0x80003f8",
        "0x80006e4",
        "0x800028a",
        "0x8000256",
        "0x8005f44",
        "0x800026c",
        "0x80005b6"
    ],
    "INTERRUPTS": [
        34,
        53,
        15
    ],
    "NUMINTERRUPTS": 3
}