<stg><name>dataset_add_boundary_point</name>


<trans_list>

<trans id="191" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="9" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="11" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="16" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="17" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="21" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph14:0 %p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14:1 %br_ln60 = br void

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %i = phi i64 0, void %.lr.ph14, i64 %i_5, void %.split6

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %phi_mul = phi i64 0, void %.lr.ph14, i64 %add_ln63_1, void %.split6

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %i_5 = add i64 %i, i64 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="64">
<![CDATA[
:3 %trunc_ln63 = trunc i64 %phi_mul

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %add_ln63_1 = add i64 %phi_mul, i64 1000

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %dataset_array_phi_addr = getelementptr i64 %dataset_array_phi, i64 0, i64 %phi_mul

]]></Node>
<StgValue><ssdm name="dataset_array_phi_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %icmp_ln60 = icmp_eq  i64 %i, i64 %p_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln60 = br i1 %icmp_ln60, void %.split6, void %._crit_edge15.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="13">
<![CDATA[
.split6:1 %phi0 = load i13 %dataset_array_phi_addr

]]></Node>
<StgValue><ssdm name="phi0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
.split6:2 %trunc_ln64 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:7 %dataset_env_10_addr = getelementptr i64 %dataset_env_10, i64 0, i64 %i

]]></Node>
<StgValue><ssdm name="dataset_env_10_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="3">
<![CDATA[
.split6:8 %dataset_env_10_load = load i3 %dataset_env_10_addr

]]></Node>
<StgValue><ssdm name="dataset_env_10_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:13 %dataset_n_points_addr = getelementptr i32 %dataset_n_points, i64 0, i64 %i

]]></Node>
<StgValue><ssdm name="dataset_n_points_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
.split6:14 %dataset_n_points_load = load i3 %dataset_n_points_addr

]]></Node>
<StgValue><ssdm name="dataset_n_points_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="13">
<![CDATA[
.split6:1 %phi0 = load i13 %dataset_array_phi_addr

]]></Node>
<StgValue><ssdm name="phi0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:3 %add_ln64_1 = add i32 %trunc_ln64, i32 1

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:4 %shl_ln64 = shl i64 %i_5, i64 2

]]></Node>
<StgValue><ssdm name="shl_ln64"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:5 %add_ln64_2 = add i64 %shl_ln64, i64 %i_5

]]></Node>
<StgValue><ssdm name="add_ln64_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
.split6:6 %conv3 = uitodp i64 %add_ln64_2

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="3">
<![CDATA[
.split6:8 %dataset_env_10_load = load i3 %dataset_env_10_addr

]]></Node>
<StgValue><ssdm name="dataset_env_10_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
.split6:9 %bitcast_ln65 = bitcast i64 %dataset_env_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:10 %xor_ln65 = xor i64 %bitcast_ln65, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
.split6:11 %bitcast_ln65_1 = bitcast i64 %xor_ln65

]]></Node>
<StgValue><ssdm name="bitcast_ln65_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:12 %sub = dadd i64 %bitcast_ln65_1, i64 -0.0001

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
.split6:14 %dataset_n_points_load = load i3 %dataset_n_points_addr

]]></Node>
<StgValue><ssdm name="dataset_n_points_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="32">
<![CDATA[
.split6:15 %trunc_ln63_1 = trunc i32 %dataset_n_points_load

]]></Node>
<StgValue><ssdm name="trunc_ln63_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split6:16 %add_ln63 = add i13 %trunc_ln63, i13 %trunc_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="13">
<![CDATA[
.split6:17 %zext_ln63 = zext i13 %add_ln63

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:18 %dataset_array_layer_num_addr = getelementptr i32 %dataset_array_layer_num, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="dataset_array_layer_num_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:20 %dataset_array_phi_addr_1 = getelementptr i64 %dataset_array_phi, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="dataset_array_phi_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split6:22 %store_ln63 = store i32 %add_ln64_1, i13 %dataset_array_layer_num_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="13" op_2_bw="0">
<![CDATA[
.split6:24 %store_ln63 = store i64 %phi0, i13 %dataset_array_phi_addr_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split6:27 %add_ln67 = add i13 %trunc_ln63_1, i13 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split6:28 %add_ln67_1 = add i13 %trunc_ln63, i13 %add_ln67

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="13">
<![CDATA[
.split6:29 %zext_ln67 = zext i13 %add_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:30 %dataset_array_layer_num_addr_1 = getelementptr i32 %dataset_array_layer_num, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="dataset_array_layer_num_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:32 %dataset_array_phi_addr_2 = getelementptr i64 %dataset_array_phi, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="dataset_array_phi_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split6:34 %store_ln67 = store i32 %add_ln64_1, i13 %dataset_array_layer_num_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="13" op_2_bw="0">
<![CDATA[
.split6:36 %store_ln67 = store i64 %phi0, i13 %dataset_array_phi_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:38 %add_ln70 = add i32 %dataset_n_points_load, i32 2

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split6:39 %store_ln70 = store i32 %add_ln70, i3 %dataset_n_points_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
.split6:6 %conv3 = uitodp i64 %add_ln64_2

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:12 %sub = dadd i64 %bitcast_ln65_1, i64 -0.0001

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:19 %dataset_array_radius_addr = getelementptr i64 %dataset_array_radius, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="dataset_array_radius_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="13">
<![CDATA[
.split6:23 %store_ln63 = store i64 %conv3, i13 %dataset_array_radius_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:26 %add = dadd i64 %dataset_env_10_load, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:31 %dataset_array_radius_addr_1 = getelementptr i64 %dataset_array_radius, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="dataset_array_radius_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="13">
<![CDATA[
.split6:35 %store_ln67 = store i64 %conv3, i13 %dataset_array_radius_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:12 %sub = dadd i64 %bitcast_ln65_1, i64 -0.0001

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:26 %add = dadd i64 %dataset_env_10_load, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:12 %sub = dadd i64 %bitcast_ln65_1, i64 -0.0001

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:21 %dataset_array_z_addr = getelementptr i64 %dataset_array_z, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="dataset_array_z_addr"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="13">
<![CDATA[
.split6:25 %store_ln63 = store i64 %sub, i13 %dataset_array_z_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:26 %add = dadd i64 %dataset_env_10_load, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:26 %add = dadd i64 %dataset_env_10_load, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:33 %dataset_array_z_addr_1 = getelementptr i64 %dataset_array_z, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="dataset_array_z_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="64" op_1_bw="13">
<![CDATA[
.split6:37 %store_ln67 = store i64 %add, i13 %dataset_array_z_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.split6:40 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.loopexit.preheader:0 %br_ln77 = br void %._crit_edge15.loopexit

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge15.loopexit:0 %i_6 = phi i3 %i_9, void %._crit_edge7.loopexit, i3 0, void %._crit_edge15.loopexit.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
._crit_edge15.loopexit:1 %phi_mul1 = phi i13 %add_ln77_1, void %._crit_edge7.loopexit, i13 0, void %._crit_edge15.loopexit.preheader

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15.loopexit:2 %i_9 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge15.loopexit:3 %add_ln77_1 = add i13 %phi_mul1, i13 1000

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15.loopexit:4 %icmp_ln77 = icmp_eq  i3 %i_6, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.loopexit:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.loopexit:6 %br_ln77 = br i1 %icmp_ln77, void %.split4, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="3">
<![CDATA[
.split4:0 %zext_ln77 = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:2 %dataset_n_points_addr_1 = getelementptr i32 %dataset_n_points, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="dataset_n_points_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="3">
<![CDATA[
.split4:3 %dataset_n_points_load_1 = load i3 %dataset_n_points_addr_1

]]></Node>
<StgValue><ssdm name="dataset_n_points_load_1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="3">
<![CDATA[
.split4:3 %dataset_n_points_load_1 = load i3 %dataset_n_points_addr_1

]]></Node>
<StgValue><ssdm name="dataset_n_points_load_1"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.split4:4 %conv35 = sext i32 %dataset_n_points_load_1

]]></Node>
<StgValue><ssdm name="conv35"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split4:5 %br_ln84 = br void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvars_iv_in = phi i64 %add_ln84, void %._crit_edge.loopexit, i64 %conv35, void %.split4

]]></Node>
<StgValue><ssdm name="indvars_iv_in"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %j = phi i64 %j_2, void %._crit_edge.loopexit, i64 0, void %.split4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %j_2 = add i64 %j, i64 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %icmp_ln84 = icmp_eq  i64 %j, i64 %conv35

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln84 = br i1 %icmp_ln84, void %.split2, void %._crit_edge7.loopexit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:0 %add_ln84 = add i64 %indvars_iv_in, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.split2:2 %br_ln85 = br void

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit:0 %br_ln0 = br void %._crit_edge15.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %k = phi i64 0, void %.split2, i64 %k_2, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %k_2 = add i64 %k, i64 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="64">
<![CDATA[
:2 %trunc_ln87 = trunc i64 %k

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln87 = add i13 %phi_mul1, i13 %trunc_ln87

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="13">
<![CDATA[
:4 %zext_ln87 = zext i13 %add_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %dataset_array_layer_num_addr_2 = getelementptr i32 %dataset_array_layer_num, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="dataset_array_layer_num_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %dataset_array_radius_addr_2 = getelementptr i64 %dataset_array_radius, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="dataset_array_radius_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %dataset_array_phi_addr_3 = getelementptr i64 %dataset_array_phi, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="dataset_array_phi_addr_3"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %dataset_array_z_addr_2 = getelementptr i64 %dataset_array_z, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="dataset_array_z_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %icmp_ln85 = icmp_eq  i64 %k, i64 %add_ln84

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="64">
<![CDATA[
:11 %trunc_ln85 = trunc i64 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln85 = br i1 %icmp_ln85, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="13">
<![CDATA[
.split:1 %dataset_array_z_load = load i13 %dataset_array_z_addr_2

]]></Node>
<StgValue><ssdm name="dataset_array_z_load"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:2 %add_ln88 = add i13 %phi_mul1, i13 %trunc_ln85

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="13">
<![CDATA[
.split:3 %zext_ln88 = zext i13 %add_ln88

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %dataset_array_layer_num_addr_3 = getelementptr i32 %dataset_array_layer_num, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="dataset_array_layer_num_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %dataset_array_radius_addr_3 = getelementptr i64 %dataset_array_radius, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="dataset_array_radius_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %dataset_array_phi_addr_4 = getelementptr i64 %dataset_array_phi, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="dataset_array_phi_addr_4"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %dataset_array_z_addr_3 = getelementptr i64 %dataset_array_z, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="dataset_array_z_addr_3"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="13">
<![CDATA[
.split:8 %dataset_array_z_load_1 = load i13 %dataset_array_z_addr_3

]]></Node>
<StgValue><ssdm name="dataset_array_z_load_1"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="132" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="13">
<![CDATA[
.split:1 %dataset_array_z_load = load i13 %dataset_array_z_addr_2

]]></Node>
<StgValue><ssdm name="dataset_array_z_load"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="13">
<![CDATA[
.split:8 %dataset_array_z_load_1 = load i13 %dataset_array_z_addr_3

]]></Node>
<StgValue><ssdm name="dataset_array_z_load_1"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:22 %tmp_4 = fcmp_ogt  i64 %dataset_array_z_load, i64 %dataset_array_z_load_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
.split:9 %bitcast_ln86 = bitcast i64 %dataset_array_z_load

]]></Node>
<StgValue><ssdm name="bitcast_ln86"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:10 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln86, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="52" op_0_bw="64">
<![CDATA[
.split:11 %trunc_ln86 = trunc i64 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64">
<![CDATA[
.split:12 %bitcast_ln86_1 = bitcast i64 %dataset_array_z_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln86_1"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:13 %tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln86_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="52" op_0_bw="64">
<![CDATA[
.split:14 %trunc_ln86_1 = trunc i64 %bitcast_ln86_1

]]></Node>
<StgValue><ssdm name="trunc_ln86_1"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:15 %icmp_ln86 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split:16 %icmp_ln86_1 = icmp_eq  i52 %trunc_ln86, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_1"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:17 %or_ln86 = or i1 %icmp_ln86_1, i1 %icmp_ln86

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:18 %icmp_ln86_2 = icmp_ne  i11 %tmp_3, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln86_2"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split:19 %icmp_ln86_3 = icmp_eq  i52 %trunc_ln86_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_3"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:20 %or_ln86_1 = or i1 %icmp_ln86_3, i1 %icmp_ln86_2

]]></Node>
<StgValue><ssdm name="or_ln86_1"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:21 %and_ln86 = and i1 %or_ln86, i1 %or_ln86_1

]]></Node>
<StgValue><ssdm name="and_ln86"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:22 %tmp_4 = fcmp_ogt  i64 %dataset_array_z_load, i64 %dataset_array_z_load_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:23 %and_ln86_1 = and i1 %and_ln86, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln86_1"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:24 %br_ln86 = br i1 %and_ln86_1, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="13">
<![CDATA[
:0 %dataset_array_layer_num_load = load i13 %dataset_array_layer_num_addr_2

]]></Node>
<StgValue><ssdm name="dataset_array_layer_num_load"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="13">
<![CDATA[
:1 %dataset_array_radius_load = load i13 %dataset_array_radius_addr_2

]]></Node>
<StgValue><ssdm name="dataset_array_radius_load"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="13">
<![CDATA[
:2 %dataset_array_phi_load = load i13 %dataset_array_phi_addr_3

]]></Node>
<StgValue><ssdm name="dataset_array_phi_load"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="13">
<![CDATA[
:3 %dataset_array_layer_num_load_1 = load i13 %dataset_array_layer_num_addr_3

]]></Node>
<StgValue><ssdm name="dataset_array_layer_num_load_1"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="13">
<![CDATA[
:4 %dataset_array_radius_load_1 = load i13 %dataset_array_radius_addr_3

]]></Node>
<StgValue><ssdm name="dataset_array_radius_load_1"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="13">
<![CDATA[
:5 %dataset_array_phi_load_1 = load i13 %dataset_array_phi_addr_4

]]></Node>
<StgValue><ssdm name="dataset_array_phi_load_1"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="13" op_2_bw="0">
<![CDATA[
:9 %store_ln88 = store i64 %dataset_array_z_load_1, i13 %dataset_array_z_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="64" op_1_bw="13" op_2_bw="0">
<![CDATA[
:13 %store_ln89 = store i64 %dataset_array_z_load, i13 %dataset_array_z_addr_3

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="160" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="13">
<![CDATA[
:0 %dataset_array_layer_num_load = load i13 %dataset_array_layer_num_addr_2

]]></Node>
<StgValue><ssdm name="dataset_array_layer_num_load"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="13">
<![CDATA[
:1 %dataset_array_radius_load = load i13 %dataset_array_radius_addr_2

]]></Node>
<StgValue><ssdm name="dataset_array_radius_load"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="13">
<![CDATA[
:2 %dataset_array_phi_load = load i13 %dataset_array_phi_addr_3

]]></Node>
<StgValue><ssdm name="dataset_array_phi_load"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="13">
<![CDATA[
:3 %dataset_array_layer_num_load_1 = load i13 %dataset_array_layer_num_addr_3

]]></Node>
<StgValue><ssdm name="dataset_array_layer_num_load_1"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="13">
<![CDATA[
:4 %dataset_array_radius_load_1 = load i13 %dataset_array_radius_addr_3

]]></Node>
<StgValue><ssdm name="dataset_array_radius_load_1"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="13">
<![CDATA[
:5 %dataset_array_phi_load_1 = load i13 %dataset_array_phi_addr_4

]]></Node>
<StgValue><ssdm name="dataset_array_phi_load_1"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
:6 %store_ln88 = store i32 %dataset_array_layer_num_load_1, i13 %dataset_array_layer_num_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="13" op_2_bw="0">
<![CDATA[
:7 %store_ln88 = store i64 %dataset_array_radius_load_1, i13 %dataset_array_radius_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="64" op_1_bw="13" op_2_bw="0">
<![CDATA[
:8 %store_ln88 = store i64 %dataset_array_phi_load_1, i13 %dataset_array_phi_addr_3

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
:10 %store_ln89 = store i32 %dataset_array_layer_num_load, i13 %dataset_array_layer_num_addr_3

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="64" op_1_bw="13" op_2_bw="0">
<![CDATA[
:11 %store_ln89 = store i64 %dataset_array_radius_load, i13 %dataset_array_radius_addr_3

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="64" op_1_bw="13" op_2_bw="0">
<![CDATA[
:12 %store_ln89 = store i64 %dataset_array_phi_load, i13 %dataset_array_phi_addr_4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln90 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i_7 = phi i3 %i_8, void, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %i_8 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="3">
<![CDATA[
.preheader:2 %i_7_cast = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:4 %icmp_ln97 = icmp_eq  i64 %i_7_cast, i64 %p_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln97 = br i1 %icmp_ln97, void, void

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %dataset_env_10_addr_1 = getelementptr i64 %dataset_env_10, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="dataset_env_10_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="3">
<![CDATA[
:2 %dataset_env_10_load_1 = load i3 %dataset_env_10_addr_1

]]></Node>
<StgValue><ssdm name="dataset_env_10_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="182" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="3">
<![CDATA[
:2 %dataset_env_10_load_1 = load i3 %dataset_env_10_addr_1

]]></Node>
<StgValue><ssdm name="dataset_env_10_load_1"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add1 = dadd i64 %dataset_env_10_load_1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="184" st_id="19" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add1 = dadd i64 %dataset_env_10_load_1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="185" st_id="20" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add1 = dadd i64 %dataset_env_10_load_1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add1 = dadd i64 %dataset_env_10_load_1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
:4 %store_ln98 = store i64 %add1, i3 %dataset_env_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln97 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="190" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0">
<![CDATA[
:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
