//
// File created by:  ncverilog
// Do not modify this file
//
/home/caid023/Verilog_pratice/HW3/sim/testfixture1.v
/home/caid023/Verilog_pratice/HW3/syn/SET_syn.v
