
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.49
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k DMA_DEFINE.vh DMA_FIX_DEFINE.vh dma.v dma_ahbdec.v dma_ahbmst.v dma_ahbmux.v dma_ahbslv.v dma_chrf.v dma_chsel.v dma_ctlrf.v dma_engine.v dma_fifo.v dma_rrarb.v wrapper_dma.v

yosys> verific -vlog2k DMA_DEFINE.vh DMA_FIX_DEFINE.vh dma.v dma_ahbdec.v dma_ahbmst.v dma_ahbmux.v dma_ahbslv.v dma_chrf.v dma_chsel.v dma_ctlrf.v dma_engine.v dma_fifo.v dma_rrarb.v wrapper_dma.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'DMA_FIX_DEFINE.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma.v'
VERIFIC-INFO [VERI-1328] dma.v:38: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma.v:38: back to file 'dma.v'
VERIFIC-INFO [VERI-2561] dma.v:689: undeclared symbol 'de_err_notify', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:691: undeclared symbol 'st_llp0t3', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:693: undeclared symbol 'dst_m', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:694: undeclared symbol 'src_m', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:695: undeclared symbol 'dst_a', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:696: undeclared symbol 'src_a', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:697: undeclared symbol 'dst_e', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:698: undeclared symbol 'src_e', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:699: undeclared symbol 'dst_wid_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:700: undeclared symbol 'src_wid_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:701: undeclared symbol 'dst_wid_hw', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:702: undeclared symbol 'src_wid_hw', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:703: undeclared symbol 'dst_wid_bt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:704: undeclared symbol 'src_wid_bt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:706: undeclared symbol 'bst_eq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:707: undeclared symbol 'bst_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:708: undeclared symbol 'bst_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:709: undeclared symbol 'tsz_eq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:710: undeclared symbol 'tsz_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:711: undeclared symbol 'tsz_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:712: undeclared symbol 'cv8t32', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:713: undeclared symbol 'cv8t16', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:714: undeclared symbol 'cv16t32', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:715: undeclared symbol 'cvtp2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:716: undeclared symbol 'pack_en', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:717: undeclared symbol 'pack_end', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:718: undeclared symbol 'unpack_en', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:719: undeclared symbol 'upk_cnteq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:720: undeclared symbol 'upk_cnteq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:732: undeclared symbol 'm0_cp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:733: undeclared symbol 'm0_tr_sq', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:734: undeclared symbol 'm0_rp_err', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:736: undeclared symbol 'm0_rp_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:740: undeclared symbol 'm0_dma_err_ok', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:743: undeclared symbol 'm0_is_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:744: undeclared symbol 'm0_is_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:746: undeclared symbol 'm0_is_llp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:748: undeclared symbol 'm0_arb_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:749: undeclared symbol 'm0_arb_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:762: undeclared symbol 'm1_cp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:763: undeclared symbol 'm1_tr_sq', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:764: undeclared symbol 'm1_rp_err', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:765: undeclared symbol 'm1_rp_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:768: undeclared symbol 'm1_dtp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:769: undeclared symbol 'm1_dma_had_a_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:771: undeclared symbol 'm1_dma_err_ok', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:774: undeclared symbol 'm1_is_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:775: undeclared symbol 'm1_is_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:777: undeclared symbol 'm1_is_llp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:779: undeclared symbol 'm1_arb_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:780: undeclared symbol 'm1_arb_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:783: undeclared symbol 'm1_src2br', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:785: undeclared symbol 'm0_m1_same', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:794: undeclared symbol 'm1_arb_br', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:798: undeclared symbol 'slv_br_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:801: undeclared symbol 'slv_brst_cmd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:802: undeclared symbol 'slv_brst_mscd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:805: undeclared symbol 'br_req_qf', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:811: undeclared symbol 'ff_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:812: undeclared symbol 'ff_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:813: undeclared symbol 'ff_2ltfl', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:814: undeclared symbol 'ff_1ltfl', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:815: undeclared symbol 'ff_part_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:819: undeclared symbol 'ff_wr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:822: undeclared symbol 'de_ff_push', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:823: undeclared symbol 'de_ff_pop', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:824: undeclared symbol 'de_ff_ahead', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:825: undeclared symbol 'de_ff_flush', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:826: undeclared symbol 'de_ff_clear', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:827: undeclared symbol 'de_ff_ini', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:833: undeclared symbol 'arb_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:840: undeclared symbol 'arb_chllpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:844: undeclared symbol 'de_ack', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:845: undeclared symbol 'de_tc_st', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:849: undeclared symbol 'rf_cherr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:850: undeclared symbol 'arb_chabt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:852: undeclared symbol 'arb_abt_any', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:863: undeclared symbol 'de_llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:865: undeclared symbol 'de_busy', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:866: undeclared symbol 'de_sad_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:867: undeclared symbol 'de_dad_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:868: undeclared symbol 'de_tsz_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:870: undeclared symbol 'de_llp_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:871: undeclared symbol 'de_csr_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:872: undeclared symbol 'de_llpen_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:874: undeclared symbol 'de_en_clr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:876: undeclared symbol 'de_abt_on_idle', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:877: undeclared symbol 'de_err_st', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:903: undeclared symbol 'slv_wr_d1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:936: undeclared symbol 'ff_geth', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:938: undeclared symbol 'ff_q_full', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:939: undeclared symbol 'ff_empty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1152: undeclared symbol 'h1req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1223: undeclared symbol 'slv_rf_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1288: undeclared symbol 'c0llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1290: undeclared symbol 'c0abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1310: undeclared symbol 'c1llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1312: undeclared symbol 'c1abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1333: undeclared symbol 'c2llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1336: undeclared symbol 'c2abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1358: undeclared symbol 'c3llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1361: undeclared symbol 'c3abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1383: undeclared symbol 'c4llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1386: undeclared symbol 'c4abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1408: undeclared symbol 'c5llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1411: undeclared symbol 'c5abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1433: undeclared symbol 'c6llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1436: undeclared symbol 'c6abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1458: undeclared symbol 'c7llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1461: undeclared symbol 'c7abt', assumed default net type 'wire'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbdec.v'
VERIFIC-INFO [VERI-1328] dma_ahbdec.v:38: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbdec.v:38: back to file 'dma_ahbdec.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbmst.v'
VERIFIC-INFO [VERI-1328] dma_ahbmst.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbmst.v:39: back to file 'dma_ahbmst.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbmux.v'
VERIFIC-INFO [VERI-1328] dma_ahbmux.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbmux.v:39: back to file 'dma_ahbmux.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbslv.v'
VERIFIC-INFO [VERI-1328] dma_ahbslv.v:40: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbslv.v:40: back to file 'dma_ahbslv.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_chrf.v'
VERIFIC-INFO [VERI-1328] dma_chrf.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_chrf.v:39: back to file 'dma_chrf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_chsel.v'
VERIFIC-INFO [VERI-1328] dma_chsel.v:41: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_chsel.v:41: back to file 'dma_chsel.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ctlrf.v'
VERIFIC-INFO [VERI-1328] dma_ctlrf.v:41: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ctlrf.v:41: back to file 'dma_ctlrf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_engine.v'
VERIFIC-INFO [VERI-1328] dma_engine.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_engine.v:39: back to file 'dma_engine.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_fifo.v'
VERIFIC-INFO [VERI-1328] dma_fifo.v:44: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_fifo.v:44: back to file 'dma_fifo.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_rrarb.v'
VERIFIC-INFO [VERI-1328] dma_rrarb.v:40: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_rrarb.v:40: back to file 'dma_rrarb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wrapper_dma.v'
VERIFIC-INFO [VERI-1328] wrapper_dma.v:3: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] wrapper_dma.v:3: back to file 'wrapper_dma.v'

yosys> synth_rs -top wrapper_dma -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.58

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top wrapper_dma

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] wrapper_dma.v:5: compiling module 'wrapper_dma'
VERIFIC-INFO [VERI-1018] dma.v:40: compiling module 'dma'
VERIFIC-INFO [VERI-1018] dma_engine.v:41: compiling module 'dma_engine'
VERIFIC-WARNING [VERI-1209] dma_engine.v:1379: expression size 32 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] dma_engine.v:1522: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] dma_engine.v:1630: expression size 32 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] dma_ahbmst.v:41: compiling module 'dma_ahbmst(THIS_IS_M1=0)'
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:464: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:519: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:635: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1096: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1097: expression size 32 truncated to fit in target size 16
VERIFIC-INFO [VERI-1018] dma_ahbmst.v:41: compiling module 'dma_ahbmst'
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:464: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:519: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:635: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1096: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1097: expression size 32 truncated to fit in target size 16
VERIFIC-INFO [VERI-1018] dma_fifo.v:48: compiling module 'dma_fifo'
VERIFIC-WARNING [VERI-1209] dma_fifo.v:419: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] dma_fifo.v:427: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] dma_fifo.v:438: expression size 5 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] dma_fifo.v:440: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_fifo.v:458: compiling module 'ff_ram'
VERIFIC-INFO [VERI-2571] dma_fifo.v:479: extracting RAM for identifier 'ram_dt'
VERIFIC-INFO [VERI-1018] dma_ctlrf.v:43: compiling module 'dma_ctlrf'
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=1)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=2)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=3)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=4)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=5)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=6)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=7)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chsel.v:43: compiling module 'dma_chsel'
VERIFIC-WARNING [VERI-2580] dma_chsel.v:858: latch inferred for net 'arb_ch_sel[2]'
VERIFIC-INFO [VERI-1018] dma_rrarb.v:42: compiling module 'dma_rrarb'
VERIFIC-INFO [VERI-1018] dma_ahbslv.v:42: compiling module 'dma_ahbslv'
VERIFIC-INFO [VERI-1018] dma_ahbdec.v:43: compiling module 'dma_ahbdec'
VERIFIC-INFO [VERI-1018] dma_ahbmux.v:44: compiling module 'dma_ahbmux'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:604: compiling module 'mux_2x1_32in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:612: compiling module 'mux_2x1_4in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:621: compiling module 'mux_2x1_3in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:630: compiling module 'mux_2x1_2in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:639: compiling module 'mux_2x1_8in'
Importing module wrapper_dma.
Importing module dma.
Importing module dma_ahbdec.
Importing module dma_ahbmst.
Importing module dma_ahbmst(THIS_IS_M1=0).
Importing module dma_ahbmux.
Importing module dma_ahbslv.
Importing module dma_chsel.
Importing module dma_ctlrf.
Importing module dma_chrf.
Importing module dma_chrf(CH_NO=1).
Importing module dma_chrf(CH_NO=2).
Importing module dma_chrf(CH_NO=3).
Importing module dma_chrf(CH_NO=4).
Importing module dma_chrf(CH_NO=5).
Importing module dma_chrf(CH_NO=6).
Importing module dma_chrf(CH_NO=7).
Importing module dma_engine.
Importing module dma_fifo.
Importing module dma_rrarb.
Importing module ff_ram.
Importing module mux_2x1_2in.
Importing module mux_2x1_32in.
Importing module mux_2x1_3in.
Importing module mux_2x1_4in.
Importing module mux_2x1_8in.

3.3.1. Analyzing design hierarchy..
Top module:  \wrapper_dma
Used module:     \mux_2x1_32in
Used module:     \mux_2x1_8in
Used module:     \mux_2x1_2in
Used module:     \mux_2x1_3in
Used module:     \mux_2x1_4in
Used module:     \dma
Used module:         \dma_ahbmux
Used module:         \dma_ahbdec
Used module:         \dma_ahbslv
Used module:         \dma_chsel
Used module:             \dma_rrarb
Used module:         \dma_ctlrf
Used module:             \dma_chrf(CH_NO=7)
Used module:             \dma_chrf(CH_NO=6)
Used module:             \dma_chrf(CH_NO=5)
Used module:             \dma_chrf(CH_NO=4)
Used module:             \dma_chrf(CH_NO=3)
Used module:             \dma_chrf(CH_NO=2)
Used module:             \dma_chrf(CH_NO=1)
Used module:             \dma_chrf
Used module:         \dma_fifo
Used module:             \ff_ram
Used module:         \dma_ahbmst
Used module:         \dma_ahbmst(THIS_IS_M1=0)
Used module:         \dma_engine

3.3.2. Analyzing design hierarchy..
Top module:  \wrapper_dma
Used module:     \mux_2x1_32in
Used module:     \mux_2x1_8in
Used module:     \mux_2x1_2in
Used module:     \mux_2x1_3in
Used module:     \mux_2x1_4in
Used module:     \dma
Used module:         \dma_ahbmux
Used module:         \dma_ahbdec
Used module:         \dma_ahbslv
Used module:         \dma_chsel
Used module:             \dma_rrarb
Used module:         \dma_ctlrf
Used module:             \dma_chrf(CH_NO=7)
Used module:             \dma_chrf(CH_NO=6)
Used module:             \dma_chrf(CH_NO=5)
Used module:             \dma_chrf(CH_NO=4)
Used module:             \dma_chrf(CH_NO=3)
Used module:             \dma_chrf(CH_NO=2)
Used module:             \dma_chrf(CH_NO=1)
Used module:             \dma_chrf
Used module:         \dma_fifo
Used module:             \ff_ram
Used module:         \dma_ahbmst
Used module:         \dma_ahbmst(THIS_IS_M1=0)
Used module:         \dma_engine
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux_2x1_8in.
Optimizing module mux_2x1_4in.
Optimizing module mux_2x1_3in.
Optimizing module mux_2x1_32in.
Optimizing module mux_2x1_2in.
Optimizing module ff_ram.
Optimizing module dma_rrarb.
<suppressed ~2 debug messages>
Optimizing module dma_fifo.
<suppressed ~16 debug messages>
Optimizing module dma_engine.
<suppressed ~27 debug messages>
Optimizing module dma_chrf(CH_NO=7).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=6).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=5).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=4).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=3).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=2).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=1).
<suppressed ~34 debug messages>
Optimizing module dma_chrf.
<suppressed ~35 debug messages>
Optimizing module dma_ctlrf.
<suppressed ~32 debug messages>
Optimizing module dma_chsel.
<suppressed ~30 debug messages>
Optimizing module dma_ahbslv.
<suppressed ~20 debug messages>
Optimizing module dma_ahbmux.
<suppressed ~7 debug messages>
Optimizing module dma_ahbmst(THIS_IS_M1=0).
<suppressed ~23 debug messages>
Optimizing module dma_ahbmst.
<suppressed ~23 debug messages>
Optimizing module dma_ahbdec.
<suppressed ~16 debug messages>
Optimizing module dma.
Optimizing module wrapper_dma.

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module dma.
Deleting now unused module dma_ahbdec.
Deleting now unused module dma_ahbmst.
Deleting now unused module dma_ahbmst(THIS_IS_M1=0).
Deleting now unused module dma_ahbmux.
Deleting now unused module dma_ahbslv.
Deleting now unused module dma_chrf.
Deleting now unused module dma_chrf(CH_NO=1).
Deleting now unused module dma_chrf(CH_NO=2).
Deleting now unused module dma_chrf(CH_NO=3).
Deleting now unused module dma_chrf(CH_NO=4).
Deleting now unused module dma_chrf(CH_NO=5).
Deleting now unused module dma_chrf(CH_NO=6).
Deleting now unused module dma_chrf(CH_NO=7).
Deleting now unused module dma_chsel.
Deleting now unused module dma_ctlrf.
Deleting now unused module dma_engine.
Deleting now unused module dma_fifo.
Deleting now unused module dma_rrarb.
Deleting now unused module ff_ram.
Deleting now unused module mux_2x1_2in.
Deleting now unused module mux_2x1_32in.
Deleting now unused module mux_2x1_3in.
Deleting now unused module mux_2x1_4in.
Deleting now unused module mux_2x1_8in.
<suppressed ~32 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~199 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 67 unused cells and 13065 unused wires.
<suppressed ~1681 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module wrapper_dma...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~17 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~270 debug messages>
Removed a total of 90 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20536: \inst_wrapper.ahb_mst0.mx_cmd_st -> 2'01
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20571: \inst_wrapper.ahb_mst1.mx_cmd_st -> 2'01
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\de.$verific$i150$dma_engine.v:858$19255: \inst_wrapper.de.st_ed1s -> 1'1
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\m1_mux.$verific$i65$dma_ahbmux.v:359$9857: \inst_wrapper.m1_mux.hrdy_df -> 1'1
  Analyzing evaluation results.
    dead port 5/7 on $pmux $flatten\inst_wrapper.\ahb_mst0.$verific$select_342$dma_ahbmst.v:978$9575.
Removed 1 multiplexer ports.
<suppressed ~535 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_341$dma_ahbmst.v:978$9573: { $flatten\inst_wrapper.\ahb_mst0.$verific$n2949$9136 $flatten\inst_wrapper.\ahb_mst0.$verific$n2951$9138 $flatten\inst_wrapper.\ahb_mst0.$verific$n2952$9139 \inst_wrapper.ahb_mst0.mx_cmd_st [1] }
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_339$dma_ahbmst.v:975$9569: { $flatten\inst_wrapper.\ahb_mst0.$verific$n2950$9137 \inst_wrapper.ahb_mst0.ad_sel_llp \inst_wrapper.ahb_mst0.mx_cmd_st [1] }
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_337$dma_ahbmst.v:972$9565: { $flatten\inst_wrapper.\ahb_mst0.$verific$n2948$9135 \inst_wrapper.ahb_mst0.mx_cmd_st [1] }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ahb_mst0.$verific$select_400$dma_ahbmst.v:1033$9623: { $flatten\inst_wrapper.\ahb_mst0.$verific$n3165$9169 $flatten\inst_wrapper.\ahb_mst0.$verific$n3166$9170 $flatten\inst_wrapper.\ahb_mst0.$verific$n3167$9171 $flatten\inst_wrapper.\ahb_mst0.$verific$n3168$9172 $flatten\inst_wrapper.\ahb_mst0.$verific$n3169$9173 $flatten\inst_wrapper.\ahb_mst0.$verific$n3170$9174 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ahb_mst1.$verific$select_418$dma_ahbmst.v:1033$8923: { $flatten\inst_wrapper.\ahb_mst1.$verific$n3603$8430 $flatten\inst_wrapper.\ahb_mst1.$verific$n3604$8431 $flatten\inst_wrapper.\ahb_mst1.$verific$n3605$8432 $flatten\inst_wrapper.\ahb_mst1.$verific$n3606$8433 $flatten\inst_wrapper.\ahb_mst1.$verific$n3607$8434 $flatten\inst_wrapper.\ahb_mst1.$verific$n3608$8435 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ch_sel.$verific$Select_268$dma_chsel.v:858$10628: $auto$opt_reduce.cc:134:opt_pmux$21056
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316: { $flatten\inst_wrapper.\de.$verific$n621$18857 $flatten\inst_wrapper.\de.$verific$n622$18858 $flatten\inst_wrapper.\de.$verific$n623$18859 $flatten\inst_wrapper.\de.$verific$n624$18860 $flatten\inst_wrapper.\de.$verific$n625$18861 $flatten\inst_wrapper.\de.$verific$n627$18863 $flatten\inst_wrapper.\de.$verific$n628$18864 $flatten\inst_wrapper.\de.$verific$n629$18865 $flatten\inst_wrapper.\de.$verific$n630$18866 $flatten\inst_wrapper.\de.$verific$n631$18867 $auto$opt_reduce.cc:134:opt_pmux$21058 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\de.$verific$select_634$dma_engine.v:1602$19620: { $flatten\inst_wrapper.\de.$verific$n1730$19030 $flatten\inst_wrapper.\de.$verific$n1731$19031 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_14$dma_ahbdec.v:215$8060: { $flatten\inst_wrapper.\m1_decoder.$verific$n15$7903 $flatten\inst_wrapper.\m1_decoder.$verific$n16$7904 $flatten\inst_wrapper.\m1_decoder.$verific$n17$7905 $flatten\inst_wrapper.\m1_decoder.$verific$n18$7906 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_20$dma_ahbdec.v:226$8068: { $flatten\inst_wrapper.\m1_decoder.$verific$n25$7908 $flatten\inst_wrapper.\m1_decoder.$verific$n26$7909 $flatten\inst_wrapper.\m1_decoder.$verific$n27$7910 $flatten\inst_wrapper.\m1_decoder.$verific$n28$7911 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_26$dma_ahbdec.v:237$8076: { $flatten\inst_wrapper.\m1_decoder.$verific$n35$7913 $flatten\inst_wrapper.\m1_decoder.$verific$n36$7914 $flatten\inst_wrapper.\m1_decoder.$verific$n37$7915 $flatten\inst_wrapper.\m1_decoder.$verific$n38$7916 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_32$dma_ahbdec.v:248$8084: { $flatten\inst_wrapper.\m1_decoder.$verific$n45$7918 $flatten\inst_wrapper.\m1_decoder.$verific$n46$7919 $flatten\inst_wrapper.\m1_decoder.$verific$n47$7920 $flatten\inst_wrapper.\m1_decoder.$verific$n48$7921 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_38$dma_ahbdec.v:259$8092: { $flatten\inst_wrapper.\m1_decoder.$verific$n55$7923 $flatten\inst_wrapper.\m1_decoder.$verific$n56$7924 $flatten\inst_wrapper.\m1_decoder.$verific$n57$7925 $flatten\inst_wrapper.\m1_decoder.$verific$n58$7926 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_44$dma_ahbdec.v:270$8100: { $flatten\inst_wrapper.\m1_decoder.$verific$n65$7928 $flatten\inst_wrapper.\m1_decoder.$verific$n66$7929 $flatten\inst_wrapper.\m1_decoder.$verific$n67$7930 $flatten\inst_wrapper.\m1_decoder.$verific$n68$7931 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_50$dma_ahbdec.v:281$8108: { $flatten\inst_wrapper.\m1_decoder.$verific$n75$7933 $flatten\inst_wrapper.\m1_decoder.$verific$n76$7934 $flatten\inst_wrapper.\m1_decoder.$verific$n77$7935 $flatten\inst_wrapper.\m1_decoder.$verific$n78$7936 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_56$dma_ahbdec.v:292$8116: { $flatten\inst_wrapper.\m1_decoder.$verific$n85$7938 $flatten\inst_wrapper.\m1_decoder.$verific$n86$7939 $flatten\inst_wrapper.\m1_decoder.$verific$n87$7940 $flatten\inst_wrapper.\m1_decoder.$verific$n88$7941 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_62$dma_ahbdec.v:302$8124: { $flatten\inst_wrapper.\m1_decoder.$verific$n95$7943 $flatten\inst_wrapper.\m1_decoder.$verific$n96$7944 $flatten\inst_wrapper.\m1_decoder.$verific$n97$7945 $flatten\inst_wrapper.\m1_decoder.$verific$n98$7946 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_68$dma_ahbdec.v:313$8132: { $flatten\inst_wrapper.\m1_decoder.$verific$n105$7948 $flatten\inst_wrapper.\m1_decoder.$verific$n106$7949 $flatten\inst_wrapper.\m1_decoder.$verific$n107$7950 $flatten\inst_wrapper.\m1_decoder.$verific$n108$7951 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_74$dma_ahbdec.v:324$8140: { $flatten\inst_wrapper.\m1_decoder.$verific$n115$7953 $flatten\inst_wrapper.\m1_decoder.$verific$n116$7954 $flatten\inst_wrapper.\m1_decoder.$verific$n117$7955 $flatten\inst_wrapper.\m1_decoder.$verific$n118$7956 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_8$dma_ahbdec.v:205$8052: { $flatten\inst_wrapper.\m1_decoder.$verific$n5$7898 $flatten\inst_wrapper.\m1_decoder.$verific$n6$7899 $flatten\inst_wrapper.\m1_decoder.$verific$n7$7900 $flatten\inst_wrapper.\m1_decoder.$verific$n8$7901 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_80$dma_ahbdec.v:335$8148: { $flatten\inst_wrapper.\m1_decoder.$verific$n125$7958 $flatten\inst_wrapper.\m1_decoder.$verific$n126$7959 $flatten\inst_wrapper.\m1_decoder.$verific$n127$7960 $flatten\inst_wrapper.\m1_decoder.$verific$n128$7961 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_86$dma_ahbdec.v:346$8156: { $flatten\inst_wrapper.\m1_decoder.$verific$n135$7963 $flatten\inst_wrapper.\m1_decoder.$verific$n136$7964 $flatten\inst_wrapper.\m1_decoder.$verific$n137$7965 $flatten\inst_wrapper.\m1_decoder.$verific$n138$7966 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_92$dma_ahbdec.v:357$8164: { $flatten\inst_wrapper.\m1_decoder.$verific$n145$7968 $flatten\inst_wrapper.\m1_decoder.$verific$n146$7969 $flatten\inst_wrapper.\m1_decoder.$verific$n147$7970 $flatten\inst_wrapper.\m1_decoder.$verific$n148$7971 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_98$dma_ahbdec.v:368$8172: { $flatten\inst_wrapper.\m1_decoder.$verific$n155$7973 $flatten\inst_wrapper.\m1_decoder.$verific$n156$7974 $flatten\inst_wrapper.\m1_decoder.$verific$n157$7975 $flatten\inst_wrapper.\m1_decoder.$verific$n158$7976 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_mux.$verific$select_14$dma_ahbmux.v:282$9819: { $flatten\inst_wrapper.\m1_mux.$verific$n7$9715 $flatten\inst_wrapper.\m1_mux.$verific$n8$9716 $flatten\inst_wrapper.\m1_mux.$verific$n9$9717 $flatten\inst_wrapper.\m1_mux.$verific$n10$9718 $flatten\inst_wrapper.\m1_mux.$verific$n11$9719 $flatten\inst_wrapper.\m1_mux.$verific$n12$9720 $flatten\inst_wrapper.\m1_mux.$verific$n13$9721 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_mux.$verific$select_24$dma_ahbmux.v:309$9831: { $flatten\inst_wrapper.\m1_mux.$verific$n20$9724 $flatten\inst_wrapper.\m1_mux.$verific$n21$9725 $flatten\inst_wrapper.\m1_mux.$verific$n22$9726 $flatten\inst_wrapper.\m1_mux.$verific$n23$9727 $flatten\inst_wrapper.\m1_mux.$verific$n24$9728 $flatten\inst_wrapper.\m1_mux.$verific$n25$9729 $flatten\inst_wrapper.\m1_mux.$verific$n26$9730 }
  Optimizing cells in module \wrapper_dma.
Performed a total of 28 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$mux_no_reg$dma_ahbmux.v:325$9843 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrp_df_reg$dma_ahbmux.v:369$9863 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrmxnof_reg$dma_ahbmux.v:341$9851 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrdy_df_reg$dma_ahbmux.v:359$9859 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wrq_reg$dma_fifo.v:356$19929 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wr_reg$dma_fifo.v:322$19917 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$part_wd_reg$dma_fifo.v:387$19948 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$9638 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$add_cfx_reg$dma_ahbmst.v:1088$9635 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_wado_reg$dma_fifo.v:419$19958 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_radx_reg$dma_fifo.v:427$19963 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnv_q_vld_reg$dma_fifo.v:313$19912 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnt_reg$dma_fifo.v:440$19977 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt3_reg$dma_fifo.v:302$19902 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt2_reg$dma_fifo.v:296$19899 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt1_reg$dma_fifo.v:290$19896 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt0_reg$dma_fifo.v:284$19893 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cbe_reg$dma_fifo.v:271$19880 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$upk_cnt1_reg$dma_engine.v:1638$19635 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$upk_cnt0_reg$dma_engine.v:1630$19630 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$tsz_cnt_reg$dma_engine.v:1537$19579 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$st_rd_msk_reg$dma_engine.v:1500$19562 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$st_ed1s_reg$dma_engine.v:858$19257 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m1_is_llp_reg$dma_engine.v:1096$19393 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m1_arb_st_reg$dma_engine.v:1269$19456 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m0_is_llp_reg$dma_engine.v:1081$19389 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m0_arb_st_reg$dma_engine.v:1122$19410 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_mllp_reg$dma_engine.v:653$19156 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_ff_flush_d1_reg$dma_engine.v:1364$19488 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_err_notify_reg$dma_engine.v:1473$19548 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$bst_cnt_reg$dma_engine.v:1522$19572 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$swidth_reg$dma_chrf.v:411$18603 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sz_reg$dma_chrf.v:352$18580 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sel_reg$dma_chrf.v:463$18640 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18636 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18637 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot3_reg$dma_chrf.v:343$18574 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot2_reg$dma_chrf.v:343$18575 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot1_reg$dma_chrf.v:343$18576 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$mode_reg$dma_chrf.v:431$18611 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18559 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18658 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18657 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18656 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dwidth_reg$dma_chrf.v:422$18608 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dst_sel_reg$dma_chrf.v:463$18641 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dreqmode_reg$dma_chrf.v:326$18567 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18638 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18639 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chpri_reg$dma_chrf.v:316$18564 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllpen_reg$dma_chrf.v:239$18516 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_on_reg$dma_chrf.v:267$18528 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18543 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chabt_reg$dma_chrf.v:390$18593 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$ch_en_reg$dma_chrf.v:480$18650 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$autold_reg$dma_chrf.v:400$18597 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$swidth_reg$dma_chrf.v:411$18152 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sz_reg$dma_chrf.v:352$18129 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sel_reg$dma_chrf.v:463$18189 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18185 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18186 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot3_reg$dma_chrf.v:343$18123 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot2_reg$dma_chrf.v:343$18124 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot1_reg$dma_chrf.v:343$18125 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$mode_reg$dma_chrf.v:431$18160 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18108 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18207 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18206 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18205 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dwidth_reg$dma_chrf.v:422$18157 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dst_sel_reg$dma_chrf.v:463$18190 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dreqmode_reg$dma_chrf.v:326$18116 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18187 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18188 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chpri_reg$dma_chrf.v:316$18113 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllpen_reg$dma_chrf.v:239$18065 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_on_reg$dma_chrf.v:267$18077 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18092 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chabt_reg$dma_chrf.v:390$18142 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$ch_en_reg$dma_chrf.v:480$18199 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$autold_reg$dma_chrf.v:400$18146 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$swidth_reg$dma_chrf.v:411$17701 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sz_reg$dma_chrf.v:352$17678 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sel_reg$dma_chrf.v:463$17738 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17734 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17735 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot3_reg$dma_chrf.v:343$17672 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot2_reg$dma_chrf.v:343$17673 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot1_reg$dma_chrf.v:343$17674 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$mode_reg$dma_chrf.v:431$17709 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17657 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17756 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17755 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17754 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dwidth_reg$dma_chrf.v:422$17706 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dst_sel_reg$dma_chrf.v:463$17739 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dreqmode_reg$dma_chrf.v:326$17665 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17736 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17737 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chpri_reg$dma_chrf.v:316$17662 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllpen_reg$dma_chrf.v:239$17614 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_on_reg$dma_chrf.v:267$17626 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17641 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chabt_reg$dma_chrf.v:390$17691 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$ch_en_reg$dma_chrf.v:480$17748 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$autold_reg$dma_chrf.v:400$17695 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$swidth_reg$dma_chrf.v:411$17250 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sz_reg$dma_chrf.v:352$17227 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sel_reg$dma_chrf.v:463$17287 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17283 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17284 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot3_reg$dma_chrf.v:343$17221 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot2_reg$dma_chrf.v:343$17222 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot1_reg$dma_chrf.v:343$17223 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$mode_reg$dma_chrf.v:431$17258 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17206 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17305 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17304 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17303 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dwidth_reg$dma_chrf.v:422$17255 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dst_sel_reg$dma_chrf.v:463$17288 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dreqmode_reg$dma_chrf.v:326$17214 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17285 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17286 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chpri_reg$dma_chrf.v:316$17211 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllpen_reg$dma_chrf.v:239$17163 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_on_reg$dma_chrf.v:267$17175 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17190 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chabt_reg$dma_chrf.v:390$17240 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$ch_en_reg$dma_chrf.v:480$17297 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$autold_reg$dma_chrf.v:400$17244 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$swidth_reg$dma_chrf.v:411$16799 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sz_reg$dma_chrf.v:352$16776 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sel_reg$dma_chrf.v:463$16836 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16832 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16833 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot3_reg$dma_chrf.v:343$16770 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot2_reg$dma_chrf.v:343$16771 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot1_reg$dma_chrf.v:343$16772 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$mode_reg$dma_chrf.v:431$16807 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16755 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16854 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16853 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16852 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dwidth_reg$dma_chrf.v:422$16804 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dst_sel_reg$dma_chrf.v:463$16837 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dreqmode_reg$dma_chrf.v:326$16763 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16834 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16835 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chpri_reg$dma_chrf.v:316$16760 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllpen_reg$dma_chrf.v:239$16712 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_on_reg$dma_chrf.v:267$16724 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16739 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chabt_reg$dma_chrf.v:390$16789 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$ch_en_reg$dma_chrf.v:480$16846 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$autold_reg$dma_chrf.v:400$16793 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$swidth_reg$dma_chrf.v:411$16348 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sz_reg$dma_chrf.v:352$16325 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sel_reg$dma_chrf.v:463$16385 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16381 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16382 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot3_reg$dma_chrf.v:343$16319 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot2_reg$dma_chrf.v:343$16320 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot1_reg$dma_chrf.v:343$16321 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$mode_reg$dma_chrf.v:431$16356 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16304 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16403 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16402 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16401 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dwidth_reg$dma_chrf.v:422$16353 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dst_sel_reg$dma_chrf.v:463$16386 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dreqmode_reg$dma_chrf.v:326$16312 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16383 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16384 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chpri_reg$dma_chrf.v:316$16309 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllpen_reg$dma_chrf.v:239$16261 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_on_reg$dma_chrf.v:267$16273 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16288 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chabt_reg$dma_chrf.v:390$16338 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$ch_en_reg$dma_chrf.v:480$16395 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$autold_reg$dma_chrf.v:400$16342 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$swidth_reg$dma_chrf.v:411$15897 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sz_reg$dma_chrf.v:352$15874 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sel_reg$dma_chrf.v:463$15934 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15930 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15931 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot3_reg$dma_chrf.v:343$15868 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot2_reg$dma_chrf.v:343$15869 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot1_reg$dma_chrf.v:343$15870 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$mode_reg$dma_chrf.v:431$15905 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15853 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15952 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15951 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15950 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dwidth_reg$dma_chrf.v:422$15902 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dst_sel_reg$dma_chrf.v:463$15935 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dreqmode_reg$dma_chrf.v:326$15861 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15932 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15933 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chpri_reg$dma_chrf.v:316$15858 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllpen_reg$dma_chrf.v:239$15810 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_on_reg$dma_chrf.v:267$15822 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15837 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chabt_reg$dma_chrf.v:390$15887 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$ch_en_reg$dma_chrf.v:480$15944 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$autold_reg$dma_chrf.v:400$15891 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$swidth_reg$dma_chrf.v:411$15446 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sz_reg$dma_chrf.v:352$15423 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sel_reg$dma_chrf.v:463$15483 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15479 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15480 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot3_reg$dma_chrf.v:343$15417 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot2_reg$dma_chrf.v:343$15418 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot1_reg$dma_chrf.v:343$15419 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$mode_reg$dma_chrf.v:431$15454 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15402 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15501 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15500 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15499 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dwidth_reg$dma_chrf.v:422$15451 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dst_sel_reg$dma_chrf.v:463$15484 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dreqmode_reg$dma_chrf.v:326$15410 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15481 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15482 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chpri_reg$dma_chrf.v:316$15407 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllpen_reg$dma_chrf.v:239$15359 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_on_reg$dma_chrf.v:267$15371 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15386 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chabt_reg$dma_chrf.v:390$15436 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$ch_en_reg$dma_chrf.v:480$15493 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$autold_reg$dma_chrf.v:400$15440 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$sync_reg$dma_ctlrf.v:2281$12027 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$rf_sel_d1_reg$dma_ctlrf.v:1475$11554 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$m1end_reg$dma_ctlrf.v:2257$12014 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$m0end_reg$dma_ctlrf.v:2263$12017 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_tc_reg$dma_ctlrf.v:1721$11905 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_reg$dma_ctlrf.v:1715$11903 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_err_reg$dma_ctlrf.v:1727$11907 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmacen_reg$dma_ctlrf.v:2269$12020 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ctl_rf.$verific$be_d1_reg$dma_ctlrf.v:1469$11550 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb3.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb2.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb1.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb0.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$vld_req_any_d1_reg$dma_chsel.v:868$10633 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$fix_pri_sel_reg$dma_chsel.v:848$10612 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$dma_tc_reg$dma_chsel.v:1243$10745 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ch_sel.$verific$dma_reqd2_reg$dma_chsel.v:485$10486 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ch_sel.$verific$dma_reqd1_reg$dma_chsel.v:459$10483 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$dma_ack_reg$dma_chsel.v:1085$10698 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$de_stup_d1_reg$dma_chsel.v:905$10648 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$arb_req_reg$dma_chsel.v:890$10646 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$arb_chcsr_reg_reg$dma_chsel.v:1310$10751 ($aldff) from module wrapper_dma.
Removing never-active CLR on $flatten\inst_wrapper.\ch_sel.$verific$arb_ch_sel_reg$dma_chsel.v:858$10613 ($dlatchsr) from module wrapper_dma.
Removing never-active ARST on $flatten\inst_wrapper.\ch_sel.$verific$arb_ch_sel_reg$dma_chsel.v:858$10613 ($dlatchsr) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_wr_d1o_reg$dma_ahbslv.v:274$10038 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_sz_d1o_reg$dma_ahbslv.v:268$10033 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_pt_d1o_reg$dma_ahbslv.v:268$10034 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_br_req_reg$dma_ahbslv.v:366$10103 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_ad_d1o_reg$dma_ahbslv.v:268$10032 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hresp_br_reg$dma_ahbslv.v:448$10153 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_reg_reg$dma_ahbslv.v:315$10067 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_br_reg$dma_ahbslv.v:435$10146 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_reg_reg$dma_ahbslv.v:346$10093 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_br_reg$dma_ahbslv.v:492$10188 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$br_st_reg$dma_ahbslv.v:407$10124 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dtp_reg$dma_ahbmst.v:596$8731 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dt_st_reg$dma_ahbmst.v:607$8740 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9005 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_cmd_st_reg$dma_ahbmst.v:586$8726 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$8950 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$8842 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ahb_mst1.$verific$inc_selx_reg$dma_ahbmst.v:1045$8927 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hwriteo_reg$dma_ahbmst.v:671$8769 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hwdatao_reg$dma_ahbmst.v:893$8828 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hproto_reg$dma_ahbmst.v:783$8794 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hbursto_reg$dma_ahbmst.v:811$8806 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$8938 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$add_cfx_reg$dma_ahbmst.v:1088$8935 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dtp_reg$dma_ahbmst.v:596$9446 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dt_st_reg$dma_ahbmst.v:607$9455 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9702 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_cmd_st_reg$dma_ahbmst.v:586$9441 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$9650 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$9542 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ahb_mst0.$verific$inc_selx_reg$dma_ahbmst.v:1045$9627 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hwriteo_reg$dma_ahbmst.v:671$9470 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hwdatao_reg$dma_ahbmst.v:893$9528 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hreqo_reg$dma_ahbmst.v:1174$9690 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hproto_reg$dma_ahbmst.v:783$9494 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hbursto_reg$dma_ahbmst.v:811$9506 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($aldff) from module wrapper_dma.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 14 unused cells and 173 unused wires.
<suppressed ~15 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~597 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.15.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking wrapper_dma.inst_wrapper.ahb_mst0.inc_selx as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking wrapper_dma.inst_wrapper.ahb_mst1.inc_selx as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking wrapper_dma.inst_wrapper.m1_mux.mux_no as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~597 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$mux_no_reg$dma_ahbmux.v:325$9843 ($adff) from module wrapper_dma (D = \inst_wrapper.m1_mux.mux_noi, Q = \inst_wrapper.m1_mux.mux_no).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$hrp_df_reg$dma_ahbmux.v:369$9863 ($adff) from module wrapper_dma (D = { 1'0 \inst_wrapper.m1_mux.df_cmd }, Q = \inst_wrapper.m1_mux.hrp_df).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$hrmxnof_reg$dma_ahbmux.v:341$9851 ($adff) from module wrapper_dma (D = \inst_wrapper.m1_mux.hsel_df, Q = \inst_wrapper.m1_mux.hrmxnof).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$part_wd_reg$dma_fifo.v:387$19948 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n539$19759, Q = \inst_wrapper.dma_fifo.part_wd).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_wado_reg$dma_fifo.v:419$19958 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n601$19785, Q = \inst_wrapper.dma_fifo.ff_fram_wado).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_radx_reg$dma_fifo.v:427$19963 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n633$19789, Q = \inst_wrapper.dma_fifo.ff_fram_radx).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnv_q_vld_reg$dma_fifo.v:313$19912 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n483$19734, Q = \inst_wrapper.dma_fifo.ff_cnv_q_vld).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnt_reg$dma_fifo.v:440$19977 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n699$19797, Q = \inst_wrapper.dma_fifo.ff_cnt).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt3_reg$dma_fifo.v:302$19902 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb3i, Q = \inst_wrapper.dma_fifo.cnv_bt3).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt2_reg$dma_fifo.v:296$19899 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb2i, Q = \inst_wrapper.dma_fifo.cnv_bt2).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt1_reg$dma_fifo.v:290$19896 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb1i, Q = \inst_wrapper.dma_fifo.cnv_bt1).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt0_reg$dma_fifo.v:284$19893 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb0i, Q = \inst_wrapper.dma_fifo.cnv_bt0).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cbe_reg$dma_fifo.v:271$19880 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n291$19771, Q = \inst_wrapper.dma_fifo.cbe).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$upk_cnt1_reg$dma_engine.v:1638$19635 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1788$19114, Q = \inst_wrapper.de.upk_cnt1).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$upk_cnt0_reg$dma_engine.v:1630$19630 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1767$19111, Q = \inst_wrapper.de.upk_cnt0).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$tsz_cnt_reg$dma_engine.v:1537$19579 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1632$19104, Q = \inst_wrapper.de.tsz_cnt).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$st_rd_msk_reg$dma_engine.v:1500$19562 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1488$19011, Q = \inst_wrapper.de.st_rd_msk).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m1_is_llp_reg$dma_engine.v:1096$19393 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n760$18920, Q = \inst_wrapper.de.m1_is_llp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m0_is_llp_reg$dma_engine.v:1081$19389 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n750$18917, Q = \inst_wrapper.de.m0_is_llp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m0_arb_st_reg$dma_engine.v:1122$19410 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n783$18932, Q = \inst_wrapper.de.m0_arb_st).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$de_mllp_reg$dma_engine.v:653$19156 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n217$19058, Q = \inst_wrapper.de.de_mllp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$de_err_notify_reg$dma_engine.v:1473$19548 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1468$19000, Q = \inst_wrapper.de.de_err_notify).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$bst_cnt_reg$dma_engine.v:1522$19572 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1556$19099, Q = \inst_wrapper.de.bst_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$swidth_reg$dma_chrf.v:411$18603 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n231$18440, Q = \inst_wrapper.ctl_rf.c7_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sz_reg$dma_chrf.v:352$18580 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c7_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sel_reg$dma_chrf.v:463$18640 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n308$18394, Q = \inst_wrapper.ctl_rf.c7_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18636 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n304$18390, Q = \inst_wrapper.ctl_rf.c7_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18637 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n305$18391, Q = \inst_wrapper.ctl_rf.c7_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot3_reg$dma_chrf.v:343$18574 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c7_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot2_reg$dma_chrf.v:343$18575 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c7_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot1_reg$dma_chrf.v:343$18576 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c7_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$mode_reg$dma_chrf.v:431$18611 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c7_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18559 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n114$18346, Q = \inst_wrapper.ctl_rf.c7_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18658 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c7_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18657 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c7_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18656 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c7_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dwidth_reg$dma_chrf.v:422$18608 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n261$18444, Q = \inst_wrapper.ctl_rf.c7_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dst_sel_reg$dma_chrf.v:463$18641 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n309$18395, Q = \inst_wrapper.ctl_rf.c7_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dreqmode_reg$dma_chrf.v:326$18567 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c7_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18638 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n306$18392, Q = \inst_wrapper.ctl_rf.c7_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18639 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n307$18393, Q = \inst_wrapper.ctl_rf.c7_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1218$18491, Q = \inst_wrapper.ctl_rf.c7_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1216$18489, Q = \inst_wrapper.ctl_rf.c7_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1195$18471, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1193$18469, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1191$18467, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1189$18465, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chpri_reg$dma_chrf.v:316$18564 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c7_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllpen_reg$dma_chrf.v:239$18516 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n28$18319, Q = \inst_wrapper.ctl_rf.c7_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1213$18487, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1211$18485, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1209$18483, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1207$18481, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_on_reg$dma_chrf.v:267$18528 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n45$18328, Q = \inst_wrapper.ctl_rf.c7_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18543 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n86$18429, Q = \inst_wrapper.ctl_rf.c7_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1204$18479, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1202$18477, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1200$18475, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1198$18473, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chabt_reg$dma_chrf.v:390$18593 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n198$18365, Q = \inst_wrapper.ctl_rf.c7_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$ch_en_reg$dma_chrf.v:480$18650 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n334$18401, Q = \inst_wrapper.ctl_rf.c7_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$autold_reg$dma_chrf.v:400$18597 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c7_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$swidth_reg$dma_chrf.v:411$18152 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n231$17989, Q = \inst_wrapper.ctl_rf.c6_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sz_reg$dma_chrf.v:352$18129 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c6_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sel_reg$dma_chrf.v:463$18189 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n308$17943, Q = \inst_wrapper.ctl_rf.c6_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18185 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n304$17939, Q = \inst_wrapper.ctl_rf.c6_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18186 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n305$17940, Q = \inst_wrapper.ctl_rf.c6_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot3_reg$dma_chrf.v:343$18123 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c6_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot2_reg$dma_chrf.v:343$18124 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c6_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot1_reg$dma_chrf.v:343$18125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c6_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$mode_reg$dma_chrf.v:431$18160 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c6_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18108 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n114$17895, Q = \inst_wrapper.ctl_rf.c6_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18207 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c6_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18206 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c6_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18205 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c6_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dwidth_reg$dma_chrf.v:422$18157 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n261$17993, Q = \inst_wrapper.ctl_rf.c6_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dst_sel_reg$dma_chrf.v:463$18190 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n309$17944, Q = \inst_wrapper.ctl_rf.c6_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dreqmode_reg$dma_chrf.v:326$18116 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c6_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18187 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n306$17941, Q = \inst_wrapper.ctl_rf.c6_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18188 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n307$17942, Q = \inst_wrapper.ctl_rf.c6_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1218$18040, Q = \inst_wrapper.ctl_rf.c6_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1216$18038, Q = \inst_wrapper.ctl_rf.c6_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1195$18020, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1193$18018, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1191$18016, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1189$18014, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chpri_reg$dma_chrf.v:316$18113 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c6_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllpen_reg$dma_chrf.v:239$18065 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n28$17868, Q = \inst_wrapper.ctl_rf.c6_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1213$18036, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1211$18034, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1209$18032, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1207$18030, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_on_reg$dma_chrf.v:267$18077 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n45$17877, Q = \inst_wrapper.ctl_rf.c6_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18092 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n86$17978, Q = \inst_wrapper.ctl_rf.c6_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1204$18028, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1202$18026, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1200$18024, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1198$18022, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chabt_reg$dma_chrf.v:390$18142 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n198$17914, Q = \inst_wrapper.ctl_rf.c6_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$ch_en_reg$dma_chrf.v:480$18199 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n334$17950, Q = \inst_wrapper.ctl_rf.c6_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$autold_reg$dma_chrf.v:400$18146 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c6_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$swidth_reg$dma_chrf.v:411$17701 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n231$17538, Q = \inst_wrapper.ctl_rf.c5_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sz_reg$dma_chrf.v:352$17678 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c5_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sel_reg$dma_chrf.v:463$17738 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n308$17492, Q = \inst_wrapper.ctl_rf.c5_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17734 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n304$17488, Q = \inst_wrapper.ctl_rf.c5_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17735 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n305$17489, Q = \inst_wrapper.ctl_rf.c5_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot3_reg$dma_chrf.v:343$17672 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c5_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot2_reg$dma_chrf.v:343$17673 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c5_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot1_reg$dma_chrf.v:343$17674 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c5_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$mode_reg$dma_chrf.v:431$17709 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c5_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17657 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n114$17444, Q = \inst_wrapper.ctl_rf.c5_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17756 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c5_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17755 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c5_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17754 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c5_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dwidth_reg$dma_chrf.v:422$17706 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n261$17542, Q = \inst_wrapper.ctl_rf.c5_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dst_sel_reg$dma_chrf.v:463$17739 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n309$17493, Q = \inst_wrapper.ctl_rf.c5_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dreqmode_reg$dma_chrf.v:326$17665 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c5_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17736 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n306$17490, Q = \inst_wrapper.ctl_rf.c5_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17737 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n307$17491, Q = \inst_wrapper.ctl_rf.c5_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1218$17589, Q = \inst_wrapper.ctl_rf.c5_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1216$17587, Q = \inst_wrapper.ctl_rf.c5_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1195$17569, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1193$17567, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1191$17565, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1189$17563, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chpri_reg$dma_chrf.v:316$17662 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c5_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllpen_reg$dma_chrf.v:239$17614 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n28$17417, Q = \inst_wrapper.ctl_rf.c5_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1213$17585, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1211$17583, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1209$17581, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1207$17579, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_on_reg$dma_chrf.v:267$17626 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n45$17426, Q = \inst_wrapper.ctl_rf.c5_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17641 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n86$17527, Q = \inst_wrapper.ctl_rf.c5_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1204$17577, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1202$17575, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1200$17573, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1198$17571, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chabt_reg$dma_chrf.v:390$17691 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n198$17463, Q = \inst_wrapper.ctl_rf.c5_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$ch_en_reg$dma_chrf.v:480$17748 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n334$17499, Q = \inst_wrapper.ctl_rf.c5_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$autold_reg$dma_chrf.v:400$17695 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c5_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$swidth_reg$dma_chrf.v:411$17250 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n231$17087, Q = \inst_wrapper.ctl_rf.c4_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sz_reg$dma_chrf.v:352$17227 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c4_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sel_reg$dma_chrf.v:463$17287 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n308$17041, Q = \inst_wrapper.ctl_rf.c4_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17283 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n304$17037, Q = \inst_wrapper.ctl_rf.c4_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17284 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n305$17038, Q = \inst_wrapper.ctl_rf.c4_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot3_reg$dma_chrf.v:343$17221 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c4_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot2_reg$dma_chrf.v:343$17222 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c4_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot1_reg$dma_chrf.v:343$17223 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c4_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$mode_reg$dma_chrf.v:431$17258 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c4_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17206 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n114$16993, Q = \inst_wrapper.ctl_rf.c4_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17305 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c4_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17304 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c4_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17303 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c4_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dwidth_reg$dma_chrf.v:422$17255 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n261$17091, Q = \inst_wrapper.ctl_rf.c4_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dst_sel_reg$dma_chrf.v:463$17288 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n309$17042, Q = \inst_wrapper.ctl_rf.c4_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dreqmode_reg$dma_chrf.v:326$17214 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c4_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17285 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n306$17039, Q = \inst_wrapper.ctl_rf.c4_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17286 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n307$17040, Q = \inst_wrapper.ctl_rf.c4_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1218$17138, Q = \inst_wrapper.ctl_rf.c4_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1216$17136, Q = \inst_wrapper.ctl_rf.c4_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1195$17118, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1193$17116, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1191$17114, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1189$17112, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chpri_reg$dma_chrf.v:316$17211 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c4_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllpen_reg$dma_chrf.v:239$17163 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n28$16966, Q = \inst_wrapper.ctl_rf.c4_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1213$17134, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1211$17132, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1209$17130, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1207$17128, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_on_reg$dma_chrf.v:267$17175 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n45$16975, Q = \inst_wrapper.ctl_rf.c4_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17190 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n86$17076, Q = \inst_wrapper.ctl_rf.c4_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1204$17126, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1202$17124, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1200$17122, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1198$17120, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chabt_reg$dma_chrf.v:390$17240 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n198$17012, Q = \inst_wrapper.ctl_rf.c4_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$ch_en_reg$dma_chrf.v:480$17297 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n334$17048, Q = \inst_wrapper.ctl_rf.c4_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$autold_reg$dma_chrf.v:400$17244 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c4_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$swidth_reg$dma_chrf.v:411$16799 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n231$16636, Q = \inst_wrapper.ctl_rf.c3_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sz_reg$dma_chrf.v:352$16776 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c3_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sel_reg$dma_chrf.v:463$16836 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n308$16590, Q = \inst_wrapper.ctl_rf.c3_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16832 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n304$16586, Q = \inst_wrapper.ctl_rf.c3_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16833 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n305$16587, Q = \inst_wrapper.ctl_rf.c3_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot3_reg$dma_chrf.v:343$16770 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c3_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot2_reg$dma_chrf.v:343$16771 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c3_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot1_reg$dma_chrf.v:343$16772 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c3_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$mode_reg$dma_chrf.v:431$16807 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c3_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16755 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n114$16542, Q = \inst_wrapper.ctl_rf.c3_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16854 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c3_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16853 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c3_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16852 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c3_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dwidth_reg$dma_chrf.v:422$16804 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n261$16640, Q = \inst_wrapper.ctl_rf.c3_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dst_sel_reg$dma_chrf.v:463$16837 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n309$16591, Q = \inst_wrapper.ctl_rf.c3_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dreqmode_reg$dma_chrf.v:326$16763 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c3_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16834 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n306$16588, Q = \inst_wrapper.ctl_rf.c3_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16835 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n307$16589, Q = \inst_wrapper.ctl_rf.c3_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1218$16687, Q = \inst_wrapper.ctl_rf.c3_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1216$16685, Q = \inst_wrapper.ctl_rf.c3_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1195$16667, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1193$16665, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1191$16663, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1189$16661, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chpri_reg$dma_chrf.v:316$16760 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c3_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllpen_reg$dma_chrf.v:239$16712 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n28$16515, Q = \inst_wrapper.ctl_rf.c3_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1213$16683, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1211$16681, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1209$16679, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1207$16677, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_on_reg$dma_chrf.v:267$16724 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n45$16524, Q = \inst_wrapper.ctl_rf.c3_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16739 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n86$16625, Q = \inst_wrapper.ctl_rf.c3_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1204$16675, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1202$16673, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1200$16671, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1198$16669, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chabt_reg$dma_chrf.v:390$16789 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n198$16561, Q = \inst_wrapper.ctl_rf.c3_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$ch_en_reg$dma_chrf.v:480$16846 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n334$16597, Q = \inst_wrapper.ctl_rf.c3_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$autold_reg$dma_chrf.v:400$16793 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c3_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$swidth_reg$dma_chrf.v:411$16348 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n231$16185, Q = \inst_wrapper.ctl_rf.c2_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sz_reg$dma_chrf.v:352$16325 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c2_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sel_reg$dma_chrf.v:463$16385 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n308$16139, Q = \inst_wrapper.ctl_rf.c2_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16381 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n304$16135, Q = \inst_wrapper.ctl_rf.c2_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16382 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n305$16136, Q = \inst_wrapper.ctl_rf.c2_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot3_reg$dma_chrf.v:343$16319 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c2_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot2_reg$dma_chrf.v:343$16320 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c2_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot1_reg$dma_chrf.v:343$16321 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c2_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$mode_reg$dma_chrf.v:431$16356 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c2_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16304 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n114$16091, Q = \inst_wrapper.ctl_rf.c2_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16403 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c2_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16402 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c2_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16401 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c2_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dwidth_reg$dma_chrf.v:422$16353 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n261$16189, Q = \inst_wrapper.ctl_rf.c2_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dst_sel_reg$dma_chrf.v:463$16386 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n309$16140, Q = \inst_wrapper.ctl_rf.c2_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dreqmode_reg$dma_chrf.v:326$16312 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c2_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16383 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n306$16137, Q = \inst_wrapper.ctl_rf.c2_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16384 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n307$16138, Q = \inst_wrapper.ctl_rf.c2_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1218$16236, Q = \inst_wrapper.ctl_rf.c2_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1216$16234, Q = \inst_wrapper.ctl_rf.c2_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1195$16216, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1193$16214, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1191$16212, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1189$16210, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chpri_reg$dma_chrf.v:316$16309 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c2_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllpen_reg$dma_chrf.v:239$16261 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n28$16064, Q = \inst_wrapper.ctl_rf.c2_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1213$16232, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1211$16230, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1209$16228, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1207$16226, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_on_reg$dma_chrf.v:267$16273 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n45$16073, Q = \inst_wrapper.ctl_rf.c2_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16288 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n86$16174, Q = \inst_wrapper.ctl_rf.c2_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1204$16224, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1202$16222, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1200$16220, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1198$16218, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chabt_reg$dma_chrf.v:390$16338 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n198$16110, Q = \inst_wrapper.ctl_rf.c2_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$ch_en_reg$dma_chrf.v:480$16395 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n334$16146, Q = \inst_wrapper.ctl_rf.c2_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$autold_reg$dma_chrf.v:400$16342 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c2_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$swidth_reg$dma_chrf.v:411$15897 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n231$15734, Q = \inst_wrapper.ctl_rf.c1_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sz_reg$dma_chrf.v:352$15874 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c1_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sel_reg$dma_chrf.v:463$15934 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n308$15688, Q = \inst_wrapper.ctl_rf.c1_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15930 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n304$15684, Q = \inst_wrapper.ctl_rf.c1_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15931 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n305$15685, Q = \inst_wrapper.ctl_rf.c1_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot3_reg$dma_chrf.v:343$15868 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c1_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot2_reg$dma_chrf.v:343$15869 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c1_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot1_reg$dma_chrf.v:343$15870 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c1_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$mode_reg$dma_chrf.v:431$15905 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c1_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15853 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n114$15640, Q = \inst_wrapper.ctl_rf.c1_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15952 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c1_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15951 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c1_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15950 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c1_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dwidth_reg$dma_chrf.v:422$15902 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n261$15738, Q = \inst_wrapper.ctl_rf.c1_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dst_sel_reg$dma_chrf.v:463$15935 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n309$15689, Q = \inst_wrapper.ctl_rf.c1_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dreqmode_reg$dma_chrf.v:326$15861 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c1_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15932 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n306$15686, Q = \inst_wrapper.ctl_rf.c1_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15933 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n307$15687, Q = \inst_wrapper.ctl_rf.c1_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1218$15785, Q = \inst_wrapper.ctl_rf.c1_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1216$15783, Q = \inst_wrapper.ctl_rf.c1_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1195$15765, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1193$15763, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1191$15761, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1189$15759, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chpri_reg$dma_chrf.v:316$15858 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c1_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllpen_reg$dma_chrf.v:239$15810 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n28$15613, Q = \inst_wrapper.ctl_rf.c1_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1213$15781, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1211$15779, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1209$15777, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1207$15775, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_on_reg$dma_chrf.v:267$15822 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n45$15622, Q = \inst_wrapper.ctl_rf.c1_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15837 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n86$15723, Q = \inst_wrapper.ctl_rf.c1_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1204$15773, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1202$15771, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1200$15769, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1198$15767, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chabt_reg$dma_chrf.v:390$15887 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n198$15659, Q = \inst_wrapper.ctl_rf.c1_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$ch_en_reg$dma_chrf.v:480$15944 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n334$15695, Q = \inst_wrapper.ctl_rf.c1_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$autold_reg$dma_chrf.v:400$15891 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c1_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$swidth_reg$dma_chrf.v:411$15446 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n231$15283, Q = \inst_wrapper.ctl_rf.c0_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sz_reg$dma_chrf.v:352$15423 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c0_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sel_reg$dma_chrf.v:463$15483 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n308$15237, Q = \inst_wrapper.ctl_rf.c0_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15479 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n304$15233, Q = \inst_wrapper.ctl_rf.c0_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15480 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n305$15234, Q = \inst_wrapper.ctl_rf.c0_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot3_reg$dma_chrf.v:343$15417 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c0_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot2_reg$dma_chrf.v:343$15418 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c0_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot1_reg$dma_chrf.v:343$15419 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c0_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$mode_reg$dma_chrf.v:431$15454 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c0_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15402 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n114$15189, Q = \inst_wrapper.ctl_rf.c0_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15501 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c0_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15500 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c0_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15499 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c0_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dwidth_reg$dma_chrf.v:422$15451 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n261$15287, Q = \inst_wrapper.ctl_rf.c0_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dst_sel_reg$dma_chrf.v:463$15484 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n309$15238, Q = \inst_wrapper.ctl_rf.c0_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dreqmode_reg$dma_chrf.v:326$15410 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c0_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15481 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n306$15235, Q = \inst_wrapper.ctl_rf.c0_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15482 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n307$15236, Q = \inst_wrapper.ctl_rf.c0_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1218$15334, Q = \inst_wrapper.ctl_rf.c0_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1216$15332, Q = \inst_wrapper.ctl_rf.c0_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1195$15314, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1193$15312, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1191$15310, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1189$15308, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chpri_reg$dma_chrf.v:316$15407 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c0_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllpen_reg$dma_chrf.v:239$15359 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n28$15162, Q = \inst_wrapper.ctl_rf.c0_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1213$15330, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1211$15328, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1209$15326, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1207$15324, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_on_reg$dma_chrf.v:267$15371 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n45$15171, Q = \inst_wrapper.ctl_rf.c0_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15386 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n86$15272, Q = \inst_wrapper.ctl_rf.c0_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1204$15322, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1202$15320, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1200$15318, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1198$15316, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chabt_reg$dma_chrf.v:390$15436 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n198$15208, Q = \inst_wrapper.ctl_rf.c0_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$ch_en_reg$dma_chrf.v:480$15493 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n334$15244, Q = \inst_wrapper.ctl_rf.c0_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$autold_reg$dma_chrf.v:400$15440 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c0_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3755$11243, Q = \inst_wrapper.ctl_rf.tc [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3764$11245, Q = \inst_wrapper.ctl_rf.tc [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3773$11247, Q = \inst_wrapper.ctl_rf.tc [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3782$11249, Q = \inst_wrapper.ctl_rf.tc [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3791$11251, Q = \inst_wrapper.ctl_rf.tc [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3800$11253, Q = \inst_wrapper.ctl_rf.tc [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3809$11255, Q = \inst_wrapper.ctl_rf.tc [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3818$11257, Q = \inst_wrapper.ctl_rf.tc [7]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$sync_reg$dma_ctlrf.v:2281$12027 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0, Q = \inst_wrapper.ctl_rf.sync).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$m1end_reg$dma_ctlrf.v:2257$12014 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.m1end).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$m0end_reg$dma_ctlrf.v:2263$12017 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.m0end).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3923$11267, Q = \inst_wrapper.ctl_rf.err [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3941$11271, Q = \inst_wrapper.ctl_rf.err [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3959$11275, Q = \inst_wrapper.ctl_rf.err [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3977$11279, Q = \inst_wrapper.ctl_rf.err [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3995$11283, Q = \inst_wrapper.ctl_rf.err [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4013$11287, Q = \inst_wrapper.ctl_rf.err [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4031$11291, Q = \inst_wrapper.ctl_rf.err [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4049$11295, Q = \inst_wrapper.ctl_rf.err [7]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$dmacen_reg$dma_ctlrf.v:2269$12020 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.dmacen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c7dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c7dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c7brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c7brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c6dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c6dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c6brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c6brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c5dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c5dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c5brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c5brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c4dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c4dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c4brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c4brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c3dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c3dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c3brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c3brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c2dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c2dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c2brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c2brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c1dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c1dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c1brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c1brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c0dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c0dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c0brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c0brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3932$11269, Q = \inst_wrapper.ctl_rf.abt [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3950$11273, Q = \inst_wrapper.ctl_rf.abt [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3968$11277, Q = \inst_wrapper.ctl_rf.abt [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3986$11281, Q = \inst_wrapper.ctl_rf.abt [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4004$11285, Q = \inst_wrapper.ctl_rf.abt [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4022$11289, Q = \inst_wrapper.ctl_rf.abt [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4040$11293, Q = \inst_wrapper.ctl_rf.abt [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4058$11297, Q = \inst_wrapper.ctl_rf.abt [7]).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.\dma_rrarb3.$verific$state_reg$dma_rrarb.v:74$20139 ($adff) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb3.next_state, Q = \inst_wrapper.ch_sel.dma_rrarb3.state).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.\dma_rrarb2.$verific$state_reg$dma_rrarb.v:74$20139 ($adff) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb2.next_state, Q = \inst_wrapper.ch_sel.dma_rrarb2.state).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.\dma_rrarb1.$verific$state_reg$dma_rrarb.v:74$20139 ($adff) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb1.next_state, Q = \inst_wrapper.ch_sel.dma_rrarb1.state).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.\dma_rrarb0.$verific$state_reg$dma_rrarb.v:74$20139 ($adff) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb0.next_state, Q = \inst_wrapper.ch_sel.dma_rrarb0.state).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.$verific$fix_pri_sel_reg$dma_chsel.v:848$10612 ($adff) from module wrapper_dma (D = { 1'0 \inst_wrapper.ch_sel.fix_pri_sx }, Q = \inst_wrapper.ch_sel.fix_pri_sel).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.$verific$arb_req_reg$dma_chsel.v:890$10646 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ch_sel.$verific$n500$10269, Q = \inst_wrapper.ch_sel.arb_req).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_wr_d1o_reg$dma_ahbslv.v:274$10038 ($adff) from module wrapper_dma (D = \hwrite, Q = \inst_wrapper.ahb_slv.slv_wr_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_sz_d1o_reg$dma_ahbslv.v:268$10033 ($adff) from module wrapper_dma (D = \hsize, Q = \inst_wrapper.ahb_slv.slv_sz_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_pt_d1o_reg$dma_ahbslv.v:268$10034 ($adff) from module wrapper_dma (D = \hprot, Q = \inst_wrapper.ahb_slv.slv_pt_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_br_req_reg$dma_ahbslv.v:366$10103 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n661$9922, Q = \inst_wrapper.ahb_slv.slv_br_req).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_ad_d1o_reg$dma_ahbslv.v:268$10032 ($adff) from module wrapper_dma (D = \haddr, Q = \inst_wrapper.ahb_slv.slv_ad_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hresp_br_reg$dma_ahbslv.v:448$10153 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n758$9989, Q = \inst_wrapper.ahb_slv.hresp_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_br_reg$dma_ahbslv.v:435$10146 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n735$9948, Q = \inst_wrapper.ahb_slv.hreadyout_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_reg_reg$dma_ahbslv.v:346$10093 ($adff) from module wrapper_dma (D = { \inst_wrapper.ahb_slv.hrdtgb3 \inst_wrapper.ahb_slv.hrdtgb2 \inst_wrapper.ahb_slv.hrdtgb1 \inst_wrapper.ahb_slv.hrdtgb0 }, Q = \inst_wrapper.ahb_slv.hrdata_reg).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_br_reg$dma_ahbslv.v:492$10188 ($adff) from module wrapper_dma (D = { \inst_wrapper.ahb_slv.h1rdtib3 \inst_wrapper.ahb_slv.h1rdtib2 \inst_wrapper.ahb_slv.h1rdtib1 \inst_wrapper.ahb_slv.h1rdtib0 }, Q = \inst_wrapper.ahb_slv.hrdata_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dtp_reg$dma_ahbmst.v:596$8731 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mx_cmd_st [1], Q = \inst_wrapper.ahb_mst1.mx_dtp).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9005 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n4101$8471, Q = \inst_wrapper.ahb_mst1.mx_dma_had_a_rty).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$8950 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.haddro [1:0], Q = \inst_wrapper.ahb_mst1.mx_ad1t0x).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$8842 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n3100$8351, Q = \inst_wrapper.ahb_mst1.m0_m1_diff_tx).
Adding SRST signal on $flatten\inst_wrapper.\ahb_mst1.$verific$inc_selx_reg$dma_ahbmst.v:1045$8927 ($dff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.inc_sel, Q = \inst_wrapper.ahb_mst1.inc_selx, rval = 3'011).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hwriteo_reg$dma_ahbmst.v:671$8769 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n2380$8328, Q = \inst_wrapper.ahb_mst1.hwriteo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hwdatao_reg$dma_ahbmst.v:893$8828 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_wdt, Q = \inst_wrapper.ahb_mst1.hwdatao).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.hsizeq [1:0], Q = \inst_wrapper.ahb_mst1.hsizeo [1:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.hsizeq [2], Q = \inst_wrapper.ahb_mst1.hsizeo [2]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hproto_reg$dma_ahbmst.v:783$8794 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_prot, Q = \inst_wrapper.ahb_mst1.hproto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hbursto_reg$dma_ahbmst.v:811$8806 ($adff) from module wrapper_dma (D = { 2'00 \inst_wrapper.ahb_mst1.mux_bst [0] }, Q = \inst_wrapper.ahb_mst1.hbursto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_ad [31:16], Q = \inst_wrapper.ahb_mst1.haddro [31:16]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_ad [15:0], Q = \inst_wrapper.ahb_mst1.haddro [15:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$8938 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.ad_addin2 [16], Q = \inst_wrapper.ahb_mst1.adin_is_neg).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dtp_reg$dma_ahbmst.v:596$9446 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mx_cmd_st [1], Q = \inst_wrapper.ahb_mst0.mx_dtp).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9702 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n3659$9208, Q = \inst_wrapper.ahb_mst0.mx_dma_had_a_rty).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$9650 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.haddro [1:0], Q = \inst_wrapper.ahb_mst0.mx_ad1t0x).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$9542 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n2662$9090, Q = \inst_wrapper.ahb_mst0.m0_m1_diff_tx).
Adding SRST signal on $flatten\inst_wrapper.\ahb_mst0.$verific$inc_selx_reg$dma_ahbmst.v:1045$9627 ($dff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.inc_sel, Q = \inst_wrapper.ahb_mst0.inc_selx, rval = 3'011).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hwriteo_reg$dma_ahbmst.v:671$9470 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n1980$9067, Q = \inst_wrapper.ahb_mst0.hwriteo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hwdatao_reg$dma_ahbmst.v:893$9528 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_wdt, Q = \inst_wrapper.ahb_mst0.hwdatao).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.hsizep [1:0], Q = \inst_wrapper.ahb_mst0.hsizeo [1:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.hsizep [2], Q = \inst_wrapper.ahb_mst0.hsizeo [2]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hreqo_reg$dma_ahbmst.v:1174$9690 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n3638$9200, Q = \inst_wrapper.ahb_mst0.hreqo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hproto_reg$dma_ahbmst.v:783$9494 ($adff) from module wrapper_dma (D = { \inst_wrapper.ch_sel.arb_chcsr_reg [20:18] 1'0 }, Q = \inst_wrapper.ahb_mst0.hproto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hbursto_reg$dma_ahbmst.v:811$9506 ($adff) from module wrapper_dma (D = { 2'00 \inst_wrapper.ahb_mst0.mux_bst [0] }, Q = \inst_wrapper.ahb_mst0.hbursto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_ad [31:16], Q = \inst_wrapper.ahb_mst0.haddro [31:16]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_ad [15:0], Q = \inst_wrapper.ahb_mst0.haddro [15:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$9638 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.ad_addin2 [16], Q = \inst_wrapper.ahb_mst0.adin_is_neg).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$22198 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$22198 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$22197 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dt_st_reg$dma_ahbmst.v:607$9455 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$22161 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$22161 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dt_st_reg$dma_ahbmst.v:607$8740 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$22122 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21060 ($adffe) from module wrapper_dma.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 166 unused cells and 166 unused wires.
<suppressed ~173 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~833 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_429$dma_ahbmst.v:1099$9644.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_429$dma_ahbmst.v:1099$9644.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_430$dma_ahbmst.v:1100$9645.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_430$dma_ahbmst.v:1100$9645.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_447$dma_ahbmst.v:1099$8944.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_447$dma_ahbmst.v:1099$8944.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_448$dma_ahbmst.v:1100$8945.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_448$dma_ahbmst.v:1100$8945.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_27$dma_engine.v:645$19148.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_27$dma_engine.v:645$19148.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_461$dma_engine.v:1375$19495.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_461$dma_engine.v:1375$19495.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_463$dma_engine.v:1376$19497.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_463$dma_engine.v:1376$19497.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_467$dma_engine.v:1382$19502.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_467$dma_engine.v:1382$19502.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_470$dma_engine.v:1393$19505.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_470$dma_engine.v:1393$19505.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_472$dma_engine.v:1398$19507.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_472$dma_engine.v:1398$19507.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_475$dma_engine.v:1408$19510.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_475$dma_engine.v:1408$19510.
Removed 22 multiplexer ports.
<suppressed ~465 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

yosys> opt_dff -sat

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$21077 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$21079 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$21078 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$21080 ($adffe) from module wrapper_dma (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21080 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21080 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21080 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$21080 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$21080 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$21080 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$21080 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$21080 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$22176 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$22142 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21078 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21078 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21078 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$21078 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$21078 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$21078 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$21078 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$21078 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21079 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21079 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21079 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$21079 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$21079 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$21079 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$21079 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$21079 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21077 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21077 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21077 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$21077 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$21077 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$21077 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$21077 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$21077 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21068 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21068 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21068 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21071 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21111 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21062 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21108 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 3 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 4 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 7 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 8 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 9 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 10 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 1-bit at position 0 on $flatten\inst_wrapper.\de.$verific$st_ed1s_reg$dma_engine.v:858$19257 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wr_reg$dma_fifo.v:322$19917 ($adff) from module wrapper_dma.

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 116 unused cells and 692 unused wires.
<suppressed ~244 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~67 debug messages>

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_200$dma_engine.v:972$19300.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_200$dma_engine.v:972$19300.
    dead port 2/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 3/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 4/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 5/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 7/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 8/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
Removed 8 multiplexer ports.
<suppressed ~415 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    New input vector for $reduce_or cell $flatten\inst_wrapper.\de.$verific$reduce_nor_220$dma_engine.v:1010$19314: { $flatten\inst_wrapper.\de.$verific$n621$18857 $flatten\inst_wrapper.\de.$verific$n622$18858 $flatten\inst_wrapper.\de.$verific$n623$18859 $flatten\inst_wrapper.\de.$verific$n626$18862 $flatten\inst_wrapper.\de.$verific$n627$18863 }
  Optimizing cells in module \wrapper_dma.
Performed a total of 1 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_dff -sat

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 10 unused cells and 71 unused wires.
<suppressed ~18 debug messages>

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.17.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~415 debug messages>

yosys> opt_reduce

3.17.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.17.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_dff -sat

3.17.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.17.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~415 debug messages>

yosys> opt_reduce

3.17.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.17.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.17.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.17.37. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$21990 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$21994 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$21998 ($ne).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22002 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22006 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22010 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22014 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22025 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22029 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22033 ($ne).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22037 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22041 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22045 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22049 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22060 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22064 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22068 ($ne).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22072 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22076 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22080 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22084 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22093 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22097 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22101 ($ne).
Removed top 10 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22105 ($ne).
Removed top 7 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22107 ($ne).
Removed top 8 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22109 ($ne).
Removed top 7 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22111 ($ne).
Removed top 9 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22113 ($ne).
Removed top 7 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22115 ($ne).
Removed top 8 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22117 ($ne).
Removed top 7 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22119 ($ne).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22157 ($ne).
Removed top 2 bits (of 3) from mux cell wrapper_dma.$flatten\inst5.$verific$mux_3$wrapper_dma.v:626$20222 ($mux).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_539$dma_ahbmst.v:467$9391 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_539$dma_ahbmst.v:467$9391 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_539$dma_ahbmst.v:467$9391 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_571$dma_ahbmst.v:626$9435 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_556$dma_ahbmst.v:523$9414 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_549$dma_ahbmst.v:520$9409 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_527$dma_ahbmst.v:416$9365 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_525$dma_ahbmst.v:416$9363 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_523$dma_ahbmst.v:416$9361 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_521$dma_ahbmst.v:415$9695 ($not).
Removed top 6 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_398$dma_ahbmst.v:1031$9619 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_397$dma_ahbmst.v:1030$9618 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_396$dma_ahbmst.v:1029$9617 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_395$dma_ahbmst.v:1028$9616 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_394$dma_ahbmst.v:1027$9615 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_393$dma_ahbmst.v:1026$9614 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_340$dma_ahbmst.v:976$9571 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_21$dma_ahbmst.v:378$9340 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_180$dma_ahbmst.v:711$9478 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_179$dma_ahbmst.v:710$9477 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_557$dma_ahbmst.v:523$9415 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_550$dma_ahbmst.v:520$9410 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 17) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 1 bits (of 17) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 1 bits (of 17) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20514 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20512 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20511 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20509 ($mux).
Removed top 16 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20508 ($mux).
Removed top 14 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20507 ($mux).
Removed top 16 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20506 ($mux).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_613$dma_ahbmst.v:793$8761 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_613$dma_ahbmst.v:793$8761 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_610$dma_ahbmst.v:660$8757 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_610$dma_ahbmst.v:660$8757 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_599$dma_ahbmst.v:626$8742 ($not).
Removed top 6 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_416$dma_ahbmst.v:1031$8919 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_415$dma_ahbmst.v:1030$8918 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_414$dma_ahbmst.v:1029$8917 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_413$dma_ahbmst.v:1028$8916 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_412$dma_ahbmst.v:1027$8915 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_411$dma_ahbmst.v:1026$8914 ($eq).
Removed top 4 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_358$dma_ahbmst.v:976$8871 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_21$dma_ahbmst.v:378$8619 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_196$dma_ahbmst.v:711$8777 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_195$dma_ahbmst.v:710$8776 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 17) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 17) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 17) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20549 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20547 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20546 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20544 ($mux).
Removed top 16 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20543 ($mux).
Removed top 14 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20542 ($mux).
Removed top 16 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20541 ($mux).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_74$dma_ahbslv.v:324$10071 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_37$dma_ahbslv.v:279$10039 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_148$dma_ahbslv.v:417$10131 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_132$dma_ahbslv.v:396$10116 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_131$dma_ahbslv.v:394$10115 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_78$dma_chsel.v:525$10499 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_71$dma_chsel.v:522$10498 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_64$dma_chsel.v:519$10497 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_262$dma_chsel.v:855$10621 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_232$dma_chsel.v:796$10589 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_224$dma_chsel.v:776$10579 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_216$dma_chsel.v:756$10569 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_208$dma_chsel.v:736$10559 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_200$dma_chsel.v:716$10549 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_192$dma_chsel.v:696$10539 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_184$dma_chsel.v:675$10529 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_176$dma_chsel.v:657$10519 ($eq).
Removed top 4 bits (of 25) from FF cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$arb_chcsr_reg_reg$dma_chsel.v:1310$10751 ($adff).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20447 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20445 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20444 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20442 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20441 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20440 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20439 ($mux).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_998$dma_ctlrf.v:2009$11962 ($ne).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_986$dma_ctlrf.v:1992$11961 ($ne).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_974$dma_ctlrf.v:1975$11960 ($ne).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_476$dma_ctlrf.v:1534$11640 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_473$dma_ctlrf.v:1533$11637 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_466$dma_ctlrf.v:1527$11630 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_463$dma_ctlrf.v:1526$11627 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_456$dma_ctlrf.v:1520$11620 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_453$dma_ctlrf.v:1519$11617 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_446$dma_ctlrf.v:1513$11610 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_443$dma_ctlrf.v:1512$11607 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_436$dma_ctlrf.v:1506$11600 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_433$dma_ctlrf.v:1505$11597 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_426$dma_ctlrf.v:1499$11590 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_423$dma_ctlrf.v:1498$11587 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_416$dma_ctlrf.v:1492$11580 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_413$dma_ctlrf.v:1491$11577 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_406$dma_ctlrf.v:1486$11570 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_403$dma_ctlrf.v:1485$11567 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_400$dma_ctlrf.v:1480$11564 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_397$dma_ctlrf.v:1479$11561 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_394$dma_ctlrf.v:1478$11558 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_391$dma_ctlrf.v:1477$11555 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_225$dma_ctlrf.v:1292$11516 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_12$dma_ctlrf.v:984$11482 ($eq).
Removed top 7 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$and_1971$dma_ctlrf.v:2074$11967 ($and).
Removed top 24 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$auto$bmuxmap.cc:60:execute$20359 ($mux).
Removed top 8 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$auto$bmuxmap.cc:60:execute$20358 ($mux).
Removed top 24 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$auto$bmuxmap.cc:60:execute$20355 ($mux).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382 ($add).
Removed top 1 bits (of 3) from port A of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 1 bits (of 3) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 4 bits (of 11) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316 ($pmux).
Removed top 7 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_696$dma_engine.v:1670$19671 ($eq).
Removed top 10 bits (of 12) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_692$dma_engine.v:1668$19667 ($eq).
Removed top 11 bits (of 12) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_690$dma_engine.v:1667$19665 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_666$dma_engine.v:1647$19644 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_664$dma_engine.v:1646$19642 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_660$dma_engine.v:1644$19638 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_658$dma_engine.v:1643$19636 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_631$dma_engine.v:1599$19615 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_580$dma_engine.v:1568$19591 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_400$dma_engine.v:1224$19447 ($eq).
Removed top 1 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_214$dma_engine.v:973$19307 ($eq).
Removed top 2 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_211$dma_engine.v:952$19304 ($eq).
Removed top 3 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_210$dma_engine.v:941$19303 ($eq).
Removed top 4 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_209$dma_engine.v:924$19302 ($eq).
Removed top 1 bits (of 2) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:60:execute$20272 ($mux).
Removed top 2 bits (of 9) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:60:execute$20263 ($mux).
Removed top 4 bits (of 9) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:60:execute$20262 ($mux).
Removed top 6 bits (of 9) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:60:execute$20261 ($mux).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_71$dma_fifo.v:252$19843 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_70$dma_fifo.v:251$19842 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_39$dma_fifo.v:200$19826 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_37$dma_fifo.v:199$19824 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$add_253$dma_fifo.v:438$19968 ($add).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$add_229$dma_fifo.v:419$19954 ($add).
Removed top 1 bits (of 4) from port A of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$LessThan_45$dma_fifo.v:203$19832 ($lt).
Removed top 1 bits (of 4) from port A of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$LessThan_43$dma_fifo.v:202$19830 ($lt).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_96$dma_ahbdec.v:366$8168 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_95$dma_ahbdec.v:365$8167 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_94$dma_ahbdec.v:364$8166 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_90$dma_ahbdec.v:355$8160 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_89$dma_ahbdec.v:354$8159 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_88$dma_ahbdec.v:353$8158 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_84$dma_ahbdec.v:344$8152 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_83$dma_ahbdec.v:343$8151 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_82$dma_ahbdec.v:342$8150 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_78$dma_ahbdec.v:333$8144 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_77$dma_ahbdec.v:332$8143 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_76$dma_ahbdec.v:331$8142 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_72$dma_ahbdec.v:322$8136 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_71$dma_ahbdec.v:321$8135 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_70$dma_ahbdec.v:320$8134 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_66$dma_ahbdec.v:311$8128 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_65$dma_ahbdec.v:310$8127 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_64$dma_ahbdec.v:309$8126 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_60$dma_ahbdec.v:300$8120 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_6$dma_ahbdec.v:203$8048 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_59$dma_ahbdec.v:299$8119 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_58$dma_ahbdec.v:298$8118 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_54$dma_ahbdec.v:290$8112 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_53$dma_ahbdec.v:289$8111 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_52$dma_ahbdec.v:288$8110 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_5$dma_ahbdec.v:202$8047 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_48$dma_ahbdec.v:279$8104 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_47$dma_ahbdec.v:278$8103 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_46$dma_ahbdec.v:277$8102 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_42$dma_ahbdec.v:268$8096 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_41$dma_ahbdec.v:267$8095 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_40$dma_ahbdec.v:266$8094 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_4$dma_ahbdec.v:201$8046 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_36$dma_ahbdec.v:257$8088 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_35$dma_ahbdec.v:256$8087 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_34$dma_ahbdec.v:255$8086 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_30$dma_ahbdec.v:246$8080 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_29$dma_ahbdec.v:245$8079 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_28$dma_ahbdec.v:244$8078 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_24$dma_ahbdec.v:235$8072 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_23$dma_ahbdec.v:234$8071 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_22$dma_ahbdec.v:233$8070 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_18$dma_ahbdec.v:224$8064 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_17$dma_ahbdec.v:223$8063 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_16$dma_ahbdec.v:222$8062 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_12$dma_ahbdec.v:213$8056 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_11$dma_ahbdec.v:212$8055 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_10$dma_ahbdec.v:211$8054 ($eq).
Removed top 3 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_9$dma_ahbmux.v:270$9812 ($eq).
Removed top 4 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_8$dma_ahbmux.v:267$9811 ($eq).
Removed top 5 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_7$dma_ahbmux.v:264$9810 ($eq).
Removed top 6 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_6$dma_ahbmux.v:261$9809 ($eq).
Removed top 1 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_21$dma_ahbmux.v:303$9826 ($eq).
Removed top 2 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_20$dma_ahbmux.v:300$9825 ($eq).
Removed top 3 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_19$dma_ahbmux.v:297$9824 ($eq).
Removed top 4 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_18$dma_ahbmux.v:294$9823 ($eq).
Removed top 5 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_17$dma_ahbmux.v:291$9822 ($eq).
Removed top 6 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_16$dma_ahbmux.v:288$9821 ($eq).
Removed top 1 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_11$dma_ahbmux.v:276$9814 ($eq).
Removed top 2 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_10$dma_ahbmux.v:273$9813 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_571$dma_ahbmst.v:626$9435 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_527$dma_ahbmst.v:416$9365 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_525$dma_ahbmst.v:416$9363 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_523$dma_ahbmst.v:416$9361 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_521$dma_ahbmst.v:415$9695 ($not).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_599$dma_ahbmst.v:626$8742 ($not).
Removed top 4 bits (of 9) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:60:execute$20266 ($mux).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_550$dma_ahbmst.v:520$9410 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_550$dma_ahbmst.v:520$9410 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_549$dma_ahbmst.v:520$9409 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_557$dma_ahbmst.v:523$9415 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_557$dma_ahbmst.v:523$9415 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_556$dma_ahbmst.v:523$9414 ($not).
Removed top 3 bits (of 4) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20575.
Removed top 6 bits (of 8) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20585.
Removed top 2 bits (of 4) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20590.
Removed top 96 bits (of 128) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20595.
Removed top 3 bits (of 4) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20605.
Removed top 6 bits (of 8) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20615.
Removed top 96 bits (of 128) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20625.
Removed top 32 bits (of 64) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20630.
Removed top 3 bits (of 4) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20635.
Removed top 6 bits (of 8) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20645.
Removed top 96 bits (of 128) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20655.
Removed top 3 bits (of 4) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20665.
Removed top 6 bits (of 8) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20675.
Removed top 96 bits (of 128) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20685.
Removed top 1 bits (of 68) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:58:execute$20505.
Removed top 1 bits (of 34) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:58:execute$20510.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1020$9242.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n109$9216.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1838$9267.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n2062$9279.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n208$9219.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n274$9221.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n307$9222.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n340$9223.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n43$9214.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n451$9226.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n484$9227.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n517$9228.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n550$9229.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n583$9230.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n649$9232.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n682$9233.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n715$9234.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n748$9235.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n76$9215.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n814$9237.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n847$9238.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n880$9239.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n987$9241.
Removed top 1 bits (of 68) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:58:execute$20540.
Removed top 1 bits (of 34) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:58:execute$20545.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n110$8479.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1252$8512.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1450$8516.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1483$8517.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1516$8518.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1549$8519.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1582$8520.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1615$8521.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1648$8522.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1681$8523.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n176$8481.
Removed top 1 bits (of 2) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1826$8527.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1872$8531.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1905$8532.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1938$8533.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2004$8535.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2037$8536.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2105$8538.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2138$8539.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2172$8540.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2205$8541.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2238$8542.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2271$8543.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2304$8544.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n242$8483.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2467$8557.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2500$8558.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2533$8559.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2566$8560.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2599$8561.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n308$8485.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n341$8486.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n374$8487.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n407$8488.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n44$8477.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n440$8489.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n473$8490.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n551$8492.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n650$8495.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n683$8496.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n815$8500.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n848$8501.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n881$8502.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n947$8504.
Removed top 1 bits (of 2) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$n674$9979.
Removed top 1 bits (of 3) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$n677$9980.
Removed top 10 bits (of 128) from wire wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:58:execute$20438.
Removed top 10 bits (of 64) from wire wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:58:execute$20443.
Removed top 64 bits (of 256) from wire wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$auto$bmuxmap.cc:58:execute$20354.
Removed top 32 bits (of 128) from wire wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$auto$bmuxmap.cc:58:execute$20363.
Removed top 1 bits (of 4) from wire wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:58:execute$20270.
Removed top 1 bits (of 3) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n1754$19107.
Removed top 6 bits (of 7) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n464$19061.
Removed top 1 bits (of 3) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n488$19064.
Removed top 2 bits (of 3) from wire wrapper_dma.h0burst.
Removed top 2 bits (of 3) from wire wrapper_dma.h1burst.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 117 unused wires.
<suppressed ~3 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module wrapper_dma:
  creating $macc model for $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
  creating $macc model for $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539 ($add).
  creating $macc model for $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
  creating $macc model for $flatten\inst_wrapper.\dma_fifo.$verific$add_229$dma_fifo.v:419$19954 ($add).
  creating $macc model for $flatten\inst_wrapper.\dma_fifo.$verific$add_253$dma_fifo.v:438$19968 ($add).
  creating $alu model for $macc $flatten\inst_wrapper.\dma_fifo.$verific$add_253$dma_fifo.v:438$19968.
  creating $alu model for $macc $flatten\inst_wrapper.\dma_fifo.$verific$add_229$dma_fifo.v:419$19954.
  creating $alu model for $macc $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382.
  creating $alu model for $macc $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929.
  creating $alu model for $macc $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629.
  creating $alu model for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_41$dma_fifo.v:201$19828 ($lt): new $alu
  creating $alu model for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_43$dma_fifo.v:202$19830 ($lt): new $alu
  creating $alu model for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_45$dma_fifo.v:203$19832 ($lt): new $alu
  creating $alu model for $flatten\inst_wrapper.\dma_fifo.$verific$equal_47$dma_fifo.v:204$19834 ($eq): merged with $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_41$dma_fifo.v:201$19828.
  creating $alu cell for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_45$dma_fifo.v:203$19832: $auto$alumacc.cc:485:replace_alu$22319
  creating $alu cell for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_43$dma_fifo.v:202$19830: $auto$alumacc.cc:485:replace_alu$22324
  creating $alu cell for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_41$dma_fifo.v:201$19828, $flatten\inst_wrapper.\dma_fifo.$verific$equal_47$dma_fifo.v:204$19834: $auto$alumacc.cc:485:replace_alu$22329
  creating $alu cell for $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629: $auto$alumacc.cc:485:replace_alu$22340
  creating $alu cell for $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929: $auto$alumacc.cc:485:replace_alu$22343
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382: $auto$alumacc.cc:485:replace_alu$22346
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833: $auto$alumacc.cc:485:replace_alu$22349
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284: $auto$alumacc.cc:485:replace_alu$22352
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735: $auto$alumacc.cc:485:replace_alu$22355
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186: $auto$alumacc.cc:485:replace_alu$22358
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637: $auto$alumacc.cc:485:replace_alu$22361
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088: $auto$alumacc.cc:485:replace_alu$22364
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539: $auto$alumacc.cc:485:replace_alu$22367
  creating $alu cell for $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624: $auto$alumacc.cc:485:replace_alu$22370
  creating $alu cell for $flatten\inst_wrapper.\dma_fifo.$verific$add_229$dma_fifo.v:419$19954: $auto$alumacc.cc:485:replace_alu$22373
  creating $alu cell for $flatten\inst_wrapper.\dma_fifo.$verific$add_253$dma_fifo.v:438$19968: $auto$alumacc.cc:485:replace_alu$22376
  created 16 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~8 debug messages>

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~415 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\inst_wrapper.\ahb_mst0.$verific$select_342$dma_ahbmst.v:978$9575 in front of them:
        $flatten\inst_wrapper.\ahb_mst0.$verific$i291$dma_ahbmst.v:939$9555
        $flatten\inst_wrapper.\ahb_mst0.$verific$i297$dma_ahbmst.v:940$9558

    Found cells that share an operand and can be merged by moving the $pmux $flatten\inst_wrapper.\ahb_mst0.$verific$select_342$dma_ahbmst.v:978$9575 in front of them:
        $flatten\inst_wrapper.\ahb_mst0.$verific$i288$dma_ahbmst.v:939$9552
        $flatten\inst_wrapper.\ahb_mst0.$verific$i294$dma_ahbmst.v:940$9557

    Found cells that share an operand and can be merged by moving the $pmux $flatten\inst_wrapper.\ahb_mst1.$verific$select_360$dma_ahbmst.v:978$8875 in front of them:
        $flatten\inst_wrapper.\ahb_mst1.$verific$i309$dma_ahbmst.v:939$8855
        $flatten\inst_wrapper.\ahb_mst1.$verific$i315$dma_ahbmst.v:940$8858

    Found cells that share an operand and can be merged by moving the $pmux $flatten\inst_wrapper.\ahb_mst1.$verific$select_360$dma_ahbmst.v:978$8875 in front of them:
        $flatten\inst_wrapper.\ahb_mst1.$verific$i306$dma_ahbmst.v:939$8852
        $flatten\inst_wrapper.\ahb_mst1.$verific$i312$dma_ahbmst.v:940$8857


yosys> opt_dff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 1

yosys> stat

3.33. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4351
   Number of wire bits:          25990
   Number of public wires:        2459
   Number of public wire bits:   15713
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:               3227
     $adff                          17
     $adffe                        422
     $alu                           16
     $and                          832
     $dff                            3
     $dlatch                         1
     $eq                           254
     $logic_not                     39
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                          970
     $ne                            68
     $not                          182
     $or                           218
     $pmux                          49
     $reduce_and                    13
     $reduce_bool                   83
     $reduce_or                     54
     $sdff                           2
     $xor                            2


yosys> memory -nomap

3.34. Executing MEMORY pass.

yosys> opt_mem

3.34.1. Executing OPT_MEM pass (optimize memories).
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 0
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 1
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 2
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 3
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 4
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 5
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 6
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 7
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 8
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 9
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 10
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 11
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 12
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 13
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 14
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 15
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 16
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 17
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 18
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 19
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 20
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 21
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 22
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 23
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 24
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 25
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 26
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 27
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 28
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 29
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 30
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 31
Performed a total of 1 transformations.

yosys> opt_mem_priority

3.34.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.34.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.34.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.34.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.34.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 11 unused cells and 20 unused wires.
<suppressed ~23 debug messages>

yosys> memory_share

3.34.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.34.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> memory_collect

3.34.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.35. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4331
   Number of wire bits:          25956
   Number of public wires:        2448
   Number of public wire bits:   15698
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3214
     $adff                          17
     $adffe                        421
     $alu                           15
     $and                          829
     $dff                            3
     $dlatch                         1
     $eq                           252
     $logic_not                     39
     $mux                          968
     $ne                            68
     $not                          182
     $or                           217
     $pmux                          49
     $reduce_and                    13
     $reduce_bool                   82
     $reduce_or                     54
     $sdff                           2
     $xor                            2


yosys> muxpack

3.36. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~625 debug messages>

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> pmuxtree

3.38. Executing PMUXTREE pass.

yosys> muxpack

3.39. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22995 ... wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22997 to a pmux with 2 cases.
Converting wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22771 ... wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22773 to a pmux with 2 cases.
Converting wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22761 ... wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22763 to a pmux with 2 cases.
Converting wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22749 ... wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22751 to a pmux with 2 cases.
Converting wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22509 ... wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22511 to a pmux with 2 cases.
Converted 10 (p)mux cells into 5 pmux cells.
<suppressed ~745 debug messages>

yosys> memory_map

3.40. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.41. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4661
   Number of wire bits:          27789
   Number of public wires:        2448
   Number of public wire bits:   15698
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3490
     $adff                          17
     $adffe                        421
     $alu                           15
     $and                          829
     $dff                            3
     $dlatch                         1
     $eq                           252
     $logic_not                     39
     $mux                         1147
     $ne                            68
     $not                          227
     $or                           260
     $pmux                           5
     $reduce_and                    13
     $reduce_bool                   82
     $reduce_or                    107
     $sdff                           2
     $xor                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.42. Executing TECHMAP pass (map to technology primitives).

3.42.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.42.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.42.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~4819 debug messages>

yosys> stat

3.43. Printing statistics.

=== wrapper_dma ===

   Number of wires:               7147
   Number of wire bits:          50523
   Number of public wires:        2448
   Number of public wire bits:   15698
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17733
     $_AND_                       1381
     $_DFFE_PN0P_                 1732
     $_DFFE_PN1P_                   47
     $_DFF_PN0_                     56
     $_DFF_PN1_                      4
     $_DFF_P_                       20
     $_DLATCH_P_                     3
     $_MUX_                       9068
     $_NOT_                        660
     $_OR_                        2794
     $_SDFF_PP0_                     2
     $_SDFF_PP1_                     4
     $_XOR_                       1962


yosys> opt_expr

3.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~3670 debug messages>

yosys> opt_merge -nomux

3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~5649 debug messages>
Removed a total of 1883 cells.

yosys> opt_muxtree

3.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.49. Executing OPT_SHARE pass.

yosys> opt_dff

3.50. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$39280 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.de.m1_arb_ns [0], Q = \inst_wrapper.de.m1_arb_st [0]).
Adding EN signal on $auto$ff.cc:262:slice$27953 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mx_cmd_ns [0], Q = \inst_wrapper.ahb_mst0.mx_cmd_st [0]).
Adding EN signal on $auto$ff.cc:262:slice$28651 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mx_cmd_ns [0], Q = \inst_wrapper.ahb_mst1.mx_cmd_st [0]).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 309 unused cells and 2447 unused wires.
<suppressed ~337 debug messages>

yosys> opt_expr

3.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~4 debug messages>

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff

3.57. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff

3.64. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 3

yosys> opt -fast -full

3.67. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.67.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~2681 debug messages>

yosys> opt_merge

3.67.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~480 debug messages>
Removed a total of 160 cells.

yosys> opt_dff

3.67.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$26029 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$26014 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$26032 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$26017 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$26020 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$26026 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$26023 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$32783 ($_DFFE_PN0P_) from module wrapper_dma.

yosys> opt_clean

3.67.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 9 unused cells and 378 unused wires.
<suppressed ~11 debug messages>

3.67.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.67.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~100 debug messages>

yosys> opt_merge

3.67.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_dff

3.67.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$34607 ($_DFF_PN0_) from module wrapper_dma.

yosys> opt_clean

3.67.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 8 unused cells and 13 unused wires.
<suppressed ~9 debug messages>

3.67.10. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.67.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge

3.67.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.67.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.67.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

3.67.15. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.68. Executing TECHMAP pass (map to technology primitives).

3.68.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.68.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -sat

3.69. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.69.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.69.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.69.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.69.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.69.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.69.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.69.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.69.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.70. Executing ABC pass (technology mapping using ABC).

3.70.1. Summary of detected clock domains:
  22 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.mx_cmd_st [1], arst=!\HRSTn, srst={ }
  34 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst0.mx_cmd_st [1], arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=!\inst_wrapper.de.m1_arb_st [1], arst=!\HRSTn, srst={ }
  200 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22050, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21075, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  39 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  182 cells in clk=\HCLK, en=\inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  40 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21103, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21097, arst=!\HRSTn, srst={ }
  4 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21094, arst=!\HRSTn, srst={ }
  130 cells in clk=\HCLK, en=\inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21797, arst=!\HRSTn, srst={ }
  41 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21835, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21850, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21853, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21868, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21871, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21875, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21702, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21740, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21755, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21758, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21773, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21776, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21780, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21607, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21645, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21660, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21663, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21678, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21681, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21685, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21512, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21550, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21565, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21568, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21583, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21586, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21590, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21417, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21455, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21470, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21473, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21488, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21491, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21495, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21322, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21360, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21375, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21378, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21393, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21396, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21400, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21227, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21265, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21280, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21283, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21298, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21301, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21305, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21132, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  35 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21170, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21185, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21188, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21203, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21206, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21115, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21210, arst=!\HRSTn, srst={ }
  198 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22015, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21959, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  185 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  9 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22124, arst=!\HRSTn, srst={ }
  195 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22120, arst=!\HRSTn, srst={ }
  208 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22085, arst=!\HRSTn, srst={ }
  130 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.br_st [2], arst=!\HRSTn, srst={ }
  1241 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22137, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22134, arst=!\HRSTn, srst={ }
  56 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22130, arst=!\HRSTn, srst={ }
  146 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  249 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22167, arst=!\HRSTn, srst={ }
  161 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  161 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22151, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  115 cells in clk=\HCLK, en=\inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  53 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22204, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22195, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  33 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22185, arst=!\HRSTn, srst={ }
  151 cells in clk=\HCLK, en={ }, arst={ }, srst=\inst_wrapper.de.de_st [6]
  3 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22147, arst=!\HRSTn, srst={ }
  991 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  205 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22209, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22192, arst=!\HRSTn, srst={ }
  219 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22172, arst=!\HRSTn, srst={ }
  2 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22158, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21980, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21977, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21974, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21971, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21968, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21965, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21962, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21896, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21893, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21890, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21887, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21884, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21881, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21878, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  1751 cells in clk=\HCLK, en=\inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }

3.70.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.mx_cmd_st [1], asynchronously reset by !\HRSTn
Extracted 22 gates and 38 wires to a netlist network with 15 inputs and 5 outputs.

3.70.2.1. Executing ABC.

3.70.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst0.mx_cmd_st [1], asynchronously reset by !\HRSTn
Extracted 34 gates and 54 wires to a netlist network with 19 inputs and 3 outputs.

3.70.3.1. Executing ABC.

3.70.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by !\inst_wrapper.de.m1_arb_st [1], asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 4 inputs and 2 outputs.

3.70.4.1. Executing ABC.

3.70.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22050, asynchronously reset by !\HRSTn
Extracted 200 gates and 230 wires to a netlist network with 29 inputs and 15 outputs.

3.70.5.1. Executing ABC.

3.70.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21075, asynchronously reset by !\HRSTn
Extracted 28 gates and 32 wires to a netlist network with 3 inputs and 13 outputs.

3.70.6.1. Executing ABC.

3.70.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 45 gates and 84 wires to a netlist network with 38 inputs and 29 outputs.

3.70.7.1. Executing ABC.

3.70.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 21 outputs.

3.70.8.1. Executing ABC.

3.70.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 39 gates and 72 wires to a netlist network with 32 inputs and 26 outputs.

3.70.9.1. Executing ABC.

3.70.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 45 gates and 84 wires to a netlist network with 38 inputs and 29 outputs.

3.70.10.1. Executing ABC.

3.70.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.11.1. Executing ABC.

3.70.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.12.1. Executing ABC.

3.70.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.13.1. Executing ABC.

3.70.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.de.de_mllp_we, asynchronously reset by !\HRSTn
Extracted 181 gates and 353 wires to a netlist network with 171 inputs and 91 outputs.

3.70.14.1. Executing ABC.

3.70.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21103, asynchronously reset by !\HRSTn
Extracted 40 gates and 80 wires to a netlist network with 39 inputs and 39 outputs.

3.70.15.1. Executing ABC.

3.70.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21097, asynchronously reset by !\HRSTn
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 11 outputs.

3.70.16.1. Executing ABC.

3.70.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21094, asynchronously reset by !\HRSTn
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.70.17.1. Executing ABC.

3.70.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.de.ld_upk_cnt0, asynchronously reset by !\HRSTn
Extracted 130 gates and 196 wires to a netlist network with 65 inputs and 31 outputs.

3.70.18.1. Executing ABC.

3.70.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.70.19.1. Executing ABC.

3.70.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21797, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.70.20.1. Executing ABC.

3.70.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 41 gates and 79 wires to a netlist network with 37 inputs and 24 outputs.

3.70.21.1. Executing ABC.

3.70.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.22.1. Executing ABC.

3.70.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.23.1. Executing ABC.

3.70.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21835, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.70.24.1. Executing ABC.

3.70.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.70.25.1. Executing ABC.

3.70.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21850, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.70.26.1. Executing ABC.

3.70.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21853, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.70.27.1. Executing ABC.

3.70.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.28.1. Executing ABC.

3.70.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21868, asynchronously reset by !\HRSTn
Extracted 12 gates and 23 wires to a netlist network with 10 inputs and 11 outputs.

3.70.29.1. Executing ABC.

3.70.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21871, asynchronously reset by !\HRSTn
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.70.30.1. Executing ABC.

3.70.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21875, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 4 outputs.

3.70.31.1. Executing ABC.

3.70.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.70.32.1. Executing ABC.

3.70.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21702, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.70.33.1. Executing ABC.

3.70.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 16 inputs and 17 outputs.

3.70.34.1. Executing ABC.

3.70.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.35.1. Executing ABC.

3.70.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.36.1. Executing ABC.

3.70.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21740, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.70.37.1. Executing ABC.

3.70.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 19 outputs.

3.70.38.1. Executing ABC.

3.70.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21755, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.70.39.1. Executing ABC.

3.70.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21758, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.70.40.1. Executing ABC.

3.70.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.70.41.1. Executing ABC.

3.70.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21773, asynchronously reset by !\HRSTn
Extracted 10 gates and 19 wires to a netlist network with 8 inputs and 9 outputs.

3.70.42.1. Executing ABC.

3.70.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21776, asynchronously reset by !\HRSTn
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.70.43.1. Executing ABC.

3.70.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21780, asynchronously reset by !\HRSTn
Extracted 22 gates and 41 wires to a netlist network with 18 inputs and 15 outputs.

3.70.44.1. Executing ABC.

3.70.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.70.45.1. Executing ABC.

3.70.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21607, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.70.46.1. Executing ABC.

3.70.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 18 outputs.

3.70.47.1. Executing ABC.

3.70.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.48.1. Executing ABC.

3.70.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.49.1. Executing ABC.

3.70.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21645, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.70.50.1. Executing ABC.

3.70.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.70.51.1. Executing ABC.

3.70.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21660, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.70.52.1. Executing ABC.

3.70.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21663, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.70.53.1. Executing ABC.

3.70.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.54.1. Executing ABC.

3.70.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21678, asynchronously reset by !\HRSTn
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 11 outputs.

3.70.55.1. Executing ABC.

3.70.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21681, asynchronously reset by !\HRSTn
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.70.56.1. Executing ABC.

3.70.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21685, asynchronously reset by !\HRSTn
Extracted 16 gates and 28 wires to a netlist network with 11 inputs and 15 outputs.

3.70.57.1. Executing ABC.

3.70.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.70.58.1. Executing ABC.

3.70.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21512, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.70.59.1. Executing ABC.

3.70.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 16 inputs and 17 outputs.

3.70.60.1. Executing ABC.

3.70.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.61.1. Executing ABC.

3.70.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.62.1. Executing ABC.

3.70.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21550, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.70.63.1. Executing ABC.

3.70.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 19 outputs.

3.70.64.1. Executing ABC.

3.70.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21565, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.70.65.1. Executing ABC.

3.70.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21568, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.70.66.1. Executing ABC.

3.70.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.70.67.1. Executing ABC.

3.70.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21583, asynchronously reset by !\HRSTn
Extracted 11 gates and 21 wires to a netlist network with 9 inputs and 10 outputs.

3.70.68.1. Executing ABC.

3.70.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21586, asynchronously reset by !\HRSTn
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.70.69.1. Executing ABC.

3.70.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21590, asynchronously reset by !\HRSTn
Extracted 22 gates and 41 wires to a netlist network with 18 inputs and 15 outputs.

3.70.70.1. Executing ABC.

3.70.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.70.71.1. Executing ABC.

3.70.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21417, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.70.72.1. Executing ABC.

3.70.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 18 outputs.

3.70.73.1. Executing ABC.

3.70.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.74.1. Executing ABC.

3.70.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.75.1. Executing ABC.

3.70.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21455, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.70.76.1. Executing ABC.

3.70.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.70.77.1. Executing ABC.

3.70.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21470, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.70.78.1. Executing ABC.

3.70.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21473, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.70.79.1. Executing ABC.

3.70.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.80.1. Executing ABC.

3.70.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21488, asynchronously reset by !\HRSTn
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 11 outputs.

3.70.81.1. Executing ABC.

3.70.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21491, asynchronously reset by !\HRSTn
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.70.82.1. Executing ABC.

3.70.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21495, asynchronously reset by !\HRSTn
Extracted 17 gates and 30 wires to a netlist network with 12 inputs and 16 outputs.

3.70.83.1. Executing ABC.

3.70.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.70.84.1. Executing ABC.

3.70.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21322, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.70.85.1. Executing ABC.

3.70.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 16 inputs and 17 outputs.

3.70.86.1. Executing ABC.

3.70.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.87.1. Executing ABC.

3.70.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.88.1. Executing ABC.

3.70.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21360, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.70.89.1. Executing ABC.

3.70.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 19 outputs.

3.70.90.1. Executing ABC.

3.70.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21375, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.70.91.1. Executing ABC.

3.70.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21378, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.70.92.1. Executing ABC.

3.70.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.70.93.1. Executing ABC.

3.70.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21393, asynchronously reset by !\HRSTn
Extracted 11 gates and 21 wires to a netlist network with 9 inputs and 10 outputs.

3.70.94.1. Executing ABC.

3.70.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21396, asynchronously reset by !\HRSTn
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.70.95.1. Executing ABC.

3.70.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21400, asynchronously reset by !\HRSTn
Extracted 23 gates and 43 wires to a netlist network with 19 inputs and 16 outputs.

3.70.96.1. Executing ABC.

3.70.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.70.97.1. Executing ABC.

3.70.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21227, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.70.98.1. Executing ABC.

3.70.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 18 outputs.

3.70.99.1. Executing ABC.

3.70.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.100.1. Executing ABC.

3.70.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.70.101.1. Executing ABC.

3.70.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21265, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.70.102.1. Executing ABC.

3.70.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.70.103.1. Executing ABC.

3.70.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21280, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.70.104.1. Executing ABC.

3.70.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21283, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.70.105.1. Executing ABC.

3.70.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.106.1. Executing ABC.

3.70.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21298, asynchronously reset by !\HRSTn
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 11 outputs.

3.70.107.1. Executing ABC.

3.70.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21301, asynchronously reset by !\HRSTn
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.70.108.1. Executing ABC.

3.70.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21305, asynchronously reset by !\HRSTn
Extracted 17 gates and 30 wires to a netlist network with 12 inputs and 16 outputs.

3.70.109.1. Executing ABC.

3.70.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.70.110.1. Executing ABC.

3.70.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21132, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.70.111.1. Executing ABC.

3.70.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 16 inputs and 17 outputs.

3.70.112.1. Executing ABC.

3.70.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.113.1. Executing ABC.

3.70.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.70.114.1. Executing ABC.

3.70.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, asynchronously reset by !\HRSTn
Extracted 31 gates and 59 wires to a netlist network with 27 inputs and 23 outputs.

3.70.115.1. Executing ABC.

3.70.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21170, asynchronously reset by !\HRSTn
Extracted 35 gates and 70 wires to a netlist network with 35 inputs and 3 outputs.

3.70.116.1. Executing ABC.

3.70.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 19 outputs.

3.70.117.1. Executing ABC.

3.70.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21185, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.70.118.1. Executing ABC.

3.70.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21188, asynchronously reset by !\HRSTn
Extracted 19 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.70.119.1. Executing ABC.

3.70.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.70.120.1. Executing ABC.

3.70.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21203, asynchronously reset by !\HRSTn
Extracted 17 gates and 32 wires to a netlist network with 14 inputs and 14 outputs.

3.70.121.1. Executing ABC.

3.70.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21206, asynchronously reset by !\HRSTn
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.70.122.1. Executing ABC.

3.70.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21115, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 16 inputs and 15 outputs.

3.70.123.1. Executing ABC.

3.70.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21210, asynchronously reset by !\HRSTn
Extracted 20 gates and 37 wires to a netlist network with 16 inputs and 16 outputs.

3.70.124.1. Executing ABC.

3.70.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22015, asynchronously reset by !\HRSTn
Extracted 198 gates and 225 wires to a netlist network with 26 inputs and 4 outputs.

3.70.125.1. Executing ABC.

3.70.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21959, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.70.126.1. Executing ABC.

3.70.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0bbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.70.127.1. Executing ABC.

3.70.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0dbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.70.128.1. Executing ABC.

3.70.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.70.129.1. Executing ABC.

3.70.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.70.130.1. Executing ABC.

3.70.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2bbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.70.131.1. Executing ABC.

3.70.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2dbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.70.132.1. Executing ABC.

3.70.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.70.133.1. Executing ABC.

3.70.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.70.134.1. Executing ABC.

3.70.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4bbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.70.135.1. Executing ABC.

3.70.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4dbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.70.136.1. Executing ABC.

3.70.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.70.137.1. Executing ABC.

3.70.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.70.138.1. Executing ABC.

3.70.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6bbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.70.139.1. Executing ABC.

3.70.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6dbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.70.140.1. Executing ABC.

3.70.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.70.141.1. Executing ABC.

3.70.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.70.142.1. Executing ABC.

3.70.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.70.143.1. Executing ABC.

3.70.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.70.144.1. Executing ABC.

3.70.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.70.145.1. Executing ABC.

3.70.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 36 wires to a netlist network with 13 inputs and 16 outputs.

3.70.146.1. Executing ABC.

3.70.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 37 gates and 72 wires to a netlist network with 34 inputs and 24 outputs.

3.70.147.1. Executing ABC.

3.70.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, asynchronously reset by !\HRSTn
Extracted 25 gates and 45 wires to a netlist network with 19 inputs and 20 outputs.

3.70.148.1. Executing ABC.

3.70.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 12 inputs and 17 outputs.

3.70.149.1. Executing ABC.

3.70.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, asynchronously reset by !\HRSTn
Extracted 25 gates and 45 wires to a netlist network with 19 inputs and 20 outputs.

3.70.150.1. Executing ABC.

3.70.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 12 inputs and 17 outputs.

3.70.151.1. Executing ABC.

3.70.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, asynchronously reset by !\HRSTn
Extracted 25 gates and 45 wires to a netlist network with 19 inputs and 20 outputs.

3.70.152.1. Executing ABC.

3.70.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 12 inputs and 17 outputs.

3.70.153.1. Executing ABC.

3.70.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 22 gates and 39 wires to a netlist network with 16 inputs and 17 outputs.

3.70.154.1. Executing ABC.

3.70.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK
Extracted 185 gates and 265 wires to a netlist network with 80 inputs and 161 outputs.

3.70.155.1. Executing ABC.

3.70.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22124, asynchronously reset by !\HRSTn
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 3 outputs.

3.70.156.1. Executing ABC.

3.70.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22120, asynchronously reset by !\HRSTn
Extracted 195 gates and 214 wires to a netlist network with 18 inputs and 13 outputs.

3.70.157.1. Executing ABC.

3.70.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22085, asynchronously reset by !\HRSTn
Extracted 208 gates and 246 wires to a netlist network with 37 inputs and 17 outputs.

3.70.158.1. Executing ABC.

3.70.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.br_st [2], asynchronously reset by !\HRSTn
Extracted 130 gates and 198 wires to a netlist network with 68 inputs and 34 outputs.

3.70.159.1. Executing ABC.

3.70.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.hrdt_we, asynchronously reset by !\HRSTn
Extracted 1241 gates and 2142 wires to a netlist network with 900 inputs and 33 outputs.

3.70.160.1. Executing ABC.

3.70.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22137, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 6 inputs and 6 outputs.

3.70.161.1. Executing ABC.

3.70.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.70.162.1. Executing ABC.

3.70.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22134, asynchronously reset by !\HRSTn
Extracted 8 gates and 12 wires to a netlist network with 3 inputs and 4 outputs.

3.70.163.1. Executing ABC.

3.70.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22130, asynchronously reset by !\HRSTn
Extracted 56 gates and 90 wires to a netlist network with 34 inputs and 13 outputs.

3.70.164.1. Executing ABC.

3.70.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.ad_d1_we, asynchronously reset by !\HRSTn
Extracted 146 gates and 262 wires to a netlist network with 116 inputs and 136 outputs.

3.70.165.1. Executing ABC.

3.70.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.70.166.1. Executing ABC.

3.70.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.70.167.1. Executing ABC.

3.70.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.70.168.1. Executing ABC.

3.70.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.70.169.1. Executing ABC.

3.70.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22167, asynchronously reset by !\HRSTn
Extracted 249 gates and 485 wires to a netlist network with 236 inputs and 124 outputs.

3.70.170.1. Executing ABC.

3.70.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 161 gates and 303 wires to a netlist network with 141 inputs and 24 outputs.

3.70.171.1. Executing ABC.

3.70.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.mx_cmd, asynchronously reset by !\HRSTn
Extracted 161 gates and 231 wires to a netlist network with 70 inputs and 65 outputs.

3.70.172.1. Executing ABC.

3.70.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.70.173.1. Executing ABC.

3.70.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.70.174.1. Executing ABC.

3.70.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.70.175.1. Executing ABC.

3.70.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22151, asynchronously reset by !\HRSTn
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 2 outputs.

3.70.176.1. Executing ABC.

3.70.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.70.177.1. Executing ABC.

3.70.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.70.178.1. Executing ABC.

3.70.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 115 gates and 153 wires to a netlist network with 37 inputs and 7 outputs.

3.70.179.1. Executing ABC.

3.70.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22204, asynchronously reset by !\HRSTn
Extracted 53 gates and 108 wires to a netlist network with 55 inputs and 18 outputs.

3.70.180.1. Executing ABC.

3.70.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \h0readyin, asynchronously reset by !\HRSTn
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.70.181.1. Executing ABC.

3.70.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22195, asynchronously reset by !\HRSTn
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 5 outputs.

3.70.182.1. Executing ABC.

3.70.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 12 outputs.

3.70.183.1. Executing ABC.

3.70.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst0.mx_cmd, asynchronously reset by !\HRSTn
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.70.184.1. Executing ABC.

3.70.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22185, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.70.185.1. Executing ABC.

3.70.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, synchronously reset by \inst_wrapper.de.de_st [6]
Extracted 151 gates and 175 wires to a netlist network with 22 inputs and 8 outputs.

3.70.186.1. Executing ABC.

3.70.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22147, asynchronously reset by !\HRSTn
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.70.187.1. Executing ABC.

3.70.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, asynchronously reset by !\HRSTn
Extracted 990 gates and 1324 wires to a netlist network with 332 inputs and 318 outputs.

3.70.188.1. Executing ABC.

3.70.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 10 outputs.

3.70.189.1. Executing ABC.

3.70.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.70.190.1. Executing ABC.

3.70.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.70.191.1. Executing ABC.

3.70.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.70.192.1. Executing ABC.

3.70.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22209, asynchronously reset by !\HRSTn
Extracted 205 gates and 373 wires to a netlist network with 168 inputs and 85 outputs.

3.70.193.1. Executing ABC.

3.70.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22192, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.70.194.1. Executing ABC.

3.70.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22172, asynchronously reset by !\HRSTn
Extracted 219 gates and 299 wires to a netlist network with 80 inputs and 31 outputs.

3.70.195.1. Executing ABC.

3.70.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22158, asynchronously reset by !\HRSTn
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.70.196.1. Executing ABC.

3.70.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21980, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.70.197.1. Executing ABC.

3.70.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21977, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.70.198.1. Executing ABC.

3.70.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21974, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.70.199.1. Executing ABC.

3.70.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21971, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.70.200.1. Executing ABC.

3.70.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21968, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.70.201.1. Executing ABC.

yosys> abc -dff

3.71. Executing ABC pass (technology mapping using ABC).

3.71.1. Summary of detected clock domains:
  14 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$49815$auto$opt_dff.cc:194:make_patterns_logic$22124, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$48050$auto$opt_dff.cc:194:make_patterns_logic$21301, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$48657$auto$opt_dff.cc:194:make_patterns_logic$21959, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47652$auto$opt_dff.cc:194:make_patterns_logic$21375, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$48338$auto$opt_dff.cc:194:make_patterns_logic$21185, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$48035$auto$opt_dff.cc:194:make_patterns_logic$21298, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$48410$auto$opt_dff.cc:194:make_patterns_logic$21203, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47784$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$48094$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47738$auto$opt_dff.cc:194:make_patterns_logic$21396, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47955$auto$opt_dff.cc:194:make_patterns_logic$21280, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$47724$auto$opt_dff.cc:194:make_patterns_logic$21393, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$53264$auto$opt_dff.cc:194:make_patterns_logic$22195, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$51902$auto$opt_dff.cc:194:make_patterns_logic$22130, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$53021$auto$opt_dff.cc:194:make_patterns_logic$22151, arst=!\HRSTn, srst={ }
  92 cells in clk=\HCLK, en=$abc$53105$inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22147, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$53405$auto$opt_dff.cc:194:make_patterns_logic$22185, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$51847$auto$opt_dff.cc:194:make_patterns_logic$22137, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$54860$auto$opt_dff.cc:194:make_patterns_logic$21974, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21884, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$54868$auto$opt_dff.cc:194:make_patterns_logic$21971, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21881, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21896, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$54844$auto$opt_dff.cc:194:make_patterns_logic$21980, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21878, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21890, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$54852$auto$opt_dff.cc:194:make_patterns_logic$21977, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21887, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21965, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21962, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$54569$auto$opt_dff.cc:219:make_patterns_logic$22192, arst=!\HRSTn, srst={ }
  159 cells in clk=\HCLK, en=$abc$53531$inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  2 cells in clk=\HCLK, en=$abc$54839$auto$opt_dff.cc:219:make_patterns_logic$22158, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$47609$auto$opt_dff.cc:194:make_patterns_logic$21360, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$53279$inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$54255$inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  34 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  34 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21893, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  1765 cells in clk=\HCLK, en=\inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$48265$auto$opt_dff.cc:194:make_patterns_logic$21170, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$48063$auto$opt_dff.cc:194:make_patterns_logic$21305, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$47976$auto$opt_dff.cc:194:make_patterns_logic$21283, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$48109$auto$opt_dff.cc:194:make_patterns_logic$21132, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$47912$auto$opt_dff.cc:194:make_patterns_logic$21265, arst=!\HRSTn, srst={ }
  163 cells in clk=\HCLK, en={ }, arst={ }, srst=$abc$53531$lo50
  164 cells in clk=\HCLK, en=$abc$49971$auto$opt_dff.cc:219:make_patterns_logic$22085, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$48359$auto$opt_dff.cc:194:make_patterns_logic$21188, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47844$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47751$auto$opt_dff.cc:194:make_patterns_logic$21400, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$47673$auto$opt_dff.cc:194:make_patterns_logic$21378, arst=!\HRSTn, srst={ }
  153 cells in clk=\HCLK, en=$abc$49823$auto$opt_dff.cc:219:make_patterns_logic$22120, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$48154$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$48443$auto$opt_dff.cc:194:make_patterns_logic$21115, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$47808$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$49566$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$48430$auto$opt_dff.cc:194:make_patterns_logic$21206, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$48119$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49532$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$47799$auto$opt_dff.cc:194:make_patterns_logic$21227, arst=!\HRSTn, srst={ }
  115 cells in clk=\HCLK, en=$abc$53531$lo05, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  33 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  157 cells in clk=\HCLK, en=$abc$53182$auto$opt_dff.cc:219:make_patterns_logic$22204, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$47575$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  112 cells in clk=\HCLK, en=$abc$52756$inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  565 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  169 cells in clk=\HCLK, en=$abc$54366$auto$opt_dff.cc:219:make_patterns_logic$22209, arst=!\HRSTn, srst={ }
  233 cells in clk=\HCLK, en=$abc$51950$inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22134, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$48474$auto$opt_dff.cc:194:make_patterns_logic$21210, arst=!\HRSTn, srst={ }
  151 cells in clk=\HCLK, en=$abc$48506$auto$opt_dff.cc:219:make_patterns_logic$22015, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$48001$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$47919$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$47878$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$48302$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$48384$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  116 cells in clk=\HCLK, en=$abc$53307$inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$abc$48222$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47616$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$47698$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  115 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  18 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  1571 cells in clk=\HCLK, en=$abc$50271$inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  34 cells in clk=\HCLK, en=$abc$53531$lo01, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$53531$lo00, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$48188$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=!$abc$53531$lo46, arst=!\HRSTn, srst={ }
  454 cells in clk=\HCLK, en=$abc$52287$auto$opt_dff.cc:219:make_patterns_logic$22167, arst=!\HRSTn, srst={ }
  148 cells in clk=\HCLK, en=$abc$45093$auto$opt_dff.cc:219:make_patterns_logic$22050, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$45252$auto$opt_dff.cc:194:make_patterns_logic$21075, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=$abc$45283$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$45337$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$45375$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=$abc$45423$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$45477$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$45511$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$45545$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  208 cells in clk=\HCLK, en=$abc$53531$inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$21103, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$21097, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$45849$auto$opt_dff.cc:194:make_patterns_logic$21094, arst=!\HRSTn, srst={ }
  102 cells in clk=\HCLK, en=$abc$45855$inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$45958$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$45977$auto$opt_dff.cc:194:make_patterns_logic$21797, arst=!\HRSTn, srst={ }
  38 cells in clk=\HCLK, en=$abc$45986$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$46034$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46068$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46102$auto$opt_dff.cc:194:make_patterns_logic$21835, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$46109$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46145$auto$opt_dff.cc:194:make_patterns_logic$21850, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46166$auto$opt_dff.cc:194:make_patterns_logic$21853, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$46191$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$46225$auto$opt_dff.cc:194:make_patterns_logic$21868, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46240$auto$opt_dff.cc:194:make_patterns_logic$21871, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46253$auto$opt_dff.cc:194:make_patterns_logic$21875, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46262$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46277$auto$opt_dff.cc:194:make_patterns_logic$21702, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46286$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$46321$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$49353$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46355$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$46389$auto$opt_dff.cc:194:make_patterns_logic$21740, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46396$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46432$auto$opt_dff.cc:194:make_patterns_logic$21755, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46453$auto$opt_dff.cc:194:make_patterns_logic$21758, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$46478$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$46504$auto$opt_dff.cc:194:make_patterns_logic$21773, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46517$auto$opt_dff.cc:194:make_patterns_logic$21776, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$46530$auto$opt_dff.cc:194:make_patterns_logic$21780, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46562$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46577$auto$opt_dff.cc:194:make_patterns_logic$21607, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$46586$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$46622$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$49390$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$46656$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46690$auto$opt_dff.cc:194:make_patterns_logic$21645, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$46697$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46733$auto$opt_dff.cc:194:make_patterns_logic$21660, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46754$auto$opt_dff.cc:194:make_patterns_logic$21663, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46779$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$46813$auto$opt_dff.cc:194:make_patterns_logic$21678, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46828$auto$opt_dff.cc:194:make_patterns_logic$21681, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$46841$auto$opt_dff.cc:194:make_patterns_logic$21685, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46871$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46886$auto$opt_dff.cc:194:make_patterns_logic$21512, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46895$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$46930$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49424$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$46964$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$46998$auto$opt_dff.cc:194:make_patterns_logic$21550, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47005$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47041$auto$opt_dff.cc:194:make_patterns_logic$21565, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47062$auto$opt_dff.cc:194:make_patterns_logic$21568, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$47087$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$47113$auto$opt_dff.cc:194:make_patterns_logic$21583, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47127$auto$opt_dff.cc:194:make_patterns_logic$21586, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$47140$auto$opt_dff.cc:194:make_patterns_logic$21590, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47172$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$47187$auto$opt_dff.cc:194:make_patterns_logic$21417, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$47196$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$47232$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49461$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$47266$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  65 cells in clk=\HCLK, en=$abc$47300$auto$opt_dff.cc:194:make_patterns_logic$21455, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$47307$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47343$auto$opt_dff.cc:194:make_patterns_logic$21470, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47364$auto$opt_dff.cc:194:make_patterns_logic$21473, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47389$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$47423$auto$opt_dff.cc:194:make_patterns_logic$21488, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47438$auto$opt_dff.cc:194:make_patterns_logic$21491, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49495$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$47451$auto$opt_dff.cc:194:make_patterns_logic$21495, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47482$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$47497$auto$opt_dff.cc:194:make_patterns_logic$21322, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47506$inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$47541$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  241 cells in clk=\HCLK, en=$abc$54576$auto$opt_dff.cc:219:make_patterns_logic$22172, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$54876$auto$opt_dff.cc:194:make_patterns_logic$21968, arst=!\HRSTn, srst={ }

3.71.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 14 gates and 32 wires to a netlist network with 18 inputs and 10 outputs.

3.71.2.1. Executing ABC.

3.71.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49815$auto$opt_dff.cc:194:make_patterns_logic$22124, asynchronously reset by !\HRSTn
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 3 outputs.

3.71.3.1. Executing ABC.

3.71.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48050$auto$opt_dff.cc:194:make_patterns_logic$21301, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 9 outputs.

3.71.4.1. Executing ABC.

3.71.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48657$auto$opt_dff.cc:194:make_patterns_logic$21959, asynchronously reset by !\HRSTn
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.71.5.1. Executing ABC.

3.71.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47652$auto$opt_dff.cc:194:make_patterns_logic$21375, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.71.6.1. Executing ABC.

3.71.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48338$auto$opt_dff.cc:194:make_patterns_logic$21185, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.71.7.1. Executing ABC.

3.71.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48035$auto$opt_dff.cc:194:make_patterns_logic$21298, asynchronously reset by !\HRSTn
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 10 outputs.

3.71.8.1. Executing ABC.

3.71.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48410$auto$opt_dff.cc:194:make_patterns_logic$21203, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 10 outputs.

3.71.9.1. Executing ABC.

3.71.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47784$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.71.10.1. Executing ABC.

3.71.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48094$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.71.11.1. Executing ABC.

3.71.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47738$auto$opt_dff.cc:194:make_patterns_logic$21396, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.71.12.1. Executing ABC.

3.71.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47955$auto$opt_dff.cc:194:make_patterns_logic$21280, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.71.13.1. Executing ABC.

3.71.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47724$auto$opt_dff.cc:194:make_patterns_logic$21393, asynchronously reset by !\HRSTn
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 10 outputs.

3.71.14.1. Executing ABC.

3.71.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 45 wires to a netlist network with 22 inputs and 19 outputs.

3.71.15.1. Executing ABC.

3.71.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.71.16.1. Executing ABC.

3.71.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7bbs_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 15 outputs.

3.71.17.1. Executing ABC.

3.71.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53264$auto$opt_dff.cc:194:make_patterns_logic$22195, asynchronously reset by !\HRSTn
Extracted 15 gates and 27 wires to a netlist network with 11 inputs and 5 outputs.

3.71.18.1. Executing ABC.

3.71.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51902$auto$opt_dff.cc:194:make_patterns_logic$22130, asynchronously reset by !\HRSTn
Extracted 20 gates and 37 wires to a netlist network with 17 inputs and 9 outputs.

3.71.19.1. Executing ABC.

3.71.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53021$auto$opt_dff.cc:194:make_patterns_logic$22151, asynchronously reset by !\HRSTn
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 2 outputs.

3.71.20.1. Executing ABC.

3.71.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53105$inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 92 gates and 128 wires to a netlist network with 36 inputs and 6 outputs.

3.71.21.1. Executing ABC.

3.71.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22147, asynchronously reset by !\HRSTn
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 7 outputs.

3.71.22.1. Executing ABC.

3.71.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.71.23.1. Executing ABC.

3.71.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53405$auto$opt_dff.cc:194:make_patterns_logic$22185, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.71.24.1. Executing ABC.

3.71.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51847$auto$opt_dff.cc:194:make_patterns_logic$22137, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 4 outputs.

3.71.25.1. Executing ABC.

3.71.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.71.26.1. Executing ABC.

3.71.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54860$auto$opt_dff.cc:194:make_patterns_logic$21974, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.71.27.1. Executing ABC.

3.71.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21884, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 4 outputs.

3.71.28.1. Executing ABC.

3.71.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54868$auto$opt_dff.cc:194:make_patterns_logic$21971, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.71.29.1. Executing ABC.

3.71.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21881, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.71.30.1. Executing ABC.

3.71.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21896, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.71.31.1. Executing ABC.

3.71.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54844$auto$opt_dff.cc:194:make_patterns_logic$21980, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.71.32.1. Executing ABC.

3.71.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21878, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.71.33.1. Executing ABC.

3.71.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21890, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.71.34.1. Executing ABC.

3.71.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54852$auto$opt_dff.cc:194:make_patterns_logic$21977, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.71.35.1. Executing ABC.

3.71.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.71.36.1. Executing ABC.

3.71.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.71.37.1. Executing ABC.

3.71.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.71.38.1. Executing ABC.

3.71.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21887, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.71.39.1. Executing ABC.

3.71.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 28 gates and 48 wires to a netlist network with 19 inputs and 21 outputs.

3.71.40.1. Executing ABC.

3.71.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 42 wires to a netlist network with 16 inputs and 21 outputs.

3.71.41.1. Executing ABC.

3.71.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 42 wires to a netlist network with 16 inputs and 21 outputs.

3.71.42.1. Executing ABC.

3.71.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21965, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.71.43.1. Executing ABC.

3.71.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21962, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.71.44.1. Executing ABC.

3.71.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54569$auto$opt_dff.cc:219:make_patterns_logic$22192, asynchronously reset by !\HRSTn
Extracted 3 gates and 8 wires to a netlist network with 5 inputs and 2 outputs.

3.71.45.1. Executing ABC.

3.71.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53531$inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 159 gates and 301 wires to a netlist network with 142 inputs and 24 outputs.

3.71.46.1. Executing ABC.

3.71.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 17 outputs.

3.71.47.1. Executing ABC.

3.71.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 21 outputs.

3.71.48.1. Executing ABC.

3.71.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.71.49.1. Executing ABC.

3.71.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5bbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 20 outputs.

3.71.50.1. Executing ABC.

3.71.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 20 outputs.

3.71.51.1. Executing ABC.

3.71.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 20 outputs.

3.71.52.1. Executing ABC.

3.71.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 20 outputs.

3.71.53.1. Executing ABC.

3.71.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 20 outputs.

3.71.54.1. Executing ABC.

3.71.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 20 outputs.

3.71.55.1. Executing ABC.

3.71.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54839$auto$opt_dff.cc:219:make_patterns_logic$22158, asynchronously reset by !\HRSTn
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.71.56.1. Executing ABC.

3.71.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47609$auto$opt_dff.cc:194:make_patterns_logic$21360, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.71.57.1. Executing ABC.

3.71.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.71.58.1. Executing ABC.

3.71.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7dbs_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 16 outputs.

3.71.59.1. Executing ABC.

3.71.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53279$inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 12 outputs.

3.71.60.1. Executing ABC.

3.71.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54255$inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 30 gates and 56 wires to a netlist network with 25 inputs and 8 outputs.

3.71.61.1. Executing ABC.

3.71.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 16 outputs.

3.71.62.1. Executing ABC.

3.71.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.71.63.1. Executing ABC.

3.71.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.71.64.1. Executing ABC.

3.71.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 14 outputs.

3.71.65.1. Executing ABC.

3.71.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 20 outputs.

3.71.66.1. Executing ABC.

3.71.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 34 gates and 59 wires to a netlist network with 25 inputs and 20 outputs.

3.71.67.1. Executing ABC.

3.71.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1bbs_b2we, asynchronously reset by !\HRSTn
Extracted 34 gates and 59 wires to a netlist network with 25 inputs and 20 outputs.

3.71.68.1. Executing ABC.

3.71.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0dbs_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 42 wires to a netlist network with 16 inputs and 20 outputs.

3.71.69.1. Executing ABC.

3.71.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 42 wires to a netlist network with 16 inputs and 20 outputs.

3.71.70.1. Executing ABC.

3.71.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21893, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.71.71.1. Executing ABC.

3.71.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 20 outputs.

3.71.72.1. Executing ABC.

3.71.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 20 outputs.

3.71.73.1. Executing ABC.

3.71.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 20 outputs.

3.71.74.1. Executing ABC.

3.71.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 20 outputs.

3.71.75.1. Executing ABC.

3.71.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 20 outputs.

3.71.76.1. Executing ABC.

3.71.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.71.77.1. Executing ABC.

3.71.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.71.78.1. Executing ABC.

3.71.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 16 outputs.

3.71.79.1. Executing ABC.

3.71.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 15 outputs.

3.71.80.1. Executing ABC.

3.71.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 36 wires to a netlist network with 13 inputs and 21 outputs.

3.71.81.1. Executing ABC.

3.71.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 42 wires to a netlist network with 16 inputs and 21 outputs.

3.71.82.1. Executing ABC.

3.71.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 42 wires to a netlist network with 16 inputs and 21 outputs.

3.71.83.1. Executing ABC.

3.71.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 14 outputs.

3.71.84.1. Executing ABC.

3.71.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 12 outputs.

3.71.85.1. Executing ABC.

3.71.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 16 outputs.

3.71.86.1. Executing ABC.

3.71.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 15 outputs.

3.71.87.1. Executing ABC.

3.71.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 23 wires to a netlist network with 13 inputs and 9 outputs.

3.71.88.1. Executing ABC.

3.71.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 12 outputs.

3.71.89.1. Executing ABC.

3.71.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 11 gates and 25 wires to a netlist network with 14 inputs and 11 outputs.

3.71.90.1. Executing ABC.

3.71.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 22 gates and 48 wires to a netlist network with 26 inputs and 17 outputs.

3.71.91.1. Executing ABC.

3.71.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 16 outputs.

3.71.92.1. Executing ABC.

3.71.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.71.93.1. Executing ABC.

3.71.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 38 wires to a netlist network with 21 inputs and 16 outputs.

3.71.94.1. Executing ABC.

3.71.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.71.95.1. Executing ABC.

3.71.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 26 gates and 44 wires to a netlist network with 17 inputs and 21 outputs.

3.71.96.1. Executing ABC.

3.71.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 16 outputs.

3.71.97.1. Executing ABC.

3.71.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 17 outputs.

3.71.98.1. Executing ABC.

3.71.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.m1_mux.mux_no_we, asynchronously reset by !\HRSTn
Extracted 1765 gates and 1984 wires to a netlist network with 218 inputs and 45 outputs.

3.71.99.1. Executing ABC.

3.71.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48265$auto$opt_dff.cc:194:make_patterns_logic$21170, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.71.100.1. Executing ABC.

3.71.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48063$auto$opt_dff.cc:194:make_patterns_logic$21305, asynchronously reset by !\HRSTn
Extracted 24 gates and 41 wires to a netlist network with 17 inputs and 15 outputs.

3.71.101.1. Executing ABC.

3.71.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47976$auto$opt_dff.cc:194:make_patterns_logic$21283, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.71.102.1. Executing ABC.

3.71.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48109$auto$opt_dff.cc:194:make_patterns_logic$21132, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.71.103.1. Executing ABC.

3.71.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47912$auto$opt_dff.cc:194:make_patterns_logic$21265, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.71.104.1. Executing ABC.

3.71.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, synchronously reset by $abc$53531$lo50
Extracted 163 gates and 206 wires to a netlist network with 43 inputs and 55 outputs.

3.71.105.1. Executing ABC.

3.71.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49971$auto$opt_dff.cc:219:make_patterns_logic$22085, asynchronously reset by !\HRSTn
Extracted 164 gates and 201 wires to a netlist network with 37 inputs and 12 outputs.

3.71.106.1. Executing ABC.

3.71.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48359$auto$opt_dff.cc:194:make_patterns_logic$21188, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.71.107.1. Executing ABC.

3.71.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47844$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.71.108.1. Executing ABC.

3.71.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47751$auto$opt_dff.cc:194:make_patterns_logic$21400, asynchronously reset by !\HRSTn
Extracted 20 gates and 32 wires to a netlist network with 12 inputs and 15 outputs.

3.71.109.1. Executing ABC.

3.71.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47673$auto$opt_dff.cc:194:make_patterns_logic$21378, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.71.110.1. Executing ABC.

3.71.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49823$auto$opt_dff.cc:219:make_patterns_logic$22120, asynchronously reset by !\HRSTn
Extracted 153 gates and 186 wires to a netlist network with 33 inputs and 7 outputs.

3.71.111.1. Executing ABC.

3.71.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6bbs_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 12 outputs.

3.71.112.1. Executing ABC.

3.71.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5bbs_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs.

3.71.113.1. Executing ABC.

3.71.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4bbs_b3we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.71.114.1. Executing ABC.

3.71.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3bbs_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs.

3.71.115.1. Executing ABC.

3.71.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2bbs_b3we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.71.116.1. Executing ABC.

3.71.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1bbs_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs.

3.71.117.1. Executing ABC.

3.71.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0bbs_b3we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.71.118.1. Executing ABC.

3.71.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48154$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 17 outputs.

3.71.119.1. Executing ABC.

3.71.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48443$auto$opt_dff.cc:194:make_patterns_logic$21115, asynchronously reset by !\HRSTn
Extracted 22 gates and 38 wires to a netlist network with 16 inputs and 15 outputs.

3.71.120.1. Executing ABC.

3.71.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47808$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 45 wires to a netlist network with 21 inputs and 17 outputs.

3.71.121.1. Executing ABC.

3.71.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49566$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 23 gates and 41 wires to a netlist network with 18 inputs and 20 outputs.

3.71.122.1. Executing ABC.

3.71.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 17 outputs.

3.71.123.1. Executing ABC.

3.71.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6dbs_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 11 outputs.

3.71.124.1. Executing ABC.

3.71.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5dbs_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs.

3.71.125.1. Executing ABC.

3.71.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4dbs_b3we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.71.126.1. Executing ABC.

3.71.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3dbs_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs.

3.71.127.1. Executing ABC.

3.71.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2dbs_b3we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.71.128.1. Executing ABC.

3.71.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c1dbs_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs.

3.71.129.1. Executing ABC.

3.71.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c0dbs_b3we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.71.130.1. Executing ABC.

3.71.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48430$auto$opt_dff.cc:194:make_patterns_logic$21206, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.71.131.1. Executing ABC.

3.71.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48119$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 18 outputs.

3.71.132.1. Executing ABC.

3.71.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49532$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 18 outputs.

3.71.133.1. Executing ABC.

3.71.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47799$auto$opt_dff.cc:194:make_patterns_logic$21227, asynchronously reset by !\HRSTn
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.71.134.1. Executing ABC.

3.71.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53531$lo05, asynchronously reset by !\HRSTn
Extracted 115 gates and 166 wires to a netlist network with 51 inputs and 34 outputs.

3.71.135.1. Executing ABC.

3.71.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 13 outputs.

3.71.136.1. Executing ABC.

3.71.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 33 gates and 59 wires to a netlist network with 25 inputs and 25 outputs.

3.71.137.1. Executing ABC.

3.71.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.71.138.1. Executing ABC.

3.71.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.71.139.1. Executing ABC.

3.71.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53182$auto$opt_dff.cc:219:make_patterns_logic$22204, asynchronously reset by !\HRSTn
Extracted 157 gates and 320 wires to a netlist network with 163 inputs and 49 outputs.

3.71.140.1. Executing ABC.

3.71.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47575$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 41 wires to a netlist network with 23 inputs and 16 outputs.

3.71.141.1. Executing ABC.

3.71.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52756$inst_wrapper.ahb_mst1.mx_cmd, asynchronously reset by !\HRSTn
Extracted 112 gates and 184 wires to a netlist network with 72 inputs and 47 outputs.

3.71.142.1. Executing ABC.

3.71.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 48 wires to a netlist network with 26 inputs and 18 outputs.

3.71.143.1. Executing ABC.

3.71.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 17 outputs.

3.71.144.1. Executing ABC.

3.71.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, asynchronously reset by !\HRSTn
Extracted 564 gates and 902 wires to a netlist network with 337 inputs and 251 outputs.

3.71.145.1. Executing ABC.

3.71.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \h0readyin, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.71.146.1. Executing ABC.

3.71.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54366$auto$opt_dff.cc:219:make_patterns_logic$22209, asynchronously reset by !\HRSTn
Extracted 169 gates and 324 wires to a netlist network with 155 inputs and 68 outputs.

3.71.147.1. Executing ABC.

3.71.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51950$inst_wrapper.ahb_slv.ad_d1_we, asynchronously reset by !\HRSTn
Extracted 233 gates and 292 wires to a netlist network with 59 inputs and 128 outputs.

3.71.148.1. Executing ABC.

3.71.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 15 outputs.

3.71.149.1. Executing ABC.

3.71.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22134, asynchronously reset by !\HRSTn
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.71.150.1. Executing ABC.

3.71.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 15 outputs.

3.71.151.1. Executing ABC.

3.71.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.71.152.1. Executing ABC.

3.71.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.71.153.1. Executing ABC.

3.71.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 16 outputs.

3.71.154.1. Executing ABC.

3.71.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 20 outputs.

3.71.155.1. Executing ABC.

3.71.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.71.156.1. Executing ABC.

3.71.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 31 gates and 56 wires to a netlist network with 24 inputs and 23 outputs.

3.71.157.1. Executing ABC.

3.71.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 29 gates and 51 wires to a netlist network with 21 inputs and 25 outputs.

3.71.158.1. Executing ABC.

3.71.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.71.159.1. Executing ABC.

3.71.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.71.160.1. Executing ABC.

3.71.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 42 wires to a netlist network with 23 inputs and 16 outputs.

3.71.161.1. Executing ABC.

3.71.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 20 outputs.

3.71.162.1. Executing ABC.

3.71.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 14 outputs.

3.71.163.1. Executing ABC.

3.71.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 14 outputs.

3.71.164.1. Executing ABC.

3.71.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.71.165.1. Executing ABC.

3.71.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.71.166.1. Executing ABC.

3.71.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.71.167.1. Executing ABC.

3.71.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.71.168.1. Executing ABC.

3.71.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.71.169.1. Executing ABC.

3.71.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.71.170.1. Executing ABC.

3.71.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48474$auto$opt_dff.cc:194:make_patterns_logic$21210, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 15 outputs.

3.71.171.1. Executing ABC.

3.71.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48506$auto$opt_dff.cc:219:make_patterns_logic$22015, asynchronously reset by !\HRSTn
Extracted 151 gates and 182 wires to a netlist network with 31 inputs and 5 outputs.

3.71.172.1. Executing ABC.

3.71.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48001$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.71.173.1. Executing ABC.

3.71.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47919$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 19 outputs.

3.71.174.1. Executing ABC.

3.71.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47878$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 16 outputs.

3.71.175.1. Executing ABC.

3.71.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48302$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 19 outputs.

3.71.176.1. Executing ABC.

3.71.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48384$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 40 wires to a netlist network with 22 inputs and 17 outputs.

3.71.177.1. Executing ABC.

3.71.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53307$inst_wrapper.ahb_mst0.mx_cmd, asynchronously reset by !\HRSTn
Extracted 116 gates and 179 wires to a netlist network with 63 inputs and 52 outputs.

3.71.178.1. Executing ABC.

3.71.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48222$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, asynchronously reset by !\HRSTn
Extracted 32 gates and 60 wires to a netlist network with 28 inputs and 23 outputs.

3.71.179.1. Executing ABC.

3.71.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47616$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 19 outputs.

3.71.180.1. Executing ABC.

3.71.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47698$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 15 outputs.

3.71.181.1. Executing ABC.

3.71.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 13 outputs.

3.71.182.1. Executing ABC.

3.71.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 11 outputs.

3.71.183.1. Executing ABC.

3.71.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK
Extracted 115 gates and 166 wires to a netlist network with 51 inputs and 80 outputs.

3.71.184.1. Executing ABC.

3.71.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 16 outputs.

3.71.185.1. Executing ABC.

3.71.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 21 outputs.

3.71.186.1. Executing ABC.

3.71.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$50271$inst_wrapper.ahb_slv.hrdt_we, asynchronously reset by !\HRSTn
Extracted 1571 gates and 2494 wires to a netlist network with 923 inputs and 33 outputs.

3.71.187.1. Executing ABC.

3.71.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 16 outputs.

3.71.188.1. Executing ABC.

3.71.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$lo19, asynchronously reset by !\HRSTn
Extracted 34 gates and 65 wires to a netlist network with 31 inputs and 9 outputs.

3.71.189.1. Executing ABC.

3.71.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$lo18, asynchronously reset by !\HRSTn
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 7 outputs.

3.71.190.1. Executing ABC.

3.71.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48188$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 11 outputs.

3.71.191.1. Executing ABC.

3.71.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by !$abc$59882$lo46, asynchronously reset by !\HRSTn
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.71.192.1. Executing ABC.

3.71.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52287$auto$opt_dff.cc:219:make_patterns_logic$22167, asynchronously reset by !\HRSTn
Extracted 454 gates and 736 wires to a netlist network with 281 inputs and 286 outputs.

3.71.193.1. Executing ABC.

3.71.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45093$auto$opt_dff.cc:219:make_patterns_logic$22050, asynchronously reset by !\HRSTn
Extracted 148 gates and 170 wires to a netlist network with 22 inputs and 8 outputs.

3.71.194.1. Executing ABC.

3.71.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$lo07, asynchronously reset by !\HRSTn
Extracted 21 gates and 25 wires to a netlist network with 4 inputs and 13 outputs.

3.71.195.1. Executing ABC.

3.71.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$45283$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 44 gates and 80 wires to a netlist network with 36 inputs and 28 outputs.

3.71.196.1. Executing ABC.

3.71.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$45337$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 20 outputs.

3.71.197.1. Executing ABC.

3.71.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$45375$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 25 outputs.

3.71.198.1. Executing ABC.

3.71.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$45423$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 36 gates and 63 wires to a netlist network with 27 inputs and 28 outputs.

3.71.199.1. Executing ABC.

3.71.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$45477$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.71.200.1. Executing ABC.

3.71.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$45511$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.71.201.1. Executing ABC.

yosys> abc -dff

3.72. Executing ABC pass (technology mapping using ABC).

3.72.1. Summary of detected clock domains:
  37 cells in clk=\HCLK, en=$abc$59882$lo18, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$54876$auto$opt_dff.cc:194:make_patterns_logic$21968, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$54903$abc$49815$auto$opt_dff.cc:194:make_patterns_logic$22124, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$54912$abc$48050$auto$opt_dff.cc:194:make_patterns_logic$21301, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$54927$abc$48657$auto$opt_dff.cc:194:make_patterns_logic$21959, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54937$abc$47652$auto$opt_dff.cc:194:make_patterns_logic$21375, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54958$abc$48338$auto$opt_dff.cc:194:make_patterns_logic$21185, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$54979$abc$48035$auto$opt_dff.cc:194:make_patterns_logic$21298, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$54994$abc$48410$auto$opt_dff.cc:194:make_patterns_logic$21203, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$55009$abc$47784$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$61580$abc$48474$auto$opt_dff.cc:194:make_patterns_logic$21210, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$55035$abc$47738$auto$opt_dff.cc:194:make_patterns_logic$21396, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$55050$abc$47955$auto$opt_dff.cc:194:make_patterns_logic$21280, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$55071$abc$47724$auto$opt_dff.cc:194:make_patterns_logic$21393, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$55086$abc$49600$inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$55114$abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$55180$abc$53264$auto$opt_dff.cc:194:make_patterns_logic$22195, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$55196$abc$51902$auto$opt_dff.cc:194:make_patterns_logic$22130, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$55217$abc$53021$auto$opt_dff.cc:194:make_patterns_logic$22151, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$55302$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22147, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$55316$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55354$abc$53405$auto$opt_dff.cc:194:make_patterns_logic$22185, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$55362$abc$51847$auto$opt_dff.cc:194:make_patterns_logic$22137, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55392$abc$54860$auto$opt_dff.cc:194:make_patterns_logic$21974, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$55400$auto$opt_dff.cc:194:make_patterns_logic$21884, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55410$abc$54868$auto$opt_dff.cc:194:make_patterns_logic$21971, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55418$auto$opt_dff.cc:194:make_patterns_logic$21881, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55426$auto$opt_dff.cc:194:make_patterns_logic$21896, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55434$abc$54844$auto$opt_dff.cc:194:make_patterns_logic$21980, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55442$auto$opt_dff.cc:194:make_patterns_logic$21878, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55450$auto$opt_dff.cc:194:make_patterns_logic$21890, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55458$abc$54852$auto$opt_dff.cc:194:make_patterns_logic$21977, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$55466$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$55500$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55568$auto$opt_dff.cc:194:make_patterns_logic$21887, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$55576$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$55614$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55690$auto$opt_dff.cc:194:make_patterns_logic$21965, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55698$auto$opt_dff.cc:194:make_patterns_logic$21962, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55706$abc$54569$auto$opt_dff.cc:219:make_patterns_logic$22192, arst=!\HRSTn, srst={ }
  150 cells in clk=\HCLK, en=$abc$55711$abc$53531$inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$55864$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$55898$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$55936$abc$49600$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$55954$abc$49600$inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$abc$55995$abc$49600$inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$56036$abc$49600$inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  33 cells in clk=\HCLK, en=$abc$56077$abc$49600$inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$56118$abc$49600$inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  2 cells in clk=\HCLK, en=$abc$56200$abc$54839$auto$opt_dff.cc:219:make_patterns_logic$22158, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$55374$abc$49600$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$56205$abc$47609$auto$opt_dff.cc:194:make_patterns_logic$21360, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$56212$abc$49600$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$56230$abc$49600$inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$56263$abc$53279$inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$56292$abc$54255$inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56321$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56354$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$56388$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56422$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$56453$abc$49600$inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  34 cells in clk=\HCLK, en=$abc$56494$abc$49600$inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$56535$abc$49600$inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$56576$abc$49600$inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$56658$auto$opt_dff.cc:194:make_patterns_logic$21893, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$56666$abc$49600$inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$56707$abc$49600$inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$56748$abc$49600$inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$56789$abc$49600$inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56871$abc$49600$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$56889$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56923$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56956$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56988$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$57026$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$57064$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$57102$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$57133$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$57162$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$57227$abc$49600$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$57245$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$abc$56617$abc$49600$inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$55534$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$57274$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$57302$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$57394$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$57460$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  80 cells in clk=\HCLK, en=$abc$55227$abc$53105$inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$57531$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$57864$abc$48265$auto$opt_dff.cc:194:make_patterns_logic$21170, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$57871$abc$48063$auto$opt_dff.cc:194:make_patterns_logic$21305, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$57926$abc$48109$auto$opt_dff.cc:194:make_patterns_logic$21132, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$62110$abc$47616$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$57936$abc$47912$auto$opt_dff.cc:194:make_patterns_logic$21265, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$57195$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  146 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  27 cells in clk=\HCLK, en=$abc$55652$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  145 cells in clk=\HCLK, en={ }, arst={ }, srst=$abc$59882$lo45
  30 cells in clk=\HCLK, en=$abc$56830$abc$49600$inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  157 cells in clk=\HCLK, en=$abc$58107$abc$49971$auto$opt_dff.cc:219:make_patterns_logic$22085, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$57901$abc$47976$auto$opt_dff.cc:194:make_patterns_logic$21283, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$58268$abc$48359$auto$opt_dff.cc:194:make_patterns_logic$21188, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$58293$abc$47844$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$58327$abc$47751$auto$opt_dff.cc:194:make_patterns_logic$21400, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$58357$abc$47673$auto$opt_dff.cc:194:make_patterns_logic$21378, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  159 cells in clk=\HCLK, en=$abc$61610$abc$48506$auto$opt_dff.cc:219:make_patterns_logic$22015, arst=!\HRSTn, srst={ }
  260 cells in clk=\HCLK, en=$abc$57565$inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$59653$abc$47575$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$62146$abc$47698$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47389$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$47300$auto$opt_dff.cc:194:make_patterns_logic$21455, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$56159$abc$49600$inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$55022$abc$48094$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46690$auto$opt_dff.cc:194:make_patterns_logic$21645, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46145$auto$opt_dff.cc:194:make_patterns_logic$21850, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$46225$auto$opt_dff.cc:194:make_patterns_logic$21868, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46240$auto$opt_dff.cc:194:make_patterns_logic$21871, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$46262$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46432$auto$opt_dff.cc:194:make_patterns_logic$21755, arst=!\HRSTn, srst={ }
  195 cells in clk=\HCLK, en=$abc$53531$inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$47423$auto$opt_dff.cc:194:make_patterns_logic$21488, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47364$auto$opt_dff.cc:194:make_patterns_logic$21473, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47343$auto$opt_dff.cc:194:make_patterns_logic$21470, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$62236$abc$47232$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$47196$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$47187$auto$opt_dff.cc:194:make_patterns_logic$21417, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$47140$auto$opt_dff.cc:194:make_patterns_logic$21590, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47172$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$49461$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47127$auto$opt_dff.cc:194:make_patterns_logic$21586, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$21103, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46102$auto$opt_dff.cc:194:make_patterns_logic$21835, arst=!\HRSTn, srst={ }
  146 cells in clk=\HCLK, en=$abc$58382$abc$49823$auto$opt_dff.cc:219:make_patterns_logic$22120, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$58534$abc$49600$inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$58563$abc$49600$inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$58597$abc$49600$inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$58624$abc$49600$inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$58658$abc$49600$inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$58685$abc$49600$inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$58719$abc$49600$inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$58746$abc$48154$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$58780$abc$48443$auto$opt_dff.cc:194:make_patterns_logic$21115, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$54884$abc$49600$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$58810$abc$47808$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$58843$abc$49566$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$46813$auto$opt_dff.cc:194:make_patterns_logic$21678, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46754$auto$opt_dff.cc:194:make_patterns_logic$21663, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46733$auto$opt_dff.cc:194:make_patterns_logic$21660, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$46656$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$62236$abc$46622$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$46586$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$46577$auto$opt_dff.cc:194:make_patterns_logic$21607, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$46530$auto$opt_dff.cc:194:make_patterns_logic$21780, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46562$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49390$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46517$auto$opt_dff.cc:194:make_patterns_logic$21776, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46166$auto$opt_dff.cc:194:make_patterns_logic$21853, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$46191$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46253$auto$opt_dff.cc:194:make_patterns_logic$21875, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46277$auto$opt_dff.cc:194:make_patterns_logic$21702, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$46286$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$62236$abc$46321$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$49353$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$46355$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$46389$auto$opt_dff.cc:194:make_patterns_logic$21740, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$62236$abc$45545$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$60903$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  269 cells in clk=\HCLK, en=$abc$54576$auto$opt_dff.cc:219:make_patterns_logic$22172, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$21097, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$61281$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$45849$auto$opt_dff.cc:194:make_patterns_logic$21094, arst=!\HRSTn, srst={ }
  98 cells in clk=\HCLK, en=$abc$45855$inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$45958$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$45977$auto$opt_dff.cc:194:make_patterns_logic$21797, arst=!\HRSTn, srst={ }
  34 cells in clk=\HCLK, en=$abc$45986$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$62236$abc$46034$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49600$inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46068$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  164 cells in clk=\HCLK, en=$abc$59490$abc$53182$auto$opt_dff.cc:219:make_patterns_logic$22204, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$61863$abc$48302$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$61794$abc$47919$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$61761$abc$48001$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  109 cells in clk=\HCLK, en=$abc$59687$abc$52756$inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$61382$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$61190$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$59848$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$59813$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$55148$abc$49600$inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  156 cells in clk=\HCLK, en=$abc$60472$abc$54366$auto$opt_dff.cc:219:make_patterns_logic$22209, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$46396$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  33 cells in clk=\HCLK, en=$abc$62070$abc$48222$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22134, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$61830$abc$47878$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$47087$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  65 cells in clk=\HCLK, en=$abc$46998$auto$opt_dff.cc:194:make_patterns_logic$21550, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$46109$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$61899$abc$48384$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46779$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47541$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47506$inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$47497$auto$opt_dff.cc:194:make_patterns_logic$21322, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$47451$auto$opt_dff.cc:194:make_patterns_logic$21495, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47482$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49495$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47438$auto$opt_dff.cc:194:make_patterns_logic$21491, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$62208$abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$47307$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$46697$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$47113$auto$opt_dff.cc:194:make_patterns_logic$21583, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47062$auto$opt_dff.cc:194:make_patterns_logic$21568, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47041$auto$opt_dff.cc:194:make_patterns_logic$21565, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$47005$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$46964$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$62236$abc$46930$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46895$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$46886$auto$opt_dff.cc:194:make_patterns_logic$21512, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$46841$auto$opt_dff.cc:194:make_patterns_logic$21685, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46871$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$49424$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46828$auto$opt_dff.cc:194:make_patterns_logic$21681, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$58880$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$58914$abc$49600$inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$58942$abc$49600$inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$58976$abc$49600$inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$59003$abc$49600$inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$59037$abc$49600$inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$59064$abc$49600$inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$59125$abc$48430$auto$opt_dff.cc:194:make_patterns_logic$21206, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$59140$abc$48119$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$59174$abc$49532$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$59209$abc$47799$auto$opt_dff.cc:194:make_patterns_logic$21227, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=$abc$62236$abc$45423$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$62236$abc$45375$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$60946$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$59350$abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$59380$abc$49600$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$61150$abc$49600$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  116 cells in clk=\HCLK, en=$abc$60654$abc$51950$inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$62402$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  100 cells in clk=\HCLK, en=$abc$61933$abc$53307$inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  536 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$62178$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$46478$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46453$auto$opt_dff.cc:194:make_patterns_logic$21758, arst=!\HRSTn, srst={ }
  142 cells in clk=\HCLK, en=$abc$59882$lo23, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$62236$abc$45337$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  130 cells in clk=\HCLK, en=$abc$64720$abc$45093$auto$opt_dff.cc:219:make_patterns_logic$22050, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$62236$abc$45477$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$59098$abc$49600$inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  41 cells in clk=\HCLK, en=$abc$62236$abc$45283$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$59882$lo07, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$47266$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$46504$auto$opt_dff.cc:194:make_patterns_logic$21773, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$64183$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  1732 cells in clk=\HCLK, en=$abc$62440$abc$50271$inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$59882$lo19, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=!$abc$59882$lo46, arst=!\HRSTn, srst={ }
  297 cells in clk=\HCLK, en=$abc$64319$abc$52287$auto$opt_dff.cc:219:make_patterns_logic$22167, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$64284$abc$48188$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$62236$abc$45511$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }

3.72.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$lo18, asynchronously reset by !\HRSTn
Extracted 37 gates and 69 wires to a netlist network with 32 inputs and 7 outputs.

3.72.2.1. Executing ABC.

3.72.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54876$auto$opt_dff.cc:194:make_patterns_logic$21968, asynchronously reset by !\HRSTn
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.72.3.1. Executing ABC.

3.72.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54903$abc$49815$auto$opt_dff.cc:194:make_patterns_logic$22124, asynchronously reset by !\HRSTn
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 3 outputs.

3.72.4.1. Executing ABC.

3.72.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54912$abc$48050$auto$opt_dff.cc:194:make_patterns_logic$21301, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 9 outputs.

3.72.5.1. Executing ABC.

3.72.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54927$abc$48657$auto$opt_dff.cc:194:make_patterns_logic$21959, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.72.6.1. Executing ABC.

3.72.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54937$abc$47652$auto$opt_dff.cc:194:make_patterns_logic$21375, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.72.7.1. Executing ABC.

3.72.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54958$abc$48338$auto$opt_dff.cc:194:make_patterns_logic$21185, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.72.8.1. Executing ABC.

3.72.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54979$abc$48035$auto$opt_dff.cc:194:make_patterns_logic$21298, asynchronously reset by !\HRSTn
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 11 outputs.

3.72.9.1. Executing ABC.

3.72.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54994$abc$48410$auto$opt_dff.cc:194:make_patterns_logic$21203, asynchronously reset by !\HRSTn
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 11 outputs.

3.72.10.1. Executing ABC.

3.72.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55009$abc$47784$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 6 outputs.

3.72.11.1. Executing ABC.

3.72.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61580$abc$48474$auto$opt_dff.cc:194:make_patterns_logic$21210, asynchronously reset by !\HRSTn
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 17 outputs.

3.72.12.1. Executing ABC.

3.72.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55035$abc$47738$auto$opt_dff.cc:194:make_patterns_logic$21396, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.72.13.1. Executing ABC.

3.72.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55050$abc$47955$auto$opt_dff.cc:194:make_patterns_logic$21280, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.72.14.1. Executing ABC.

3.72.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55071$abc$47724$auto$opt_dff.cc:194:make_patterns_logic$21393, asynchronously reset by !\HRSTn
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 11 outputs.

3.72.15.1. Executing ABC.

3.72.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55086$abc$49600$inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 49 wires to a netlist network with 24 inputs and 20 outputs.

3.72.16.1. Executing ABC.

3.72.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55114$abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 55 wires to a netlist network with 29 inputs and 19 outputs.

3.72.17.1. Executing ABC.

3.72.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55180$abc$53264$auto$opt_dff.cc:194:make_patterns_logic$22195, asynchronously reset by !\HRSTn
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 5 outputs.

3.72.18.1. Executing ABC.

3.72.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55196$abc$51902$auto$opt_dff.cc:194:make_patterns_logic$22130, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 9 outputs.

3.72.19.1. Executing ABC.

3.72.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55217$abc$53021$auto$opt_dff.cc:194:make_patterns_logic$22151, asynchronously reset by !\HRSTn
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.72.20.1. Executing ABC.

3.72.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55302$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22147, asynchronously reset by !\HRSTn
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 7 outputs.

3.72.21.1. Executing ABC.

3.72.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55316$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 23 outputs.

3.72.22.1. Executing ABC.

3.72.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55354$abc$53405$auto$opt_dff.cc:194:make_patterns_logic$22185, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.72.23.1. Executing ABC.

3.72.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55362$abc$51847$auto$opt_dff.cc:194:make_patterns_logic$22137, asynchronously reset by !\HRSTn
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 4 outputs.

3.72.24.1. Executing ABC.

3.72.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55392$abc$54860$auto$opt_dff.cc:194:make_patterns_logic$21974, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.72.25.1. Executing ABC.

3.72.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55400$auto$opt_dff.cc:194:make_patterns_logic$21884, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.72.26.1. Executing ABC.

3.72.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55410$abc$54868$auto$opt_dff.cc:194:make_patterns_logic$21971, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.72.27.1. Executing ABC.

3.72.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55418$auto$opt_dff.cc:194:make_patterns_logic$21881, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.72.28.1. Executing ABC.

3.72.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55426$auto$opt_dff.cc:194:make_patterns_logic$21896, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.72.29.1. Executing ABC.

3.72.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55434$abc$54844$auto$opt_dff.cc:194:make_patterns_logic$21980, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.72.30.1. Executing ABC.

3.72.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55442$auto$opt_dff.cc:194:make_patterns_logic$21878, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.72.31.1. Executing ABC.

3.72.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55450$auto$opt_dff.cc:194:make_patterns_logic$21890, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.72.32.1. Executing ABC.

3.72.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55458$abc$54852$auto$opt_dff.cc:194:make_patterns_logic$21977, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.72.33.1. Executing ABC.

3.72.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55466$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 18 outputs.

3.72.34.1. Executing ABC.

3.72.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55500$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.72.35.1. Executing ABC.

3.72.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55568$auto$opt_dff.cc:194:make_patterns_logic$21887, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.72.36.1. Executing ABC.

3.72.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55576$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 22 outputs.

3.72.37.1. Executing ABC.

3.72.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55614$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 38 wires to a netlist network with 14 inputs and 20 outputs.

3.72.38.1. Executing ABC.

3.72.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55690$auto$opt_dff.cc:194:make_patterns_logic$21965, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.72.39.1. Executing ABC.

3.72.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55698$auto$opt_dff.cc:194:make_patterns_logic$21962, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.72.40.1. Executing ABC.

3.72.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55706$abc$54569$auto$opt_dff.cc:219:make_patterns_logic$22192, asynchronously reset by !\HRSTn
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.72.41.1. Executing ABC.

3.72.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55711$abc$53531$inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 150 gates and 294 wires to a netlist network with 144 inputs and 24 outputs.

3.72.42.1. Executing ABC.

3.72.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55864$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 16 outputs.

3.72.43.1. Executing ABC.

3.72.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55898$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 22 outputs.

3.72.44.1. Executing ABC.

3.72.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55936$abc$49600$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 25 wires to a netlist network with 14 inputs and 10 outputs.

3.72.45.1. Executing ABC.

3.72.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55954$abc$49600$inst_wrapper.ctl_rf.c5bbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 47 wires to a netlist network with 17 inputs and 17 outputs.

3.72.46.1. Executing ABC.

3.72.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55995$abc$49600$inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 32 gates and 51 wires to a netlist network with 19 inputs and 17 outputs.

3.72.47.1. Executing ABC.

3.72.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56036$abc$49600$inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 47 wires to a netlist network with 17 inputs and 17 outputs.

3.72.48.1. Executing ABC.

3.72.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56077$abc$49600$inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 33 gates and 53 wires to a netlist network with 20 inputs and 17 outputs.

3.72.49.1. Executing ABC.

3.72.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56118$abc$49600$inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 31 gates and 49 wires to a netlist network with 18 inputs and 17 outputs.

3.72.50.1. Executing ABC.

3.72.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56200$abc$54839$auto$opt_dff.cc:219:make_patterns_logic$22158, asynchronously reset by !\HRSTn
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.72.51.1. Executing ABC.

3.72.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55374$abc$49600$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.72.52.1. Executing ABC.

3.72.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56205$abc$47609$auto$opt_dff.cc:194:make_patterns_logic$21360, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.72.53.1. Executing ABC.

3.72.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56212$abc$49600$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.72.54.1. Executing ABC.

3.72.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56230$abc$49600$inst_wrapper.ctl_rf.c7dbs_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 16 outputs.

3.72.55.1. Executing ABC.

3.72.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56263$abc$53279$inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 27 gates and 50 wires to a netlist network with 23 inputs and 11 outputs.

3.72.56.1. Executing ABC.

3.72.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56292$abc$54255$inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 29 gates and 55 wires to a netlist network with 26 inputs and 11 outputs.

3.72.57.1. Executing ABC.

3.72.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56321$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 18 outputs.

3.72.58.1. Executing ABC.

3.72.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56354$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 16 outputs.

3.72.59.1. Executing ABC.

3.72.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56388$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.72.60.1. Executing ABC.

3.72.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56422$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.72.61.1. Executing ABC.

3.72.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56453$abc$49600$inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 45 wires to a netlist network with 16 inputs and 17 outputs.

3.72.62.1. Executing ABC.

3.72.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56494$abc$49600$inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 34 gates and 55 wires to a netlist network with 21 inputs and 17 outputs.

3.72.63.1. Executing ABC.

3.72.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56535$abc$49600$inst_wrapper.ctl_rf.c1bbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 47 wires to a netlist network with 17 inputs and 17 outputs.

3.72.64.1. Executing ABC.

3.72.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56576$abc$49600$inst_wrapper.ctl_rf.c0dbs_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 38 wires to a netlist network with 12 inputs and 17 outputs.

3.72.65.1. Executing ABC.

3.72.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56658$auto$opt_dff.cc:194:make_patterns_logic$21893, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.72.66.1. Executing ABC.

3.72.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56666$abc$49600$inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 47 wires to a netlist network with 17 inputs and 17 outputs.

3.72.67.1. Executing ABC.

3.72.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56707$abc$49600$inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 45 wires to a netlist network with 16 inputs and 17 outputs.

3.72.68.1. Executing ABC.

3.72.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56748$abc$49600$inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 47 wires to a netlist network with 17 inputs and 17 outputs.

3.72.69.1. Executing ABC.

3.72.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56789$abc$49600$inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 31 gates and 49 wires to a netlist network with 18 inputs and 17 outputs.

3.72.70.1. Executing ABC.

3.72.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56871$abc$49600$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.72.71.1. Executing ABC.

3.72.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56889$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 16 outputs.

3.72.72.1. Executing ABC.

3.72.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56923$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.72.73.1. Executing ABC.

3.72.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56956$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 16 outputs.

3.72.74.1. Executing ABC.

3.72.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56988$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.72.75.1. Executing ABC.

3.72.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57026$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 38 wires to a netlist network with 14 inputs and 20 outputs.

3.72.76.1. Executing ABC.

3.72.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57064$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 22 outputs.

3.72.77.1. Executing ABC.

3.72.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57102$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 13 outputs.

3.72.78.1. Executing ABC.

3.72.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57133$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 15 outputs.

3.72.79.1. Executing ABC.

3.72.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57162$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.72.80.1. Executing ABC.

3.72.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57227$abc$49600$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.72.81.1. Executing ABC.

3.72.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57245$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 15 outputs.

3.72.82.1. Executing ABC.

3.72.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56617$abc$49600$inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 32 gates and 53 wires to a netlist network with 21 inputs and 19 outputs.

3.72.83.1. Executing ABC.

3.72.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55534$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 23 gates and 50 wires to a netlist network with 27 inputs and 17 outputs.

3.72.84.1. Executing ABC.

3.72.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57274$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 12 outputs.

3.72.85.1. Executing ABC.

3.72.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57302$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 23 gates and 51 wires to a netlist network with 28 inputs and 19 outputs.

3.72.86.1. Executing ABC.

3.72.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 23 wires to a netlist network with 13 inputs and 9 outputs.

3.72.87.1. Executing ABC.

3.72.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 12 outputs.

3.72.88.1. Executing ABC.

3.72.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.72.89.1. Executing ABC.

3.72.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 11 gates and 25 wires to a netlist network with 14 inputs and 10 outputs.

3.72.90.1. Executing ABC.

3.72.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57394$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 16 outputs.

3.72.91.1. Executing ABC.

3.72.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 17 outputs.

3.72.92.1. Executing ABC.

3.72.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57460$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 21 outputs.

3.72.93.1. Executing ABC.

3.72.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 15 outputs.

3.72.94.1. Executing ABC.

3.72.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55227$abc$53105$inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 80 gates and 116 wires to a netlist network with 36 inputs and 6 outputs.

3.72.95.1. Executing ABC.

3.72.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57531$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 42 wires to a netlist network with 23 inputs and 17 outputs.

3.72.96.1. Executing ABC.

3.72.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57864$abc$48265$auto$opt_dff.cc:194:make_patterns_logic$21170, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.72.97.1. Executing ABC.

3.72.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57871$abc$48063$auto$opt_dff.cc:194:make_patterns_logic$21305, asynchronously reset by !\HRSTn
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 16 outputs.

3.72.98.1. Executing ABC.

3.72.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57926$abc$48109$auto$opt_dff.cc:194:make_patterns_logic$21132, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.72.99.1. Executing ABC.

3.72.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62110$abc$47616$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 20 outputs.

3.72.100.1. Executing ABC.

3.72.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57936$abc$47912$auto$opt_dff.cc:194:make_patterns_logic$21265, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.72.101.1. Executing ABC.

3.72.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57195$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 34 wires to a netlist network with 19 inputs and 14 outputs.

3.72.102.1. Executing ABC.

3.72.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK
Extracted 146 gates and 203 wires to a netlist network with 57 inputs and 105 outputs.

3.72.103.1. Executing ABC.

3.72.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55652$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 22 outputs.

3.72.104.1. Executing ABC.

3.72.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, synchronously reset by $abc$59882$lo45
Extracted 145 gates and 181 wires to a netlist network with 36 inputs and 40 outputs.

3.72.105.1. Executing ABC.

3.72.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56830$abc$49600$inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 49 wires to a netlist network with 19 inputs and 19 outputs.

3.72.106.1. Executing ABC.

3.72.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58107$abc$49971$auto$opt_dff.cc:219:make_patterns_logic$22085, asynchronously reset by !\HRSTn
Extracted 157 gates and 193 wires to a netlist network with 36 inputs and 9 outputs.

3.72.107.1. Executing ABC.

3.72.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57901$abc$47976$auto$opt_dff.cc:194:make_patterns_logic$21283, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.72.108.1. Executing ABC.

3.72.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58268$abc$48359$auto$opt_dff.cc:194:make_patterns_logic$21188, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.72.109.1. Executing ABC.

3.72.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58293$abc$47844$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 17 outputs.

3.72.110.1. Executing ABC.

3.72.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58327$abc$47751$auto$opt_dff.cc:194:make_patterns_logic$21400, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 15 outputs.

3.72.111.1. Executing ABC.

3.72.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58357$abc$47673$auto$opt_dff.cc:194:make_patterns_logic$21378, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.72.112.1. Executing ABC.

3.72.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 14 outputs.

3.72.113.1. Executing ABC.

3.72.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61610$abc$48506$auto$opt_dff.cc:219:make_patterns_logic$22015, asynchronously reset by !\HRSTn
Extracted 159 gates and 200 wires to a netlist network with 41 inputs and 7 outputs.

3.72.114.1. Executing ABC.

3.72.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57565$inst_wrapper.m1_mux.mux_no_we, asynchronously reset by !\HRSTn
Extracted 260 gates and 478 wires to a netlist network with 218 inputs and 48 outputs.

3.72.115.1. Executing ABC.

3.72.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59653$abc$47575$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 39 wires to a netlist network with 22 inputs and 15 outputs.

3.72.116.1. Executing ABC.

3.72.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.72.117.1. Executing ABC.

3.72.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62146$abc$47698$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 44 wires to a netlist network with 24 inputs and 17 outputs.

3.72.118.1. Executing ABC.

3.72.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47389$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.72.119.1. Executing ABC.

3.72.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47300$auto$opt_dff.cc:194:make_patterns_logic$21455, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.72.120.1. Executing ABC.

3.72.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56159$abc$49600$inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 44 wires to a netlist network with 16 inputs and 18 outputs.

3.72.121.1. Executing ABC.

3.72.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55022$abc$48094$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.72.122.1. Executing ABC.

3.72.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46690$auto$opt_dff.cc:194:make_patterns_logic$21645, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.72.123.1. Executing ABC.

3.72.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46145$auto$opt_dff.cc:194:make_patterns_logic$21850, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.72.124.1. Executing ABC.

3.72.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46225$auto$opt_dff.cc:194:make_patterns_logic$21868, asynchronously reset by !\HRSTn
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 12 outputs.

3.72.125.1. Executing ABC.

3.72.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46240$auto$opt_dff.cc:194:make_patterns_logic$21871, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.72.126.1. Executing ABC.

3.72.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46262$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 7 outputs.

3.72.127.1. Executing ABC.

3.72.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46432$auto$opt_dff.cc:194:make_patterns_logic$21755, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.72.128.1. Executing ABC.

3.72.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53531$inst_wrapper.de.de_mllp_we, asynchronously reset by !\HRSTn
Extracted 195 gates and 379 wires to a netlist network with 184 inputs and 136 outputs.

3.72.129.1. Executing ABC.

3.72.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 15 outputs.

3.72.130.1. Executing ABC.

3.72.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47423$auto$opt_dff.cc:194:make_patterns_logic$21488, asynchronously reset by !\HRSTn
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 11 outputs.

3.72.131.1. Executing ABC.

3.72.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47364$auto$opt_dff.cc:194:make_patterns_logic$21473, asynchronously reset by !\HRSTn
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.72.132.1. Executing ABC.

3.72.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47343$auto$opt_dff.cc:194:make_patterns_logic$21470, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.72.133.1. Executing ABC.

3.72.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$62236$abc$47232$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 16 outputs.

3.72.134.1. Executing ABC.

3.72.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47196$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 17 outputs.

3.72.135.1. Executing ABC.

3.72.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47187$auto$opt_dff.cc:194:make_patterns_logic$21417, asynchronously reset by !\HRSTn
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.72.136.1. Executing ABC.

3.72.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47140$auto$opt_dff.cc:194:make_patterns_logic$21590, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 15 outputs.

3.72.137.1. Executing ABC.

3.72.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47172$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.72.138.1. Executing ABC.

3.72.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49461$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 20 outputs.

3.72.139.1. Executing ABC.

3.72.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47127$auto$opt_dff.cc:194:make_patterns_logic$21586, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.72.140.1. Executing ABC.

3.72.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$21103, asynchronously reset by !\HRSTn
Extracted 26 gates and 50 wires to a netlist network with 24 inputs and 20 outputs.

3.72.141.1. Executing ABC.

3.72.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 14 gates and 31 wires to a netlist network with 17 inputs and 11 outputs.

3.72.142.1. Executing ABC.

3.72.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46102$auto$opt_dff.cc:194:make_patterns_logic$21835, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.72.143.1. Executing ABC.

3.72.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58382$abc$49823$auto$opt_dff.cc:219:make_patterns_logic$22120, asynchronously reset by !\HRSTn
Extracted 146 gates and 174 wires to a netlist network with 28 inputs and 6 outputs.

3.72.144.1. Executing ABC.

3.72.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58534$abc$49600$inst_wrapper.ctl_rf.c6bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 15 outputs.

3.72.145.1. Executing ABC.

3.72.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58563$abc$49600$inst_wrapper.ctl_rf.c5bbs_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.72.146.1. Executing ABC.

3.72.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58597$abc$49600$inst_wrapper.ctl_rf.c4bbs_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.72.147.1. Executing ABC.

3.72.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58624$abc$49600$inst_wrapper.ctl_rf.c3bbs_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.72.148.1. Executing ABC.

3.72.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58658$abc$49600$inst_wrapper.ctl_rf.c2bbs_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.72.149.1. Executing ABC.

3.72.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58685$abc$49600$inst_wrapper.ctl_rf.c1bbs_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.72.150.1. Executing ABC.

3.72.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.72.151.1. Executing ABC.

3.72.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58719$abc$49600$inst_wrapper.ctl_rf.c0bbs_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.72.152.1. Executing ABC.

3.72.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58746$abc$48154$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 19 outputs.

3.72.153.1. Executing ABC.

3.72.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58780$abc$48443$auto$opt_dff.cc:194:make_patterns_logic$21115, asynchronously reset by !\HRSTn
Extracted 22 gates and 35 wires to a netlist network with 13 inputs and 16 outputs.

3.72.154.1. Executing ABC.

3.72.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54884$abc$49600$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 29 wires to a netlist network with 17 inputs and 10 outputs.

3.72.155.1. Executing ABC.

3.72.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58810$abc$47808$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 17 outputs.

3.72.156.1. Executing ABC.

3.72.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58843$abc$49566$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 20 outputs.

3.72.157.1. Executing ABC.

3.72.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46813$auto$opt_dff.cc:194:make_patterns_logic$21678, asynchronously reset by !\HRSTn
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 12 outputs.

3.72.158.1. Executing ABC.

3.72.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46754$auto$opt_dff.cc:194:make_patterns_logic$21663, asynchronously reset by !\HRSTn
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.72.159.1. Executing ABC.

3.72.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46733$auto$opt_dff.cc:194:make_patterns_logic$21660, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.72.160.1. Executing ABC.

3.72.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46656$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 16 outputs.

3.72.161.1. Executing ABC.

3.72.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$62236$abc$46622$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.72.162.1. Executing ABC.

3.72.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46586$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 17 outputs.

3.72.163.1. Executing ABC.

3.72.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46577$auto$opt_dff.cc:194:make_patterns_logic$21607, asynchronously reset by !\HRSTn
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.72.164.1. Executing ABC.

3.72.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46530$auto$opt_dff.cc:194:make_patterns_logic$21780, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 15 outputs.

3.72.165.1. Executing ABC.

3.72.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46562$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.72.166.1. Executing ABC.

3.72.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49390$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 20 outputs.

3.72.167.1. Executing ABC.

3.72.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46517$auto$opt_dff.cc:194:make_patterns_logic$21776, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 8 outputs.

3.72.168.1. Executing ABC.

3.72.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46166$auto$opt_dff.cc:194:make_patterns_logic$21853, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.72.169.1. Executing ABC.

3.72.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46191$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 48 wires to a netlist network with 26 inputs and 19 outputs.

3.72.170.1. Executing ABC.

3.72.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46253$auto$opt_dff.cc:194:make_patterns_logic$21875, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.72.171.1. Executing ABC.

3.72.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46277$auto$opt_dff.cc:194:make_patterns_logic$21702, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.72.172.1. Executing ABC.

3.72.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46286$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 18 outputs.

3.72.173.1. Executing ABC.

3.72.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$62236$abc$46321$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.72.174.1. Executing ABC.

3.72.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49353$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, asynchronously reset by !\HRSTn
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 20 outputs.

3.72.175.1. Executing ABC.

3.72.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46355$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 13 outputs.

3.72.176.1. Executing ABC.

3.72.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46389$auto$opt_dff.cc:194:make_patterns_logic$21740, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.72.177.1. Executing ABC.

3.72.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$62236$abc$45545$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.72.178.1. Executing ABC.

3.72.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60903$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 16 outputs.

3.72.179.1. Executing ABC.

3.72.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54576$auto$opt_dff.cc:219:make_patterns_logic$22172, asynchronously reset by !\HRSTn
Extracted 269 gates and 380 wires to a netlist network with 111 inputs and 35 outputs.

3.72.180.1. Executing ABC.

3.72.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$21097, asynchronously reset by !\HRSTn
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 9 outputs.

3.72.181.1. Executing ABC.

3.72.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61281$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 44 wires to a netlist network with 24 inputs and 16 outputs.

3.72.182.1. Executing ABC.

3.72.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45849$auto$opt_dff.cc:194:make_patterns_logic$21094, asynchronously reset by !\HRSTn
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs.

3.72.183.1. Executing ABC.

3.72.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45855$inst_wrapper.de.ld_upk_cnt0, asynchronously reset by !\HRSTn
Extracted 98 gates and 166 wires to a netlist network with 68 inputs and 30 outputs.

3.72.184.1. Executing ABC.

3.72.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45958$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 7 outputs.

3.72.185.1. Executing ABC.

3.72.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45977$auto$opt_dff.cc:194:make_patterns_logic$21797, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.72.186.1. Executing ABC.

3.72.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45986$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 34 gates and 66 wires to a netlist network with 32 inputs and 24 outputs.

3.72.187.1. Executing ABC.

3.72.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$62236$abc$46034$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.72.188.1. Executing ABC.

3.72.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49600$inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 20 outputs.

3.72.189.1. Executing ABC.

3.72.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46068$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 15 outputs.

3.72.190.1. Executing ABC.

3.72.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59490$abc$53182$auto$opt_dff.cc:219:make_patterns_logic$22204, asynchronously reset by !\HRSTn
Extracted 164 gates and 332 wires to a netlist network with 168 inputs and 53 outputs.

3.72.191.1. Executing ABC.

3.72.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61863$abc$48302$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 40 wires to a netlist network with 16 inputs and 19 outputs.

3.72.192.1. Executing ABC.

3.72.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 15 outputs.

3.72.193.1. Executing ABC.

3.72.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61794$abc$47919$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 19 outputs.

3.72.194.1. Executing ABC.

3.72.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61761$abc$48001$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.72.195.1. Executing ABC.

3.72.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59687$abc$52756$inst_wrapper.ahb_mst1.mx_cmd, asynchronously reset by !\HRSTn
Extracted 109 gates and 179 wires to a netlist network with 70 inputs and 44 outputs.

3.72.196.1. Executing ABC.

3.72.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.72.197.1. Executing ABC.

3.72.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61382$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 14 outputs.

3.72.198.1. Executing ABC.

3.72.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$61190$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 38 wires to a netlist network with 14 inputs and 20 outputs.

3.72.199.1. Executing ABC.

3.72.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$59848$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 13 outputs.

3.72.200.1. Executing ABC.

3.72.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59813$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 48 wires to a netlist network with 26 inputs and 16 outputs.

3.72.201.1. Executing ABC.

yosys> abc -dff

3.73. Executing ABC pass (technology mapping using ABC).

3.73.1. Summary of detected clock domains:
  37 cells in clk=\HCLK, en=$abc$59882$lo18, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$65143$abc$54876$auto$opt_dff.cc:194:make_patterns_logic$21968, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$65154$abc$54903$abc$49815$auto$opt_dff.cc:194:make_patterns_logic$22124, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$65163$abc$54912$abc$48050$auto$opt_dff.cc:194:make_patterns_logic$21301, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65177$abc$54927$abc$48657$auto$opt_dff.cc:194:make_patterns_logic$21959, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65185$abc$54937$abc$47652$auto$opt_dff.cc:194:make_patterns_logic$21375, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65206$abc$54958$abc$48338$auto$opt_dff.cc:194:make_patterns_logic$21185, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$65227$abc$54979$abc$48035$auto$opt_dff.cc:194:make_patterns_logic$21298, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$65243$abc$54994$abc$48410$auto$opt_dff.cc:194:make_patterns_logic$21203, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$65259$abc$55009$abc$47784$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$65273$abc$61580$abc$48474$auto$opt_dff.cc:194:make_patterns_logic$21210, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$65305$abc$55035$abc$47738$auto$opt_dff.cc:194:make_patterns_logic$21396, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65319$abc$55050$abc$47955$auto$opt_dff.cc:194:make_patterns_logic$21280, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$65340$abc$55071$abc$47724$auto$opt_dff.cc:194:make_patterns_logic$21393, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$65356$abc$55086$abc$49600$inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$65422$abc$55180$abc$53264$auto$opt_dff.cc:194:make_patterns_logic$22195, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$65438$abc$55196$abc$51902$auto$opt_dff.cc:194:make_patterns_logic$22130, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$65459$abc$55217$abc$53021$auto$opt_dff.cc:194:make_patterns_logic$22151, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$65470$abc$55302$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22147, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$65526$abc$55354$abc$53405$auto$opt_dff.cc:194:make_patterns_logic$22185, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$65534$abc$55362$abc$51847$auto$opt_dff.cc:194:make_patterns_logic$22137, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65546$abc$55392$abc$54860$auto$opt_dff.cc:194:make_patterns_logic$21974, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$65554$abc$55400$auto$opt_dff.cc:194:make_patterns_logic$21884, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65565$abc$55410$abc$54868$auto$opt_dff.cc:194:make_patterns_logic$21971, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65573$abc$55418$auto$opt_dff.cc:194:make_patterns_logic$21881, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$65581$abc$55426$auto$opt_dff.cc:194:make_patterns_logic$21896, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65589$abc$55434$abc$54844$auto$opt_dff.cc:194:make_patterns_logic$21980, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65597$abc$55442$auto$opt_dff.cc:194:make_patterns_logic$21878, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65605$abc$55450$auto$opt_dff.cc:194:make_patterns_logic$21890, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$65613$abc$55458$abc$54852$auto$opt_dff.cc:194:make_patterns_logic$21977, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$65621$abc$55466$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$67826$abc$55500$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65689$abc$55568$auto$opt_dff.cc:194:make_patterns_logic$21887, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$65697$abc$55576$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65773$abc$55690$auto$opt_dff.cc:194:make_patterns_logic$21965, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65781$abc$55698$auto$opt_dff.cc:194:make_patterns_logic$21962, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65789$abc$55706$abc$54569$auto$opt_dff.cc:219:make_patterns_logic$22192, arst=!\HRSTn, srst={ }
  151 cells in clk=\HCLK, en=$abc$65798$abc$55711$abc$53531$inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$65954$abc$55864$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$65987$abc$55898$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$66026$abc$55936$abc$49600$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$67826$abc$55954$abc$49600$inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$67826$abc$55995$abc$49600$inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$67826$abc$56036$abc$49600$inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$67826$abc$56077$abc$49600$inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  2 cells in clk=\HCLK, en=$abc$66245$abc$56200$abc$54839$auto$opt_dff.cc:219:make_patterns_logic$22158, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$66268$abc$56205$abc$47609$auto$opt_dff.cc:194:make_patterns_logic$21360, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$66275$abc$56212$abc$49600$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$66326$abc$56263$abc$53279$inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$66353$abc$56292$abc$54255$inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$66385$abc$56321$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$67826$abc$56354$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$67826$abc$56388$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$67826$abc$56422$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$67826$abc$56453$abc$49600$inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$67826$abc$56494$abc$49600$inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$67826$abc$56535$abc$49600$inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$67826$abc$56576$abc$49600$inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$66672$abc$56658$auto$opt_dff.cc:194:make_patterns_logic$21893, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$67826$abc$56666$abc$49600$inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$67826$abc$56707$abc$49600$inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$67826$abc$56748$abc$49600$inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$67826$abc$56789$abc$49600$inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$66840$abc$56871$abc$49600$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$66858$abc$56889$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$67826$abc$56923$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$66921$abc$56956$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$66954$abc$56988$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$67826$abc$57026$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$67029$abc$57064$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$67068$abc$57102$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$67098$abc$57133$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$67826$abc$57162$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$67160$abc$57227$abc$49600$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$67178$abc$57245$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$67210$abc$56617$abc$49600$inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$67826$abc$55614$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$67252$abc$55534$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$67286$abc$57274$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$67351$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$67369$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$67398$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$67431$abc$62236$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$67458$abc$57394$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$67491$abc$62236$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$67525$abc$57460$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$65486$abc$55316$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$67315$abc$57302$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  74 cells in clk=\HCLK, en=$abc$67595$abc$55227$abc$53105$inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$67563$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$67670$abc$57531$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$67704$abc$57864$abc$48265$auto$opt_dff.cc:194:make_patterns_logic$21170, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$67742$abc$57926$abc$48109$auto$opt_dff.cc:194:make_patterns_logic$21132, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$67751$abc$62110$abc$47616$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$67788$abc$57936$abc$47912$auto$opt_dff.cc:194:make_patterns_logic$21265, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$67795$abc$57195$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$67995$abc$55652$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  157 cells in clk=\HCLK, en={ }, arst={ }, srst=$abc$59882$lo45
  28 cells in clk=\HCLK, en=$abc$68181$abc$56830$abc$49600$inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  147 cells in clk=\HCLK, en=$abc$68223$abc$58107$abc$49971$auto$opt_dff.cc:219:make_patterns_logic$22085, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$68372$abc$57901$abc$47976$auto$opt_dff.cc:194:make_patterns_logic$21283, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$68397$abc$58268$abc$48359$auto$opt_dff.cc:194:make_patterns_logic$21188, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$68422$abc$58293$abc$47844$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$68486$abc$58357$abc$47673$auto$opt_dff.cc:194:make_patterns_logic$21378, arst=!\HRSTn, srst={ }
  154 cells in clk=\HCLK, en=$abc$68542$abc$61610$abc$48506$auto$opt_dff.cc:219:make_patterns_logic$22015, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$66293$abc$56230$abc$49600$inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$66250$abc$55374$abc$49600$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  250 cells in clk=\HCLK, en=$abc$68702$abc$57565$inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$68954$abc$59653$abc$47575$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$68986$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$69019$abc$62146$abc$47698$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$69086$abc$47300$auto$opt_dff.cc:194:make_patterns_logic$21455, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$69148$abc$46690$auto$opt_dff.cc:194:make_patterns_logic$21645, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$69155$abc$46145$auto$opt_dff.cc:194:make_patterns_logic$21850, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$69176$abc$46225$auto$opt_dff.cc:194:make_patterns_logic$21868, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$69192$abc$46240$auto$opt_dff.cc:194:make_patterns_logic$21871, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$69222$abc$46432$auto$opt_dff.cc:194:make_patterns_logic$21755, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$69458$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$69490$abc$47423$auto$opt_dff.cc:194:make_patterns_logic$21488, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$69505$abc$47364$auto$opt_dff.cc:194:make_patterns_logic$21473, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$69053$abc$47389$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$69530$abc$47343$auto$opt_dff.cc:194:make_patterns_logic$21470, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$47232$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$69093$abc$56159$abc$49600$inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$69617$abc$47187$auto$opt_dff.cc:194:make_patterns_logic$21417, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$69627$abc$47140$auto$opt_dff.cc:194:make_patterns_logic$21590, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$69657$abc$47172$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$69584$abc$47196$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$69708$abc$47127$auto$opt_dff.cc:194:make_patterns_logic$21586, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$21103, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$69772$abc$46102$auto$opt_dff.cc:194:make_patterns_logic$21835, arst=!\HRSTn, srst={ }
  134 cells in clk=\HCLK, en=$abc$69779$abc$58382$abc$49823$auto$opt_dff.cc:219:make_patterns_logic$22120, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$69914$abc$58534$abc$49600$inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$69946$abc$58563$abc$49600$inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$69980$abc$58597$abc$49600$inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$70010$abc$58624$abc$49600$inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$70044$abc$58658$abc$49600$inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$70074$abc$58685$abc$49600$inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$70106$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$70144$abc$58719$abc$49600$inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$67711$abc$57871$abc$48063$auto$opt_dff.cc:194:make_patterns_logic$21305, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$70178$abc$58746$abc$48154$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$70245$abc$54884$abc$49600$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$70264$abc$58810$abc$47808$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  199 cells in clk=\HCLK, en=$abc$69243$abc$53531$inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$67826$abc$56118$abc$49600$inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$70297$abc$58843$abc$49566$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$70334$abc$46813$auto$opt_dff.cc:194:make_patterns_logic$21678, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$69134$abc$55022$abc$48094$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$70375$abc$46733$auto$opt_dff.cc:194:make_patterns_logic$21660, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$70396$abc$46656$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$46622$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$70495$abc$46577$auto$opt_dff.cc:194:make_patterns_logic$21607, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$70505$abc$46530$auto$opt_dff.cc:194:make_patterns_logic$21780, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$70535$abc$46562$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$70462$abc$46586$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$70586$abc$46517$auto$opt_dff.cc:194:make_patterns_logic$21776, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$70600$abc$46166$auto$opt_dff.cc:194:make_patterns_logic$21853, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$70625$abc$46191$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$70661$abc$46253$auto$opt_dff.cc:194:make_patterns_logic$21875, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$70669$abc$46277$auto$opt_dff.cc:194:make_patterns_logic$21702, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$70678$abc$46286$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$46321$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$70745$abc$49353$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$70782$abc$46355$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$70812$abc$46389$auto$opt_dff.cc:194:make_patterns_logic$21740, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$45545$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$70845$abc$60903$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  240 cells in clk=\HCLK, en=$abc$70878$abc$54576$auto$opt_dff.cc:219:make_patterns_logic$22172, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$21097, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$71165$abc$61281$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$71198$abc$45849$auto$opt_dff.cc:194:make_patterns_logic$21094, arst=!\HRSTn, srst={ }
  97 cells in clk=\HCLK, en=$abc$71204$abc$45855$inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$71301$abc$45958$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$71316$abc$45977$auto$opt_dff.cc:194:make_patterns_logic$21797, arst=!\HRSTn, srst={ }
  34 cells in clk=\HCLK, en=$abc$71325$abc$45986$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$46034$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$71398$abc$49600$inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$69752$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$71437$abc$46068$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  163 cells in clk=\HCLK, en=$abc$71469$abc$59490$abc$53182$auto$opt_dff.cc:219:make_patterns_logic$22204, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$71638$abc$61863$abc$48302$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$71674$abc$62236$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$71706$abc$61794$abc$47919$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$71742$abc$61761$abc$48001$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$71897$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$71935$abc$61382$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$67826$abc$61190$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$67826$abc$59848$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$55148$abc$49600$inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  173 cells in clk=\HCLK, en=$abc$60472$abc$54366$auto$opt_dff.cc:219:make_patterns_logic$22209, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$46396$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$62070$abc$48222$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22134, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$70214$abc$58780$abc$48443$auto$opt_dff.cc:194:make_patterns_logic$21115, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$61830$abc$47878$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$47087$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  65 cells in clk=\HCLK, en=$abc$46998$auto$opt_dff.cc:194:make_patterns_logic$21550, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$46109$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$61899$abc$48384$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$46779$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47541$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47506$inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$47497$auto$opt_dff.cc:194:make_patterns_logic$21322, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47451$auto$opt_dff.cc:194:make_patterns_logic$21495, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47482$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$49495$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47438$auto$opt_dff.cc:194:make_patterns_logic$21491, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$62208$abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$47307$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$46697$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$69671$abc$49461$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$47113$auto$opt_dff.cc:194:make_patterns_logic$21583, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47062$auto$opt_dff.cc:194:make_patterns_logic$21568, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47041$auto$opt_dff.cc:194:make_patterns_logic$21565, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$47005$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$46964$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$46930$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46895$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$46886$auto$opt_dff.cc:194:make_patterns_logic$21512, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46841$auto$opt_dff.cc:194:make_patterns_logic$21685, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46871$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49424$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46828$auto$opt_dff.cc:194:make_patterns_logic$21681, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$58880$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$58914$abc$49600$inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$58942$abc$49600$inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$58976$abc$49600$inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$59003$abc$49600$inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$59037$abc$49600$inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$59064$abc$49600$inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$59125$abc$48430$auto$opt_dff.cc:194:make_patterns_logic$21206, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$59140$abc$48119$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$59174$abc$49532$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$59209$abc$47799$auto$opt_dff.cc:194:make_patterns_logic$21227, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=$abc$62236$abc$45423$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$45375$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$60946$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$68511$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$59350$abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$59380$abc$49600$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$61150$abc$49600$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  113 cells in clk=\HCLK, en=$abc$60654$abc$51950$inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$62402$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  108 cells in clk=\HCLK, en=$abc$61933$abc$53307$inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  542 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$62236$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$62178$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$65386$abc$55114$abc$49600$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$46478$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46453$auto$opt_dff.cc:194:make_patterns_logic$21758, arst=!\HRSTn, srst={ }
  140 cells in clk=\HCLK, en=$abc$59882$lo23, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$62236$abc$45337$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  136 cells in clk=\HCLK, en=$abc$64720$abc$45093$auto$opt_dff.cc:219:make_patterns_logic$22050, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$62236$abc$45477$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$59098$abc$49600$inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  38 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$45283$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$59882$lo07, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$47266$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$46504$auto$opt_dff.cc:194:make_patterns_logic$21773, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$67826$abc$62236$abc$45511$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$68456$abc$58327$abc$47751$auto$opt_dff.cc:194:make_patterns_logic$21400, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$70549$abc$49390$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$64183$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  1732 cells in clk=\HCLK, en=$abc$62440$abc$50271$inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$59882$lo19, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=!$abc$59882$lo46, arst=!\HRSTn, srst={ }
  162 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  321 cells in clk=\HCLK, en=$abc$64319$abc$52287$auto$opt_dff.cc:219:make_patterns_logic$22167, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$64284$abc$48188$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$70350$abc$46754$auto$opt_dff.cc:194:make_patterns_logic$21663, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$69207$abc$46262$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  119 cells in clk=\HCLK, en=$abc$59687$abc$52756$inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$72033$abc$59813$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }

3.73.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$lo18, asynchronously reset by !\HRSTn
Extracted 37 gates and 69 wires to a netlist network with 32 inputs and 7 outputs.

3.73.2.1. Executing ABC.

3.73.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65143$abc$54876$auto$opt_dff.cc:194:make_patterns_logic$21968, asynchronously reset by !\HRSTn
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.73.3.1. Executing ABC.

3.73.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65154$abc$54903$abc$49815$auto$opt_dff.cc:194:make_patterns_logic$22124, asynchronously reset by !\HRSTn
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 3 outputs.

3.73.4.1. Executing ABC.

3.73.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65163$abc$54912$abc$48050$auto$opt_dff.cc:194:make_patterns_logic$21301, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 9 outputs.

3.73.5.1. Executing ABC.

3.73.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65177$abc$54927$abc$48657$auto$opt_dff.cc:194:make_patterns_logic$21959, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.73.6.1. Executing ABC.

3.73.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65185$abc$54937$abc$47652$auto$opt_dff.cc:194:make_patterns_logic$21375, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.73.7.1. Executing ABC.

3.73.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65206$abc$54958$abc$48338$auto$opt_dff.cc:194:make_patterns_logic$21185, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.73.8.1. Executing ABC.

3.73.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65227$abc$54979$abc$48035$auto$opt_dff.cc:194:make_patterns_logic$21298, asynchronously reset by !\HRSTn
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 10 outputs.

3.73.9.1. Executing ABC.

3.73.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65243$abc$54994$abc$48410$auto$opt_dff.cc:194:make_patterns_logic$21203, asynchronously reset by !\HRSTn
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 10 outputs.

3.73.10.1. Executing ABC.

3.73.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65259$abc$55009$abc$47784$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.73.11.1. Executing ABC.

3.73.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65273$abc$61580$abc$48474$auto$opt_dff.cc:194:make_patterns_logic$21210, asynchronously reset by !\HRSTn
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 16 outputs.

3.73.12.1. Executing ABC.

3.73.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65305$abc$55035$abc$47738$auto$opt_dff.cc:194:make_patterns_logic$21396, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.73.13.1. Executing ABC.

3.73.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65319$abc$55050$abc$47955$auto$opt_dff.cc:194:make_patterns_logic$21280, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.73.14.1. Executing ABC.

3.73.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65340$abc$55071$abc$47724$auto$opt_dff.cc:194:make_patterns_logic$21393, asynchronously reset by !\HRSTn
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 10 outputs.

3.73.15.1. Executing ABC.

3.73.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65356$abc$55086$abc$49600$inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 49 wires to a netlist network with 24 inputs and 20 outputs.

3.73.16.1. Executing ABC.

3.73.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65422$abc$55180$abc$53264$auto$opt_dff.cc:194:make_patterns_logic$22195, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 4 outputs.

3.73.17.1. Executing ABC.

3.73.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65438$abc$55196$abc$51902$auto$opt_dff.cc:194:make_patterns_logic$22130, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 9 outputs.

3.73.18.1. Executing ABC.

3.73.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65459$abc$55217$abc$53021$auto$opt_dff.cc:194:make_patterns_logic$22151, asynchronously reset by !\HRSTn
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.73.19.1. Executing ABC.

3.73.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65470$abc$55302$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22147, asynchronously reset by !\HRSTn
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 7 outputs.

3.73.20.1. Executing ABC.

3.73.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65526$abc$55354$abc$53405$auto$opt_dff.cc:194:make_patterns_logic$22185, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.73.21.1. Executing ABC.

3.73.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65534$abc$55362$abc$51847$auto$opt_dff.cc:194:make_patterns_logic$22137, asynchronously reset by !\HRSTn
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 4 outputs.

3.73.22.1. Executing ABC.

3.73.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65546$abc$55392$abc$54860$auto$opt_dff.cc:194:make_patterns_logic$21974, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.73.23.1. Executing ABC.

3.73.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65554$abc$55400$auto$opt_dff.cc:194:make_patterns_logic$21884, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.73.24.1. Executing ABC.

3.73.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65565$abc$55410$abc$54868$auto$opt_dff.cc:194:make_patterns_logic$21971, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.73.25.1. Executing ABC.

3.73.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65573$abc$55418$auto$opt_dff.cc:194:make_patterns_logic$21881, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.73.26.1. Executing ABC.

3.73.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65581$abc$55426$auto$opt_dff.cc:194:make_patterns_logic$21896, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

3.73.27.1. Executing ABC.

3.73.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65589$abc$55434$abc$54844$auto$opt_dff.cc:194:make_patterns_logic$21980, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.73.28.1. Executing ABC.

3.73.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65597$abc$55442$auto$opt_dff.cc:194:make_patterns_logic$21878, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.73.29.1. Executing ABC.

3.73.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65605$abc$55450$auto$opt_dff.cc:194:make_patterns_logic$21890, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.73.30.1. Executing ABC.

3.73.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65613$abc$55458$abc$54852$auto$opt_dff.cc:194:make_patterns_logic$21977, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.73.31.1. Executing ABC.

3.73.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65621$abc$55466$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.73.32.1. Executing ABC.

3.73.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$55500$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 18 outputs.

3.73.33.1. Executing ABC.

3.73.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65689$abc$55568$auto$opt_dff.cc:194:make_patterns_logic$21887, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.73.34.1. Executing ABC.

3.73.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65697$abc$55576$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 38 wires to a netlist network with 14 inputs and 20 outputs.

3.73.35.1. Executing ABC.

3.73.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65773$abc$55690$auto$opt_dff.cc:194:make_patterns_logic$21965, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.73.36.1. Executing ABC.

3.73.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65781$abc$55698$auto$opt_dff.cc:194:make_patterns_logic$21962, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.73.37.1. Executing ABC.

3.73.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65789$abc$55706$abc$54569$auto$opt_dff.cc:219:make_patterns_logic$22192, asynchronously reset by !\HRSTn
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.73.38.1. Executing ABC.

3.73.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65798$abc$55711$abc$53531$inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 151 gates and 297 wires to a netlist network with 146 inputs and 25 outputs.

3.73.39.1. Executing ABC.

3.73.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65954$abc$55864$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 42 wires to a netlist network with 23 inputs and 18 outputs.

3.73.40.1. Executing ABC.

3.73.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65987$abc$55898$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 22 outputs.

3.73.41.1. Executing ABC.

3.73.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66026$abc$55936$abc$49600$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 8 outputs.

3.73.42.1. Executing ABC.

3.73.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$55954$abc$49600$inst_wrapper.ctl_rf.c5bbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 19 outputs.

3.73.43.1. Executing ABC.

3.73.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$55995$abc$49600$inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 19 outputs.

3.73.44.1. Executing ABC.

3.73.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56036$abc$49600$inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 19 outputs.

3.73.45.1. Executing ABC.

3.73.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56077$abc$49600$inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 19 outputs.

3.73.46.1. Executing ABC.

3.73.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66245$abc$56200$abc$54839$auto$opt_dff.cc:219:make_patterns_logic$22158, asynchronously reset by !\HRSTn
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.73.47.1. Executing ABC.

3.73.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66268$abc$56205$abc$47609$auto$opt_dff.cc:194:make_patterns_logic$21360, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.73.48.1. Executing ABC.

3.73.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66275$abc$56212$abc$49600$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 8 outputs.

3.73.49.1. Executing ABC.

3.73.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66326$abc$56263$abc$53279$inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 26 gates and 49 wires to a netlist network with 23 inputs and 11 outputs.

3.73.50.1. Executing ABC.

3.73.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66353$abc$56292$abc$54255$inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 27 gates and 50 wires to a netlist network with 23 inputs and 8 outputs.

3.73.51.1. Executing ABC.

3.73.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66385$abc$56321$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 16 outputs.

3.73.52.1. Executing ABC.

3.73.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56354$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 18 outputs.

3.73.53.1. Executing ABC.

3.73.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56388$abc$49600$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 18 outputs.

3.73.54.1. Executing ABC.

3.73.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56422$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 11 outputs.

3.73.55.1. Executing ABC.

3.73.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56453$abc$49600$inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 19 outputs.

3.73.56.1. Executing ABC.

3.73.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56494$abc$49600$inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 19 outputs.

3.73.57.1. Executing ABC.

3.73.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56535$abc$49600$inst_wrapper.ctl_rf.c1bbs_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 44 wires to a netlist network with 18 inputs and 19 outputs.

3.73.58.1. Executing ABC.

3.73.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56576$abc$49600$inst_wrapper.ctl_rf.c0dbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 19 outputs.

3.73.59.1. Executing ABC.

3.73.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66672$abc$56658$auto$opt_dff.cc:194:make_patterns_logic$21893, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.73.60.1. Executing ABC.

3.73.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56666$abc$49600$inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 21 inputs and 20 outputs.

3.73.61.1. Executing ABC.

3.73.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56707$abc$49600$inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 31 gates and 54 wires to a netlist network with 23 inputs and 19 outputs.

3.73.62.1. Executing ABC.

3.73.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56748$abc$49600$inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 21 inputs and 20 outputs.

3.73.63.1. Executing ABC.

3.73.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56789$abc$49600$inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 42 wires to a netlist network with 17 inputs and 19 outputs.

3.73.64.1. Executing ABC.

3.73.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66840$abc$56871$abc$49600$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.73.65.1. Executing ABC.

3.73.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66858$abc$56889$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 15 outputs.

3.73.66.1. Executing ABC.

3.73.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56923$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 18 outputs.

3.73.67.1. Executing ABC.

3.73.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66921$abc$56956$abc$49600$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.73.68.1. Executing ABC.

3.73.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66954$abc$56988$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 38 wires to a netlist network with 14 inputs and 20 outputs.

3.73.69.1. Executing ABC.

3.73.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$57026$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 22 outputs.

3.73.70.1. Executing ABC.

3.73.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67029$abc$57064$abc$49600$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 26 gates and 42 wires to a netlist network with 16 inputs and 20 outputs.

3.73.71.1. Executing ABC.

3.73.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67068$abc$57102$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 15 outputs.

3.73.72.1. Executing ABC.

3.73.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67098$abc$57133$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 14 outputs.

3.73.73.1. Executing ABC.

3.73.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$57162$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 17 outputs.

3.73.74.1. Executing ABC.

3.73.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67160$abc$57227$abc$49600$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.73.75.1. Executing ABC.

3.73.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67178$abc$57245$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 17 outputs.

3.73.76.1. Executing ABC.

3.73.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67210$abc$56617$abc$49600$inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 18 outputs.

3.73.77.1. Executing ABC.

3.73.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$55614$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 21 outputs.

3.73.78.1. Executing ABC.

3.73.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67252$abc$55534$abc$49600$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 36 wires to a netlist network with 20 inputs and 12 outputs.

3.73.79.1. Executing ABC.

3.73.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67286$abc$57274$abc$49600$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.73.80.1. Executing ABC.

3.73.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67351$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.73.81.1. Executing ABC.

3.73.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67369$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 15 outputs.

3.73.82.1. Executing ABC.

3.73.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67398$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 12 outputs.

3.73.83.1. Executing ABC.

3.73.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67431$abc$62236$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 11 outputs.

3.73.84.1. Executing ABC.

3.73.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67458$abc$57394$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 38 wires to a netlist network with 21 inputs and 15 outputs.

3.73.85.1. Executing ABC.

3.73.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67491$abc$62236$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 13 outputs.

3.73.86.1. Executing ABC.

3.73.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67525$abc$57460$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 27 gates and 44 wires to a netlist network with 17 inputs and 20 outputs.

3.73.87.1. Executing ABC.

3.73.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65486$abc$55316$abc$49600$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 28 gates and 46 wires to a netlist network with 18 inputs and 20 outputs.

3.73.88.1. Executing ABC.

3.73.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67315$abc$57302$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 34 wires to a netlist network with 19 inputs and 13 outputs.

3.73.89.1. Executing ABC.

3.73.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67595$abc$55227$abc$53105$inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 74 gates and 110 wires to a netlist network with 36 inputs and 6 outputs.

3.73.90.1. Executing ABC.

3.73.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67563$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 16 outputs.

3.73.91.1. Executing ABC.

3.73.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67670$abc$57531$abc$49600$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 18 gates and 40 wires to a netlist network with 22 inputs and 16 outputs.

3.73.92.1. Executing ABC.

3.73.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67704$abc$57864$abc$48265$auto$opt_dff.cc:194:make_patterns_logic$21170, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.73.93.1. Executing ABC.

3.73.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67742$abc$57926$abc$48109$auto$opt_dff.cc:194:make_patterns_logic$21132, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.73.94.1. Executing ABC.

3.73.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67751$abc$62110$abc$47616$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 20 inputs and 20 outputs.

3.73.95.1. Executing ABC.

3.73.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67788$abc$57936$abc$47912$auto$opt_dff.cc:194:make_patterns_logic$21265, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.73.96.1. Executing ABC.

3.73.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67795$abc$57195$abc$49600$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 8 outputs.

3.73.97.1. Executing ABC.

3.73.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67995$abc$55652$abc$49600$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 20 outputs.

3.73.98.1. Executing ABC.

3.73.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, synchronously reset by $abc$59882$lo45
Extracted 157 gates and 198 wires to a netlist network with 41 inputs and 51 outputs.

3.73.99.1. Executing ABC.

3.73.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68181$abc$56830$abc$49600$inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 52 wires to a netlist network with 24 inputs and 20 outputs.

3.73.100.1. Executing ABC.

3.73.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68223$abc$58107$abc$49971$auto$opt_dff.cc:219:make_patterns_logic$22085, asynchronously reset by !\HRSTn
Extracted 147 gates and 183 wires to a netlist network with 36 inputs and 8 outputs.

3.73.101.1. Executing ABC.

3.73.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68372$abc$57901$abc$47976$auto$opt_dff.cc:194:make_patterns_logic$21283, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.73.102.1. Executing ABC.

3.73.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68397$abc$58268$abc$48359$auto$opt_dff.cc:194:make_patterns_logic$21188, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.73.103.1. Executing ABC.

3.73.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68422$abc$58293$abc$47844$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 17 outputs.

3.73.104.1. Executing ABC.

3.73.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68486$abc$58357$abc$47673$auto$opt_dff.cc:194:make_patterns_logic$21378, asynchronously reset by !\HRSTn
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.73.105.1. Executing ABC.

3.73.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68542$abc$61610$abc$48506$auto$opt_dff.cc:219:make_patterns_logic$22015, asynchronously reset by !\HRSTn
Extracted 154 gates and 188 wires to a netlist network with 34 inputs and 6 outputs.

3.73.106.1. Executing ABC.

3.73.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66293$abc$56230$abc$49600$inst_wrapper.ctl_rf.c7dbs_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 16 outputs.

3.73.107.1. Executing ABC.

3.73.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66250$abc$55374$abc$49600$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 11 outputs.

3.73.108.1. Executing ABC.

3.73.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68702$abc$57565$inst_wrapper.m1_mux.mux_no_we, asynchronously reset by !\HRSTn
Extracted 250 gates and 468 wires to a netlist network with 218 inputs and 49 outputs.

3.73.109.1. Executing ABC.

3.73.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68954$abc$59653$abc$47575$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 41 wires to a netlist network with 23 inputs and 16 outputs.

3.73.110.1. Executing ABC.

3.73.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68986$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 44 wires to a netlist network with 24 inputs and 17 outputs.

3.73.111.1. Executing ABC.

3.73.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69019$abc$62146$abc$47698$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 52 wires to a netlist network with 28 inputs and 17 outputs.

3.73.112.1. Executing ABC.

3.73.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69086$abc$47300$auto$opt_dff.cc:194:make_patterns_logic$21455, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.73.113.1. Executing ABC.

3.73.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69148$abc$46690$auto$opt_dff.cc:194:make_patterns_logic$21645, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.73.114.1. Executing ABC.

3.73.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69155$abc$46145$auto$opt_dff.cc:194:make_patterns_logic$21850, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.73.115.1. Executing ABC.

3.73.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69176$abc$46225$auto$opt_dff.cc:194:make_patterns_logic$21868, asynchronously reset by !\HRSTn
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 12 outputs.

3.73.116.1. Executing ABC.

3.73.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69192$abc$46240$auto$opt_dff.cc:194:make_patterns_logic$21871, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.73.117.1. Executing ABC.

3.73.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69222$abc$46432$auto$opt_dff.cc:194:make_patterns_logic$21755, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.73.118.1. Executing ABC.

3.73.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69458$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 54 wires to a netlist network with 29 inputs and 18 outputs.

3.73.119.1. Executing ABC.

3.73.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69490$abc$47423$auto$opt_dff.cc:194:make_patterns_logic$21488, asynchronously reset by !\HRSTn
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 10 outputs.

3.73.120.1. Executing ABC.

3.73.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69505$abc$47364$auto$opt_dff.cc:194:make_patterns_logic$21473, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.73.121.1. Executing ABC.

3.73.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69053$abc$47389$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 16 outputs.

3.73.122.1. Executing ABC.

3.73.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69530$abc$47343$auto$opt_dff.cc:194:make_patterns_logic$21470, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.73.123.1. Executing ABC.

3.73.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$62236$abc$47232$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 17 outputs.

3.73.124.1. Executing ABC.

3.73.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69093$abc$56159$abc$49600$inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 50 wires to a netlist network with 23 inputs and 19 outputs.

3.73.125.1. Executing ABC.

3.73.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69617$abc$47187$auto$opt_dff.cc:194:make_patterns_logic$21417, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.73.126.1. Executing ABC.

3.73.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69627$abc$47140$auto$opt_dff.cc:194:make_patterns_logic$21590, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 15 outputs.

3.73.127.1. Executing ABC.

3.73.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69657$abc$47172$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.73.128.1. Executing ABC.

3.73.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69584$abc$47196$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 26 gates and 48 wires to a netlist network with 22 inputs and 18 outputs.

3.73.129.1. Executing ABC.

3.73.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69708$abc$47127$auto$opt_dff.cc:194:make_patterns_logic$21586, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.73.130.1. Executing ABC.

3.73.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$21103, asynchronously reset by !\HRSTn
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 8 outputs.

3.73.131.1. Executing ABC.

3.73.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69772$abc$46102$auto$opt_dff.cc:194:make_patterns_logic$21835, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.73.132.1. Executing ABC.

3.73.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69779$abc$58382$abc$49823$auto$opt_dff.cc:219:make_patterns_logic$22120, asynchronously reset by !\HRSTn
Extracted 134 gates and 162 wires to a netlist network with 28 inputs and 6 outputs.

3.73.133.1. Executing ABC.

3.73.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69914$abc$58534$abc$49600$inst_wrapper.ctl_rf.c6bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 15 outputs.

3.73.134.1. Executing ABC.

3.73.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69946$abc$58563$abc$49600$inst_wrapper.ctl_rf.c5bbs_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.73.135.1. Executing ABC.

3.73.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69980$abc$58597$abc$49600$inst_wrapper.ctl_rf.c4bbs_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.73.136.1. Executing ABC.

3.73.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70010$abc$58624$abc$49600$inst_wrapper.ctl_rf.c3bbs_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.73.137.1. Executing ABC.

3.73.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70044$abc$58658$abc$49600$inst_wrapper.ctl_rf.c2bbs_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.73.138.1. Executing ABC.

3.73.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70074$abc$58685$abc$49600$inst_wrapper.ctl_rf.c1bbs_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 17 outputs.

3.73.139.1. Executing ABC.

3.73.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70106$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 21 outputs.

3.73.140.1. Executing ABC.

3.73.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70144$abc$58719$abc$49600$inst_wrapper.ctl_rf.c0bbs_b3we, asynchronously reset by !\HRSTn
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 12 outputs.

3.73.141.1. Executing ABC.

3.73.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67711$abc$57871$abc$48063$auto$opt_dff.cc:194:make_patterns_logic$21305, asynchronously reset by !\HRSTn
Extracted 24 gates and 40 wires to a netlist network with 16 inputs and 16 outputs.

3.73.142.1. Executing ABC.

3.73.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70178$abc$58746$abc$48154$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 18 outputs.

3.73.143.1. Executing ABC.

3.73.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70245$abc$54884$abc$49600$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 26 wires to a netlist network with 15 inputs and 9 outputs.

3.73.144.1. Executing ABC.

3.73.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70264$abc$58810$abc$47808$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 17 outputs.

3.73.145.1. Executing ABC.

3.73.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69243$abc$53531$inst_wrapper.de.de_mllp_we, asynchronously reset by !\HRSTn
Extracted 199 gates and 386 wires to a netlist network with 187 inputs and 136 outputs.

3.73.146.1. Executing ABC.

3.73.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$56118$abc$49600$inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 45 wires to a netlist network with 20 inputs and 18 outputs.

3.73.147.1. Executing ABC.

3.73.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70297$abc$58843$abc$49566$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 31 gates and 57 wires to a netlist network with 26 inputs and 22 outputs.

3.73.148.1. Executing ABC.

3.73.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70334$abc$46813$auto$opt_dff.cc:194:make_patterns_logic$21678, asynchronously reset by !\HRSTn
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 11 outputs.

3.73.149.1. Executing ABC.

3.73.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69134$abc$55022$abc$48094$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.73.150.1. Executing ABC.

3.73.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70375$abc$46733$auto$opt_dff.cc:194:make_patterns_logic$21660, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.73.151.1. Executing ABC.

3.73.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70396$abc$46656$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 13 outputs.

3.73.152.1. Executing ABC.

3.73.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$62236$abc$46622$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.73.153.1. Executing ABC.

3.73.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70495$abc$46577$auto$opt_dff.cc:194:make_patterns_logic$21607, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.73.154.1. Executing ABC.

3.73.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70505$abc$46530$auto$opt_dff.cc:194:make_patterns_logic$21780, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 15 outputs.

3.73.155.1. Executing ABC.

3.73.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70535$abc$46562$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.73.156.1. Executing ABC.

3.73.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70462$abc$46586$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 26 gates and 48 wires to a netlist network with 22 inputs and 18 outputs.

3.73.157.1. Executing ABC.

3.73.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70586$abc$46517$auto$opt_dff.cc:194:make_patterns_logic$21776, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 8 outputs.

3.73.158.1. Executing ABC.

3.73.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70600$abc$46166$auto$opt_dff.cc:194:make_patterns_logic$21853, asynchronously reset by !\HRSTn
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.73.159.1. Executing ABC.

3.73.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70625$abc$46191$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 42 wires to a netlist network with 23 inputs and 15 outputs.

3.73.160.1. Executing ABC.

3.73.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70661$abc$46253$auto$opt_dff.cc:194:make_patterns_logic$21875, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.73.161.1. Executing ABC.

3.73.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70669$abc$46277$auto$opt_dff.cc:194:make_patterns_logic$21702, asynchronously reset by !\HRSTn
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.73.162.1. Executing ABC.

3.73.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70678$abc$46286$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 45 wires to a netlist network with 21 inputs and 18 outputs.

3.73.163.1. Executing ABC.

3.73.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$62236$abc$46321$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 18 outputs.

3.73.164.1. Executing ABC.

3.73.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70745$abc$49353$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, asynchronously reset by !\HRSTn
Extracted 27 gates and 49 wires to a netlist network with 22 inputs and 21 outputs.

3.73.165.1. Executing ABC.

3.73.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70782$abc$46355$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 11 outputs.

3.73.166.1. Executing ABC.

3.73.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70812$abc$46389$auto$opt_dff.cc:194:make_patterns_logic$21740, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.73.167.1. Executing ABC.

3.73.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$62236$abc$45545$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 23 gates and 50 wires to a netlist network with 27 inputs and 17 outputs.

3.73.168.1. Executing ABC.

3.73.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70845$abc$60903$abc$49600$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.73.169.1. Executing ABC.

3.73.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70878$abc$54576$auto$opt_dff.cc:219:make_patterns_logic$22172, asynchronously reset by !\HRSTn
Extracted 240 gates and 345 wires to a netlist network with 105 inputs and 32 outputs.

3.73.170.1. Executing ABC.

3.73.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$21097, asynchronously reset by !\HRSTn
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 9 outputs.

3.73.171.1. Executing ABC.

3.73.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71165$abc$61281$abc$49600$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.73.172.1. Executing ABC.

3.73.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71198$abc$45849$auto$opt_dff.cc:194:make_patterns_logic$21094, asynchronously reset by !\HRSTn
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs.

3.73.173.1. Executing ABC.

3.73.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71204$abc$45855$inst_wrapper.de.ld_upk_cnt0, asynchronously reset by !\HRSTn
Extracted 97 gates and 166 wires to a netlist network with 69 inputs and 29 outputs.

3.73.174.1. Executing ABC.

3.73.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71301$abc$45958$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 6 outputs.

3.73.175.1. Executing ABC.

3.73.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71316$abc$45977$auto$opt_dff.cc:194:make_patterns_logic$21797, asynchronously reset by !\HRSTn
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.73.176.1. Executing ABC.

3.73.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71325$abc$45986$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 34 gates and 67 wires to a netlist network with 33 inputs and 24 outputs.

3.73.177.1. Executing ABC.

3.73.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$62236$abc$46034$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 18 outputs.

3.73.178.1. Executing ABC.

3.73.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71398$abc$49600$inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 39 wires to a netlist network with 18 inputs and 18 outputs.

3.73.179.1. Executing ABC.

3.73.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69752$abc$62236$abc$49600$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.73.180.1. Executing ABC.

3.73.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71437$abc$46068$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 14 outputs.

3.73.181.1. Executing ABC.

3.73.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71469$abc$59490$abc$53182$auto$opt_dff.cc:219:make_patterns_logic$22204, asynchronously reset by !\HRSTn
Extracted 163 gates and 330 wires to a netlist network with 167 inputs and 53 outputs.

3.73.182.1. Executing ABC.

3.73.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71638$abc$61863$abc$48302$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 40 wires to a netlist network with 16 inputs and 19 outputs.

3.73.183.1. Executing ABC.

3.73.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71674$abc$62236$abc$49600$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 18 gates and 40 wires to a netlist network with 22 inputs and 15 outputs.

3.73.184.1. Executing ABC.

3.73.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71706$abc$61794$abc$47919$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 19 outputs.

3.73.185.1. Executing ABC.

3.73.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71742$abc$61761$abc$48001$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.73.186.1. Executing ABC.

3.73.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71897$abc$62236$abc$49600$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 38 wires to a netlist network with 14 inputs and 20 outputs.

3.73.187.1. Executing ABC.

3.73.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71935$abc$61382$abc$49600$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 10 outputs.

3.73.188.1. Executing ABC.

3.73.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$61190$abc$49600$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.73.189.1. Executing ABC.

3.73.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67826$abc$59848$abc$49600$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 48 wires to a netlist network with 26 inputs and 18 outputs.

3.73.190.1. Executing ABC.

3.73.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55148$abc$49600$inst_wrapper.ctl_rf.c7bbs_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.73.191.1. Executing ABC.

3.73.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60472$abc$54366$auto$opt_dff.cc:219:make_patterns_logic$22209, asynchronously reset by !\HRSTn
Extracted 173 gates and 333 wires to a netlist network with 160 inputs and 68 outputs.

3.73.192.1. Executing ABC.

3.73.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46396$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 19 outputs.

3.73.193.1. Executing ABC.

3.73.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62070$abc$48222$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, asynchronously reset by !\HRSTn
Extracted 29 gates and 52 wires to a netlist network with 23 inputs and 20 outputs.

3.73.194.1. Executing ABC.

3.73.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59882$abc$53531$auto$opt_dff.cc:194:make_patterns_logic$22134, asynchronously reset by !\HRSTn
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.73.195.1. Executing ABC.

3.73.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70214$abc$58780$abc$48443$auto$opt_dff.cc:194:make_patterns_logic$21115, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 15 outputs.

3.73.196.1. Executing ABC.

3.73.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61830$abc$47878$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 13 outputs.

3.73.197.1. Executing ABC.

3.73.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47087$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 16 outputs.

3.73.198.1. Executing ABC.

3.73.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46998$auto$opt_dff.cc:194:make_patterns_logic$21550, asynchronously reset by !\HRSTn
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 3 outputs.

3.73.199.1. Executing ABC.

3.73.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46109$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 20 outputs.

3.73.200.1. Executing ABC.

3.73.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61899$abc$48384$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 40 wires to a netlist network with 22 inputs and 15 outputs.

3.73.201.1. Executing ABC.

yosys> opt_ffinv

3.74. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 8 inverters.

yosys> opt -sat

3.75. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.75.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~43 debug messages>

yosys> opt_merge -nomux

3.75.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~516 debug messages>
Removed a total of 172 cells.

yosys> opt_muxtree

3.75.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.75.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.75.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 2 unused cells and 47018 unused wires.
<suppressed ~550 debug messages>

yosys> opt_expr

3.75.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.75.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.75.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.75.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.75.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.75.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.75.16. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.76. Executing BMUXMAP pass.

yosys> demuxmap

3.77. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_iv0K0y/abc_tmp_1.scr

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Extracted 8009 gates and 9977 wires to a netlist network with 1968 inputs and 871 outputs.

3.78.1.1. Executing ABC.
DE:   #PIs = 1968  #Luts =  2640  Max Lvl =  12  Avg Lvl =   3.00  [   0.33 sec. at Pass 0]
DE:   #PIs = 1968  #Luts =  2420  Max Lvl =  11  Avg Lvl =   3.32  [  16.86 sec. at Pass 1]
DE:   #PIs = 1968  #Luts =  2377  Max Lvl =  10  Avg Lvl =   3.24  [   3.78 sec. at Pass 2]
DE:   #PIs = 1968  #Luts =  2363  Max Lvl =  10  Avg Lvl =   3.19  [   6.59 sec. at Pass 3]
DE:   #PIs = 1968  #Luts =  2346  Max Lvl =   9  Avg Lvl =   3.01  [   5.60 sec. at Pass 4]
DE:   #PIs = 1968  #Luts =  2344  Max Lvl =   9  Avg Lvl =   3.12  [   8.55 sec. at Pass 5]
DE:   #PIs = 1968  #Luts =  2339  Max Lvl =   9  Avg Lvl =   3.07  [   5.84 sec. at Pass 6]
DE:   #PIs = 1968  #Luts =  2334  Max Lvl =  10  Avg Lvl =   3.05  [   7.38 sec. at Pass 7]
DE:   #PIs = 1968  #Luts =  2330  Max Lvl =   9  Avg Lvl =   3.02  [   6.04 sec. at Pass 8]
DE:   #PIs = 1968  #Luts =  2326  Max Lvl =   9  Avg Lvl =   3.18  [   7.63 sec. at Pass 9]
DE:   #PIs = 1968  #Luts =  2325  Max Lvl =  10  Avg Lvl =   3.17  [   6.53 sec. at Pass 10]
DE:   #PIs = 1968  #Luts =  2323  Max Lvl =  10  Avg Lvl =   3.22  [   7.33 sec. at Pass 11]
DE:   #PIs = 1968  #Luts =  2316  Max Lvl =   9  Avg Lvl =   3.17  [   5.03 sec. at Pass 12]
DE:   #PIs = 1968  #Luts =  2316  Max Lvl =   9  Avg Lvl =   3.17  [   8.54 sec. at Pass 13]
DE:   #PIs = 1968  #Luts =  2309  Max Lvl =   9  Avg Lvl =   3.15  [   6.77 sec. at Pass 14]
DE:   #PIs = 1968  #Luts =  2309  Max Lvl =   9  Avg Lvl =   3.15  [   8.01 sec. at Pass 15]
DE:   #PIs = 1968  #Luts =  2307  Max Lvl =  10  Avg Lvl =   3.17  [   0.98 sec. at Pass 16]

yosys> opt_expr

3.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff

3.85. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active async load on $auto$ff.cc:262:slice$30615 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling always-active async load on $auto$ff.cc:262:slice$30614 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling always-active async load on $auto$ff.cc:262:slice$30613 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78434 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78433 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78432 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78431 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78430 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78429 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78428 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78427 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78426 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78425 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78424 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78423 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78422 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78421 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78420 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78418$auto$blifparse.cc:362:parse_blif$78419 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77959 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77958 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77957 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77956 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77955 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77954 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77953 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77952 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77951 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77950 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77949 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77948 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77947 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77946 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77945 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77943$auto$blifparse.cc:362:parse_blif$77944 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64335 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64334 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64333 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64332 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64331 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64330 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64329 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64328 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64327 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64326 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64325 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64324 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64323 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64322 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64321 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$64319$auto$blifparse.cc:362:parse_blif$64320 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77379 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77378 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77377 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77376 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77375 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77374 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77373 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77372 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77371 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77370 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77369 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77368 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77367 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77366 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77365 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$77363$auto$blifparse.cc:362:parse_blif$77364 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77364 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77365 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77366 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77367 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77368 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77369 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77370 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77371 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77372 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77373 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77374 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77375 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77376 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77377 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77378 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77363$auto$blifparse.cc:362:parse_blif$77379 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64320 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64321 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64322 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64323 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64324 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64325 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64326 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64327 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64328 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64329 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64330 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64331 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64332 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64333 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64334 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$64319$auto$blifparse.cc:362:parse_blif$64335 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77944 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77945 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77946 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77947 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77948 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77949 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77950 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77951 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77952 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77953 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77954 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77955 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77956 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77957 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77958 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$77943$auto$blifparse.cc:362:parse_blif$77959 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78419 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78420 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78421 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78422 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78423 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78424 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78425 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78426 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78427 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78428 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78429 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78430 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78431 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78432 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78433 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78418$auto$blifparse.cc:362:parse_blif$78434 ($_DLATCH_N_) from module wrapper_dma.

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 455 unused cells and 10269 unused wires.
<suppressed ~778 debug messages>

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

yosys> opt_share

3.91. Executing OPT_SHARE pass.

yosys> opt_dff

3.92. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_muxtree

3.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.96. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.98. Executing OPT_SHARE pass.

yosys> opt_dff

3.99. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.101. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 3

yosys> opt_ffinv

3.102. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.103. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4268
   Number of wire bits:          15523
   Number of public wires:        1551
   Number of public wire bits:   12806
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3584
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1628
     $_DFFE_PN1P_                    9
     $_DFF_PN0_                     51
     $_DFF_PN1_                      1
     $_DFF_P_                       20
     $lut                         1874


yosys> shregmap -minlen 8 -maxlen 20

3.104. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.105. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.106. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4268
   Number of wire bits:          15523
   Number of public wires:        1551
   Number of public wire bits:   12806
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3584
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1628
     $_DFFE_PN1P_                    9
     $_DFF_PN0_                     51
     $_DFF_PN1_                      1
     $_DFF_P_                       20
     $lut                         1874


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.107. Executing TECHMAP pass (map to technology primitives).

3.107.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.107.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.107.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~3721 debug messages>

yosys> opt_expr -mux_undef

3.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~61301 debug messages>

yosys> simplemap

3.109. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~10839 debug messages>
Removed a total of 3613 cells.

yosys> opt_dff -nodffe -nosdff

3.112. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 36 unused cells and 13732 unused wires.
<suppressed ~37 debug messages>

yosys> opt -nodffe -nosdff

3.114. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.114.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~1106 debug messages>

yosys> opt_merge -nomux

3.114.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_muxtree

3.114.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.114.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.114.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.114.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.114.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 215 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.114.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.114.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.114.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.114.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.114.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.114.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.114.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.114.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.114.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_iv0K0y/abc_tmp_2.scr

3.115. Executing ABC pass (technology mapping using ABC).

3.115.1. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Extracted 6354 gates and 8195 wires to a netlist network with 1839 inputs and 728 outputs.

3.115.1.1. Executing ABC.
DE:   #PIs = 1839  #Luts =  1838  Max Lvl =  11  Avg Lvl =   3.41  [   0.70 sec. at Pass 0]
DE:   #PIs = 1839  #Luts =  1778  Max Lvl =  10  Avg Lvl =   3.20  [  19.96 sec. at Pass 1]
DE:   #PIs = 1839  #Luts =  1775  Max Lvl =  12  Avg Lvl =   3.16  [   3.61 sec. at Pass 2]
DE:   #PIs = 1839  #Luts =  1760  Max Lvl =  11  Avg Lvl =   3.19  [   5.19 sec. at Pass 3]
DE:   #PIs = 1839  #Luts =  1755  Max Lvl =  11  Avg Lvl =   3.10  [   4.32 sec. at Pass 4]
DE:   #PIs = 1839  #Luts =  1753  Max Lvl =  10  Avg Lvl =   3.28  [   7.51 sec. at Pass 5]
DE:   #PIs = 1839  #Luts =  1751  Max Lvl =  11  Avg Lvl =   3.24  [   5.14 sec. at Pass 6]
DE:   #PIs = 1839  #Luts =  1750  Max Lvl =  11  Avg Lvl =   3.16  [   7.56 sec. at Pass 7]
DE:   #PIs = 1839  #Luts =  1746  Max Lvl =  11  Avg Lvl =   3.16  [   4.57 sec. at Pass 8]
DE:   #PIs = 1839  #Luts =  1744  Max Lvl =  11  Avg Lvl =   3.14  [   6.46 sec. at Pass 9]
DE:   #PIs = 1839  #Luts =  1743  Max Lvl =  11  Avg Lvl =   3.14  [   3.58 sec. at Pass 10]
DE:   #PIs = 1839  #Luts =  1738  Max Lvl =  11  Avg Lvl =   3.16  [   7.01 sec. at Pass 11]
DE:   #PIs = 1839  #Luts =  1738  Max Lvl =  11  Avg Lvl =   3.16  [   4.25 sec. at Pass 12]
DE:   #PIs = 1839  #Luts =  1738  Max Lvl =  11  Avg Lvl =   3.16  [   9.34 sec. at Pass 13]
DE:   #PIs = 1839  #Luts =  1738  Max Lvl =  11  Avg Lvl =   3.16  [   4.88 sec. at Pass 14]
DE:   #PIs = 1839  #Luts =  1737  Max Lvl =  11  Avg Lvl =   3.12  [   1.35 sec. at Pass 15]

yosys> opt_expr

3.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.119. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.121. Executing OPT_SHARE pass.

yosys> opt_dff

3.122. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 7211 unused wires.
<suppressed ~13 debug messages>

yosys> opt_expr

3.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.125. Executing HIERARCHY pass (managing design hierarchy).

3.125.1. Analyzing design hierarchy..
Top module:  \wrapper_dma

3.125.2. Analyzing design hierarchy..
Top module:  \wrapper_dma
Removed 0 unused modules.

yosys> stat

3.126. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4123
   Number of wire bits:          15356
   Number of public wires:        1539
   Number of public wire bits:   12772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3447
     $lut                         1737
     dffsre                       1710


yosys> opt_clean -purge

3.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 1178 unused wires.
<suppressed ~1178 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.128. Executing Verilog backend.
Dumping module `\wrapper_dma'.

Warnings: 17 unique messages, 32 total
End of script. Logfile hash: 982593e7e9, CPU: user 145.92s system 9.65s, MEM: 177.69 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 94% 6x abc (1725 sec), 1% 27x opt_dff (36 sec), ...
real 561.22
user 1675.18
sys 146.06
