// Seed: 2640591534
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input tri id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wand id_5
);
  assign id_3 = 1;
  reg
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  always_comb begin : id_22
    id_17 = 1;
    if (1) id_7 <= 1 * id_22[1];
    id_13 = 1 == id_2;
  end
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output wand id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5
    , id_17,
    input tri0 id_6,
    output uwire id_7,
    output tri id_8,
    output supply1 id_9,
    output uwire id_10,
    output tri0 id_11,
    input tri0 id_12,
    output wor id_13,
    output supply0 id_14,
    input tri1 id_15
);
  module_0(
      id_0, id_4, id_6, id_5, id_1, id_4
  );
endmodule
