{"vcs1":{"timestamp_begin":1737618987.057998935, "rt":0.21, "ut":0.09, "st":0.08}}
{"vcselab":{"timestamp_begin":1737618987.345063342, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1737618987.584950535, "rt":0.20, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737618986.826970744}
{"VCS_COMP_START_TIME": 1737618986.826970744}
{"VCS_COMP_END_TIME": 1737618987.841891752}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261724}}
{"vcselab": {"peak_mem": 133952}}
