ISim log file
Running: /home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/testbench_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.28xd (signature 0x54af6ca1)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '/opt/software/elicense.dat:/opt/software/qedlicense.dat:/opt/software/license.dat'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 30.  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z1.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 31.  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z2.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 32.  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z3.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 33.  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z4.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 30.  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z1.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 31.  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z2.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 32.  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z3.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 33.  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z4.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 30.  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z1.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 31.  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z2.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 32.  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z3.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 33.  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z4.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 30.  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z1.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 31.  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z2.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 32.  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z3.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 33.  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z4.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 30.  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z1.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 31.  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z2.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 32.  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z3.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 33.  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z4.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 30.  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z1.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 31.  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z2.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 32.  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z3.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 33.  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z4.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 30.  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z1.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 31.  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z2.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 32.  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z3.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 33.  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z4.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 30.  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z1.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 31.  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z2.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 32.  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z3.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 33.  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z4.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 30.  For instance sub_bytes_four_i/sub_bytes_four_1/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z1.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 31.  For instance sub_bytes_four_i/sub_bytes_four_2/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z2.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 32.  For instance sub_bytes_four_i/sub_bytes_four_3/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z3.
WARNING:  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 33.  For instance sub_bytes_four_i/sub_bytes_four_4/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z4.
WARNING:  For instance sub/sub_bytes_four_1/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 30.  For instance sub/sub_bytes_four_1/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z1.
WARNING:  For instance sub/sub_bytes_four_2/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 31.  For instance sub/sub_bytes_four_2/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z2.
WARNING:  For instance sub/sub_bytes_four_3/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 32.  For instance sub/sub_bytes_four_3/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z3.
WARNING:  For instance sub/sub_bytes_four_4/, width 4 of formal port sub_round_in is not equal to width 1 of actual constant.
WARNING: File "/home/A01519795/Documents/Graduate/Spring2016/ECE6470/Project/verilog/AES/sub_bytes_r.v" Line 33.  For instance sub/sub_bytes_four_4/, width 4 of formal port sub_round_out is not equal to width 1 of actual signal z4.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
