#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 14 11:13:05 2019
# Process ID: 9060
# Current directory: C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.runs/synth_1
# Command line: vivado.exe -log UART_reciever.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_reciever.tcl
# Log file: C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.runs/synth_1/UART_reciever.vds
# Journal file: C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_reciever.tcl -notrace
Command: synth_design -top UART_reciever -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7144 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 426.375 ; gain = 96.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_reciever' [C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.srcs/sources_1/new/UART_reciever.v:23]
INFO: [Synth 8-6157] synthesizing module 'Baud16' [C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.srcs/sources_1/new/Baud16.v:24]
	Parameter maxcount bound to: 813 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Baud16' (1#1) [C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.srcs/sources_1/new/Baud16.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mid_bit' [C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.srcs/sources_1/new/Mid_bit.v:23]
	Parameter maxcount bound to: 16 - type: integer 
	Parameter midcount bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mid_bit' (2#1) [C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.srcs/sources_1/new/Mid_bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_reg' [C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.srcs/sources_1/new/Shift_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shift_reg' (3#1) [C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.srcs/sources_1/new/Shift_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.srcs/sources_1/new/FSM.v:23]
	Parameter IDLE bound to: 4'b0000 
	Parameter STARTBIT bound to: 4'b0001 
	Parameter BIT0 bound to: 4'b0010 
	Parameter BIT1 bound to: 4'b0011 
	Parameter BIT2 bound to: 4'b0100 
	Parameter BIT3 bound to: 4'b0101 
	Parameter BIT4 bound to: 4'b0110 
	Parameter BIT5 bound to: 4'b0111 
	Parameter BIT6 bound to: 4'b1000 
	Parameter BIT7 bound to: 4'b1001 
	Parameter STOPBIT bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (4#1) [C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_reciever' (5#1) [C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.srcs/sources_1/new/UART_reciever.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 481.141 ; gain = 150.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 481.141 ; gain = 150.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 481.141 ; gain = 150.844
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5545] ROM "baud16" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "shift_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "midbit_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                      00000000001 |                             0000
                STARTBIT |                      00000000010 |                             0001
                    BIT0 |                      00000000100 |                             0010
                    BIT1 |                      00000001000 |                             0011
                    BIT2 |                      00000010000 |                             0100
                    BIT3 |                      00000100000 |                             0101
                    BIT4 |                      00001000000 |                             0110
                    BIT5 |                      00010000000 |                             0111
                    BIT6 |                      00100000000 |                             1000
                    BIT7 |                      01000000000 |                             1001
                 STOPBIT |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 481.141 ; gain = 150.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Baud16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Mid_bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "BAUD/baud16" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[4]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[5]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[6]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[7]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[8]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[9]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[10]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[11]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[12]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[13]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[14]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[15]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[16]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[17]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[18]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[19]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[20]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[21]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[22]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[23]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[24]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[25]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[26]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[27]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[28]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[29]' (FDRE) to 'MIDBIT/counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'MIDBIT/counter_reg[30]' (FDRE) to 'MIDBIT/counter_reg[31]'
WARNING: [Synth 8-3332] Sequential element (MIDBIT/counter_reg[31]) is unused and will be removed from module UART_reciever.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 624.375 ; gain = 294.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 624.375 ; gain = 294.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 624.375 ; gain = 294.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 624.375 ; gain = 294.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 624.375 ; gain = 294.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 624.375 ; gain = 294.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 624.375 ; gain = 294.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 624.375 ; gain = 294.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 624.375 ; gain = 294.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     4|
|4     |LUT2   |     4|
|5     |LUT3   |    12|
|6     |LUT4   |     4|
|7     |LUT5   |     3|
|8     |LUT6   |     6|
|9     |FDRE   |    63|
|10    |FDSE   |     1|
|11    |IBUF   |     3|
|12    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |   123|
|2     |  BAUD     |Baud16    |    64|
|3     |  MIDBIT   |Mid_bit   |    10|
|4     |  SHIFTREG |Shift_reg |    19|
|5     |  _FSM     |FSM       |    17|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 624.375 ; gain = 294.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 624.375 ; gain = 294.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 624.375 ; gain = 294.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 728.461 ; gain = 410.234
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonas/Documents/School/2019-2020/Programeerbare componenten practicum/project/uart_transciever/uart_transciever.runs/synth_1/UART_reciever.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_reciever_utilization_synth.rpt -pb UART_reciever_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 728.461 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 11:13:34 2019...
