#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 16 16:04:15 2020
# Process ID: 13492
# Current directory: D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim
# Command line: vivado.exe -mode tcl -s c:/Users/sterben/.vscode/extensions/sterben.fpga-support-0.1.10/src/.TOOL/Xilinx/Script/Xilinx_TCL/Vivado/run.tcl -notrace
# Log file: D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/vivado.log
# Journal file: D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim\vivado.jou
#-----------------------------------------------------------
source c:/Users/sterben/.vscode/extensions/sterben.fpga-support-0.1.10/src/.TOOL/Xilinx/Script/Xilinx_TCL/Vivado/run.tcl -notrace
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
restart
run 1 ms
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 1 ms
relaunch_sim
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
relaunch_sim
run 1 ms
run 1 ms
