<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Testgame_pmosip_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>pmosip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 18 10:27:30 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:457c43a3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:457c43a3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Testgame_pmosip_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 18 10:27:30 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:457c43a3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>pmosip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 18 10:27:30 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:34158090</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Testgame_pmosip_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 18 10:27:30 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:34158090</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 18 10:28:41 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:457c43a3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>xung</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_7seg_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CLK_FREQ</spirit:name>
        <spirit:displayName>Clk Freq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLK_FREQ">100000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MUX_FREQ</spirit:name>
        <spirit:displayName>Mux Freq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MUX_FREQ">100</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/a61b/hdl/pmosip_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a61b/hdl/pmosip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Testgame_pmosip_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/a61b/hdl/pmosip_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a61b/hdl/pmosip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Testgame_pmosip_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Testgame_pmosip_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Testgame_pmosip_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Testgame_pmosip_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Testgame_pmosip_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Testgame_pmosip_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Testgame_pmosip_0_1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CLK_FREQ</spirit:name>
      <spirit:displayName>Clk Freq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLK_FREQ">100000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MUX_FREQ</spirit:name>
      <spirit:displayName>Mux Freq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MUX_FREQ">100</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>pmosip_v1.0</xilinx:displayName>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a752f1_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6201e8b7_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4067fa1c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8ed65f_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266b3c95_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106bbab3_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26cb84a9_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2cb5b6_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eaa2590_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecaead9_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca98bad_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48680749_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc91fd2_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba96cca_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ff3be7_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6fd7ea_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338d5835_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2f875f_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cade744_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3f5b6d_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587d945a_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38145500_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611b1459_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1f6293_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12715396_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cd066c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3654254c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4ab8e7_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec9426c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11449c2_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c6c269_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636403ec_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d34bb7f_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a94dd09_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26835026_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b463e5_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ff96b3_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d36dd7b_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4a77e6_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492ea6b6_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b7344c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1204def3_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1de569_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58556a25_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0636b8_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4825c6ad_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e471740_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68500880_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6564b1aa_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b53365_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737a2b3c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb61afe_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32deb44f_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14751354_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e608eb_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d82df3f_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c0e49a_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cab76b_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0fc994_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51770b25_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fb6bde_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4241e6e0_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5984b0ef_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3341f7_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b80d743_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583f2d1c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377a025f_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429b2ca6_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef56970_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9c750f_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546fc72c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ae9a89_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9894f7_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28904298_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22654ed8_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de82ef4_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1340fda5_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66deb2d5_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70476d95_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d84bbb_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758e0c92_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44250db_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3826fa94_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cec559_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156ce1fc_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40414eea_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39970faf_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc687ab_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d02556c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79851f14_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629d0557_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78797655_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4588b706_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b60b406_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4747eb44_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc2c626_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132e0502_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44eb7d18_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e34ac26_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75169f52_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e830be_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7135efc6_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73eda34d_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5af776_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f83c7_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f34ff7_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a28a6fa_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6af9b5_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418ea280_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13277e8e_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6bf4fa_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7239b0f3_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593f52cc_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c7498a_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704274b_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23beacf5_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd48a88_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3305d51e_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a073957_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54cc62aa_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68be7933_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377d5361_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472cbfa9_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20226d06_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c875488_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622214de_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7571a946_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a35cc68_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1ab8b3_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c33bfe_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c04ed49_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fef981_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e379ddd_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4747dbed_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7e8496_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31adeba7_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a9a0f3_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117564c4_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679394f1_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62615758_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bb28eb_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e618e0_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac3bcd_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1423a52b_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c53dbe_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dde5b60_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5b119_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2084fc12_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475b921c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41808942_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eda0714_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49332cc3_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e68ea_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657b70fc_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99f18f5_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74056c2a_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e35f4d_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b0a6a6_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca2ba18_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e31e6ab_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd14384_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343f1d8c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f433e99_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468e932d_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234144a9_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee880e3_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df1d502_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce509e2_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6064cf41_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122d7725_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a40617b_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed5d8ac_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4237825a_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1d0920_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdbbf65_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47262aba_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe6ab22_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ee8011_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b9df6c_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bacf54_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc76d1e_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81a1e70_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe5b2c8_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1865dc84_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c310dcd_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@898cd85_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225ae00f_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e009e7_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8de88_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ed569b_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b4413_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3210d665_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322e4dc8_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31997db5_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d2e9c1_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddb356f_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4654a126_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d540a5d_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf679b4_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f140714_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec577a2_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c26e4d_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d21169_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38daf0e9_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4359dab1_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2294e14e_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce7aa3f_ARCHIVE_LOCATION">e:/Vivado/ip_repo/pmosip_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7c46a31e"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e92bb3c6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="28877750"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1a34d296"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fad400ff"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
