# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../secded32bits_witherrsfixed.srcs/sources_1/imports/memorias_programa/secded_RAM.vhd" \

# Do not sort compile order
nosort
