# SingleCycleDatapathVerilog
Verilog Implementation of a Single Cycle Datapath 
