$date
	Fri Apr 21 15:11:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_latch $end
$var wire 1 ! Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$var reg 1 $ clk $end
$scope module DUT $end
$var wire 1 " R $end
$var wire 1 # S $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
x!
$end
#10000
0$
0"
0#
#20000
1$
#30000
0$
1"
#40000
0!
1$
#50000
0$
0"
#60000
1$
#70000
0$
1#
#80000
1!
1$
#90000
0$
0#
#100000
1$
#110000
0$
1"
1#
#120000
1$
#130000
0$
0"
0#
#140000
1$
#150000
