Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  3 17:39:27 2018
| Host         : DESKTOP-N6B5F4R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/epc_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/epc_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 251 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 251 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 251 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 251 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 251 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 251 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 251 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 251 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[10]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[11]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[12]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[14]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[15]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[16]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[17]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[18]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[19]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[1]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[20]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[21]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[22]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[23]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[24]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[25]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[26]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[27]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[28]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[2]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[30]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[31]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[6]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[7]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[8]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[9]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/if_lerr_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/if_serr_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[22]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[23]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[24]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[25]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[26]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[27]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[28]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[29]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[30]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[31]/Q (HIGH)

 There are 322 register/latch pins with no clock driven by root clock pin: stable_reset_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 842 pins that are not constrained for maximum delay. (HIGH)

 There are 68 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 160 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.288        0.000                      0                13985        0.057        0.000                      0                13969        7.000        0.000                       0                  7104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_11M0592                                                                                 {0.000 45.211}     90.422          11.059          
clk_50M                                                                                     {0.000 10.000}     20.000          50.000          
clock_gen/inst/clk_in1                                                                      {0.000 10.000}     20.000          50.000          
  clk_out3_pll_example                                                                      {10.000 30.000}    40.000          25.000          
  clkfbout_pll_example                                                                      {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                          15.524        0.000                      0                  421        0.200        0.000                      0                  421        9.500        0.000                       0                   320  
clock_gen/inst/clk_in1                                                                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out3_pll_example                                                                           16.627        0.000                      0                12199        0.057        0.000                      0                12199       18.870        0.000                       0                  6297  
  clkfbout_pll_example                                                                                                                                                                                                                       18.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.782        0.000                      0                  928        0.091        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_pll_example                                                                        clk_50M                                                                                           6.335        0.000                      0                  289        5.639        0.000                      0                  289  
clk_50M                                                                                     clk_out3_pll_example                                                                              1.288        0.000                      0                   36       12.921        0.000                      0                   36  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out3_pll_example                                                                             31.925        0.000                      0                    8                                                                        
clk_out3_pll_example                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.897        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out3_pll_example                                                                        clk_out3_pll_example                                                                             37.486        0.000                      0                   91        0.388        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.532        0.000                      0                  100        0.124        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       15.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.524ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.780ns (21.840%)  route 2.791ns (78.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 23.681 - 20.000 ) 
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.132     4.597    vga800x600at75/clk_50M
    SLICE_X5Y88          FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.379     4.976 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           1.470     6.446    vga800x600at75/hdata[11]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.126     6.572 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.784     7.357    vga800x600at75/hdata[11]_i_3_n_10
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.275     7.632 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.537     8.168    vga800x600at75/vdata[11]_i_1_n_10
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.283    23.681    vga800x600at75/clk_50M
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism              0.398    24.080    
                         clock uncertainty           -0.035    24.044    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.352    23.692    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                 15.524    

Slack (MET) :             15.524ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.780ns (21.840%)  route 2.791ns (78.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 23.681 - 20.000 ) 
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.132     4.597    vga800x600at75/clk_50M
    SLICE_X5Y88          FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.379     4.976 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           1.470     6.446    vga800x600at75/hdata[11]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.126     6.572 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.784     7.357    vga800x600at75/hdata[11]_i_3_n_10
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.275     7.632 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.537     8.168    vga800x600at75/vdata[11]_i_1_n_10
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.283    23.681    vga800x600at75/clk_50M
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism              0.398    24.080    
                         clock uncertainty           -0.035    24.044    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.352    23.692    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                 15.524    

Slack (MET) :             15.524ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.780ns (21.840%)  route 2.791ns (78.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 23.681 - 20.000 ) 
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.132     4.597    vga800x600at75/clk_50M
    SLICE_X5Y88          FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.379     4.976 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           1.470     6.446    vga800x600at75/hdata[11]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.126     6.572 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.784     7.357    vga800x600at75/hdata[11]_i_3_n_10
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.275     7.632 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.537     8.168    vga800x600at75/vdata[11]_i_1_n_10
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.283    23.681    vga800x600at75/clk_50M
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism              0.398    24.080    
                         clock uncertainty           -0.035    24.044    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.352    23.692    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                 15.524    

Slack (MET) :             15.524ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.780ns (21.840%)  route 2.791ns (78.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 23.681 - 20.000 ) 
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.132     4.597    vga800x600at75/clk_50M
    SLICE_X5Y88          FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.379     4.976 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           1.470     6.446    vga800x600at75/hdata[11]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.126     6.572 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.784     7.357    vga800x600at75/hdata[11]_i_3_n_10
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.275     7.632 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.537     8.168    vga800x600at75/vdata[11]_i_1_n_10
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.283    23.681    vga800x600at75/clk_50M
    SLICE_X5Y90          FDRE                                         r  vga800x600at75/vdata_reg[4]/C
                         clock pessimism              0.398    24.080    
                         clock uncertainty           -0.035    24.044    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.352    23.692    vga800x600at75/vdata_reg[4]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                 15.524    

Slack (MET) :             15.547ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.780ns (22.556%)  route 2.678ns (77.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 23.590 - 20.000 ) 
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.132     4.597    vga800x600at75/clk_50M
    SLICE_X5Y88          FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.379     4.976 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           1.470     6.446    vga800x600at75/hdata[11]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.126     6.572 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.784     7.357    vga800x600at75/hdata[11]_i_3_n_10
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.275     7.632 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.423     8.055    vga800x600at75/vdata[11]_i_1_n_10
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.192    23.590    vga800x600at75/clk_50M
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism              0.398    23.989    
                         clock uncertainty           -0.035    23.953    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.352    23.601    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 15.547    

Slack (MET) :             15.547ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.780ns (22.556%)  route 2.678ns (77.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 23.590 - 20.000 ) 
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.132     4.597    vga800x600at75/clk_50M
    SLICE_X5Y88          FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.379     4.976 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           1.470     6.446    vga800x600at75/hdata[11]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.126     6.572 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.784     7.357    vga800x600at75/hdata[11]_i_3_n_10
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.275     7.632 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.423     8.055    vga800x600at75/vdata[11]_i_1_n_10
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.192    23.590    vga800x600at75/clk_50M
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism              0.398    23.989    
                         clock uncertainty           -0.035    23.953    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.352    23.601    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 15.547    

Slack (MET) :             15.547ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.780ns (22.556%)  route 2.678ns (77.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 23.590 - 20.000 ) 
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.132     4.597    vga800x600at75/clk_50M
    SLICE_X5Y88          FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.379     4.976 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           1.470     6.446    vga800x600at75/hdata[11]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.126     6.572 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.784     7.357    vga800x600at75/hdata[11]_i_3_n_10
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.275     7.632 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.423     8.055    vga800x600at75/vdata[11]_i_1_n_10
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.192    23.590    vga800x600at75/clk_50M
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism              0.398    23.989    
                         clock uncertainty           -0.035    23.953    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.352    23.601    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 15.547    

Slack (MET) :             15.547ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.780ns (22.556%)  route 2.678ns (77.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 23.590 - 20.000 ) 
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.132     4.597    vga800x600at75/clk_50M
    SLICE_X5Y88          FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.379     4.976 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           1.470     6.446    vga800x600at75/hdata[11]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.126     6.572 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.784     7.357    vga800x600at75/hdata[11]_i_3_n_10
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.275     7.632 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.423     8.055    vga800x600at75/vdata[11]_i_1_n_10
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.192    23.590    vga800x600at75/clk_50M
    SLICE_X5Y91          FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism              0.398    23.989    
                         clock uncertainty           -0.035    23.953    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.352    23.601    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         23.601    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 15.547    

Slack (MET) :             15.606ns  (required time - arrival time)
  Source:                 mmu_memory_version1/extRam/temp_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.484ns (14.802%)  route 2.786ns (85.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 23.163 - 20.000 ) 
    Source Clock Delay      (SCD):    4.412ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.947     4.412    mmu_memory_version1/extRam/clk_50M
    SLICE_X1Y85          FDRE                                         r  mmu_memory_version1/extRam/temp_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.379     4.791 r  mmu_memory_version1/extRam/temp_finished_reg/Q
                         net (fo=7, routed)           1.161     5.951    mmu_memory_version1/extRam/temp_finished_reg_n_10
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.105     6.056 r  mmu_memory_version1/extRam/temp_cpu_data[31]_i_1__0/O
                         net (fo=32, routed)          1.625     7.681    mmu_memory_version1/extRam/temp_cpu_data[31]_i_1__0_n_10
    SLICE_X2Y101         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.765    23.163    mmu_memory_version1/extRam/clk_50M
    SLICE_X2Y101         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[10]/C
                         clock pessimism              0.295    23.459    
                         clock uncertainty           -0.035    23.423    
    SLICE_X2Y101         FDRE (Setup_fdre_C_CE)      -0.136    23.287    mmu_memory_version1/extRam/temp_cpu_data_reg[10]
  -------------------------------------------------------------------
                         required time                         23.287    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                 15.606    

Slack (MET) :             15.606ns  (required time - arrival time)
  Source:                 mmu_memory_version1/extRam/temp_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.484ns (14.802%)  route 2.786ns (85.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 23.163 - 20.000 ) 
    Source Clock Delay      (SCD):    4.412ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.947     4.412    mmu_memory_version1/extRam/clk_50M
    SLICE_X1Y85          FDRE                                         r  mmu_memory_version1/extRam/temp_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.379     4.791 r  mmu_memory_version1/extRam/temp_finished_reg/Q
                         net (fo=7, routed)           1.161     5.951    mmu_memory_version1/extRam/temp_finished_reg_n_10
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.105     6.056 r  mmu_memory_version1/extRam/temp_cpu_data[31]_i_1__0/O
                         net (fo=32, routed)          1.625     7.681    mmu_memory_version1/extRam/temp_cpu_data[31]_i_1__0_n_10
    SLICE_X2Y101         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.765    23.163    mmu_memory_version1/extRam/clk_50M
    SLICE_X2Y101         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[11]/C
                         clock pessimism              0.295    23.459    
                         clock uncertainty           -0.035    23.423    
    SLICE_X2Y101         FDRE (Setup_fdre_C_CE)      -0.136    23.287    mmu_memory_version1/extRam/temp_cpu_data_reg[11]
  -------------------------------------------------------------------
                         required time                         23.287    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                 15.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.246ns (46.116%)  route 0.287ns (53.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.118     1.419    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X2Y95          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.148     1.567 r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[10]/Q
                         net (fo=3, routed)           0.287     1.855    mmu_memory_version1/directUart/ext_uart_r/tickgen/out[7]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.098     1.953 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/RxD_data_ready_i_1/O
                         net (fo=1, routed)           0.000     1.953    mmu_memory_version1/directUart/ext_uart_r/tickgen_n_21
    SLICE_X4Y95          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.496     1.985    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X4Y95          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
                         clock pessimism             -0.323     1.662    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.091     1.753    mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_t/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.593%)  route 0.261ns (58.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.371     1.672    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y92          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  mmu_memory_version1/directUart/ext_uart_start_reg/Q
                         net (fo=19, routed)          0.261     2.074    mmu_memory_version1/directUart/ext_uart_t/TxD_start
    SLICE_X10Y93         LUT4 (Prop_lut4_I2_O)        0.045     2.119 r  mmu_memory_version1/directUart/ext_uart_t/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     2.119    mmu_memory_version1/directUart/ext_uart_t/TxD_shift[2]_i_1_n_10
    SLICE_X10Y93         FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.629     2.119    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X10Y93         FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/TxD_shift_reg[2]/C
                         clock pessimism             -0.323     1.795    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.121     1.916    mmu_memory_version1/directUart/ext_uart_t/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_t/TxD_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.408%)  route 0.263ns (58.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.371     1.672    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y92          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  mmu_memory_version1/directUart/ext_uart_start_reg/Q
                         net (fo=19, routed)          0.263     2.076    mmu_memory_version1/directUart/ext_uart_t/TxD_start
    SLICE_X10Y93         LUT4 (Prop_lut4_I2_O)        0.045     2.121 r  mmu_memory_version1/directUart/ext_uart_t/TxD_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.121    mmu_memory_version1/directUart/ext_uart_t/TxD_shift[1]_i_1_n_10
    SLICE_X10Y93         FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/TxD_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.629     2.119    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X10Y93         FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/TxD_shift_reg[1]/C
                         clock pessimism             -0.323     1.795    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.120     1.915    mmu_memory_version1/directUart/ext_uart_t/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.855%)  route 0.329ns (61.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.118     1.419    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X2Y95          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/Q
                         net (fo=3, routed)           0.072     1.656    mmu_memory_version1/directUart/ext_uart_r/tickgen/out[2]
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.045     1.701 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.256     1.957    mmu_memory_version1/directUart/ext_uart_r/RxD_data0
    SLICE_X5Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.623     2.112    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X5Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/C
                         clock pessimism             -0.323     1.789    
    SLICE_X5Y93          FDRE (Hold_fdre_C_CE)       -0.039     1.750    mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.855%)  route 0.329ns (61.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.118     1.419    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X2Y95          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/Q
                         net (fo=3, routed)           0.072     1.656    mmu_memory_version1/directUart/ext_uart_r/tickgen/out[2]
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.045     1.701 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.256     1.957    mmu_memory_version1/directUart/ext_uart_r/RxD_data0
    SLICE_X5Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.623     2.112    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X5Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[1]/C
                         clock pessimism             -0.323     1.789    
    SLICE_X5Y93          FDRE (Hold_fdre_C_CE)       -0.039     1.750    mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.855%)  route 0.329ns (61.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.118     1.419    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X2Y95          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/Q
                         net (fo=3, routed)           0.072     1.656    mmu_memory_version1/directUart/ext_uart_r/tickgen/out[2]
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.045     1.701 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.256     1.957    mmu_memory_version1/directUart/ext_uart_r/RxD_data0
    SLICE_X5Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.623     2.112    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X5Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[2]/C
                         clock pessimism             -0.323     1.789    
    SLICE_X5Y93          FDRE (Hold_fdre_C_CE)       -0.039     1.750    mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.164ns (26.217%)  route 0.462ns (73.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.118     1.419    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X2Y95          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/Q
                         net (fo=3, routed)           0.462     2.045    mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg_n_10_[2]
    SLICE_X3Y96          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.582     2.071    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X3Y96          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[3]/C
                         clock pessimism             -0.323     1.748    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.066     1.814    mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.457%)  route 0.387ns (67.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.371     1.672    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y92          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  mmu_memory_version1/directUart/ext_uart_start_reg/Q
                         net (fo=19, routed)          0.387     2.200    mmu_memory_version1/directUart/ext_uart_start_reg_n_10
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045     2.245 r  mmu_memory_version1/directUart/ext_uart_tx[7]_i_1/O
                         net (fo=1, routed)           0.000     2.245    mmu_memory_version1/directUart/ext_uart_tx[7]_i_1_n_10
    SLICE_X10Y91         FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.724     2.213    mmu_memory_version1/directUart/clk_50M
    SLICE_X10Y91         FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[7]/C
                         clock pessimism             -0.323     1.890    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.121     2.011    mmu_memory_version1/directUart/ext_uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.486%)  route 0.272ns (56.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.118     1.419    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X2Y95          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  mmu_memory_version1/directUart/ext_uart_r/FSM_onehot_RxD_state_reg[2]/Q
                         net (fo=3, routed)           0.072     1.656    mmu_memory_version1/directUart/ext_uart_r/tickgen/out[2]
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.045     1.701 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.199     1.900    mmu_memory_version1/directUart/ext_uart_r/RxD_data0
    SLICE_X3Y94          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.528     2.018    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X3Y94          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[7]/C
                         clock pessimism             -0.323     1.694    
    SLICE_X3Y94          FDRE (Hold_fdre_C_CE)       -0.039     1.655    mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.308ns (82.414%)  route 0.066ns (17.586%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.445     1.746    mmu_memory_version1/directUart/ext_uart_t/tickgen/clk
    SLICE_X7Y91          FDSE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDSE (Prop_fdse_C_Q)         0.141     1.887 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[4]/Q
                         net (fo=2, routed)           0.066     1.952    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc[4]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.065 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.065    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[4]_i_1_n_10
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.119 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.119    mmu_memory_version1/directUart/ext_uart_t/tickgen/p_1_in[5]
    SLICE_X7Y92          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.654     2.143    mmu_memory_version1/directUart/ext_uart_t/tickgen/clk
    SLICE_X7Y92          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[5]/C
                         clock pessimism             -0.378     1.765    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.105     1.870    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y97   mmu_memory_version1/baseRam/temp_cpu_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y109  mmu_memory_version1/baseRam/temp_cpu_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y113  mmu_memory_version1/baseRam/temp_cpu_data_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y103  mmu_memory_version1/baseRam/temp_cpu_data_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y99   mmu_memory_version1/baseRam/temp_cpu_data_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y97   mmu_memory_version1/baseRam/temp_cpu_data_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y97   mmu_memory_version1/baseRam/temp_cpu_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109  mmu_memory_version1/baseRam/temp_cpu_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y113  mmu_memory_version1/baseRam/temp_cpu_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111  mmu_memory_version1/baseRam/temp_ram_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105  mmu_memory_version1/baseRam/temp_ram_we_n_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y90   mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y90   mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y90   mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y90   mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y97   mmu_memory_version1/baseRam/temp_cpu_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109  mmu_memory_version1/baseRam/temp_cpu_data_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109  mmu_memory_version1/baseRam/temp_cpu_data_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y114  mmu_memory_version1/baseRam/temp_cpu_data_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll_example
  To Clock:  clk_out3_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       16.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.627ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][308]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        23.139ns  (logic 9.158ns (39.578%)  route 13.981ns (60.422%))
  Logic Levels:           24  (CARRY4=5 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 47.626 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.351     7.971    openmips0/id_ex0/clk
    SLICE_X38Y119        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.433     8.404 r  openmips0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=49, routed)          1.818    10.222    openmips0/id_ex0/Q[5]
    SLICE_X21Y151        LUT2 (Prop_lut2_I0_O)        0.126    10.348 r  openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4/O
                         net (fo=2, routed)           0.361    10.709    openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4_n_10
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.267    10.976 f  openmips0/id_ex0/mem_hi[31]_i_3/O
                         net (fo=66, routed)          0.969    11.946    openmips0/id_ex0/mem_hi[31]_i_3_n_10
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.051 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.419    13.470    openmips0/id_ex0/hilo_temp_i_32_n_10
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.105    13.575 r  openmips0/id_ex0/hilo_temp_i_20/O
                         net (fo=2, routed)           0.772    14.347    openmips0/ex0/opdata2_mult[11]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.244    17.591 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.593    openmips0/ex0/hilo_temp__1_n_116
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    18.864 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.531    19.395    openmips0/ex0/p_1_in[17]
    SLICE_X12Y140        LUT2 (Prop_lut2_I0_O)        0.105    19.500 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    19.500    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_10
    SLICE_X12Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.944 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_10
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.201 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.393    20.594    openmips0/ex0/hilo_temp__3[5]
    SLICE_X11Y141        LUT1 (Prop_lut1_I0_O)        0.245    20.839 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    20.839    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_10
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.279 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.279    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_10
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.377 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.377    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_10
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.642 f  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.430    22.072    openmips0/id_ex0/mulres0[29]
    SLICE_X10Y143        LUT6 (Prop_lut6_I4_O)        0.250    22.322 f  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.563    22.885    openmips0/id_ex0/mem_lo[30]_i_2_n_10
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.105    22.990 r  openmips0/id_ex0/id0_i_435/O
                         net (fo=1, routed)           0.633    23.623    openmips0/id_ex0/id0_i_435_n_10
    SLICE_X4Y140         LUT2 (Prop_lut2_I1_O)        0.124    23.747 f  openmips0/id_ex0/id0_i_142/O
                         net (fo=1, routed)           0.458    24.205    openmips0/id_ex0/id0_i_142_n_10
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.267    24.472 f  openmips0/id_ex0/id0_i_3/O
                         net (fo=3, routed)           1.026    25.498    openmips0/id0/ex_wdata_i[30]
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.105    25.603 f  openmips0/id0/reg1_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.252    25.855    openmips0/id0/reg1_o_reg[30]_i_1_n_10
    SLICE_X35Y132        LDCE (DToQ_ldce_D_Q)         0.377    26.232 f  openmips0/id0/reg1_o_reg[30]/Q
                         net (fo=8, routed)           0.908    27.140    openmips0/id0/reg1_o[30]
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.105    27.245 f  openmips0/id0/branch_flag_o_INST_0_i_15/O
                         net (fo=1, routed)           0.390    27.635    openmips0/id0/branch_flag_o_INST_0_i_15_n_10
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.740 f  openmips0/id0/branch_flag_o_INST_0_i_7/O
                         net (fo=1, routed)           0.455    28.195    openmips0/id0/branch_flag_o_INST_0_i_7_n_10
    SLICE_X32Y121        LUT4 (Prop_lut4_I1_O)        0.105    28.300 r  openmips0/id0/branch_flag_o_INST_0_i_2/O
                         net (fo=2, routed)           0.497    28.797    openmips0/id0/branch_flag_o_INST_0_i_2_n_10
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.105    28.902 f  openmips0/id0/branch_flag_o_INST_0_i_1/O
                         net (fo=1, routed)           0.467    29.370    openmips0/id0/branch_flag_o_INST_0_i_1_n_10
    SLICE_X30Y121        LUT5 (Prop_lut5_I4_O)        0.105    29.475 r  openmips0/id0/branch_flag_o_INST_0/O
                         net (fo=34, routed)          1.636    31.110    u_ila_0/inst/ila_core_inst/probe12[0]
    SLICE_X8Y89          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][308]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.278    47.627    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y89          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][308]_srl8/CLK
                         clock pessimism              0.271    47.898    
                         clock uncertainty           -0.123    47.774    
    SLICE_X8Y89          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    47.737    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][308]_srl8
  -------------------------------------------------------------------
                         required time                         47.737    
                         arrival time                         -31.110    
  -------------------------------------------------------------------
                         slack                                 16.627    

Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        22.950ns  (logic 9.263ns (40.361%)  route 13.687ns (59.639%))
  Logic Levels:           25  (CARRY4=5 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 47.601 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.351     7.971    openmips0/id_ex0/clk
    SLICE_X38Y119        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.433     8.404 r  openmips0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=49, routed)          1.818    10.222    openmips0/id_ex0/Q[5]
    SLICE_X21Y151        LUT2 (Prop_lut2_I0_O)        0.126    10.348 r  openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4/O
                         net (fo=2, routed)           0.361    10.709    openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4_n_10
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.267    10.976 f  openmips0/id_ex0/mem_hi[31]_i_3/O
                         net (fo=66, routed)          0.969    11.946    openmips0/id_ex0/mem_hi[31]_i_3_n_10
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.051 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.419    13.470    openmips0/id_ex0/hilo_temp_i_32_n_10
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.105    13.575 r  openmips0/id_ex0/hilo_temp_i_20/O
                         net (fo=2, routed)           0.772    14.347    openmips0/ex0/opdata2_mult[11]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.244    17.591 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.593    openmips0/ex0/hilo_temp__1_n_116
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    18.864 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.531    19.395    openmips0/ex0/p_1_in[17]
    SLICE_X12Y140        LUT2 (Prop_lut2_I0_O)        0.105    19.500 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    19.500    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_10
    SLICE_X12Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.944 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_10
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.201 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.393    20.594    openmips0/ex0/hilo_temp__3[5]
    SLICE_X11Y141        LUT1 (Prop_lut1_I0_O)        0.245    20.839 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    20.839    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_10
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.279 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.279    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_10
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.377 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.377    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_10
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.642 f  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.430    22.072    openmips0/id_ex0/mulres0[29]
    SLICE_X10Y143        LUT6 (Prop_lut6_I4_O)        0.250    22.322 f  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.563    22.885    openmips0/id_ex0/mem_lo[30]_i_2_n_10
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.105    22.990 r  openmips0/id_ex0/id0_i_435/O
                         net (fo=1, routed)           0.633    23.623    openmips0/id_ex0/id0_i_435_n_10
    SLICE_X4Y140         LUT2 (Prop_lut2_I1_O)        0.124    23.747 f  openmips0/id_ex0/id0_i_142/O
                         net (fo=1, routed)           0.458    24.205    openmips0/id_ex0/id0_i_142_n_10
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.267    24.472 f  openmips0/id_ex0/id0_i_3/O
                         net (fo=3, routed)           1.026    25.498    openmips0/id0/ex_wdata_i[30]
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.105    25.603 f  openmips0/id0/reg1_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.252    25.855    openmips0/id0/reg1_o_reg[30]_i_1_n_10
    SLICE_X35Y132        LDCE (DToQ_ldce_D_Q)         0.377    26.232 f  openmips0/id0/reg1_o_reg[30]/Q
                         net (fo=8, routed)           0.908    27.140    openmips0/id0/reg1_o[30]
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.105    27.245 f  openmips0/id0/branch_flag_o_INST_0_i_15/O
                         net (fo=1, routed)           0.390    27.635    openmips0/id0/branch_flag_o_INST_0_i_15_n_10
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.740 f  openmips0/id0/branch_flag_o_INST_0_i_7/O
                         net (fo=1, routed)           0.455    28.195    openmips0/id0/branch_flag_o_INST_0_i_7_n_10
    SLICE_X32Y121        LUT4 (Prop_lut4_I1_O)        0.105    28.300 r  openmips0/id0/branch_flag_o_INST_0_i_2/O
                         net (fo=2, routed)           0.227    28.527    openmips0/id0/branch_flag_o_INST_0_i_2_n_10
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.105    28.632 f  openmips0/id0/branch_target_address_o[31]_INST_0_i_3/O
                         net (fo=17, routed)          0.429    29.061    openmips0/id0/branch_target_address_o[31]_INST_0_i_3_n_10
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.105    29.166 f  openmips0/id0/branch_target_address_o[29]_INST_0_i_2/O
                         net (fo=16, routed)          0.717    29.883    openmips0/id0/branch_target_address_o[29]_INST_0_i_2_n_10
    SLICE_X29Y115        LUT4 (Prop_lut4_I2_O)        0.105    29.988 r  openmips0/id0/branch_target_address_o[2]_INST_0/O
                         net (fo=3, routed)           0.933    30.922    u_ila_0/inst/ila_core_inst/probe3[2]
    SLICE_X8Y120         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.252    47.601    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y120         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/CLK
                         clock pessimism              0.337    47.937    
                         clock uncertainty           -0.123    47.814    
    SLICE_X8Y120         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    47.768    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8
  -------------------------------------------------------------------
                         required time                         47.768    
                         arrival time                         -30.922    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             16.879ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            openmips0/pc_reg0/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        22.999ns  (logic 9.552ns (41.533%)  route 13.447ns (58.467%))
  Logic Levels:           26  (CARRY4=5 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.397ns = ( 47.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.351     7.971    openmips0/id_ex0/clk
    SLICE_X38Y119        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.433     8.404 r  openmips0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=49, routed)          1.818    10.222    openmips0/id_ex0/Q[5]
    SLICE_X21Y151        LUT2 (Prop_lut2_I0_O)        0.126    10.348 r  openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4/O
                         net (fo=2, routed)           0.361    10.709    openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4_n_10
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.267    10.976 f  openmips0/id_ex0/mem_hi[31]_i_3/O
                         net (fo=66, routed)          0.969    11.946    openmips0/id_ex0/mem_hi[31]_i_3_n_10
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.051 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.419    13.470    openmips0/id_ex0/hilo_temp_i_32_n_10
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.105    13.575 r  openmips0/id_ex0/hilo_temp_i_20/O
                         net (fo=2, routed)           0.772    14.347    openmips0/ex0/opdata2_mult[11]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.244    17.591 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.593    openmips0/ex0/hilo_temp__1_n_116
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    18.864 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.531    19.395    openmips0/ex0/p_1_in[17]
    SLICE_X12Y140        LUT2 (Prop_lut2_I0_O)        0.105    19.500 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    19.500    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_10
    SLICE_X12Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.944 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_10
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.201 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.393    20.594    openmips0/ex0/hilo_temp__3[5]
    SLICE_X11Y141        LUT1 (Prop_lut1_I0_O)        0.245    20.839 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    20.839    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_10
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.279 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.279    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_10
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.377 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.377    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_10
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.642 f  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.430    22.072    openmips0/id_ex0/mulres0[29]
    SLICE_X10Y143        LUT6 (Prop_lut6_I4_O)        0.250    22.322 f  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.563    22.885    openmips0/id_ex0/mem_lo[30]_i_2_n_10
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.105    22.990 r  openmips0/id_ex0/id0_i_435/O
                         net (fo=1, routed)           0.633    23.623    openmips0/id_ex0/id0_i_435_n_10
    SLICE_X4Y140         LUT2 (Prop_lut2_I1_O)        0.124    23.747 f  openmips0/id_ex0/id0_i_142/O
                         net (fo=1, routed)           0.458    24.205    openmips0/id_ex0/id0_i_142_n_10
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.267    24.472 f  openmips0/id_ex0/id0_i_3/O
                         net (fo=3, routed)           1.026    25.498    openmips0/id0/ex_wdata_i[30]
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.105    25.603 f  openmips0/id0/reg1_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.252    25.855    openmips0/id0/reg1_o_reg[30]_i_1_n_10
    SLICE_X35Y132        LDCE (DToQ_ldce_D_Q)         0.377    26.232 f  openmips0/id0/reg1_o_reg[30]/Q
                         net (fo=8, routed)           0.908    27.140    openmips0/id0/reg1_o[30]
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.105    27.245 f  openmips0/id0/branch_flag_o_INST_0_i_15/O
                         net (fo=1, routed)           0.390    27.635    openmips0/id0/branch_flag_o_INST_0_i_15_n_10
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.740 f  openmips0/id0/branch_flag_o_INST_0_i_7/O
                         net (fo=1, routed)           0.455    28.195    openmips0/id0/branch_flag_o_INST_0_i_7_n_10
    SLICE_X32Y121        LUT4 (Prop_lut4_I1_O)        0.105    28.300 r  openmips0/id0/branch_flag_o_INST_0_i_2/O
                         net (fo=2, routed)           0.227    28.527    openmips0/id0/branch_flag_o_INST_0_i_2_n_10
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.105    28.632 f  openmips0/id0/branch_target_address_o[31]_INST_0_i_3/O
                         net (fo=17, routed)          0.429    29.061    openmips0/id0/branch_target_address_o[31]_INST_0_i_3_n_10
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.105    29.166 f  openmips0/id0/branch_target_address_o[29]_INST_0_i_2/O
                         net (fo=16, routed)          0.657    29.823    openmips0/id0/branch_target_address_o[29]_INST_0_i_2_n_10
    SLICE_X29Y117        LUT4 (Prop_lut4_I2_O)        0.108    29.931 r  openmips0/id0/branch_target_address_o[7]_INST_0/O
                         net (fo=3, routed)           0.753    30.684    openmips0/pc_reg0/branch_target_address_i[7]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.286    30.970 r  openmips0/pc_reg0/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    30.970    openmips0/pc_reg0/p_2_in__0[7]
    SLICE_X9Y118         FDRE                                         r  openmips0/pc_reg0/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.254    47.603    openmips0/pc_reg0/clk
    SLICE_X9Y118         FDRE                                         r  openmips0/pc_reg0/pc_reg[7]/C
                         clock pessimism              0.337    47.939    
                         clock uncertainty           -0.123    47.816    
    SLICE_X9Y118         FDRE (Setup_fdre_C_D)        0.033    47.849    openmips0/pc_reg0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         47.849    
                         arrival time                         -30.970    
  -------------------------------------------------------------------
                         slack                                 16.879    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        22.866ns  (logic 9.266ns (40.523%)  route 13.600ns (59.477%))
  Logic Levels:           25  (CARRY4=5 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 47.601 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.351     7.971    openmips0/id_ex0/clk
    SLICE_X38Y119        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.433     8.404 r  openmips0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=49, routed)          1.818    10.222    openmips0/id_ex0/Q[5]
    SLICE_X21Y151        LUT2 (Prop_lut2_I0_O)        0.126    10.348 r  openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4/O
                         net (fo=2, routed)           0.361    10.709    openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4_n_10
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.267    10.976 f  openmips0/id_ex0/mem_hi[31]_i_3/O
                         net (fo=66, routed)          0.969    11.946    openmips0/id_ex0/mem_hi[31]_i_3_n_10
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.051 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.419    13.470    openmips0/id_ex0/hilo_temp_i_32_n_10
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.105    13.575 r  openmips0/id_ex0/hilo_temp_i_20/O
                         net (fo=2, routed)           0.772    14.347    openmips0/ex0/opdata2_mult[11]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.244    17.591 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.593    openmips0/ex0/hilo_temp__1_n_116
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    18.864 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.531    19.395    openmips0/ex0/p_1_in[17]
    SLICE_X12Y140        LUT2 (Prop_lut2_I0_O)        0.105    19.500 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    19.500    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_10
    SLICE_X12Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.944 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_10
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.201 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.393    20.594    openmips0/ex0/hilo_temp__3[5]
    SLICE_X11Y141        LUT1 (Prop_lut1_I0_O)        0.245    20.839 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    20.839    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_10
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.279 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.279    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_10
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.377 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.377    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_10
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.642 f  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.430    22.072    openmips0/id_ex0/mulres0[29]
    SLICE_X10Y143        LUT6 (Prop_lut6_I4_O)        0.250    22.322 f  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.563    22.885    openmips0/id_ex0/mem_lo[30]_i_2_n_10
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.105    22.990 r  openmips0/id_ex0/id0_i_435/O
                         net (fo=1, routed)           0.633    23.623    openmips0/id_ex0/id0_i_435_n_10
    SLICE_X4Y140         LUT2 (Prop_lut2_I1_O)        0.124    23.747 f  openmips0/id_ex0/id0_i_142/O
                         net (fo=1, routed)           0.458    24.205    openmips0/id_ex0/id0_i_142_n_10
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.267    24.472 f  openmips0/id_ex0/id0_i_3/O
                         net (fo=3, routed)           1.026    25.498    openmips0/id0/ex_wdata_i[30]
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.105    25.603 f  openmips0/id0/reg1_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.252    25.855    openmips0/id0/reg1_o_reg[30]_i_1_n_10
    SLICE_X35Y132        LDCE (DToQ_ldce_D_Q)         0.377    26.232 f  openmips0/id0/reg1_o_reg[30]/Q
                         net (fo=8, routed)           0.908    27.140    openmips0/id0/reg1_o[30]
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.105    27.245 f  openmips0/id0/branch_flag_o_INST_0_i_15/O
                         net (fo=1, routed)           0.390    27.635    openmips0/id0/branch_flag_o_INST_0_i_15_n_10
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.740 f  openmips0/id0/branch_flag_o_INST_0_i_7/O
                         net (fo=1, routed)           0.455    28.195    openmips0/id0/branch_flag_o_INST_0_i_7_n_10
    SLICE_X32Y121        LUT4 (Prop_lut4_I1_O)        0.105    28.300 r  openmips0/id0/branch_flag_o_INST_0_i_2/O
                         net (fo=2, routed)           0.227    28.527    openmips0/id0/branch_flag_o_INST_0_i_2_n_10
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.105    28.632 f  openmips0/id0/branch_target_address_o[31]_INST_0_i_3/O
                         net (fo=17, routed)          0.429    29.061    openmips0/id0/branch_target_address_o[31]_INST_0_i_3_n_10
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.105    29.166 f  openmips0/id0/branch_target_address_o[29]_INST_0_i_2/O
                         net (fo=16, routed)          0.657    29.823    openmips0/id0/branch_target_address_o[29]_INST_0_i_2_n_10
    SLICE_X29Y117        LUT4 (Prop_lut4_I2_O)        0.108    29.931 r  openmips0/id0/branch_target_address_o[7]_INST_0/O
                         net (fo=3, routed)           0.906    30.837    u_ila_0/inst/ila_core_inst/probe3[7]
    SLICE_X8Y120         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.252    47.601    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y120         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
                         clock pessimism              0.337    47.937    
                         clock uncertainty           -0.123    47.814    
    SLICE_X8Y120         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.048    47.766    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8
  -------------------------------------------------------------------
                         required time                         47.766    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        22.816ns  (logic 9.263ns (40.598%)  route 13.553ns (59.402%))
  Logic Levels:           25  (CARRY4=5 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.396ns = ( 47.604 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.351     7.971    openmips0/id_ex0/clk
    SLICE_X38Y119        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.433     8.404 r  openmips0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=49, routed)          1.818    10.222    openmips0/id_ex0/Q[5]
    SLICE_X21Y151        LUT2 (Prop_lut2_I0_O)        0.126    10.348 r  openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4/O
                         net (fo=2, routed)           0.361    10.709    openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4_n_10
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.267    10.976 f  openmips0/id_ex0/mem_hi[31]_i_3/O
                         net (fo=66, routed)          0.969    11.946    openmips0/id_ex0/mem_hi[31]_i_3_n_10
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.051 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.419    13.470    openmips0/id_ex0/hilo_temp_i_32_n_10
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.105    13.575 r  openmips0/id_ex0/hilo_temp_i_20/O
                         net (fo=2, routed)           0.772    14.347    openmips0/ex0/opdata2_mult[11]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.244    17.591 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.593    openmips0/ex0/hilo_temp__1_n_116
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    18.864 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.531    19.395    openmips0/ex0/p_1_in[17]
    SLICE_X12Y140        LUT2 (Prop_lut2_I0_O)        0.105    19.500 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    19.500    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_10
    SLICE_X12Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.944 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_10
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.201 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.393    20.594    openmips0/ex0/hilo_temp__3[5]
    SLICE_X11Y141        LUT1 (Prop_lut1_I0_O)        0.245    20.839 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    20.839    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_10
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.279 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.279    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_10
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.377 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.377    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_10
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.642 f  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.430    22.072    openmips0/id_ex0/mulres0[29]
    SLICE_X10Y143        LUT6 (Prop_lut6_I4_O)        0.250    22.322 f  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.563    22.885    openmips0/id_ex0/mem_lo[30]_i_2_n_10
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.105    22.990 r  openmips0/id_ex0/id0_i_435/O
                         net (fo=1, routed)           0.633    23.623    openmips0/id_ex0/id0_i_435_n_10
    SLICE_X4Y140         LUT2 (Prop_lut2_I1_O)        0.124    23.747 f  openmips0/id_ex0/id0_i_142/O
                         net (fo=1, routed)           0.458    24.205    openmips0/id_ex0/id0_i_142_n_10
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.267    24.472 f  openmips0/id_ex0/id0_i_3/O
                         net (fo=3, routed)           1.026    25.498    openmips0/id0/ex_wdata_i[30]
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.105    25.603 f  openmips0/id0/reg1_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.252    25.855    openmips0/id0/reg1_o_reg[30]_i_1_n_10
    SLICE_X35Y132        LDCE (DToQ_ldce_D_Q)         0.377    26.232 f  openmips0/id0/reg1_o_reg[30]/Q
                         net (fo=8, routed)           0.908    27.140    openmips0/id0/reg1_o[30]
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.105    27.245 f  openmips0/id0/branch_flag_o_INST_0_i_15/O
                         net (fo=1, routed)           0.390    27.635    openmips0/id0/branch_flag_o_INST_0_i_15_n_10
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.740 f  openmips0/id0/branch_flag_o_INST_0_i_7/O
                         net (fo=1, routed)           0.455    28.195    openmips0/id0/branch_flag_o_INST_0_i_7_n_10
    SLICE_X32Y121        LUT4 (Prop_lut4_I1_O)        0.105    28.300 r  openmips0/id0/branch_flag_o_INST_0_i_2/O
                         net (fo=2, routed)           0.227    28.527    openmips0/id0/branch_flag_o_INST_0_i_2_n_10
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.105    28.632 f  openmips0/id0/branch_target_address_o[31]_INST_0_i_3/O
                         net (fo=17, routed)          0.429    29.061    openmips0/id0/branch_target_address_o[31]_INST_0_i_3_n_10
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.105    29.166 f  openmips0/id0/branch_target_address_o[29]_INST_0_i_2/O
                         net (fo=16, routed)          0.679    29.845    openmips0/id0/branch_target_address_o[29]_INST_0_i_2_n_10
    SLICE_X32Y115        LUT4 (Prop_lut4_I2_O)        0.105    29.950 r  openmips0/id0/branch_target_address_o[9]_INST_0/O
                         net (fo=3, routed)           0.838    30.788    u_ila_0/inst/ila_core_inst/probe3[9]
    SLICE_X8Y117         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.255    47.604    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y117         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
                         clock pessimism              0.337    47.940    
                         clock uncertainty           -0.123    47.817    
    SLICE_X8Y117         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    47.763    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8
  -------------------------------------------------------------------
                         required time                         47.763    
                         arrival time                         -30.788    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             17.008ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            openmips0/pc_reg0/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        22.868ns  (logic 9.368ns (40.966%)  route 13.500ns (59.034%))
  Logic Levels:           26  (CARRY4=5 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 47.601 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.351     7.971    openmips0/id_ex0/clk
    SLICE_X38Y119        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.433     8.404 r  openmips0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=49, routed)          1.818    10.222    openmips0/id_ex0/Q[5]
    SLICE_X21Y151        LUT2 (Prop_lut2_I0_O)        0.126    10.348 r  openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4/O
                         net (fo=2, routed)           0.361    10.709    openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4_n_10
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.267    10.976 f  openmips0/id_ex0/mem_hi[31]_i_3/O
                         net (fo=66, routed)          0.969    11.946    openmips0/id_ex0/mem_hi[31]_i_3_n_10
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.051 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.419    13.470    openmips0/id_ex0/hilo_temp_i_32_n_10
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.105    13.575 r  openmips0/id_ex0/hilo_temp_i_20/O
                         net (fo=2, routed)           0.772    14.347    openmips0/ex0/opdata2_mult[11]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.244    17.591 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.593    openmips0/ex0/hilo_temp__1_n_116
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    18.864 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.531    19.395    openmips0/ex0/p_1_in[17]
    SLICE_X12Y140        LUT2 (Prop_lut2_I0_O)        0.105    19.500 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    19.500    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_10
    SLICE_X12Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.944 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_10
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.201 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.393    20.594    openmips0/ex0/hilo_temp__3[5]
    SLICE_X11Y141        LUT1 (Prop_lut1_I0_O)        0.245    20.839 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    20.839    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_10
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.279 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.279    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_10
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.377 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.377    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_10
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.642 f  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.430    22.072    openmips0/id_ex0/mulres0[29]
    SLICE_X10Y143        LUT6 (Prop_lut6_I4_O)        0.250    22.322 f  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.563    22.885    openmips0/id_ex0/mem_lo[30]_i_2_n_10
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.105    22.990 r  openmips0/id_ex0/id0_i_435/O
                         net (fo=1, routed)           0.633    23.623    openmips0/id_ex0/id0_i_435_n_10
    SLICE_X4Y140         LUT2 (Prop_lut2_I1_O)        0.124    23.747 f  openmips0/id_ex0/id0_i_142/O
                         net (fo=1, routed)           0.458    24.205    openmips0/id_ex0/id0_i_142_n_10
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.267    24.472 f  openmips0/id_ex0/id0_i_3/O
                         net (fo=3, routed)           1.026    25.498    openmips0/id0/ex_wdata_i[30]
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.105    25.603 f  openmips0/id0/reg1_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.252    25.855    openmips0/id0/reg1_o_reg[30]_i_1_n_10
    SLICE_X35Y132        LDCE (DToQ_ldce_D_Q)         0.377    26.232 f  openmips0/id0/reg1_o_reg[30]/Q
                         net (fo=8, routed)           0.908    27.140    openmips0/id0/reg1_o[30]
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.105    27.245 f  openmips0/id0/branch_flag_o_INST_0_i_15/O
                         net (fo=1, routed)           0.390    27.635    openmips0/id0/branch_flag_o_INST_0_i_15_n_10
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.740 f  openmips0/id0/branch_flag_o_INST_0_i_7/O
                         net (fo=1, routed)           0.455    28.195    openmips0/id0/branch_flag_o_INST_0_i_7_n_10
    SLICE_X32Y121        LUT4 (Prop_lut4_I1_O)        0.105    28.300 r  openmips0/id0/branch_flag_o_INST_0_i_2/O
                         net (fo=2, routed)           0.227    28.527    openmips0/id0/branch_flag_o_INST_0_i_2_n_10
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.105    28.632 f  openmips0/id0/branch_target_address_o[31]_INST_0_i_3/O
                         net (fo=17, routed)          0.429    29.061    openmips0/id0/branch_target_address_o[31]_INST_0_i_3_n_10
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.105    29.166 f  openmips0/id0/branch_target_address_o[29]_INST_0_i_2/O
                         net (fo=16, routed)          0.529    29.696    openmips0/id0/branch_target_address_o[29]_INST_0_i_2_n_10
    SLICE_X33Y116        LUT4 (Prop_lut4_I2_O)        0.105    29.801 r  openmips0/id0/branch_target_address_o[6]_INST_0/O
                         net (fo=3, routed)           0.933    30.734    openmips0/pc_reg0/branch_target_address_i[6]
    SLICE_X9Y120         LUT5 (Prop_lut5_I2_O)        0.105    30.839 r  openmips0/pc_reg0/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    30.839    openmips0/pc_reg0/p_2_in__0[6]
    SLICE_X9Y120         FDRE                                         r  openmips0/pc_reg0/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.252    47.601    openmips0/pc_reg0/clk
    SLICE_X9Y120         FDRE                                         r  openmips0/pc_reg0/pc_reg[6]/C
                         clock pessimism              0.337    47.937    
                         clock uncertainty           -0.123    47.814    
    SLICE_X9Y120         FDRE (Setup_fdre_C_D)        0.033    47.847    openmips0/pc_reg0/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         47.847    
                         arrival time                         -30.839    
  -------------------------------------------------------------------
                         slack                                 17.008    

Slack (MET) :             17.040ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            openmips0/pc_reg0/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        22.839ns  (logic 9.368ns (41.018%)  route 13.471ns (58.982%))
  Logic Levels:           26  (CARRY4=5 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.396ns = ( 47.604 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.351     7.971    openmips0/id_ex0/clk
    SLICE_X38Y119        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.433     8.404 r  openmips0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=49, routed)          1.818    10.222    openmips0/id_ex0/Q[5]
    SLICE_X21Y151        LUT2 (Prop_lut2_I0_O)        0.126    10.348 r  openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4/O
                         net (fo=2, routed)           0.361    10.709    openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4_n_10
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.267    10.976 f  openmips0/id_ex0/mem_hi[31]_i_3/O
                         net (fo=66, routed)          0.969    11.946    openmips0/id_ex0/mem_hi[31]_i_3_n_10
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.051 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.419    13.470    openmips0/id_ex0/hilo_temp_i_32_n_10
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.105    13.575 r  openmips0/id_ex0/hilo_temp_i_20/O
                         net (fo=2, routed)           0.772    14.347    openmips0/ex0/opdata2_mult[11]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.244    17.591 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.593    openmips0/ex0/hilo_temp__1_n_116
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    18.864 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.531    19.395    openmips0/ex0/p_1_in[17]
    SLICE_X12Y140        LUT2 (Prop_lut2_I0_O)        0.105    19.500 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    19.500    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_10
    SLICE_X12Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.944 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_10
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.201 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.393    20.594    openmips0/ex0/hilo_temp__3[5]
    SLICE_X11Y141        LUT1 (Prop_lut1_I0_O)        0.245    20.839 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    20.839    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_10
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.279 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.279    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_10
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.377 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.377    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_10
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.642 f  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.430    22.072    openmips0/id_ex0/mulres0[29]
    SLICE_X10Y143        LUT6 (Prop_lut6_I4_O)        0.250    22.322 f  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.563    22.885    openmips0/id_ex0/mem_lo[30]_i_2_n_10
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.105    22.990 r  openmips0/id_ex0/id0_i_435/O
                         net (fo=1, routed)           0.633    23.623    openmips0/id_ex0/id0_i_435_n_10
    SLICE_X4Y140         LUT2 (Prop_lut2_I1_O)        0.124    23.747 f  openmips0/id_ex0/id0_i_142/O
                         net (fo=1, routed)           0.458    24.205    openmips0/id_ex0/id0_i_142_n_10
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.267    24.472 f  openmips0/id_ex0/id0_i_3/O
                         net (fo=3, routed)           1.026    25.498    openmips0/id0/ex_wdata_i[30]
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.105    25.603 f  openmips0/id0/reg1_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.252    25.855    openmips0/id0/reg1_o_reg[30]_i_1_n_10
    SLICE_X35Y132        LDCE (DToQ_ldce_D_Q)         0.377    26.232 f  openmips0/id0/reg1_o_reg[30]/Q
                         net (fo=8, routed)           0.908    27.140    openmips0/id0/reg1_o[30]
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.105    27.245 f  openmips0/id0/branch_flag_o_INST_0_i_15/O
                         net (fo=1, routed)           0.390    27.635    openmips0/id0/branch_flag_o_INST_0_i_15_n_10
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.740 f  openmips0/id0/branch_flag_o_INST_0_i_7/O
                         net (fo=1, routed)           0.455    28.195    openmips0/id0/branch_flag_o_INST_0_i_7_n_10
    SLICE_X32Y121        LUT4 (Prop_lut4_I1_O)        0.105    28.300 r  openmips0/id0/branch_flag_o_INST_0_i_2/O
                         net (fo=2, routed)           0.227    28.527    openmips0/id0/branch_flag_o_INST_0_i_2_n_10
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.105    28.632 f  openmips0/id0/branch_target_address_o[31]_INST_0_i_3/O
                         net (fo=17, routed)          0.429    29.061    openmips0/id0/branch_target_address_o[31]_INST_0_i_3_n_10
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.105    29.166 f  openmips0/id0/branch_target_address_o[29]_INST_0_i_2/O
                         net (fo=16, routed)          0.679    29.845    openmips0/id0/branch_target_address_o[29]_INST_0_i_2_n_10
    SLICE_X32Y115        LUT4 (Prop_lut4_I2_O)        0.105    29.950 r  openmips0/id0/branch_target_address_o[9]_INST_0/O
                         net (fo=3, routed)           0.755    30.705    openmips0/pc_reg0/branch_target_address_i[9]
    SLICE_X9Y117         LUT5 (Prop_lut5_I2_O)        0.105    30.810 r  openmips0/pc_reg0/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    30.810    openmips0/pc_reg0/p_2_in__0[9]
    SLICE_X9Y117         FDRE                                         r  openmips0/pc_reg0/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.255    47.604    openmips0/pc_reg0/clk
    SLICE_X9Y117         FDRE                                         r  openmips0/pc_reg0/pc_reg[9]/C
                         clock pessimism              0.337    47.940    
                         clock uncertainty           -0.123    47.817    
    SLICE_X9Y117         FDRE (Setup_fdre_C_D)        0.033    47.850    openmips0/pc_reg0/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         47.850    
                         arrival time                         -30.810    
  -------------------------------------------------------------------
                         slack                                 17.040    

Slack (MET) :             17.117ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            openmips0/pc_reg0/pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        22.755ns  (logic 9.263ns (40.707%)  route 13.492ns (59.293%))
  Logic Levels:           25  (CARRY4=5 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 47.601 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.351     7.971    openmips0/id_ex0/clk
    SLICE_X38Y119        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.433     8.404 r  openmips0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=49, routed)          1.818    10.222    openmips0/id_ex0/Q[5]
    SLICE_X21Y151        LUT2 (Prop_lut2_I0_O)        0.126    10.348 r  openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4/O
                         net (fo=2, routed)           0.361    10.709    openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4_n_10
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.267    10.976 f  openmips0/id_ex0/mem_hi[31]_i_3/O
                         net (fo=66, routed)          0.969    11.946    openmips0/id_ex0/mem_hi[31]_i_3_n_10
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.051 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.419    13.470    openmips0/id_ex0/hilo_temp_i_32_n_10
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.105    13.575 r  openmips0/id_ex0/hilo_temp_i_20/O
                         net (fo=2, routed)           0.772    14.347    openmips0/ex0/opdata2_mult[11]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.244    17.591 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.593    openmips0/ex0/hilo_temp__1_n_116
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    18.864 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.531    19.395    openmips0/ex0/p_1_in[17]
    SLICE_X12Y140        LUT2 (Prop_lut2_I0_O)        0.105    19.500 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    19.500    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_10
    SLICE_X12Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.944 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_10
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.201 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.393    20.594    openmips0/ex0/hilo_temp__3[5]
    SLICE_X11Y141        LUT1 (Prop_lut1_I0_O)        0.245    20.839 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    20.839    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_10
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.279 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.279    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_10
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.377 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.377    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_10
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.642 f  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.430    22.072    openmips0/id_ex0/mulres0[29]
    SLICE_X10Y143        LUT6 (Prop_lut6_I4_O)        0.250    22.322 f  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.563    22.885    openmips0/id_ex0/mem_lo[30]_i_2_n_10
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.105    22.990 r  openmips0/id_ex0/id0_i_435/O
                         net (fo=1, routed)           0.633    23.623    openmips0/id_ex0/id0_i_435_n_10
    SLICE_X4Y140         LUT2 (Prop_lut2_I1_O)        0.124    23.747 f  openmips0/id_ex0/id0_i_142/O
                         net (fo=1, routed)           0.458    24.205    openmips0/id_ex0/id0_i_142_n_10
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.267    24.472 f  openmips0/id_ex0/id0_i_3/O
                         net (fo=3, routed)           1.026    25.498    openmips0/id0/ex_wdata_i[30]
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.105    25.603 f  openmips0/id0/reg1_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.252    25.855    openmips0/id0/reg1_o_reg[30]_i_1_n_10
    SLICE_X35Y132        LDCE (DToQ_ldce_D_Q)         0.377    26.232 f  openmips0/id0/reg1_o_reg[30]/Q
                         net (fo=8, routed)           0.908    27.140    openmips0/id0/reg1_o[30]
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.105    27.245 f  openmips0/id0/branch_flag_o_INST_0_i_15/O
                         net (fo=1, routed)           0.390    27.635    openmips0/id0/branch_flag_o_INST_0_i_15_n_10
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.740 f  openmips0/id0/branch_flag_o_INST_0_i_7/O
                         net (fo=1, routed)           0.455    28.195    openmips0/id0/branch_flag_o_INST_0_i_7_n_10
    SLICE_X32Y121        LUT4 (Prop_lut4_I1_O)        0.105    28.300 r  openmips0/id0/branch_flag_o_INST_0_i_2/O
                         net (fo=2, routed)           0.497    28.797    openmips0/id0/branch_flag_o_INST_0_i_2_n_10
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.105    28.902 f  openmips0/id0/branch_flag_o_INST_0_i_1/O
                         net (fo=1, routed)           0.467    29.370    openmips0/id0/branch_flag_o_INST_0_i_1_n_10
    SLICE_X30Y121        LUT5 (Prop_lut5_I4_O)        0.105    29.475 r  openmips0/id0/branch_flag_o_INST_0/O
                         net (fo=34, routed)          1.147    30.621    openmips0/pc_reg0/branch_flag_i
    SLICE_X9Y120         LUT5 (Prop_lut5_I3_O)        0.105    30.726 r  openmips0/pc_reg0/pc[16]_i_1/O
                         net (fo=1, routed)           0.000    30.726    openmips0/pc_reg0/p_2_in__0[16]
    SLICE_X9Y120         FDRE                                         r  openmips0/pc_reg0/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.252    47.601    openmips0/pc_reg0/clk
    SLICE_X9Y120         FDRE                                         r  openmips0/pc_reg0/pc_reg[16]/C
                         clock pessimism              0.337    47.937    
                         clock uncertainty           -0.123    47.814    
    SLICE_X9Y120         FDRE (Setup_fdre_C_D)        0.030    47.844    openmips0/pc_reg0/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         47.844    
                         arrival time                         -30.726    
  -------------------------------------------------------------------
                         slack                                 17.117    

Slack (MET) :             17.121ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            openmips0/pc_reg0/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        22.796ns  (logic 9.552ns (41.901%)  route 13.244ns (58.099%))
  Logic Levels:           26  (CARRY4=5 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.398ns = ( 47.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.351     7.971    openmips0/id_ex0/clk
    SLICE_X38Y119        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.433     8.404 r  openmips0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=49, routed)          1.818    10.222    openmips0/id_ex0/Q[5]
    SLICE_X21Y151        LUT2 (Prop_lut2_I0_O)        0.126    10.348 r  openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4/O
                         net (fo=2, routed)           0.361    10.709    openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4_n_10
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.267    10.976 f  openmips0/id_ex0/mem_hi[31]_i_3/O
                         net (fo=66, routed)          0.969    11.946    openmips0/id_ex0/mem_hi[31]_i_3_n_10
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.051 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.419    13.470    openmips0/id_ex0/hilo_temp_i_32_n_10
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.105    13.575 r  openmips0/id_ex0/hilo_temp_i_20/O
                         net (fo=2, routed)           0.772    14.347    openmips0/ex0/opdata2_mult[11]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.244    17.591 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.593    openmips0/ex0/hilo_temp__1_n_116
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    18.864 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.531    19.395    openmips0/ex0/p_1_in[17]
    SLICE_X12Y140        LUT2 (Prop_lut2_I0_O)        0.105    19.500 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    19.500    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_10
    SLICE_X12Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.944 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_10
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.201 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.393    20.594    openmips0/ex0/hilo_temp__3[5]
    SLICE_X11Y141        LUT1 (Prop_lut1_I0_O)        0.245    20.839 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    20.839    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_10
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.279 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.279    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_10
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.377 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.377    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_10
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.642 f  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.430    22.072    openmips0/id_ex0/mulres0[29]
    SLICE_X10Y143        LUT6 (Prop_lut6_I4_O)        0.250    22.322 f  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.563    22.885    openmips0/id_ex0/mem_lo[30]_i_2_n_10
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.105    22.990 r  openmips0/id_ex0/id0_i_435/O
                         net (fo=1, routed)           0.633    23.623    openmips0/id_ex0/id0_i_435_n_10
    SLICE_X4Y140         LUT2 (Prop_lut2_I1_O)        0.124    23.747 f  openmips0/id_ex0/id0_i_142/O
                         net (fo=1, routed)           0.458    24.205    openmips0/id_ex0/id0_i_142_n_10
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.267    24.472 f  openmips0/id_ex0/id0_i_3/O
                         net (fo=3, routed)           1.026    25.498    openmips0/id0/ex_wdata_i[30]
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.105    25.603 f  openmips0/id0/reg1_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.252    25.855    openmips0/id0/reg1_o_reg[30]_i_1_n_10
    SLICE_X35Y132        LDCE (DToQ_ldce_D_Q)         0.377    26.232 f  openmips0/id0/reg1_o_reg[30]/Q
                         net (fo=8, routed)           0.908    27.140    openmips0/id0/reg1_o[30]
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.105    27.245 f  openmips0/id0/branch_flag_o_INST_0_i_15/O
                         net (fo=1, routed)           0.390    27.635    openmips0/id0/branch_flag_o_INST_0_i_15_n_10
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.740 f  openmips0/id0/branch_flag_o_INST_0_i_7/O
                         net (fo=1, routed)           0.455    28.195    openmips0/id0/branch_flag_o_INST_0_i_7_n_10
    SLICE_X32Y121        LUT4 (Prop_lut4_I1_O)        0.105    28.300 r  openmips0/id0/branch_flag_o_INST_0_i_2/O
                         net (fo=2, routed)           0.227    28.527    openmips0/id0/branch_flag_o_INST_0_i_2_n_10
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.105    28.632 f  openmips0/id0/branch_target_address_o[31]_INST_0_i_3/O
                         net (fo=17, routed)          0.429    29.061    openmips0/id0/branch_target_address_o[31]_INST_0_i_3_n_10
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.105    29.166 f  openmips0/id0/branch_target_address_o[29]_INST_0_i_2/O
                         net (fo=16, routed)          0.374    29.541    openmips0/id0/branch_target_address_o[29]_INST_0_i_2_n_10
    SLICE_X32Y119        LUT4 (Prop_lut4_I2_O)        0.108    29.649 r  openmips0/id0/branch_target_address_o[4]_INST_0/O
                         net (fo=3, routed)           0.833    30.482    openmips0/pc_reg0/branch_target_address_i[4]
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.286    30.768 r  openmips0/pc_reg0/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    30.768    openmips0/pc_reg0/p_2_in__0[4]
    SLICE_X10Y119        FDRE                                         r  openmips0/pc_reg0/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.253    47.602    openmips0/pc_reg0/clk
    SLICE_X10Y119        FDRE                                         r  openmips0/pc_reg0/pc_reg[4]/C
                         clock pessimism              0.337    47.938    
                         clock uncertainty           -0.123    47.815    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)        0.074    47.889    openmips0/pc_reg0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         47.889    
                         arrival time                         -30.768    
  -------------------------------------------------------------------
                         slack                                 17.121    

Slack (MET) :             17.129ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        22.671ns  (logic 9.263ns (40.858%)  route 13.408ns (59.142%))
  Logic Levels:           25  (CARRY4=5 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 47.601 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.351     7.971    openmips0/id_ex0/clk
    SLICE_X38Y119        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.433     8.404 r  openmips0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=49, routed)          1.818    10.222    openmips0/id_ex0/Q[5]
    SLICE_X21Y151        LUT2 (Prop_lut2_I0_O)        0.126    10.348 r  openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4/O
                         net (fo=2, routed)           0.361    10.709    openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_4_n_10
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.267    10.976 f  openmips0/id_ex0/mem_hi[31]_i_3/O
                         net (fo=66, routed)          0.969    11.946    openmips0/id_ex0/mem_hi[31]_i_3_n_10
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.051 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.419    13.470    openmips0/id_ex0/hilo_temp_i_32_n_10
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.105    13.575 r  openmips0/id_ex0/hilo_temp_i_20/O
                         net (fo=2, routed)           0.772    14.347    openmips0/ex0/opdata2_mult[11]
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.244    17.591 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.593    openmips0/ex0/hilo_temp__1_n_116
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    18.864 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.531    19.395    openmips0/ex0/p_1_in[17]
    SLICE_X12Y140        LUT2 (Prop_lut2_I0_O)        0.105    19.500 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    19.500    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_10
    SLICE_X12Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.944 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_10
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    20.201 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.393    20.594    openmips0/ex0/hilo_temp__3[5]
    SLICE_X11Y141        LUT1 (Prop_lut1_I0_O)        0.245    20.839 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    20.839    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_10
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.279 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.279    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_10
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.377 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.377    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_10
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.642 f  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.430    22.072    openmips0/id_ex0/mulres0[29]
    SLICE_X10Y143        LUT6 (Prop_lut6_I4_O)        0.250    22.322 f  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.563    22.885    openmips0/id_ex0/mem_lo[30]_i_2_n_10
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.105    22.990 r  openmips0/id_ex0/id0_i_435/O
                         net (fo=1, routed)           0.633    23.623    openmips0/id_ex0/id0_i_435_n_10
    SLICE_X4Y140         LUT2 (Prop_lut2_I1_O)        0.124    23.747 f  openmips0/id_ex0/id0_i_142/O
                         net (fo=1, routed)           0.458    24.205    openmips0/id_ex0/id0_i_142_n_10
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.267    24.472 f  openmips0/id_ex0/id0_i_3/O
                         net (fo=3, routed)           1.026    25.498    openmips0/id0/ex_wdata_i[30]
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.105    25.603 f  openmips0/id0/reg1_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.252    25.855    openmips0/id0/reg1_o_reg[30]_i_1_n_10
    SLICE_X35Y132        LDCE (DToQ_ldce_D_Q)         0.377    26.232 f  openmips0/id0/reg1_o_reg[30]/Q
                         net (fo=8, routed)           0.908    27.140    openmips0/id0/reg1_o[30]
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.105    27.245 f  openmips0/id0/branch_flag_o_INST_0_i_15/O
                         net (fo=1, routed)           0.390    27.635    openmips0/id0/branch_flag_o_INST_0_i_15_n_10
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.740 f  openmips0/id0/branch_flag_o_INST_0_i_7/O
                         net (fo=1, routed)           0.455    28.195    openmips0/id0/branch_flag_o_INST_0_i_7_n_10
    SLICE_X32Y121        LUT4 (Prop_lut4_I1_O)        0.105    28.300 r  openmips0/id0/branch_flag_o_INST_0_i_2/O
                         net (fo=2, routed)           0.227    28.527    openmips0/id0/branch_flag_o_INST_0_i_2_n_10
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.105    28.632 f  openmips0/id0/branch_target_address_o[31]_INST_0_i_3/O
                         net (fo=17, routed)          0.429    29.061    openmips0/id0/branch_target_address_o[31]_INST_0_i_3_n_10
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.105    29.166 f  openmips0/id0/branch_target_address_o[29]_INST_0_i_2/O
                         net (fo=16, routed)          0.536    29.702    openmips0/id0/branch_target_address_o[29]_INST_0_i_2_n_10
    SLICE_X32Y115        LUT4 (Prop_lut4_I2_O)        0.105    29.807 r  openmips0/id0/branch_target_address_o[3]_INST_0/O
                         net (fo=3, routed)           0.835    30.643    u_ila_0/inst/ila_core_inst/probe3[3]
    SLICE_X8Y120         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.252    47.601    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y120         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/CLK
                         clock pessimism              0.337    47.937    
                         clock uncertainty           -0.123    47.814    
    SLICE_X8Y120         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    47.772    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8
  -------------------------------------------------------------------
                         required time                         47.772    
                         arrival time                         -30.643    
  -------------------------------------------------------------------
                         slack                                 17.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][129]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 8.768 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 9.156 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.568     9.156    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y107         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164     9.320 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][129]/Q
                         net (fo=1, routed)           0.103     9.422    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][19]
    RAMB36_X0Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.877     8.768    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X0Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442     9.210    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     9.365    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.365    
                         arrival time                           9.422    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][304]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 8.773 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 9.161 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.573     9.161    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y89          FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][304]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     9.325 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][304]/Q
                         net (fo=1, routed)           0.103     9.427    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[16]
    RAMB36_X0Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.882     8.773    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X0Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442     9.215    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     9.370    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.370    
                         arrival time                           9.427    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][138]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 8.768 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 9.156 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.568     9.156    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y109         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     9.320 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][138]/Q
                         net (fo=1, routed)           0.103     9.423    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][27]
    RAMB36_X0Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.877     8.768    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X0Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442     9.210    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     9.365    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.365    
                         arrival time                           9.423    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 9.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.569     9.157    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y104         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164     9.321 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][210]/Q
                         net (fo=1, routed)           0.103     9.424    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][214][27]
    RAMB36_X0Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.878     8.769    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X0Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442     9.211    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     9.366    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.366    
                         arrival time                           9.424    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][273]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 8.768 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 9.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.569     9.157    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y82          FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     9.321 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][273]/Q
                         net (fo=1, routed)           0.103     9.423    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][286][19]
    RAMB36_X0Y16         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.877     8.768    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X0Y16         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442     9.210    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     9.365    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.365    
                         arrival time                           9.423    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 8.760 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 9.149 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.561     9.149    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y119         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     9.313 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][66]/Q
                         net (fo=1, routed)           0.103     9.416    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][27]
    RAMB36_X0Y23         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.869     8.760    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X0Y23         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442     9.202    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     9.357    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.357    
                         arrival time                           9.416    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][194]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (61.048%)  route 0.105ns (38.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 9.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.569     9.157    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y103         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     9.321 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][194]/Q
                         net (fo=1, routed)           0.105     9.425    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][214][13]
    RAMB36_X0Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.878     8.769    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X0Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442     9.211    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     9.366    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.366    
                         arrival time                           9.425    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 8.760 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 9.150 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.562     9.150    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y118         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.164     9.314 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/Q
                         net (fo=1, routed)           0.103     9.417    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][7]
    RAMB36_X0Y23         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.869     8.760    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X0Y23         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442     9.202    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     9.357    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.357    
                         arrival time                           9.417    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 8.754 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 9.145 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.557     9.145    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y123         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.164     9.309 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][91]/Q
                         net (fo=1, routed)           0.103     9.411    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][106][17]
    RAMB36_X0Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.863     8.754    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X0Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442     9.196    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     9.351    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.351    
                         arrival time                           9.411    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][282]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 8.768 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 9.159 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.571     9.159    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y84          FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     9.323 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][282]/Q
                         net (fo=1, routed)           0.103     9.426    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][286][27]
    RAMB36_X0Y16         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.877     8.768    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X0Y16         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442     9.210    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     9.365    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.365    
                         arrival time                           9.426    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll_example
Waveform(ns):       { 10.000 30.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y22     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y22     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y23     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y23     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y97     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y96     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y96     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.782ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 0.853ns (16.580%)  route 4.292ns (83.420%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 35.712 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.433     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.894     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.105     4.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.666     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.105     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.284     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.105     6.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.863     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gpregsm1.curr_fwft_state_reg[1]
    SLICE_X61Y96         LUT4 (Prop_lut4_I3_O)        0.105     7.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.586     8.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[2]
    SLICE_X62Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.264    35.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X62Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.318    36.030    
                         clock uncertainty           -0.035    35.995    
    SLICE_X62Y95         FDPE (Setup_fdpe_C_D)       -0.012    35.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         35.983    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 27.782    

Slack (MET) :             27.925ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 0.853ns (17.053%)  route 4.149ns (82.947%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 35.712 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.433     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.894     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.105     4.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.666     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.105     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.284     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.105     6.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.863     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gpregsm1.curr_fwft_state_reg[1]
    SLICE_X61Y96         LUT4 (Prop_lut4_I3_O)        0.105     7.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.443     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[2]
    SLICE_X62Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.264    35.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X62Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.318    36.030    
                         clock uncertainty           -0.035    35.995    
    SLICE_X62Y95         FDPE (Setup_fdpe_C_D)       -0.012    35.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.983    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                 27.925    

Slack (MET) :             28.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.748ns (16.450%)  route 3.799ns (83.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.433     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.894     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.105     4.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.666     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.105     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.286     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y95         LUT4 (Prop_lut4_I1_O)        0.105     6.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.954     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X57Y94         FDRE (Setup_fdre_C_CE)      -0.168    35.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         35.804    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 28.201    

Slack (MET) :             28.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.748ns (16.450%)  route 3.799ns (83.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.433     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.894     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.105     4.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.666     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.105     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.286     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y95         LUT4 (Prop_lut4_I1_O)        0.105     6.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.954     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X57Y94         FDRE (Setup_fdre_C_CE)      -0.168    35.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         35.804    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 28.201    

Slack (MET) :             28.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.748ns (16.450%)  route 3.799ns (83.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.433     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.894     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.105     4.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.666     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.105     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.286     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y95         LUT4 (Prop_lut4_I1_O)        0.105     6.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.954     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X57Y94         FDRE (Setup_fdre_C_CE)      -0.168    35.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         35.804    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 28.201    

Slack (MET) :             28.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.748ns (16.450%)  route 3.799ns (83.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.433     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.894     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.105     4.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.666     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.105     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.286     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y95         LUT4 (Prop_lut4_I1_O)        0.105     6.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.954     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X57Y94         FDRE (Setup_fdre_C_CE)      -0.168    35.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         35.804    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 28.201    

Slack (MET) :             28.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.748ns (16.450%)  route 3.799ns (83.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.433     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.894     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.105     4.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.666     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.105     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.286     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y95         LUT4 (Prop_lut4_I1_O)        0.105     6.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.954     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X57Y94         FDRE (Setup_fdre_C_CE)      -0.168    35.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         35.804    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 28.201    

Slack (MET) :             28.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.748ns (16.450%)  route 3.799ns (83.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.433     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.894     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.105     4.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.666     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.105     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.286     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y95         LUT4 (Prop_lut4_I1_O)        0.105     6.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.954     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X57Y94         FDRE (Setup_fdre_C_CE)      -0.168    35.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         35.804    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 28.201    

Slack (MET) :             28.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.748ns (16.450%)  route 3.799ns (83.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.433     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.894     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.105     4.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.666     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.105     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.286     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y95         LUT4 (Prop_lut4_I1_O)        0.105     6.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.954     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X57Y94         FDRE (Setup_fdre_C_CE)      -0.168    35.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         35.804    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 28.201    

Slack (MET) :             28.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.748ns (16.450%)  route 3.799ns (83.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.433     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.894     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.105     4.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.666     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.105     5.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.286     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y95         LUT4 (Prop_lut4_I1_O)        0.105     6.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.954     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism              0.299    36.007    
                         clock uncertainty           -0.035    35.972    
    SLICE_X57Y94         FDRE (Setup_fdre_C_CE)      -0.168    35.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         35.804    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 28.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.191%)  route 0.129ns (47.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.129     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.358     1.379    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.118     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X50Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.381     1.356    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.032%)  route 0.062ns (24.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X39Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/Q
                         net (fo=2, routed)           0.062     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[7]
    SLICE_X38Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[6]_i_1/O
                         net (fo=1, routed)           0.000     1.590    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[6]
    SLICE_X38Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X38Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/C
                         clock pessimism             -0.382     1.355    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.121     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.395     1.344    
    SLICE_X59Y96         FDCE (Hold_fdce_C_D)         0.078     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.395     1.344    
    SLICE_X59Y96         FDCE (Hold_fdce_C_D)         0.076     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.055     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_0[2]
    SLICE_X51Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.394     1.342    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.076     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X29Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.392     1.346    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.075     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.395     1.344    
    SLICE_X59Y96         FDCE (Hold_fdce_C_D)         0.075     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X47Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.395     1.343    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.075     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X44Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.061     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X44Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X44Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.393     1.342    
    SLICE_X44Y85         FDRE (Hold_fdre_C_D)         0.078     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X42Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X43Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X43Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X47Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X47Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll_example
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        6.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        8.204ns  (logic 1.369ns (16.687%)  route 6.835ns (83.313%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 23.403 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.604     8.224    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.379     8.603 r  stable_reset_reg/Q
                         net (fo=2604, routed)        1.855    10.458    openmips0/ex_mem0/rst
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.105    10.563 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.768    11.331    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_10
    SLICE_X9Y124         LUT2 (Prop_lut2_I0_O)        0.124    11.455 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=9, routed)           1.662    13.117    mmu_memory_version1/data_input_addr[25]
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.287    13.404 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.684    14.088    mmu_memory_version1/directUart_i_7_n_10
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.264    14.352 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.621    14.972    mmu_memory_version1/directUart_i_2_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I2_O)        0.105    15.077 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.728    15.805    mmu_memory_version1/directUart/enable
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.105    15.910 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.518    16.428    mmu_memory_version1/directUart/output_data[7]_i_1_n_10
    SLICE_X3Y97          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.005    23.403    mmu_memory_version1/directUart/clk_50M
    SLICE_X3Y97          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[2]/C
                         clock pessimism              0.000    23.403    
                         clock uncertainty           -0.288    23.115    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.352    22.763    mmu_memory_version1/directUart/output_data_reg[2]
  -------------------------------------------------------------------
                         required time                         22.763    
                         arrival time                         -16.428    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        8.204ns  (logic 1.369ns (16.687%)  route 6.835ns (83.313%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 23.403 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.604     8.224    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.379     8.603 r  stable_reset_reg/Q
                         net (fo=2604, routed)        1.855    10.458    openmips0/ex_mem0/rst
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.105    10.563 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.768    11.331    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_10
    SLICE_X9Y124         LUT2 (Prop_lut2_I0_O)        0.124    11.455 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=9, routed)           1.662    13.117    mmu_memory_version1/data_input_addr[25]
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.287    13.404 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.684    14.088    mmu_memory_version1/directUart_i_7_n_10
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.264    14.352 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.621    14.972    mmu_memory_version1/directUart_i_2_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I2_O)        0.105    15.077 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.728    15.805    mmu_memory_version1/directUart/enable
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.105    15.910 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.518    16.428    mmu_memory_version1/directUart/output_data[7]_i_1_n_10
    SLICE_X3Y97          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.005    23.403    mmu_memory_version1/directUart/clk_50M
    SLICE_X3Y97          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[3]/C
                         clock pessimism              0.000    23.403    
                         clock uncertainty           -0.288    23.115    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.352    22.763    mmu_memory_version1/directUart/output_data_reg[3]
  -------------------------------------------------------------------
                         required time                         22.763    
                         arrival time                         -16.428    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        8.204ns  (logic 1.369ns (16.687%)  route 6.835ns (83.313%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 23.403 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.604     8.224    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.379     8.603 r  stable_reset_reg/Q
                         net (fo=2604, routed)        1.855    10.458    openmips0/ex_mem0/rst
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.105    10.563 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.768    11.331    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_10
    SLICE_X9Y124         LUT2 (Prop_lut2_I0_O)        0.124    11.455 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=9, routed)           1.662    13.117    mmu_memory_version1/data_input_addr[25]
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.287    13.404 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.684    14.088    mmu_memory_version1/directUart_i_7_n_10
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.264    14.352 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.621    14.972    mmu_memory_version1/directUart_i_2_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I2_O)        0.105    15.077 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.728    15.805    mmu_memory_version1/directUart/enable
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.105    15.910 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.518    16.428    mmu_memory_version1/directUart/output_data[7]_i_1_n_10
    SLICE_X3Y97          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.005    23.403    mmu_memory_version1/directUart/clk_50M
    SLICE_X3Y97          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[7]/C
                         clock pessimism              0.000    23.403    
                         clock uncertainty           -0.288    23.115    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.352    22.763    mmu_memory_version1/directUart/output_data_reg[7]
  -------------------------------------------------------------------
                         required time                         22.763    
                         arrival time                         -16.428    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        8.143ns  (logic 1.369ns (16.813%)  route 6.774ns (83.187%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 23.382 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.604     8.224    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.379     8.603 r  stable_reset_reg/Q
                         net (fo=2604, routed)        1.855    10.458    openmips0/ex_mem0/rst
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.105    10.563 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.768    11.331    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_10
    SLICE_X9Y124         LUT2 (Prop_lut2_I0_O)        0.124    11.455 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=9, routed)           1.662    13.117    mmu_memory_version1/data_input_addr[25]
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.287    13.404 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.684    14.088    mmu_memory_version1/directUart_i_7_n_10
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.264    14.352 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.621    14.972    mmu_memory_version1/directUart_i_2_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I2_O)        0.105    15.077 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.728    15.805    mmu_memory_version1/directUart/enable
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.105    15.910 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.456    16.367    mmu_memory_version1/directUart/output_data[7]_i_1_n_10
    SLICE_X4Y97          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.984    23.382    mmu_memory_version1/directUart/clk_50M
    SLICE_X4Y97          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[5]/C
                         clock pessimism              0.000    23.382    
                         clock uncertainty           -0.288    23.094    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.352    22.742    mmu_memory_version1/directUart/output_data_reg[5]
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        8.101ns  (logic 1.369ns (16.899%)  route 6.732ns (83.101%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 23.389 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.604     8.224    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.379     8.603 r  stable_reset_reg/Q
                         net (fo=2604, routed)        1.855    10.458    openmips0/ex_mem0/rst
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.105    10.563 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.768    11.331    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_10
    SLICE_X9Y124         LUT2 (Prop_lut2_I0_O)        0.124    11.455 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=9, routed)           1.662    13.117    mmu_memory_version1/data_input_addr[25]
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.287    13.404 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.684    14.088    mmu_memory_version1/directUart_i_7_n_10
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.264    14.352 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.621    14.972    mmu_memory_version1/directUart_i_2_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I2_O)        0.105    15.077 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.728    15.805    mmu_memory_version1/directUart/enable
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.105    15.910 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.415    16.325    mmu_memory_version1/directUart/output_data[7]_i_1_n_10
    SLICE_X4Y96          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.990    23.389    mmu_memory_version1/directUart/clk_50M
    SLICE_X4Y96          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[0]/C
                         clock pessimism              0.000    23.389    
                         clock uncertainty           -0.288    23.100    
    SLICE_X4Y96          FDRE (Setup_fdre_C_R)       -0.352    22.748    mmu_memory_version1/directUart/output_data_reg[0]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        8.101ns  (logic 1.369ns (16.899%)  route 6.732ns (83.101%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 23.389 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.604     8.224    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.379     8.603 r  stable_reset_reg/Q
                         net (fo=2604, routed)        1.855    10.458    openmips0/ex_mem0/rst
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.105    10.563 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.768    11.331    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_10
    SLICE_X9Y124         LUT2 (Prop_lut2_I0_O)        0.124    11.455 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=9, routed)           1.662    13.117    mmu_memory_version1/data_input_addr[25]
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.287    13.404 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.684    14.088    mmu_memory_version1/directUart_i_7_n_10
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.264    14.352 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.621    14.972    mmu_memory_version1/directUart_i_2_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I2_O)        0.105    15.077 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.728    15.805    mmu_memory_version1/directUart/enable
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.105    15.910 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.415    16.325    mmu_memory_version1/directUart/output_data[7]_i_1_n_10
    SLICE_X4Y96          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.990    23.389    mmu_memory_version1/directUart/clk_50M
    SLICE_X4Y96          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[1]/C
                         clock pessimism              0.000    23.389    
                         clock uncertainty           -0.288    23.100    
    SLICE_X4Y96          FDRE (Setup_fdre_C_R)       -0.352    22.748    mmu_memory_version1/directUart/output_data_reg[1]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        8.101ns  (logic 1.369ns (16.899%)  route 6.732ns (83.101%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 23.389 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.604     8.224    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.379     8.603 r  stable_reset_reg/Q
                         net (fo=2604, routed)        1.855    10.458    openmips0/ex_mem0/rst
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.105    10.563 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.768    11.331    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_10
    SLICE_X9Y124         LUT2 (Prop_lut2_I0_O)        0.124    11.455 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=9, routed)           1.662    13.117    mmu_memory_version1/data_input_addr[25]
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.287    13.404 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.684    14.088    mmu_memory_version1/directUart_i_7_n_10
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.264    14.352 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.621    14.972    mmu_memory_version1/directUart_i_2_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I2_O)        0.105    15.077 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.728    15.805    mmu_memory_version1/directUart/enable
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.105    15.910 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.415    16.325    mmu_memory_version1/directUart/output_data[7]_i_1_n_10
    SLICE_X4Y96          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.990    23.389    mmu_memory_version1/directUart/clk_50M
    SLICE_X4Y96          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[4]/C
                         clock pessimism              0.000    23.389    
                         clock uncertainty           -0.288    23.100    
    SLICE_X4Y96          FDRE (Setup_fdre_C_R)       -0.352    22.748    mmu_memory_version1/directUart/output_data_reg[4]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        8.101ns  (logic 1.369ns (16.899%)  route 6.732ns (83.101%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 23.389 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.604     8.224    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.379     8.603 r  stable_reset_reg/Q
                         net (fo=2604, routed)        1.855    10.458    openmips0/ex_mem0/rst
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.105    10.563 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.768    11.331    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_10
    SLICE_X9Y124         LUT2 (Prop_lut2_I0_O)        0.124    11.455 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=9, routed)           1.662    13.117    mmu_memory_version1/data_input_addr[25]
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.287    13.404 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.684    14.088    mmu_memory_version1/directUart_i_7_n_10
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.264    14.352 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.621    14.972    mmu_memory_version1/directUart_i_2_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I2_O)        0.105    15.077 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.728    15.805    mmu_memory_version1/directUart/enable
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.105    15.910 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.415    16.325    mmu_memory_version1/directUart/output_data[7]_i_1_n_10
    SLICE_X4Y96          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.990    23.389    mmu_memory_version1/directUart/clk_50M
    SLICE_X4Y96          FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[6]/C
                         clock pessimism              0.000    23.389    
                         clock uncertainty           -0.288    23.100    
    SLICE_X4Y96          FDRE (Setup_fdre_C_R)       -0.352    22.748    mmu_memory_version1/directUart/output_data_reg[6]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_cpu_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        8.027ns  (logic 0.484ns (6.030%)  route 7.543ns (93.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.604     8.224    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.379     8.603 r  stable_reset_reg/Q
                         net (fo=2604, routed)        6.916    15.519    mmu_memory_version1/baseRam/control_enable
    SLICE_X0Y108         LUT5 (Prop_lut5_I1_O)        0.105    15.624 r  mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1/O
                         net (fo=32, routed)          0.627    16.251    mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_10
    SLICE_X0Y114         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.767    23.166    mmu_memory_version1/baseRam/clk_50M
    SLICE_X0Y114         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[12]/C
                         clock pessimism              0.000    23.166    
                         clock uncertainty           -0.288    22.877    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.168    22.709    mmu_memory_version1/baseRam/temp_cpu_data_reg[12]
  -------------------------------------------------------------------
                         required time                         22.709    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_cpu_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M rise@20.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        8.027ns  (logic 0.484ns (6.030%)  route 7.543ns (93.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.604     8.224    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.379     8.603 r  stable_reset_reg/Q
                         net (fo=2604, routed)        6.916    15.519    mmu_memory_version1/baseRam/control_enable
    SLICE_X0Y108         LUT5 (Prop_lut5_I1_O)        0.105    15.624 r  mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1/O
                         net (fo=32, routed)          0.627    16.251    mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_10
    SLICE_X0Y114         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.767    23.166    mmu_memory_version1/baseRam/clk_50M
    SLICE_X0Y114         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[14]/C
                         clock pessimism              0.000    23.166    
                         clock uncertainty           -0.288    22.877    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.168    22.709    mmu_memory_version1/baseRam/temp_cpu_data_reg[14]
  -------------------------------------------------------------------
                         required time                         22.709    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                  6.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.639ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M rise@0.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.361ns  (logic 0.515ns (21.816%)  route 1.846ns (78.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        6.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    -2.399ns = ( 7.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.252     7.601    openmips0/pc_reg0/clk
    SLICE_X10Y120        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.347     7.948 f  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.769     8.717    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X12Y109        LUT4 (Prop_lut4_I1_O)        0.084     8.801 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           1.077     9.877    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_10
    SLICE_X0Y106         LUT6 (Prop_lut6_I1_O)        0.084     9.961 r  mmu_memory_version1/baseRam/base_ram_data_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.961    mmu_memory_version1/baseRam_n_78
    SLICE_X0Y106         FDRE                                         r  mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.350     3.814    mmu_memory_version1/clk_50M
    SLICE_X0Y106         FDRE                                         r  mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1/C
                         clock pessimism              0.000     3.814    
                         clock uncertainty            0.288     4.103    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.220     4.323    mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           9.961    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.742ns  (arrival time - required time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M rise@0.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.663ns  (logic 0.388ns (14.570%)  route 2.275ns (85.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    -2.165ns = ( 7.835 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.486     7.835    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.304     8.139 f  stable_reset_reg/Q
                         net (fo=2604, routed)        1.637     9.776    mmu_memory_version1/instruction_output_data_reg[31]_i_1_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.084     9.860 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.638    10.498    mmu_memory_version1/directUart/enable
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.043     4.508    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/C
                         clock pessimism              0.000     4.508    
                         clock uncertainty            0.288     4.796    
    SLICE_X9Y91          FDRE (Hold_fdre_C_CE)       -0.040     4.756    mmu_memory_version1/directUart/ext_uart_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.756    
                         arrival time                          10.498    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.742ns  (arrival time - required time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M rise@0.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.663ns  (logic 0.388ns (14.570%)  route 2.275ns (85.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    -2.165ns = ( 7.835 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.486     7.835    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.304     8.139 f  stable_reset_reg/Q
                         net (fo=2604, routed)        1.637     9.776    mmu_memory_version1/instruction_output_data_reg[31]_i_1_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.084     9.860 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.638    10.498    mmu_memory_version1/directUart/enable
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.043     4.508    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/C
                         clock pessimism              0.000     4.508    
                         clock uncertainty            0.288     4.796    
    SLICE_X9Y91          FDRE (Hold_fdre_C_CE)       -0.040     4.756    mmu_memory_version1/directUart/ext_uart_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.756    
                         arrival time                          10.498    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.742ns  (arrival time - required time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M rise@0.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.663ns  (logic 0.388ns (14.570%)  route 2.275ns (85.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    -2.165ns = ( 7.835 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.486     7.835    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.304     8.139 f  stable_reset_reg/Q
                         net (fo=2604, routed)        1.637     9.776    mmu_memory_version1/instruction_output_data_reg[31]_i_1_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.084     9.860 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.638    10.498    mmu_memory_version1/directUart/enable
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.043     4.508    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/C
                         clock pessimism              0.000     4.508    
                         clock uncertainty            0.288     4.796    
    SLICE_X9Y91          FDRE (Hold_fdre_C_CE)       -0.040     4.756    mmu_memory_version1/directUart/ext_uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.756    
                         arrival time                          10.498    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.742ns  (arrival time - required time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M rise@0.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.663ns  (logic 0.388ns (14.570%)  route 2.275ns (85.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    -2.165ns = ( 7.835 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.486     7.835    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.304     8.139 f  stable_reset_reg/Q
                         net (fo=2604, routed)        1.637     9.776    mmu_memory_version1/instruction_output_data_reg[31]_i_1_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.084     9.860 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.638    10.498    mmu_memory_version1/directUart/enable
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.043     4.508    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/C
                         clock pessimism              0.000     4.508    
                         clock uncertainty            0.288     4.796    
    SLICE_X9Y91          FDRE (Hold_fdre_C_CE)       -0.040     4.756    mmu_memory_version1/directUart/ext_uart_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.756    
                         arrival time                          10.498    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.817ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M rise@0.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.279ns  (logic 0.515ns (22.595%)  route 1.764ns (77.404%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        6.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    -2.399ns = ( 7.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.252     7.601    openmips0/pc_reg0/clk
    SLICE_X10Y120        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.347     7.948 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.769     8.717    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X12Y109        LUT4 (Prop_lut4_I1_O)        0.084     8.801 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.611     9.411    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_10
    SLICE_X2Y108         LUT4 (Prop_lut4_I0_O)        0.084     9.495 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0/O
                         net (fo=52, routed)          0.385     9.880    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0_n_10
    SLICE_X1Y106         FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.350     3.814    mmu_memory_version1/baseRam/clk_50M
    SLICE_X1Y106         FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[28]/C
                         clock pessimism              0.000     3.814    
                         clock uncertainty            0.288     4.103    
    SLICE_X1Y106         FDRE (Hold_fdre_C_CE)       -0.040     4.063    mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.063    
                         arrival time                           9.880    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.869ns  (arrival time - required time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/write_finished_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M rise@0.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.752ns  (logic 0.472ns (17.149%)  route 2.280ns (82.851%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        6.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    -2.165ns = ( 7.835 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.486     7.835    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.304     8.139 f  stable_reset_reg/Q
                         net (fo=2604, routed)        1.637     9.776    mmu_memory_version1/instruction_output_data_reg[31]_i_1_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.084     9.860 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.643    10.503    mmu_memory_version1/directUart/enable
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.084    10.587 r  mmu_memory_version1/directUart/write_finished_i_1/O
                         net (fo=1, routed)           0.000    10.587    mmu_memory_version1/directUart/write_finished_i_1_n_10
    SLICE_X9Y92          FDRE                                         r  mmu_memory_version1/directUart/write_finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.743     4.207    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y92          FDRE                                         r  mmu_memory_version1/directUart/write_finished_reg/C
                         clock pessimism              0.000     4.207    
                         clock uncertainty            0.288     4.496    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.222     4.718    mmu_memory_version1/directUart/write_finished_reg
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                          10.587    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.873ns  (arrival time - required time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M rise@0.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.754ns  (logic 0.472ns (17.137%)  route 2.282ns (82.863%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    -2.165ns = ( 7.835 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.486     7.835    clk_25M
    SLICE_X0Y151         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDPE (Prop_fdpe_C_Q)         0.304     8.139 f  stable_reset_reg/Q
                         net (fo=2604, routed)        1.637     9.776    mmu_memory_version1/instruction_output_data_reg[31]_i_1_n_10
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.084     9.860 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.645    10.505    mmu_memory_version1/directUart/enable
    SLICE_X9Y92          LUT5 (Prop_lut5_I2_O)        0.084    10.589 r  mmu_memory_version1/directUart/ext_uart_start_i_1/O
                         net (fo=1, routed)           0.000    10.589    mmu_memory_version1/directUart/ext_uart_start_i_1_n_10
    SLICE_X9Y92          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.743     4.207    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y92          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_start_reg/C
                         clock pessimism              0.000     4.207    
                         clock uncertainty            0.288     4.496    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.220     4.716    mmu_memory_version1/directUart/ext_uart_start_reg
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                          10.589    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.876ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M rise@0.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.255ns  (logic 0.515ns (22.837%)  route 1.740ns (77.163%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        6.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    -2.399ns = ( 7.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.252     7.601    openmips0/pc_reg0/clk
    SLICE_X10Y120        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.347     7.948 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.769     8.717    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X12Y109        LUT4 (Prop_lut4_I1_O)        0.084     8.801 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.611     9.411    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_10
    SLICE_X2Y108         LUT4 (Prop_lut4_I0_O)        0.084     9.495 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0/O
                         net (fo=52, routed)          0.361     9.856    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0_n_10
    SLICE_X3Y109         FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.267     3.731    mmu_memory_version1/baseRam/clk_50M
    SLICE_X3Y109         FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_addr_reg[1]/C
                         clock pessimism              0.000     3.731    
                         clock uncertainty            0.288     4.020    
    SLICE_X3Y109         FDRE (Hold_fdre_C_CE)       -0.040     3.980    mmu_memory_version1/baseRam/temp_ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.980    
                         arrival time                           9.856    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.934ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M rise@0.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        3.296ns  (logic 0.515ns (15.626%)  route 2.781ns (84.374%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        7.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    -2.399ns = ( 7.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.252     7.601    openmips0/pc_reg0/clk
    SLICE_X10Y120        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.347     7.948 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.769     8.717    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X12Y109        LUT4 (Prop_lut4_I1_O)        0.084     8.801 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.611     9.411    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_10
    SLICE_X2Y108         LUT4 (Prop_lut4_I0_O)        0.084     9.495 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0/O
                         net (fo=52, routed)          1.401    10.897    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0_n_10
    SLICE_X0Y77          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.249     4.714    mmu_memory_version1/baseRam/clk_50M
    SLICE_X0Y77          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[18]/C
                         clock pessimism              0.000     4.714    
                         clock uncertainty            0.288     5.002    
    SLICE_X0Y77          FDRE (Hold_fdre_C_CE)       -0.040     4.962    mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.962    
                         arrival time                          10.897    
  -------------------------------------------------------------------
                         slack                                  5.934    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_out3_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.484ns (27.485%)  route 1.277ns (72.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 7.628 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.779     4.244    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X5Y94          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     4.623 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=35, routed)          0.616     5.239    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_10_[0]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.105     5.344 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.661     6.005    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe13[0]
    SLICE_X13Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.280     7.628    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X13Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.628    
                         clock uncertainty           -0.288     7.340    
    SLICE_X13Y97         FDRE (Setup_fdre_C_D)       -0.047     7.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][309]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.484ns (28.063%)  route 1.241ns (71.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 7.627 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.779     4.244    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X5Y94          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     4.623 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=35, routed)          0.616     5.239    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_10_[0]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.105     5.344 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.625     5.969    u_ila_0/inst/ila_core_inst/probe13[0]
    SLICE_X8Y89          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][309]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.278     7.627    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y89          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][309]_srl8/CLK
                         clock pessimism              0.000     7.627    
                         clock uncertainty           -0.288     7.338    
    SLICE_X8Y89          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025     7.313    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][309]_srl8
  -------------------------------------------------------------------
                         required time                          7.313    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][301]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.379ns (26.067%)  route 1.075ns (73.933%))
  Logic Levels:           0  
  Clock Path Skew:        -6.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 7.627 - 10.000 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.043     4.508    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.379     4.887 r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/Q
                         net (fo=4, routed)           1.075     5.962    u_ila_0/inst/ila_core_inst/probe11[1]
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][301]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.279     7.628    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][301]_srl8/CLK
                         clock pessimism              0.000     7.628    
                         clock uncertainty           -0.288     7.339    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025     7.314    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][301]_srl8
  -------------------------------------------------------------------
                         required time                          7.314    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.379ns (27.837%)  route 0.982ns (72.163%))
  Logic Levels:           0  
  Clock Path Skew:        -6.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 7.628 - 10.000 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.043     4.508    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.379     4.887 r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/Q
                         net (fo=4, routed)           0.982     5.869    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe11[0]
    SLICE_X11Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.280     7.628    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.628    
                         clock uncertainty           -0.288     7.340    
    SLICE_X11Y93         FDRE (Setup_fdre_C_D)       -0.047     7.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][302]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.379ns (28.103%)  route 0.970ns (71.897%))
  Logic Levels:           0  
  Clock Path Skew:        -6.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 7.627 - 10.000 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.043     4.508    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.379     4.887 r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/Q
                         net (fo=4, routed)           0.970     5.856    u_ila_0/inst/ila_core_inst/probe11[2]
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][302]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.279     7.628    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][302]_srl8/CLK
                         clock pessimism              0.000     7.628    
                         clock uncertainty           -0.288     7.339    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     7.303    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][302]_srl8
  -------------------------------------------------------------------
                         required time                          7.303    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][304]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.379ns (29.178%)  route 0.920ns (70.822%))
  Logic Levels:           0  
  Clock Path Skew:        -6.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 7.627 - 10.000 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.043     4.508    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.379     4.887 r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/Q
                         net (fo=4, routed)           0.920     5.807    u_ila_0/inst/ila_core_inst/probe11[4]
    SLICE_X8Y89          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][304]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.278     7.627    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y89          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][304]_srl8/CLK
                         clock pessimism              0.000     7.627    
                         clock uncertainty           -0.288     7.338    
    SLICE_X8Y89          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     7.288    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][304]_srl8
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][300]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.379ns (28.870%)  route 0.934ns (71.130%))
  Logic Levels:           0  
  Clock Path Skew:        -6.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 7.627 - 10.000 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.043     4.508    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.379     4.887 r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/Q
                         net (fo=4, routed)           0.934     5.820    u_ila_0/inst/ila_core_inst/probe11[0]
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][300]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.279     7.628    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][300]_srl8/CLK
                         clock pessimism              0.000     7.628    
                         clock uncertainty           -0.288     7.339    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037     7.302    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][300]_srl8
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.379ns (24.567%)  route 1.164ns (75.433%))
  Logic Levels:           0  
  Clock Path Skew:        -6.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 7.628 - 10.000 ) 
    Source Clock Delay      (SCD):    4.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.731     4.195    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X5Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.379     4.574 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[2]/Q
                         net (fo=4, routed)           1.164     5.738    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[2]
    SLICE_X11Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.280     7.628    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000     7.628    
                         clock uncertainty           -0.288     7.340    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)       -0.047     7.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.379ns (30.799%)  route 0.852ns (69.201%))
  Logic Levels:           0  
  Clock Path Skew:        -6.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 7.628 - 10.000 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         3.043     4.508    mmu_memory_version1/directUart/clk_50M
    SLICE_X9Y91          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.379     4.887 r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/Q
                         net (fo=4, routed)           0.852     5.738    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe11[1]
    SLICE_X10Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.280     7.628    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X10Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     7.628    
                         clock uncertainty           -0.288     7.340    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.015     7.325    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.379ns (25.303%)  route 1.119ns (74.697%))
  Logic Levels:           0  
  Clock Path Skew:        -6.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 7.628 - 10.000 ) 
    Source Clock Delay      (SCD):    4.195ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.731     4.195    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X4Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.379     4.574 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[6]/Q
                         net (fo=4, routed)           1.119     5.693    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[6]
    SLICE_X11Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    11.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365     4.638 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     6.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.280     7.628    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     7.628    
                         clock uncertainty           -0.288     7.340    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)       -0.042     7.298    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  1.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.921ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][295]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.773%)  route 0.289ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        -2.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 8.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 21.697 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    20.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.396    21.697    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X4Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141    21.838 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[3]/Q
                         net (fo=4, routed)           0.289    22.127    u_ila_0/inst/ila_core_inst/probe10[3]
    SLICE_X8Y88          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][295]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.844     8.735    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y88          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][295]_srl8/CLK
                         clock pessimism              0.000     8.735    
                         clock uncertainty            0.288     9.023    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     9.206    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][295]_srl8
  -------------------------------------------------------------------
                         required time                         -9.206    
                         arrival time                          22.127    
  -------------------------------------------------------------------
                         slack                                 12.921    

Slack (MET) :             13.010ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][296]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.099%)  route 0.298ns (67.901%))
  Logic Levels:           0  
  Clock Path Skew:        -2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 21.697 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    20.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.396    21.697    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X4Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141    21.838 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[4]/Q
                         net (fo=4, routed)           0.298    22.136    u_ila_0/inst/ila_core_inst/probe10[4]
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][296]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.845     8.736    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][296]_srl8/CLK
                         clock pessimism              0.000     8.736    
                         clock uncertainty            0.288     9.024    
    SLICE_X8Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     9.126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][296]_srl8
  -------------------------------------------------------------------
                         required time                         -9.126    
                         arrival time                          22.136    
  -------------------------------------------------------------------
                         slack                                 13.010    

Slack (MET) :             13.023ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][310]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.329%)  route 0.439ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        -2.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 8.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.575ns = ( 21.575 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    20.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.274    21.575    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X4Y95          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141    21.716 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/Q
                         net (fo=6, routed)           0.439    22.154    u_ila_0/inst/ila_core_inst/probe14[0]
    SLICE_X8Y89          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][310]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.844     8.735    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y89          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][310]_srl8/CLK
                         clock pessimism              0.000     8.735    
                         clock uncertainty            0.288     9.023    
    SLICE_X8Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     9.132    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][310]_srl8
  -------------------------------------------------------------------
                         required time                         -9.132    
                         arrival time                          22.154    
  -------------------------------------------------------------------
                         slack                                 13.023    

Slack (MET) :             13.027ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][292]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.953%)  route 0.330ns (70.047%))
  Logic Levels:           0  
  Clock Path Skew:        -2.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 8.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 21.697 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    20.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.396    21.697    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X5Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    21.838 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/Q
                         net (fo=3, routed)           0.330    22.167    u_ila_0/inst/ila_core_inst/probe10[0]
    SLICE_X8Y88          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][292]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.844     8.735    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y88          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][292]_srl8/CLK
                         clock pessimism              0.000     8.735    
                         clock uncertainty            0.288     9.023    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     9.140    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][292]_srl8
  -------------------------------------------------------------------
                         required time                         -9.140    
                         arrival time                          22.167    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.044ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.172%)  route 0.297ns (67.828%))
  Logic Levels:           0  
  Clock Path Skew:        -2.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 21.697 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    20.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.396    21.697    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X4Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141    21.838 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[4]/Q
                         net (fo=4, routed)           0.297    22.135    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[4]
    SLICE_X9Y96          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.846     8.737    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X9Y96          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     8.737    
                         clock uncertainty            0.288     9.025    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.066     9.091    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.091    
                         arrival time                          22.135    
  -------------------------------------------------------------------
                         slack                                 13.044    

Slack (MET) :             13.058ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.910%)  route 0.315ns (69.090%))
  Logic Levels:           0  
  Clock Path Skew:        -2.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 21.697 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    20.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.396    21.697    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X5Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    21.838 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/Q
                         net (fo=3, routed)           0.315    22.153    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X9Y96          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.846     8.737    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X9Y96          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     8.737    
                         clock uncertainty            0.288     9.025    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.070     9.095    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.095    
                         arrival time                          22.153    
  -------------------------------------------------------------------
                         slack                                 13.058    

Slack (MET) :             13.066ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.469%)  route 0.413ns (74.531%))
  Logic Levels:           0  
  Clock Path Skew:        -2.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns = ( 21.610 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    20.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.309    21.610    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X3Y94          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    21.751 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[7]/Q
                         net (fo=4, routed)           0.413    22.164    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[7]
    SLICE_X11Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.847     8.738    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     8.738    
                         clock uncertainty            0.288     9.026    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.072     9.098    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.098    
                         arrival time                          22.164    
  -------------------------------------------------------------------
                         slack                                 13.066    

Slack (MET) :             13.082ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][303]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.682%)  route 0.338ns (67.318%))
  Logic Levels:           0  
  Clock Path Skew:        -3.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    1.787ns = ( 21.787 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    20.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.486    21.787    mmu_memory_version1/directUart/clk_50M
    SLICE_X10Y91         FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.164    21.951 r  mmu_memory_version1/directUart/ext_uart_tx_reg[3]/Q
                         net (fo=4, routed)           0.338    22.289    u_ila_0/inst/ila_core_inst/probe11[3]
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][303]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.845     8.736    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][303]_srl8/CLK
                         clock pessimism              0.000     8.736    
                         clock uncertainty            0.288     9.024    
    SLICE_X8Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     9.207    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][303]_srl8
  -------------------------------------------------------------------
                         required time                         -9.207    
                         arrival time                          22.289    
  -------------------------------------------------------------------
                         slack                                 13.082    

Slack (MET) :             13.090ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][294]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.867%)  route 0.384ns (73.133%))
  Logic Levels:           0  
  Clock Path Skew:        -2.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 8.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 21.697 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    20.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.396    21.697    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X5Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    21.838 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[2]/Q
                         net (fo=4, routed)           0.384    22.222    u_ila_0/inst/ila_core_inst/probe10[2]
    SLICE_X8Y88          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][294]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.844     8.735    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y88          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][294]_srl8/CLK
                         clock pessimism              0.000     8.735    
                         clock uncertainty            0.288     9.023    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     9.132    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][294]_srl8
  -------------------------------------------------------------------
                         required time                         -9.132    
                         arrival time                          22.222    
  -------------------------------------------------------------------
                         slack                                 13.090    

Slack (MET) :             13.101ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][297]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_pll_example rise@10.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.230%)  route 0.397ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        -2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 21.697 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    20.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.396    21.697    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X4Y93          FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141    21.838 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[5]/Q
                         net (fo=4, routed)           0.397    22.234    u_ila_0/inst/ila_core_inst/probe10[5]
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][297]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.845     8.736    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y90          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][297]_srl8/CLK
                         clock pessimism              0.000     8.736    
                         clock uncertainty            0.288     9.024    
    SLICE_X8Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     9.133    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][297]_srl8
  -------------------------------------------------------------------
                         required time                         -9.133    
                         arrival time                          22.234    
  -------------------------------------------------------------------
                         slack                                 13.101    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out3_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       31.925ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.925ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.865ns  (logic 0.348ns (40.225%)  route 0.517ns (59.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.517     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X61Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 31.925    

Slack (MET) :             31.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.856ns  (logic 0.398ns (46.515%)  route 0.458ns (53.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X60Y96         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.458     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y96         FDCE (Setup_fdce_C_D)       -0.163    32.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.837    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 31.981    

Slack (MET) :             32.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.747ns  (logic 0.398ns (53.308%)  route 0.349ns (46.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X60Y96         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.349     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X61Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)       -0.202    32.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.798    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 32.051    

Slack (MET) :             32.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.714ns  (logic 0.348ns (48.767%)  route 0.366ns (51.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.366     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)       -0.209    32.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.791    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                 32.077    

Slack (MET) :             32.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.844ns  (logic 0.379ns (44.903%)  route 0.465ns (55.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.465     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X45Y92         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 32.081    

Slack (MET) :             32.088ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.455%)  route 0.356ns (50.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.356     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X45Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X45Y92         FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 32.088    

Slack (MET) :             32.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.853ns  (logic 0.379ns (44.415%)  route 0.474ns (55.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.474     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y92         FDCE (Setup_fdce_C_D)       -0.037    32.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.963    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 32.110    

Slack (MET) :             32.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.713ns  (logic 0.379ns (53.124%)  route 0.334ns (46.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.334     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X61Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 32.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll_example
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.897ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.901ns  (logic 0.398ns (44.193%)  route 0.503ns (55.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X58Y96         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.503     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y96         FDCE (Setup_fdce_C_D)       -0.202    39.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.798    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 38.897    

Slack (MET) :             38.971ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.819ns  (logic 0.348ns (42.499%)  route 0.471ns (57.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.471     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X48Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)       -0.210    39.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.790    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 38.971    

Slack (MET) :             39.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.893ns  (logic 0.433ns (48.510%)  route 0.460ns (51.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X58Y96         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.460     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y96         FDCE (Setup_fdce_C_D)       -0.073    39.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 39.034    

Slack (MET) :             39.035ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.765ns  (logic 0.398ns (52.022%)  route 0.367ns (47.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X58Y96         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.367     0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y96         FDCE (Setup_fdce_C_D)       -0.200    39.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.800    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 39.035    

Slack (MET) :             39.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.651%)  route 0.373ns (48.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.373     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y91         FDCE (Setup_fdce_C_D)       -0.161    39.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.839    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 39.068    

Slack (MET) :             39.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.800ns  (logic 0.433ns (54.108%)  route 0.367ns (45.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X58Y96         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.367     0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X59Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y96         FDCE (Setup_fdce_C_D)       -0.075    39.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                 39.125    

Slack (MET) :             39.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.815ns  (logic 0.433ns (53.136%)  route 0.382ns (46.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.382     0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y91         FDCE (Setup_fdce_C_D)       -0.031    39.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.969    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                 39.154    

Slack (MET) :             39.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.806ns  (logic 0.433ns (53.729%)  route 0.373ns (46.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.373     0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y91         FDCE (Setup_fdce_C_D)       -0.029    39.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.971    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                 39.165    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_pll_example
  To Clock:  clk_out3_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       37.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.486ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.069ns  (logic 0.484ns (23.387%)  route 1.585ns (76.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.388ns = ( 47.611 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.378     7.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDPE (Prop_fdpe_C_Q)         0.379     8.377 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.678     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.105     9.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.907    10.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y88         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.263    47.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.357    47.969    
                         clock uncertainty           -0.123    47.845    
    SLICE_X48Y88         FDPE (Recov_fdpe_C_PRE)     -0.292    47.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         47.553    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 37.486    

Slack (MET) :             37.486ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        2.069ns  (logic 0.484ns (23.387%)  route 1.585ns (76.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.388ns = ( 47.611 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.378     7.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDPE (Prop_fdpe_C_Q)         0.379     8.377 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.678     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.105     9.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.907    10.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y88         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.263    47.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.357    47.969    
                         clock uncertainty           -0.123    47.845    
    SLICE_X48Y88         FDPE (Recov_fdpe_C_PRE)     -0.292    47.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         47.553    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 37.486    

Slack (MET) :             37.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        1.754ns  (logic 0.590ns (33.633%)  route 1.164ns (66.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.388ns = ( 47.611 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.374     7.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X59Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.348     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     9.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X59Y90         LUT2 (Prop_lut2_I1_O)        0.242     9.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.479     9.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X59Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.263    47.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.356    47.968    
                         clock uncertainty           -0.123    47.844    
    SLICE_X59Y92         FDPE (Recov_fdpe_C_PRE)     -0.292    47.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         47.552    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                 37.804    

Slack (MET) :             37.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        1.754ns  (logic 0.590ns (33.633%)  route 1.164ns (66.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.388ns = ( 47.611 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.374     7.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X59Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.348     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     9.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X59Y90         LUT2 (Prop_lut2_I1_O)        0.242     9.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.479     9.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X59Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.263    47.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.356    47.968    
                         clock uncertainty           -0.123    47.844    
    SLICE_X59Y92         FDPE (Recov_fdpe_C_PRE)     -0.292    47.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         47.552    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                 37.804    

Slack (MET) :             37.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        1.754ns  (logic 0.590ns (33.633%)  route 1.164ns (66.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.388ns = ( 47.611 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.374     7.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X59Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.348     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     9.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X59Y90         LUT2 (Prop_lut2_I1_O)        0.242     9.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.479     9.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X59Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.263    47.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.356    47.968    
                         clock uncertainty           -0.123    47.844    
    SLICE_X59Y92         FDPE (Recov_fdpe_C_PRE)     -0.292    47.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         47.552    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                 37.804    

Slack (MET) :             37.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        1.673ns  (logic 0.484ns (28.937%)  route 1.189ns (71.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 47.618 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.378     7.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDPE (Prop_fdpe_C_Q)         0.379     8.377 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.678     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.105     9.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.511     9.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X43Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.270    47.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.338    47.957    
                         clock uncertainty           -0.123    47.833    
    SLICE_X43Y92         FDPE (Recov_fdpe_C_PRE)     -0.292    47.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         47.541    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                 37.871    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        1.319ns  (logic 0.379ns (28.724%)  route 0.940ns (71.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 47.605 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.380     8.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.379     8.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.940     9.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.257    47.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.278    47.884    
                         clock uncertainty           -0.123    47.760    
    SLICE_X52Y88         FDCE (Recov_fdce_C_CLR)     -0.331    47.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         47.429    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        1.319ns  (logic 0.379ns (28.744%)  route 0.940ns (71.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 47.611 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.379     7.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X49Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.379     8.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.940     9.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X58Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.262    47.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.278    47.889    
                         clock uncertainty           -0.123    47.765    
    SLICE_X58Y91         FDPE (Recov_fdpe_C_PRE)     -0.292    47.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         47.473    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 38.156    

Slack (MET) :             38.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        1.319ns  (logic 0.379ns (28.744%)  route 0.940ns (71.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 47.611 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.379     7.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X49Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.379     8.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.940     9.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X58Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.262    47.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.278    47.889    
                         clock uncertainty           -0.123    47.765    
    SLICE_X58Y91         FDPE (Recov_fdpe_C_PRE)     -0.258    47.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         47.507    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 38.190    

Slack (MET) :             38.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@50.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        1.184ns  (logic 0.379ns (32.013%)  route 0.805ns (67.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 47.611 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    11.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240     4.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     6.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.380     8.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.379     8.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.805     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        1.262    47.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.338    47.949    
                         clock uncertainty           -0.123    47.825    
    SLICE_X51Y89         FDCE (Recov_fdce_C_CLR)     -0.331    47.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         47.494    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 38.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.622%)  route 0.215ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 8.727 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.567     9.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     9.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.215     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X46Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.836     8.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.463     9.190    
    SLICE_X46Y92         FDCE (Remov_fdce_C_CLR)     -0.067     9.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.123    
                         arrival time                           9.511    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.622%)  route 0.215ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 8.727 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.567     9.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     9.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.215     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X46Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.836     8.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.463     9.190    
    SLICE_X46Y92         FDCE (Remov_fdce_C_CLR)     -0.067     9.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.123    
                         arrival time                           9.511    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.622%)  route 0.215ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 8.727 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.567     9.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     9.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.215     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X46Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.836     8.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.463     9.190    
    SLICE_X46Y92         FDCE (Remov_fdce_C_CLR)     -0.067     9.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.123    
                         arrival time                           9.511    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.622%)  route 0.215ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 8.727 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.567     9.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     9.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.215     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X46Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.836     8.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.463     9.190    
    SLICE_X46Y92         FDCE (Remov_fdce_C_CLR)     -0.067     9.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.123    
                         arrival time                           9.511    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.622%)  route 0.215ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 8.727 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.567     9.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     9.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.215     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X46Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.836     8.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.463     9.190    
    SLICE_X46Y92         FDCE (Remov_fdce_C_CLR)     -0.067     9.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.123    
                         arrival time                           9.511    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.567     9.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     9.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.837     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X45Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.443     9.171    
    SLICE_X45Y92         FDCE (Remov_fdce_C_CLR)     -0.092     9.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.079    
                         arrival time                           9.475    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.567     9.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     9.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.837     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X45Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.443     9.171    
    SLICE_X45Y92         FDCE (Remov_fdce_C_CLR)     -0.092     9.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.079    
                         arrival time                           9.475    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.567     9.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     9.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.837     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X45Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.443     9.171    
    SLICE_X45Y92         FDCE (Remov_fdce_C_CLR)     -0.092     9.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.079    
                         arrival time                           9.475    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.567     9.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     9.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.837     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X45Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.443     9.171    
    SLICE_X45Y92         FDCE (Remov_fdce_C_CLR)     -0.092     9.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.079    
                         arrival time                           9.475    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@10.000ns - clk_out3_pll_example rise@10.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440    10.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541     7.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662     8.562    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.588 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.567     9.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     9.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    10.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334     7.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716     7.862    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.891 r  clock_gen/inst/clkout3_buf/O
                         net (fo=6295, routed)        0.837     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X45Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.443     9.171    
    SLICE_X45Y92         FDCE (Remov_fdce_C_CLR)     -0.092     9.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.079    
                         arrival time                           9.475    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.694ns (22.388%)  route 2.406ns (77.612%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.105     4.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.673     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.105     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.493     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.542     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.299    36.013    
                         clock uncertainty           -0.035    35.978    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.292    35.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.686    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                 29.532    

Slack (MET) :             29.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.694ns (22.388%)  route 2.406ns (77.612%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.105     4.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.673     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.105     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.493     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.542     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.299    36.013    
                         clock uncertainty           -0.035    35.978    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.720    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                 29.566    

Slack (MET) :             29.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.694ns (22.388%)  route 2.406ns (77.612%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.105     4.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.673     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.105     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.493     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.542     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.299    36.013    
                         clock uncertainty           -0.035    35.978    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.720    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                 29.566    

Slack (MET) :             29.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.694ns (22.388%)  route 2.406ns (77.612%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.105     4.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.673     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.105     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.493     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.542     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.299    36.013    
                         clock uncertainty           -0.035    35.978    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.720    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                 29.566    

Slack (MET) :             29.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.694ns (22.388%)  route 2.406ns (77.612%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 35.714 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.105     4.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.673     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.105     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.493     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.542     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.299    36.013    
                         clock uncertainty           -0.035    35.978    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.720    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                 29.566    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.694ns (24.532%)  route 2.135ns (75.468%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 35.716 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.105     4.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.673     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.105     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.493     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.271     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X37Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.268    35.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.299    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.331    35.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.649    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.694ns (24.532%)  route 2.135ns (75.468%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 35.716 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.105     4.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.673     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.105     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.493     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.271     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X37Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.268    35.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.299    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.331    35.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.649    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.694ns (24.532%)  route 2.135ns (75.468%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 35.716 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.105     4.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.673     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.105     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.493     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.271     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X37Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.268    35.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.299    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.331    35.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.649    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.694ns (24.532%)  route 2.135ns (75.468%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 35.716 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.105     4.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.673     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.105     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.493     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.271     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X37Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.268    35.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.299    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.331    35.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.649    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.694ns (24.532%)  route 2.135ns (75.468%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 35.716 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.105     4.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.673     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.105     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.493     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.271     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X37Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.268    35.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.299    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.331    35.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.649    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                 29.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.129     1.607    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.129     1.607    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.129     1.607    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X50Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.129     1.607    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X50Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.129     1.607    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X50Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.129     1.607    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.129     1.607    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.129     1.607    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X51Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X51Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.129     1.607    
    SLICE_X51Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X51Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X51Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.129     1.607    
    SLICE_X51Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.149    





