#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f069e78190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f069e797c0 .scope module, "RegisterUnit_tb" "RegisterUnit_tb" 3 3;
 .timescale -9 -12;
v000001f069e83730_0 .var "clk", 0 0;
v000001f069e83370_0 .var "dataIn", 31 0;
v000001f069e839b0_0 .net "dataOut1", 31 0, L_000001f069e8b670;  1 drivers
v000001f069e83910_0 .net "dataOut2", 31 0, L_000001f069e8b520;  1 drivers
v000001f069e83a50_0 .var "readRegister1", 4 0;
v000001f069e83b90_0 .var "readRegister2", 4 0;
v000001f069e83e10_0 .var "writeEnable", 0 0;
v000001f069e837d0_0 .var "writeRegister", 4 0;
S_000001f069e8aaa0 .scope module, "uut" "RegisterUnit" 3 16, 4 1 0, S_000001f069e797c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "readRegister1";
    .port_info 1 /INPUT 5 "readRegister2";
    .port_info 2 /OUTPUT 32 "dataOut1";
    .port_info 3 /OUTPUT 32 "dataOut2";
    .port_info 4 /INPUT 5 "writeRegister";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "dataIn";
    .port_info 7 /INPUT 1 "clk";
P_000001f069e52f20 .param/l "BITS_PER_REGISTER" 0 4 13, +C4<00000000000000000000000000100000>;
P_000001f069e52f58 .param/l "MAX_REGISTERS" 0 4 12, +C4<00000000000000000000000000100000>;
L_000001f069e8b670 .functor BUFZ 32, L_000001f069e832d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f069e8b520 .functor BUFZ 32, L_000001f069e834b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f069e52b70_0 .net *"_ivl_0", 31 0, L_000001f069e832d0;  1 drivers
v000001f069e8adc0_0 .net *"_ivl_10", 6 0, L_000001f069e83af0;  1 drivers
L_000001f069ee3530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f069e8ae60_0 .net *"_ivl_13", 1 0, L_000001f069ee3530;  1 drivers
v000001f069ee2fe0_0 .net *"_ivl_2", 6 0, L_000001f069e83410;  1 drivers
L_000001f069ee34e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f069ee3080_0 .net *"_ivl_5", 1 0, L_000001f069ee34e8;  1 drivers
v000001f069ee3120_0 .net *"_ivl_8", 31 0, L_000001f069e834b0;  1 drivers
v000001f069ee31c0_0 .net "clk", 0 0, v000001f069e83730_0;  1 drivers
v000001f069ee3260_0 .net "dataIn", 31 0, v000001f069e83370_0;  1 drivers
v000001f069ee3300_0 .net "dataOut1", 31 0, L_000001f069e8b670;  alias, 1 drivers
v000001f069ee33a0_0 .net "dataOut2", 31 0, L_000001f069e8b520;  alias, 1 drivers
v000001f069ee3440_0 .net "readRegister1", 4 0, v000001f069e83a50_0;  1 drivers
v000001f069e83190_0 .net "readRegister2", 4 0, v000001f069e83b90_0;  1 drivers
v000001f069e830f0 .array "registers", 31 0, 31 0;
v000001f069e83230_0 .net "writeEnable", 0 0, v000001f069e83e10_0;  1 drivers
v000001f069e83870_0 .net "writeRegister", 4 0, v000001f069e837d0_0;  1 drivers
E_000001f069e78580 .event posedge, v000001f069ee31c0_0;
L_000001f069e832d0 .array/port v000001f069e830f0, L_000001f069e83410;
L_000001f069e83410 .concat [ 5 2 0 0], v000001f069e83a50_0, L_000001f069ee34e8;
L_000001f069e834b0 .array/port v000001f069e830f0, L_000001f069e83af0;
L_000001f069e83af0 .concat [ 5 2 0 0], v000001f069e83b90_0, L_000001f069ee3530;
S_000001f069e8ac30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 19, 4 19 0, S_000001f069e8aaa0;
 .timescale -9 -12;
v000001f069e79950_0 .var/2s "i", 31 0;
    .scope S_000001f069e8aaa0;
T_0 ;
    %fork t_1, S_000001f069e8ac30;
    %jmp t_0;
    .scope S_000001f069e8ac30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f069e79950_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f069e79950_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f069e79950_0;
    %store/vec4a v000001f069e830f0, 4, 0;
    %load/vec4 v000001f069e79950_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001f069e79950_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001f069e8aaa0;
t_0 %join;
    %pushi/vec4 1024, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f069e830f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001f069e8aaa0;
T_1 ;
    %wait E_000001f069e78580;
    %load/vec4 v000001f069e83230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001f069e83870_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001f069ee3260_0;
    %load/vec4 v000001f069e83870_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001f069e830f0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f069e797c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f069e83730_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000001f069e83730_0;
    %inv;
    %store/vec4 v000001f069e83730_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001f069e797c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f069e83e10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f069e837d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f069e83370_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f069e83a50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f069e83b90_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001f069e83a50_0, 0, 5;
    %delay 5000, 0;
    %vpi_call/w 3 48 "$display", "Lectura inicial | Registro 2: %d (esperado: 1024)", v000001f069e839b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f069e83e10_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001f069e837d0_0, 0, 5;
    %pushi/vec4 123, 0, 32;
    %store/vec4 v000001f069e83370_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f069e83e10_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001f069e83a50_0, 0, 5;
    %delay 5000, 0;
    %vpi_call/w 3 60 "$display", "Lectura | Registro 3: %d (esperado: 123)", v000001f069e839b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f069e83e10_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001f069e837d0_0, 0, 5;
    %pushi/vec4 456, 0, 32;
    %store/vec4 v000001f069e83370_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f069e83e10_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001f069e83a50_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001f069e83b90_0, 0, 5;
    %delay 5000, 0;
    %vpi_call/w 3 73 "$display", "Lectura | Registro 3: %d (esperado: 123)", v000001f069e839b0_0 {0 0 0};
    %vpi_call/w 3 74 "$display", "Lectura | Registro 4: %d (esperado: 456)", v000001f069e83910_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f069e83e10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f069e837d0_0, 0, 5;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v000001f069e83370_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f069e83e10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f069e83a50_0, 0, 5;
    %delay 5000, 0;
    %vpi_call/w 3 86 "$display", "Lectura | Registro 0: %d (esperado: 0)", v000001f069e839b0_0 {0 0 0};
    %vpi_call/w 3 89 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f069e797c0;
T_4 ;
    %vpi_call/w 3 94 "$dumpfile", "RegisterUnit_tb.vcd" {0 0 0};
    %vpi_call/w 3 95 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f069e797c0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\testRu.sv";
    ".\ru.sv";
