
Timecube_V01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090f4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006dc  080091b4  080091b4  000191b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009890  08009890  00019890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009894  08009894  00019894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  08009898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000005f0  20000028  080098c0  00020028  2**2
                  ALLOC
  7 ._user_heap_stack 00000080  20000618  080098c0  00020618  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
  9 .debug_info   00022b9a  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000043ea  00000000  00000000  00042bea  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000fb0  00000000  00000000  00046fd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000dc0  00000000  00000000  00047f88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009003  00000000  00000000  00048d48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005539  00000000  00000000  00051d4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00057284  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003630  00000000  00000000  00057300  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000028 	.word	0x20000028
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800919c 	.word	0x0800919c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000002c 	.word	0x2000002c
 8000104:	0800919c 	.word	0x0800919c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_d2uiz>:
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	2200      	movs	r2, #0
 8000224:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <__aeabi_d2uiz+0x38>)
 8000226:	0004      	movs	r4, r0
 8000228:	000d      	movs	r5, r1
 800022a:	f001 f881 	bl	8001330 <__aeabi_dcmpge>
 800022e:	2800      	cmp	r0, #0
 8000230:	d104      	bne.n	800023c <__aeabi_d2uiz+0x1c>
 8000232:	0020      	movs	r0, r4
 8000234:	0029      	movs	r1, r5
 8000236:	f000 ffc1 	bl	80011bc <__aeabi_d2iz>
 800023a:	bd70      	pop	{r4, r5, r6, pc}
 800023c:	4b06      	ldr	r3, [pc, #24]	; (8000258 <__aeabi_d2uiz+0x38>)
 800023e:	2200      	movs	r2, #0
 8000240:	0020      	movs	r0, r4
 8000242:	0029      	movs	r1, r5
 8000244:	f000 fca4 	bl	8000b90 <__aeabi_dsub>
 8000248:	f000 ffb8 	bl	80011bc <__aeabi_d2iz>
 800024c:	2380      	movs	r3, #128	; 0x80
 800024e:	061b      	lsls	r3, r3, #24
 8000250:	469c      	mov	ip, r3
 8000252:	4460      	add	r0, ip
 8000254:	e7f1      	b.n	800023a <__aeabi_d2uiz+0x1a>
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	41e00000 	.word	0x41e00000

0800025c <__aeabi_fmul>:
 800025c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	0247      	lsls	r7, r0, #9
 800026a:	0046      	lsls	r6, r0, #1
 800026c:	4688      	mov	r8, r1
 800026e:	0a7f      	lsrs	r7, r7, #9
 8000270:	0e36      	lsrs	r6, r6, #24
 8000272:	0fc4      	lsrs	r4, r0, #31
 8000274:	2e00      	cmp	r6, #0
 8000276:	d047      	beq.n	8000308 <__aeabi_fmul+0xac>
 8000278:	2eff      	cmp	r6, #255	; 0xff
 800027a:	d024      	beq.n	80002c6 <__aeabi_fmul+0x6a>
 800027c:	00fb      	lsls	r3, r7, #3
 800027e:	2780      	movs	r7, #128	; 0x80
 8000280:	04ff      	lsls	r7, r7, #19
 8000282:	431f      	orrs	r7, r3
 8000284:	2300      	movs	r3, #0
 8000286:	4699      	mov	r9, r3
 8000288:	469a      	mov	sl, r3
 800028a:	3e7f      	subs	r6, #127	; 0x7f
 800028c:	4643      	mov	r3, r8
 800028e:	025d      	lsls	r5, r3, #9
 8000290:	0058      	lsls	r0, r3, #1
 8000292:	0fdb      	lsrs	r3, r3, #31
 8000294:	0a6d      	lsrs	r5, r5, #9
 8000296:	0e00      	lsrs	r0, r0, #24
 8000298:	4698      	mov	r8, r3
 800029a:	d043      	beq.n	8000324 <__aeabi_fmul+0xc8>
 800029c:	28ff      	cmp	r0, #255	; 0xff
 800029e:	d03b      	beq.n	8000318 <__aeabi_fmul+0xbc>
 80002a0:	00eb      	lsls	r3, r5, #3
 80002a2:	2580      	movs	r5, #128	; 0x80
 80002a4:	2200      	movs	r2, #0
 80002a6:	04ed      	lsls	r5, r5, #19
 80002a8:	431d      	orrs	r5, r3
 80002aa:	387f      	subs	r0, #127	; 0x7f
 80002ac:	1836      	adds	r6, r6, r0
 80002ae:	1c73      	adds	r3, r6, #1
 80002b0:	4641      	mov	r1, r8
 80002b2:	469b      	mov	fp, r3
 80002b4:	464b      	mov	r3, r9
 80002b6:	4061      	eors	r1, r4
 80002b8:	4313      	orrs	r3, r2
 80002ba:	2b0f      	cmp	r3, #15
 80002bc:	d864      	bhi.n	8000388 <__aeabi_fmul+0x12c>
 80002be:	4875      	ldr	r0, [pc, #468]	; (8000494 <__aeabi_fmul+0x238>)
 80002c0:	009b      	lsls	r3, r3, #2
 80002c2:	58c3      	ldr	r3, [r0, r3]
 80002c4:	469f      	mov	pc, r3
 80002c6:	2f00      	cmp	r7, #0
 80002c8:	d142      	bne.n	8000350 <__aeabi_fmul+0xf4>
 80002ca:	2308      	movs	r3, #8
 80002cc:	4699      	mov	r9, r3
 80002ce:	3b06      	subs	r3, #6
 80002d0:	26ff      	movs	r6, #255	; 0xff
 80002d2:	469a      	mov	sl, r3
 80002d4:	e7da      	b.n	800028c <__aeabi_fmul+0x30>
 80002d6:	4641      	mov	r1, r8
 80002d8:	2a02      	cmp	r2, #2
 80002da:	d028      	beq.n	800032e <__aeabi_fmul+0xd2>
 80002dc:	2a03      	cmp	r2, #3
 80002de:	d100      	bne.n	80002e2 <__aeabi_fmul+0x86>
 80002e0:	e0ce      	b.n	8000480 <__aeabi_fmul+0x224>
 80002e2:	2a01      	cmp	r2, #1
 80002e4:	d000      	beq.n	80002e8 <__aeabi_fmul+0x8c>
 80002e6:	e0ac      	b.n	8000442 <__aeabi_fmul+0x1e6>
 80002e8:	4011      	ands	r1, r2
 80002ea:	2000      	movs	r0, #0
 80002ec:	2200      	movs	r2, #0
 80002ee:	b2cc      	uxtb	r4, r1
 80002f0:	0240      	lsls	r0, r0, #9
 80002f2:	05d2      	lsls	r2, r2, #23
 80002f4:	0a40      	lsrs	r0, r0, #9
 80002f6:	07e4      	lsls	r4, r4, #31
 80002f8:	4310      	orrs	r0, r2
 80002fa:	4320      	orrs	r0, r4
 80002fc:	bc3c      	pop	{r2, r3, r4, r5}
 80002fe:	4690      	mov	r8, r2
 8000300:	4699      	mov	r9, r3
 8000302:	46a2      	mov	sl, r4
 8000304:	46ab      	mov	fp, r5
 8000306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000308:	2f00      	cmp	r7, #0
 800030a:	d115      	bne.n	8000338 <__aeabi_fmul+0xdc>
 800030c:	2304      	movs	r3, #4
 800030e:	4699      	mov	r9, r3
 8000310:	3b03      	subs	r3, #3
 8000312:	2600      	movs	r6, #0
 8000314:	469a      	mov	sl, r3
 8000316:	e7b9      	b.n	800028c <__aeabi_fmul+0x30>
 8000318:	20ff      	movs	r0, #255	; 0xff
 800031a:	2202      	movs	r2, #2
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0c5      	beq.n	80002ac <__aeabi_fmul+0x50>
 8000320:	2203      	movs	r2, #3
 8000322:	e7c3      	b.n	80002ac <__aeabi_fmul+0x50>
 8000324:	2d00      	cmp	r5, #0
 8000326:	d119      	bne.n	800035c <__aeabi_fmul+0x100>
 8000328:	2000      	movs	r0, #0
 800032a:	2201      	movs	r2, #1
 800032c:	e7be      	b.n	80002ac <__aeabi_fmul+0x50>
 800032e:	2401      	movs	r4, #1
 8000330:	22ff      	movs	r2, #255	; 0xff
 8000332:	400c      	ands	r4, r1
 8000334:	2000      	movs	r0, #0
 8000336:	e7db      	b.n	80002f0 <__aeabi_fmul+0x94>
 8000338:	0038      	movs	r0, r7
 800033a:	f001 f803 	bl	8001344 <__clzsi2>
 800033e:	2676      	movs	r6, #118	; 0x76
 8000340:	1f43      	subs	r3, r0, #5
 8000342:	409f      	lsls	r7, r3
 8000344:	2300      	movs	r3, #0
 8000346:	4276      	negs	r6, r6
 8000348:	1a36      	subs	r6, r6, r0
 800034a:	4699      	mov	r9, r3
 800034c:	469a      	mov	sl, r3
 800034e:	e79d      	b.n	800028c <__aeabi_fmul+0x30>
 8000350:	230c      	movs	r3, #12
 8000352:	4699      	mov	r9, r3
 8000354:	3b09      	subs	r3, #9
 8000356:	26ff      	movs	r6, #255	; 0xff
 8000358:	469a      	mov	sl, r3
 800035a:	e797      	b.n	800028c <__aeabi_fmul+0x30>
 800035c:	0028      	movs	r0, r5
 800035e:	f000 fff1 	bl	8001344 <__clzsi2>
 8000362:	1f43      	subs	r3, r0, #5
 8000364:	409d      	lsls	r5, r3
 8000366:	2376      	movs	r3, #118	; 0x76
 8000368:	425b      	negs	r3, r3
 800036a:	1a18      	subs	r0, r3, r0
 800036c:	2200      	movs	r2, #0
 800036e:	e79d      	b.n	80002ac <__aeabi_fmul+0x50>
 8000370:	2080      	movs	r0, #128	; 0x80
 8000372:	2400      	movs	r4, #0
 8000374:	03c0      	lsls	r0, r0, #15
 8000376:	22ff      	movs	r2, #255	; 0xff
 8000378:	e7ba      	b.n	80002f0 <__aeabi_fmul+0x94>
 800037a:	003d      	movs	r5, r7
 800037c:	4652      	mov	r2, sl
 800037e:	e7ab      	b.n	80002d8 <__aeabi_fmul+0x7c>
 8000380:	003d      	movs	r5, r7
 8000382:	0021      	movs	r1, r4
 8000384:	4652      	mov	r2, sl
 8000386:	e7a7      	b.n	80002d8 <__aeabi_fmul+0x7c>
 8000388:	0c3b      	lsrs	r3, r7, #16
 800038a:	469c      	mov	ip, r3
 800038c:	042a      	lsls	r2, r5, #16
 800038e:	0c12      	lsrs	r2, r2, #16
 8000390:	0c2b      	lsrs	r3, r5, #16
 8000392:	0014      	movs	r4, r2
 8000394:	4660      	mov	r0, ip
 8000396:	4665      	mov	r5, ip
 8000398:	043f      	lsls	r7, r7, #16
 800039a:	0c3f      	lsrs	r7, r7, #16
 800039c:	437c      	muls	r4, r7
 800039e:	4342      	muls	r2, r0
 80003a0:	435d      	muls	r5, r3
 80003a2:	437b      	muls	r3, r7
 80003a4:	0c27      	lsrs	r7, r4, #16
 80003a6:	189b      	adds	r3, r3, r2
 80003a8:	18ff      	adds	r7, r7, r3
 80003aa:	42ba      	cmp	r2, r7
 80003ac:	d903      	bls.n	80003b6 <__aeabi_fmul+0x15a>
 80003ae:	2380      	movs	r3, #128	; 0x80
 80003b0:	025b      	lsls	r3, r3, #9
 80003b2:	469c      	mov	ip, r3
 80003b4:	4465      	add	r5, ip
 80003b6:	0424      	lsls	r4, r4, #16
 80003b8:	043a      	lsls	r2, r7, #16
 80003ba:	0c24      	lsrs	r4, r4, #16
 80003bc:	1912      	adds	r2, r2, r4
 80003be:	0193      	lsls	r3, r2, #6
 80003c0:	1e5c      	subs	r4, r3, #1
 80003c2:	41a3      	sbcs	r3, r4
 80003c4:	0c3f      	lsrs	r7, r7, #16
 80003c6:	0e92      	lsrs	r2, r2, #26
 80003c8:	197d      	adds	r5, r7, r5
 80003ca:	431a      	orrs	r2, r3
 80003cc:	01ad      	lsls	r5, r5, #6
 80003ce:	4315      	orrs	r5, r2
 80003d0:	012b      	lsls	r3, r5, #4
 80003d2:	d504      	bpl.n	80003de <__aeabi_fmul+0x182>
 80003d4:	2301      	movs	r3, #1
 80003d6:	465e      	mov	r6, fp
 80003d8:	086a      	lsrs	r2, r5, #1
 80003da:	401d      	ands	r5, r3
 80003dc:	4315      	orrs	r5, r2
 80003de:	0032      	movs	r2, r6
 80003e0:	327f      	adds	r2, #127	; 0x7f
 80003e2:	2a00      	cmp	r2, #0
 80003e4:	dd25      	ble.n	8000432 <__aeabi_fmul+0x1d6>
 80003e6:	076b      	lsls	r3, r5, #29
 80003e8:	d004      	beq.n	80003f4 <__aeabi_fmul+0x198>
 80003ea:	230f      	movs	r3, #15
 80003ec:	402b      	ands	r3, r5
 80003ee:	2b04      	cmp	r3, #4
 80003f0:	d000      	beq.n	80003f4 <__aeabi_fmul+0x198>
 80003f2:	3504      	adds	r5, #4
 80003f4:	012b      	lsls	r3, r5, #4
 80003f6:	d503      	bpl.n	8000400 <__aeabi_fmul+0x1a4>
 80003f8:	0032      	movs	r2, r6
 80003fa:	4b27      	ldr	r3, [pc, #156]	; (8000498 <__aeabi_fmul+0x23c>)
 80003fc:	3280      	adds	r2, #128	; 0x80
 80003fe:	401d      	ands	r5, r3
 8000400:	2afe      	cmp	r2, #254	; 0xfe
 8000402:	dc94      	bgt.n	800032e <__aeabi_fmul+0xd2>
 8000404:	2401      	movs	r4, #1
 8000406:	01a8      	lsls	r0, r5, #6
 8000408:	0a40      	lsrs	r0, r0, #9
 800040a:	b2d2      	uxtb	r2, r2
 800040c:	400c      	ands	r4, r1
 800040e:	e76f      	b.n	80002f0 <__aeabi_fmul+0x94>
 8000410:	2080      	movs	r0, #128	; 0x80
 8000412:	03c0      	lsls	r0, r0, #15
 8000414:	4207      	tst	r7, r0
 8000416:	d007      	beq.n	8000428 <__aeabi_fmul+0x1cc>
 8000418:	4205      	tst	r5, r0
 800041a:	d105      	bne.n	8000428 <__aeabi_fmul+0x1cc>
 800041c:	4328      	orrs	r0, r5
 800041e:	0240      	lsls	r0, r0, #9
 8000420:	0a40      	lsrs	r0, r0, #9
 8000422:	4644      	mov	r4, r8
 8000424:	22ff      	movs	r2, #255	; 0xff
 8000426:	e763      	b.n	80002f0 <__aeabi_fmul+0x94>
 8000428:	4338      	orrs	r0, r7
 800042a:	0240      	lsls	r0, r0, #9
 800042c:	0a40      	lsrs	r0, r0, #9
 800042e:	22ff      	movs	r2, #255	; 0xff
 8000430:	e75e      	b.n	80002f0 <__aeabi_fmul+0x94>
 8000432:	2401      	movs	r4, #1
 8000434:	1aa3      	subs	r3, r4, r2
 8000436:	2b1b      	cmp	r3, #27
 8000438:	dd05      	ble.n	8000446 <__aeabi_fmul+0x1ea>
 800043a:	400c      	ands	r4, r1
 800043c:	2200      	movs	r2, #0
 800043e:	2000      	movs	r0, #0
 8000440:	e756      	b.n	80002f0 <__aeabi_fmul+0x94>
 8000442:	465e      	mov	r6, fp
 8000444:	e7cb      	b.n	80003de <__aeabi_fmul+0x182>
 8000446:	002a      	movs	r2, r5
 8000448:	2020      	movs	r0, #32
 800044a:	40da      	lsrs	r2, r3
 800044c:	1ac3      	subs	r3, r0, r3
 800044e:	409d      	lsls	r5, r3
 8000450:	002b      	movs	r3, r5
 8000452:	1e5d      	subs	r5, r3, #1
 8000454:	41ab      	sbcs	r3, r5
 8000456:	4313      	orrs	r3, r2
 8000458:	075a      	lsls	r2, r3, #29
 800045a:	d004      	beq.n	8000466 <__aeabi_fmul+0x20a>
 800045c:	220f      	movs	r2, #15
 800045e:	401a      	ands	r2, r3
 8000460:	2a04      	cmp	r2, #4
 8000462:	d000      	beq.n	8000466 <__aeabi_fmul+0x20a>
 8000464:	3304      	adds	r3, #4
 8000466:	015a      	lsls	r2, r3, #5
 8000468:	d504      	bpl.n	8000474 <__aeabi_fmul+0x218>
 800046a:	2401      	movs	r4, #1
 800046c:	2201      	movs	r2, #1
 800046e:	400c      	ands	r4, r1
 8000470:	2000      	movs	r0, #0
 8000472:	e73d      	b.n	80002f0 <__aeabi_fmul+0x94>
 8000474:	2401      	movs	r4, #1
 8000476:	019b      	lsls	r3, r3, #6
 8000478:	0a58      	lsrs	r0, r3, #9
 800047a:	400c      	ands	r4, r1
 800047c:	2200      	movs	r2, #0
 800047e:	e737      	b.n	80002f0 <__aeabi_fmul+0x94>
 8000480:	2080      	movs	r0, #128	; 0x80
 8000482:	2401      	movs	r4, #1
 8000484:	03c0      	lsls	r0, r0, #15
 8000486:	4328      	orrs	r0, r5
 8000488:	0240      	lsls	r0, r0, #9
 800048a:	0a40      	lsrs	r0, r0, #9
 800048c:	400c      	ands	r4, r1
 800048e:	22ff      	movs	r2, #255	; 0xff
 8000490:	e72e      	b.n	80002f0 <__aeabi_fmul+0x94>
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	08009214 	.word	0x08009214
 8000498:	f7ffffff 	.word	0xf7ffffff

0800049c <__aeabi_ui2f>:
 800049c:	b510      	push	{r4, lr}
 800049e:	1e04      	subs	r4, r0, #0
 80004a0:	d027      	beq.n	80004f2 <__aeabi_ui2f+0x56>
 80004a2:	f000 ff4f 	bl	8001344 <__clzsi2>
 80004a6:	239e      	movs	r3, #158	; 0x9e
 80004a8:	1a1b      	subs	r3, r3, r0
 80004aa:	2b96      	cmp	r3, #150	; 0x96
 80004ac:	dc0a      	bgt.n	80004c4 <__aeabi_ui2f+0x28>
 80004ae:	2296      	movs	r2, #150	; 0x96
 80004b0:	1ad2      	subs	r2, r2, r3
 80004b2:	4094      	lsls	r4, r2
 80004b4:	0264      	lsls	r4, r4, #9
 80004b6:	0a64      	lsrs	r4, r4, #9
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	0264      	lsls	r4, r4, #9
 80004bc:	05db      	lsls	r3, r3, #23
 80004be:	0a60      	lsrs	r0, r4, #9
 80004c0:	4318      	orrs	r0, r3
 80004c2:	bd10      	pop	{r4, pc}
 80004c4:	2b99      	cmp	r3, #153	; 0x99
 80004c6:	dc17      	bgt.n	80004f8 <__aeabi_ui2f+0x5c>
 80004c8:	2299      	movs	r2, #153	; 0x99
 80004ca:	1ad2      	subs	r2, r2, r3
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	dd27      	ble.n	8000520 <__aeabi_ui2f+0x84>
 80004d0:	4094      	lsls	r4, r2
 80004d2:	0022      	movs	r2, r4
 80004d4:	4c13      	ldr	r4, [pc, #76]	; (8000524 <__aeabi_ui2f+0x88>)
 80004d6:	4014      	ands	r4, r2
 80004d8:	0751      	lsls	r1, r2, #29
 80004da:	d004      	beq.n	80004e6 <__aeabi_ui2f+0x4a>
 80004dc:	210f      	movs	r1, #15
 80004de:	400a      	ands	r2, r1
 80004e0:	2a04      	cmp	r2, #4
 80004e2:	d000      	beq.n	80004e6 <__aeabi_ui2f+0x4a>
 80004e4:	3404      	adds	r4, #4
 80004e6:	0162      	lsls	r2, r4, #5
 80004e8:	d412      	bmi.n	8000510 <__aeabi_ui2f+0x74>
 80004ea:	01a4      	lsls	r4, r4, #6
 80004ec:	0a64      	lsrs	r4, r4, #9
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	e7e3      	b.n	80004ba <__aeabi_ui2f+0x1e>
 80004f2:	2300      	movs	r3, #0
 80004f4:	2400      	movs	r4, #0
 80004f6:	e7e0      	b.n	80004ba <__aeabi_ui2f+0x1e>
 80004f8:	22b9      	movs	r2, #185	; 0xb9
 80004fa:	0021      	movs	r1, r4
 80004fc:	1ad2      	subs	r2, r2, r3
 80004fe:	4091      	lsls	r1, r2
 8000500:	000a      	movs	r2, r1
 8000502:	1e51      	subs	r1, r2, #1
 8000504:	418a      	sbcs	r2, r1
 8000506:	2105      	movs	r1, #5
 8000508:	1a09      	subs	r1, r1, r0
 800050a:	40cc      	lsrs	r4, r1
 800050c:	4314      	orrs	r4, r2
 800050e:	e7db      	b.n	80004c8 <__aeabi_ui2f+0x2c>
 8000510:	4b04      	ldr	r3, [pc, #16]	; (8000524 <__aeabi_ui2f+0x88>)
 8000512:	401c      	ands	r4, r3
 8000514:	239f      	movs	r3, #159	; 0x9f
 8000516:	01a4      	lsls	r4, r4, #6
 8000518:	1a1b      	subs	r3, r3, r0
 800051a:	0a64      	lsrs	r4, r4, #9
 800051c:	b2db      	uxtb	r3, r3
 800051e:	e7cc      	b.n	80004ba <__aeabi_ui2f+0x1e>
 8000520:	0022      	movs	r2, r4
 8000522:	e7d7      	b.n	80004d4 <__aeabi_ui2f+0x38>
 8000524:	fbffffff 	.word	0xfbffffff

08000528 <__aeabi_ddiv>:
 8000528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800052a:	4657      	mov	r7, sl
 800052c:	4645      	mov	r5, r8
 800052e:	46de      	mov	lr, fp
 8000530:	464e      	mov	r6, r9
 8000532:	b5e0      	push	{r5, r6, r7, lr}
 8000534:	004c      	lsls	r4, r1, #1
 8000536:	030e      	lsls	r6, r1, #12
 8000538:	b087      	sub	sp, #28
 800053a:	4683      	mov	fp, r0
 800053c:	4692      	mov	sl, r2
 800053e:	001d      	movs	r5, r3
 8000540:	4680      	mov	r8, r0
 8000542:	0b36      	lsrs	r6, r6, #12
 8000544:	0d64      	lsrs	r4, r4, #21
 8000546:	0fcf      	lsrs	r7, r1, #31
 8000548:	2c00      	cmp	r4, #0
 800054a:	d04f      	beq.n	80005ec <__aeabi_ddiv+0xc4>
 800054c:	4b6f      	ldr	r3, [pc, #444]	; (800070c <__aeabi_ddiv+0x1e4>)
 800054e:	429c      	cmp	r4, r3
 8000550:	d035      	beq.n	80005be <__aeabi_ddiv+0x96>
 8000552:	2380      	movs	r3, #128	; 0x80
 8000554:	0f42      	lsrs	r2, r0, #29
 8000556:	041b      	lsls	r3, r3, #16
 8000558:	00f6      	lsls	r6, r6, #3
 800055a:	4313      	orrs	r3, r2
 800055c:	4333      	orrs	r3, r6
 800055e:	4699      	mov	r9, r3
 8000560:	00c3      	lsls	r3, r0, #3
 8000562:	4698      	mov	r8, r3
 8000564:	4b6a      	ldr	r3, [pc, #424]	; (8000710 <__aeabi_ddiv+0x1e8>)
 8000566:	2600      	movs	r6, #0
 8000568:	469c      	mov	ip, r3
 800056a:	2300      	movs	r3, #0
 800056c:	4464      	add	r4, ip
 800056e:	9303      	str	r3, [sp, #12]
 8000570:	032b      	lsls	r3, r5, #12
 8000572:	0b1b      	lsrs	r3, r3, #12
 8000574:	469b      	mov	fp, r3
 8000576:	006b      	lsls	r3, r5, #1
 8000578:	0fed      	lsrs	r5, r5, #31
 800057a:	4650      	mov	r0, sl
 800057c:	0d5b      	lsrs	r3, r3, #21
 800057e:	9501      	str	r5, [sp, #4]
 8000580:	d05e      	beq.n	8000640 <__aeabi_ddiv+0x118>
 8000582:	4a62      	ldr	r2, [pc, #392]	; (800070c <__aeabi_ddiv+0x1e4>)
 8000584:	4293      	cmp	r3, r2
 8000586:	d053      	beq.n	8000630 <__aeabi_ddiv+0x108>
 8000588:	465a      	mov	r2, fp
 800058a:	00d1      	lsls	r1, r2, #3
 800058c:	2280      	movs	r2, #128	; 0x80
 800058e:	0f40      	lsrs	r0, r0, #29
 8000590:	0412      	lsls	r2, r2, #16
 8000592:	4302      	orrs	r2, r0
 8000594:	430a      	orrs	r2, r1
 8000596:	4693      	mov	fp, r2
 8000598:	4652      	mov	r2, sl
 800059a:	00d1      	lsls	r1, r2, #3
 800059c:	4a5c      	ldr	r2, [pc, #368]	; (8000710 <__aeabi_ddiv+0x1e8>)
 800059e:	4694      	mov	ip, r2
 80005a0:	2200      	movs	r2, #0
 80005a2:	4463      	add	r3, ip
 80005a4:	0038      	movs	r0, r7
 80005a6:	4068      	eors	r0, r5
 80005a8:	4684      	mov	ip, r0
 80005aa:	9002      	str	r0, [sp, #8]
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	4316      	orrs	r6, r2
 80005b0:	2e0f      	cmp	r6, #15
 80005b2:	d900      	bls.n	80005b6 <__aeabi_ddiv+0x8e>
 80005b4:	e0b4      	b.n	8000720 <__aeabi_ddiv+0x1f8>
 80005b6:	4b57      	ldr	r3, [pc, #348]	; (8000714 <__aeabi_ddiv+0x1ec>)
 80005b8:	00b6      	lsls	r6, r6, #2
 80005ba:	599b      	ldr	r3, [r3, r6]
 80005bc:	469f      	mov	pc, r3
 80005be:	0003      	movs	r3, r0
 80005c0:	4333      	orrs	r3, r6
 80005c2:	4699      	mov	r9, r3
 80005c4:	d16c      	bne.n	80006a0 <__aeabi_ddiv+0x178>
 80005c6:	2300      	movs	r3, #0
 80005c8:	4698      	mov	r8, r3
 80005ca:	3302      	adds	r3, #2
 80005cc:	2608      	movs	r6, #8
 80005ce:	9303      	str	r3, [sp, #12]
 80005d0:	e7ce      	b.n	8000570 <__aeabi_ddiv+0x48>
 80005d2:	46cb      	mov	fp, r9
 80005d4:	4641      	mov	r1, r8
 80005d6:	9a03      	ldr	r2, [sp, #12]
 80005d8:	9701      	str	r7, [sp, #4]
 80005da:	2a02      	cmp	r2, #2
 80005dc:	d165      	bne.n	80006aa <__aeabi_ddiv+0x182>
 80005de:	9b01      	ldr	r3, [sp, #4]
 80005e0:	4c4a      	ldr	r4, [pc, #296]	; (800070c <__aeabi_ddiv+0x1e4>)
 80005e2:	469c      	mov	ip, r3
 80005e4:	2300      	movs	r3, #0
 80005e6:	2200      	movs	r2, #0
 80005e8:	4698      	mov	r8, r3
 80005ea:	e06b      	b.n	80006c4 <__aeabi_ddiv+0x19c>
 80005ec:	0003      	movs	r3, r0
 80005ee:	4333      	orrs	r3, r6
 80005f0:	4699      	mov	r9, r3
 80005f2:	d04e      	beq.n	8000692 <__aeabi_ddiv+0x16a>
 80005f4:	2e00      	cmp	r6, #0
 80005f6:	d100      	bne.n	80005fa <__aeabi_ddiv+0xd2>
 80005f8:	e1bc      	b.n	8000974 <__aeabi_ddiv+0x44c>
 80005fa:	0030      	movs	r0, r6
 80005fc:	f000 fea2 	bl	8001344 <__clzsi2>
 8000600:	0003      	movs	r3, r0
 8000602:	3b0b      	subs	r3, #11
 8000604:	2b1c      	cmp	r3, #28
 8000606:	dd00      	ble.n	800060a <__aeabi_ddiv+0xe2>
 8000608:	e1ac      	b.n	8000964 <__aeabi_ddiv+0x43c>
 800060a:	221d      	movs	r2, #29
 800060c:	1ad3      	subs	r3, r2, r3
 800060e:	465a      	mov	r2, fp
 8000610:	0001      	movs	r1, r0
 8000612:	40da      	lsrs	r2, r3
 8000614:	3908      	subs	r1, #8
 8000616:	408e      	lsls	r6, r1
 8000618:	0013      	movs	r3, r2
 800061a:	4333      	orrs	r3, r6
 800061c:	4699      	mov	r9, r3
 800061e:	465b      	mov	r3, fp
 8000620:	408b      	lsls	r3, r1
 8000622:	4698      	mov	r8, r3
 8000624:	2300      	movs	r3, #0
 8000626:	4c3c      	ldr	r4, [pc, #240]	; (8000718 <__aeabi_ddiv+0x1f0>)
 8000628:	2600      	movs	r6, #0
 800062a:	1a24      	subs	r4, r4, r0
 800062c:	9303      	str	r3, [sp, #12]
 800062e:	e79f      	b.n	8000570 <__aeabi_ddiv+0x48>
 8000630:	4651      	mov	r1, sl
 8000632:	465a      	mov	r2, fp
 8000634:	4311      	orrs	r1, r2
 8000636:	d129      	bne.n	800068c <__aeabi_ddiv+0x164>
 8000638:	2200      	movs	r2, #0
 800063a:	4693      	mov	fp, r2
 800063c:	3202      	adds	r2, #2
 800063e:	e7b1      	b.n	80005a4 <__aeabi_ddiv+0x7c>
 8000640:	4659      	mov	r1, fp
 8000642:	4301      	orrs	r1, r0
 8000644:	d01e      	beq.n	8000684 <__aeabi_ddiv+0x15c>
 8000646:	465b      	mov	r3, fp
 8000648:	2b00      	cmp	r3, #0
 800064a:	d100      	bne.n	800064e <__aeabi_ddiv+0x126>
 800064c:	e19e      	b.n	800098c <__aeabi_ddiv+0x464>
 800064e:	4658      	mov	r0, fp
 8000650:	f000 fe78 	bl	8001344 <__clzsi2>
 8000654:	0003      	movs	r3, r0
 8000656:	3b0b      	subs	r3, #11
 8000658:	2b1c      	cmp	r3, #28
 800065a:	dd00      	ble.n	800065e <__aeabi_ddiv+0x136>
 800065c:	e18f      	b.n	800097e <__aeabi_ddiv+0x456>
 800065e:	0002      	movs	r2, r0
 8000660:	4659      	mov	r1, fp
 8000662:	3a08      	subs	r2, #8
 8000664:	4091      	lsls	r1, r2
 8000666:	468b      	mov	fp, r1
 8000668:	211d      	movs	r1, #29
 800066a:	1acb      	subs	r3, r1, r3
 800066c:	4651      	mov	r1, sl
 800066e:	40d9      	lsrs	r1, r3
 8000670:	000b      	movs	r3, r1
 8000672:	4659      	mov	r1, fp
 8000674:	430b      	orrs	r3, r1
 8000676:	4651      	mov	r1, sl
 8000678:	469b      	mov	fp, r3
 800067a:	4091      	lsls	r1, r2
 800067c:	4b26      	ldr	r3, [pc, #152]	; (8000718 <__aeabi_ddiv+0x1f0>)
 800067e:	2200      	movs	r2, #0
 8000680:	1a1b      	subs	r3, r3, r0
 8000682:	e78f      	b.n	80005a4 <__aeabi_ddiv+0x7c>
 8000684:	2300      	movs	r3, #0
 8000686:	2201      	movs	r2, #1
 8000688:	469b      	mov	fp, r3
 800068a:	e78b      	b.n	80005a4 <__aeabi_ddiv+0x7c>
 800068c:	4651      	mov	r1, sl
 800068e:	2203      	movs	r2, #3
 8000690:	e788      	b.n	80005a4 <__aeabi_ddiv+0x7c>
 8000692:	2300      	movs	r3, #0
 8000694:	4698      	mov	r8, r3
 8000696:	3301      	adds	r3, #1
 8000698:	2604      	movs	r6, #4
 800069a:	2400      	movs	r4, #0
 800069c:	9303      	str	r3, [sp, #12]
 800069e:	e767      	b.n	8000570 <__aeabi_ddiv+0x48>
 80006a0:	2303      	movs	r3, #3
 80006a2:	46b1      	mov	r9, r6
 80006a4:	9303      	str	r3, [sp, #12]
 80006a6:	260c      	movs	r6, #12
 80006a8:	e762      	b.n	8000570 <__aeabi_ddiv+0x48>
 80006aa:	2a03      	cmp	r2, #3
 80006ac:	d100      	bne.n	80006b0 <__aeabi_ddiv+0x188>
 80006ae:	e25c      	b.n	8000b6a <__aeabi_ddiv+0x642>
 80006b0:	9b01      	ldr	r3, [sp, #4]
 80006b2:	2a01      	cmp	r2, #1
 80006b4:	d000      	beq.n	80006b8 <__aeabi_ddiv+0x190>
 80006b6:	e1e4      	b.n	8000a82 <__aeabi_ddiv+0x55a>
 80006b8:	4013      	ands	r3, r2
 80006ba:	469c      	mov	ip, r3
 80006bc:	2300      	movs	r3, #0
 80006be:	2400      	movs	r4, #0
 80006c0:	2200      	movs	r2, #0
 80006c2:	4698      	mov	r8, r3
 80006c4:	2100      	movs	r1, #0
 80006c6:	0312      	lsls	r2, r2, #12
 80006c8:	0b13      	lsrs	r3, r2, #12
 80006ca:	0d0a      	lsrs	r2, r1, #20
 80006cc:	0512      	lsls	r2, r2, #20
 80006ce:	431a      	orrs	r2, r3
 80006d0:	0523      	lsls	r3, r4, #20
 80006d2:	4c12      	ldr	r4, [pc, #72]	; (800071c <__aeabi_ddiv+0x1f4>)
 80006d4:	4640      	mov	r0, r8
 80006d6:	4022      	ands	r2, r4
 80006d8:	4313      	orrs	r3, r2
 80006da:	4662      	mov	r2, ip
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	07d2      	lsls	r2, r2, #31
 80006e0:	085b      	lsrs	r3, r3, #1
 80006e2:	4313      	orrs	r3, r2
 80006e4:	0019      	movs	r1, r3
 80006e6:	b007      	add	sp, #28
 80006e8:	bc3c      	pop	{r2, r3, r4, r5}
 80006ea:	4690      	mov	r8, r2
 80006ec:	4699      	mov	r9, r3
 80006ee:	46a2      	mov	sl, r4
 80006f0:	46ab      	mov	fp, r5
 80006f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006f4:	2300      	movs	r3, #0
 80006f6:	2280      	movs	r2, #128	; 0x80
 80006f8:	469c      	mov	ip, r3
 80006fa:	0312      	lsls	r2, r2, #12
 80006fc:	4698      	mov	r8, r3
 80006fe:	4c03      	ldr	r4, [pc, #12]	; (800070c <__aeabi_ddiv+0x1e4>)
 8000700:	e7e0      	b.n	80006c4 <__aeabi_ddiv+0x19c>
 8000702:	2300      	movs	r3, #0
 8000704:	4c01      	ldr	r4, [pc, #4]	; (800070c <__aeabi_ddiv+0x1e4>)
 8000706:	2200      	movs	r2, #0
 8000708:	4698      	mov	r8, r3
 800070a:	e7db      	b.n	80006c4 <__aeabi_ddiv+0x19c>
 800070c:	000007ff 	.word	0x000007ff
 8000710:	fffffc01 	.word	0xfffffc01
 8000714:	08009254 	.word	0x08009254
 8000718:	fffffc0d 	.word	0xfffffc0d
 800071c:	800fffff 	.word	0x800fffff
 8000720:	45d9      	cmp	r9, fp
 8000722:	d900      	bls.n	8000726 <__aeabi_ddiv+0x1fe>
 8000724:	e139      	b.n	800099a <__aeabi_ddiv+0x472>
 8000726:	d100      	bne.n	800072a <__aeabi_ddiv+0x202>
 8000728:	e134      	b.n	8000994 <__aeabi_ddiv+0x46c>
 800072a:	2300      	movs	r3, #0
 800072c:	4646      	mov	r6, r8
 800072e:	464d      	mov	r5, r9
 8000730:	469a      	mov	sl, r3
 8000732:	3c01      	subs	r4, #1
 8000734:	465b      	mov	r3, fp
 8000736:	0e0a      	lsrs	r2, r1, #24
 8000738:	021b      	lsls	r3, r3, #8
 800073a:	431a      	orrs	r2, r3
 800073c:	020b      	lsls	r3, r1, #8
 800073e:	0c17      	lsrs	r7, r2, #16
 8000740:	9303      	str	r3, [sp, #12]
 8000742:	0413      	lsls	r3, r2, #16
 8000744:	0c1b      	lsrs	r3, r3, #16
 8000746:	0039      	movs	r1, r7
 8000748:	0028      	movs	r0, r5
 800074a:	4690      	mov	r8, r2
 800074c:	9301      	str	r3, [sp, #4]
 800074e:	f7ff fcdb 	bl	8000108 <__udivsi3>
 8000752:	0002      	movs	r2, r0
 8000754:	9b01      	ldr	r3, [sp, #4]
 8000756:	4683      	mov	fp, r0
 8000758:	435a      	muls	r2, r3
 800075a:	0028      	movs	r0, r5
 800075c:	0039      	movs	r1, r7
 800075e:	4691      	mov	r9, r2
 8000760:	f7ff fd58 	bl	8000214 <__aeabi_uidivmod>
 8000764:	0c35      	lsrs	r5, r6, #16
 8000766:	0409      	lsls	r1, r1, #16
 8000768:	430d      	orrs	r5, r1
 800076a:	45a9      	cmp	r9, r5
 800076c:	d90d      	bls.n	800078a <__aeabi_ddiv+0x262>
 800076e:	465b      	mov	r3, fp
 8000770:	4445      	add	r5, r8
 8000772:	3b01      	subs	r3, #1
 8000774:	45a8      	cmp	r8, r5
 8000776:	d900      	bls.n	800077a <__aeabi_ddiv+0x252>
 8000778:	e13a      	b.n	80009f0 <__aeabi_ddiv+0x4c8>
 800077a:	45a9      	cmp	r9, r5
 800077c:	d800      	bhi.n	8000780 <__aeabi_ddiv+0x258>
 800077e:	e137      	b.n	80009f0 <__aeabi_ddiv+0x4c8>
 8000780:	2302      	movs	r3, #2
 8000782:	425b      	negs	r3, r3
 8000784:	469c      	mov	ip, r3
 8000786:	4445      	add	r5, r8
 8000788:	44e3      	add	fp, ip
 800078a:	464b      	mov	r3, r9
 800078c:	1aeb      	subs	r3, r5, r3
 800078e:	0039      	movs	r1, r7
 8000790:	0018      	movs	r0, r3
 8000792:	9304      	str	r3, [sp, #16]
 8000794:	f7ff fcb8 	bl	8000108 <__udivsi3>
 8000798:	9b01      	ldr	r3, [sp, #4]
 800079a:	0005      	movs	r5, r0
 800079c:	4343      	muls	r3, r0
 800079e:	0039      	movs	r1, r7
 80007a0:	9804      	ldr	r0, [sp, #16]
 80007a2:	4699      	mov	r9, r3
 80007a4:	f7ff fd36 	bl	8000214 <__aeabi_uidivmod>
 80007a8:	0433      	lsls	r3, r6, #16
 80007aa:	0409      	lsls	r1, r1, #16
 80007ac:	0c1b      	lsrs	r3, r3, #16
 80007ae:	430b      	orrs	r3, r1
 80007b0:	4599      	cmp	r9, r3
 80007b2:	d909      	bls.n	80007c8 <__aeabi_ddiv+0x2a0>
 80007b4:	4443      	add	r3, r8
 80007b6:	1e6a      	subs	r2, r5, #1
 80007b8:	4598      	cmp	r8, r3
 80007ba:	d900      	bls.n	80007be <__aeabi_ddiv+0x296>
 80007bc:	e11a      	b.n	80009f4 <__aeabi_ddiv+0x4cc>
 80007be:	4599      	cmp	r9, r3
 80007c0:	d800      	bhi.n	80007c4 <__aeabi_ddiv+0x29c>
 80007c2:	e117      	b.n	80009f4 <__aeabi_ddiv+0x4cc>
 80007c4:	3d02      	subs	r5, #2
 80007c6:	4443      	add	r3, r8
 80007c8:	464a      	mov	r2, r9
 80007ca:	1a9b      	subs	r3, r3, r2
 80007cc:	465a      	mov	r2, fp
 80007ce:	0412      	lsls	r2, r2, #16
 80007d0:	432a      	orrs	r2, r5
 80007d2:	9903      	ldr	r1, [sp, #12]
 80007d4:	4693      	mov	fp, r2
 80007d6:	0c10      	lsrs	r0, r2, #16
 80007d8:	0c0a      	lsrs	r2, r1, #16
 80007da:	4691      	mov	r9, r2
 80007dc:	0409      	lsls	r1, r1, #16
 80007de:	465a      	mov	r2, fp
 80007e0:	0c09      	lsrs	r1, r1, #16
 80007e2:	464e      	mov	r6, r9
 80007e4:	000d      	movs	r5, r1
 80007e6:	0412      	lsls	r2, r2, #16
 80007e8:	0c12      	lsrs	r2, r2, #16
 80007ea:	4345      	muls	r5, r0
 80007ec:	9105      	str	r1, [sp, #20]
 80007ee:	4351      	muls	r1, r2
 80007f0:	4372      	muls	r2, r6
 80007f2:	4370      	muls	r0, r6
 80007f4:	1952      	adds	r2, r2, r5
 80007f6:	0c0e      	lsrs	r6, r1, #16
 80007f8:	18b2      	adds	r2, r6, r2
 80007fa:	4295      	cmp	r5, r2
 80007fc:	d903      	bls.n	8000806 <__aeabi_ddiv+0x2de>
 80007fe:	2580      	movs	r5, #128	; 0x80
 8000800:	026d      	lsls	r5, r5, #9
 8000802:	46ac      	mov	ip, r5
 8000804:	4460      	add	r0, ip
 8000806:	0c15      	lsrs	r5, r2, #16
 8000808:	0409      	lsls	r1, r1, #16
 800080a:	0412      	lsls	r2, r2, #16
 800080c:	0c09      	lsrs	r1, r1, #16
 800080e:	1828      	adds	r0, r5, r0
 8000810:	1852      	adds	r2, r2, r1
 8000812:	4283      	cmp	r3, r0
 8000814:	d200      	bcs.n	8000818 <__aeabi_ddiv+0x2f0>
 8000816:	e0ce      	b.n	80009b6 <__aeabi_ddiv+0x48e>
 8000818:	d100      	bne.n	800081c <__aeabi_ddiv+0x2f4>
 800081a:	e0c8      	b.n	80009ae <__aeabi_ddiv+0x486>
 800081c:	1a1d      	subs	r5, r3, r0
 800081e:	4653      	mov	r3, sl
 8000820:	1a9e      	subs	r6, r3, r2
 8000822:	45b2      	cmp	sl, r6
 8000824:	4192      	sbcs	r2, r2
 8000826:	4252      	negs	r2, r2
 8000828:	1aab      	subs	r3, r5, r2
 800082a:	469a      	mov	sl, r3
 800082c:	4598      	cmp	r8, r3
 800082e:	d100      	bne.n	8000832 <__aeabi_ddiv+0x30a>
 8000830:	e117      	b.n	8000a62 <__aeabi_ddiv+0x53a>
 8000832:	0039      	movs	r1, r7
 8000834:	0018      	movs	r0, r3
 8000836:	f7ff fc67 	bl	8000108 <__udivsi3>
 800083a:	9b01      	ldr	r3, [sp, #4]
 800083c:	0005      	movs	r5, r0
 800083e:	4343      	muls	r3, r0
 8000840:	0039      	movs	r1, r7
 8000842:	4650      	mov	r0, sl
 8000844:	9304      	str	r3, [sp, #16]
 8000846:	f7ff fce5 	bl	8000214 <__aeabi_uidivmod>
 800084a:	9804      	ldr	r0, [sp, #16]
 800084c:	040b      	lsls	r3, r1, #16
 800084e:	0c31      	lsrs	r1, r6, #16
 8000850:	4319      	orrs	r1, r3
 8000852:	4288      	cmp	r0, r1
 8000854:	d909      	bls.n	800086a <__aeabi_ddiv+0x342>
 8000856:	4441      	add	r1, r8
 8000858:	1e6b      	subs	r3, r5, #1
 800085a:	4588      	cmp	r8, r1
 800085c:	d900      	bls.n	8000860 <__aeabi_ddiv+0x338>
 800085e:	e107      	b.n	8000a70 <__aeabi_ddiv+0x548>
 8000860:	4288      	cmp	r0, r1
 8000862:	d800      	bhi.n	8000866 <__aeabi_ddiv+0x33e>
 8000864:	e104      	b.n	8000a70 <__aeabi_ddiv+0x548>
 8000866:	3d02      	subs	r5, #2
 8000868:	4441      	add	r1, r8
 800086a:	9b04      	ldr	r3, [sp, #16]
 800086c:	1acb      	subs	r3, r1, r3
 800086e:	0018      	movs	r0, r3
 8000870:	0039      	movs	r1, r7
 8000872:	9304      	str	r3, [sp, #16]
 8000874:	f7ff fc48 	bl	8000108 <__udivsi3>
 8000878:	9b01      	ldr	r3, [sp, #4]
 800087a:	4682      	mov	sl, r0
 800087c:	4343      	muls	r3, r0
 800087e:	0039      	movs	r1, r7
 8000880:	9804      	ldr	r0, [sp, #16]
 8000882:	9301      	str	r3, [sp, #4]
 8000884:	f7ff fcc6 	bl	8000214 <__aeabi_uidivmod>
 8000888:	9801      	ldr	r0, [sp, #4]
 800088a:	040b      	lsls	r3, r1, #16
 800088c:	0431      	lsls	r1, r6, #16
 800088e:	0c09      	lsrs	r1, r1, #16
 8000890:	4319      	orrs	r1, r3
 8000892:	4288      	cmp	r0, r1
 8000894:	d90d      	bls.n	80008b2 <__aeabi_ddiv+0x38a>
 8000896:	4653      	mov	r3, sl
 8000898:	4441      	add	r1, r8
 800089a:	3b01      	subs	r3, #1
 800089c:	4588      	cmp	r8, r1
 800089e:	d900      	bls.n	80008a2 <__aeabi_ddiv+0x37a>
 80008a0:	e0e8      	b.n	8000a74 <__aeabi_ddiv+0x54c>
 80008a2:	4288      	cmp	r0, r1
 80008a4:	d800      	bhi.n	80008a8 <__aeabi_ddiv+0x380>
 80008a6:	e0e5      	b.n	8000a74 <__aeabi_ddiv+0x54c>
 80008a8:	2302      	movs	r3, #2
 80008aa:	425b      	negs	r3, r3
 80008ac:	469c      	mov	ip, r3
 80008ae:	4441      	add	r1, r8
 80008b0:	44e2      	add	sl, ip
 80008b2:	9b01      	ldr	r3, [sp, #4]
 80008b4:	042d      	lsls	r5, r5, #16
 80008b6:	1ace      	subs	r6, r1, r3
 80008b8:	4651      	mov	r1, sl
 80008ba:	4329      	orrs	r1, r5
 80008bc:	9d05      	ldr	r5, [sp, #20]
 80008be:	464f      	mov	r7, r9
 80008c0:	002a      	movs	r2, r5
 80008c2:	040b      	lsls	r3, r1, #16
 80008c4:	0c08      	lsrs	r0, r1, #16
 80008c6:	0c1b      	lsrs	r3, r3, #16
 80008c8:	435a      	muls	r2, r3
 80008ca:	4345      	muls	r5, r0
 80008cc:	437b      	muls	r3, r7
 80008ce:	4378      	muls	r0, r7
 80008d0:	195b      	adds	r3, r3, r5
 80008d2:	0c17      	lsrs	r7, r2, #16
 80008d4:	18fb      	adds	r3, r7, r3
 80008d6:	429d      	cmp	r5, r3
 80008d8:	d903      	bls.n	80008e2 <__aeabi_ddiv+0x3ba>
 80008da:	2580      	movs	r5, #128	; 0x80
 80008dc:	026d      	lsls	r5, r5, #9
 80008de:	46ac      	mov	ip, r5
 80008e0:	4460      	add	r0, ip
 80008e2:	0c1d      	lsrs	r5, r3, #16
 80008e4:	0412      	lsls	r2, r2, #16
 80008e6:	041b      	lsls	r3, r3, #16
 80008e8:	0c12      	lsrs	r2, r2, #16
 80008ea:	1828      	adds	r0, r5, r0
 80008ec:	189b      	adds	r3, r3, r2
 80008ee:	4286      	cmp	r6, r0
 80008f0:	d200      	bcs.n	80008f4 <__aeabi_ddiv+0x3cc>
 80008f2:	e093      	b.n	8000a1c <__aeabi_ddiv+0x4f4>
 80008f4:	d100      	bne.n	80008f8 <__aeabi_ddiv+0x3d0>
 80008f6:	e08e      	b.n	8000a16 <__aeabi_ddiv+0x4ee>
 80008f8:	2301      	movs	r3, #1
 80008fa:	4319      	orrs	r1, r3
 80008fc:	4ba0      	ldr	r3, [pc, #640]	; (8000b80 <__aeabi_ddiv+0x658>)
 80008fe:	18e3      	adds	r3, r4, r3
 8000900:	2b00      	cmp	r3, #0
 8000902:	dc00      	bgt.n	8000906 <__aeabi_ddiv+0x3de>
 8000904:	e099      	b.n	8000a3a <__aeabi_ddiv+0x512>
 8000906:	074a      	lsls	r2, r1, #29
 8000908:	d000      	beq.n	800090c <__aeabi_ddiv+0x3e4>
 800090a:	e09e      	b.n	8000a4a <__aeabi_ddiv+0x522>
 800090c:	465a      	mov	r2, fp
 800090e:	01d2      	lsls	r2, r2, #7
 8000910:	d506      	bpl.n	8000920 <__aeabi_ddiv+0x3f8>
 8000912:	465a      	mov	r2, fp
 8000914:	4b9b      	ldr	r3, [pc, #620]	; (8000b84 <__aeabi_ddiv+0x65c>)
 8000916:	401a      	ands	r2, r3
 8000918:	2380      	movs	r3, #128	; 0x80
 800091a:	4693      	mov	fp, r2
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	18e3      	adds	r3, r4, r3
 8000920:	4a99      	ldr	r2, [pc, #612]	; (8000b88 <__aeabi_ddiv+0x660>)
 8000922:	4293      	cmp	r3, r2
 8000924:	dd68      	ble.n	80009f8 <__aeabi_ddiv+0x4d0>
 8000926:	2301      	movs	r3, #1
 8000928:	9a02      	ldr	r2, [sp, #8]
 800092a:	4c98      	ldr	r4, [pc, #608]	; (8000b8c <__aeabi_ddiv+0x664>)
 800092c:	401a      	ands	r2, r3
 800092e:	2300      	movs	r3, #0
 8000930:	4694      	mov	ip, r2
 8000932:	4698      	mov	r8, r3
 8000934:	2200      	movs	r2, #0
 8000936:	e6c5      	b.n	80006c4 <__aeabi_ddiv+0x19c>
 8000938:	2280      	movs	r2, #128	; 0x80
 800093a:	464b      	mov	r3, r9
 800093c:	0312      	lsls	r2, r2, #12
 800093e:	4213      	tst	r3, r2
 8000940:	d00a      	beq.n	8000958 <__aeabi_ddiv+0x430>
 8000942:	465b      	mov	r3, fp
 8000944:	4213      	tst	r3, r2
 8000946:	d106      	bne.n	8000956 <__aeabi_ddiv+0x42e>
 8000948:	431a      	orrs	r2, r3
 800094a:	0312      	lsls	r2, r2, #12
 800094c:	0b12      	lsrs	r2, r2, #12
 800094e:	46ac      	mov	ip, r5
 8000950:	4688      	mov	r8, r1
 8000952:	4c8e      	ldr	r4, [pc, #568]	; (8000b8c <__aeabi_ddiv+0x664>)
 8000954:	e6b6      	b.n	80006c4 <__aeabi_ddiv+0x19c>
 8000956:	464b      	mov	r3, r9
 8000958:	431a      	orrs	r2, r3
 800095a:	0312      	lsls	r2, r2, #12
 800095c:	0b12      	lsrs	r2, r2, #12
 800095e:	46bc      	mov	ip, r7
 8000960:	4c8a      	ldr	r4, [pc, #552]	; (8000b8c <__aeabi_ddiv+0x664>)
 8000962:	e6af      	b.n	80006c4 <__aeabi_ddiv+0x19c>
 8000964:	0003      	movs	r3, r0
 8000966:	465a      	mov	r2, fp
 8000968:	3b28      	subs	r3, #40	; 0x28
 800096a:	409a      	lsls	r2, r3
 800096c:	2300      	movs	r3, #0
 800096e:	4691      	mov	r9, r2
 8000970:	4698      	mov	r8, r3
 8000972:	e657      	b.n	8000624 <__aeabi_ddiv+0xfc>
 8000974:	4658      	mov	r0, fp
 8000976:	f000 fce5 	bl	8001344 <__clzsi2>
 800097a:	3020      	adds	r0, #32
 800097c:	e640      	b.n	8000600 <__aeabi_ddiv+0xd8>
 800097e:	0003      	movs	r3, r0
 8000980:	4652      	mov	r2, sl
 8000982:	3b28      	subs	r3, #40	; 0x28
 8000984:	409a      	lsls	r2, r3
 8000986:	2100      	movs	r1, #0
 8000988:	4693      	mov	fp, r2
 800098a:	e677      	b.n	800067c <__aeabi_ddiv+0x154>
 800098c:	f000 fcda 	bl	8001344 <__clzsi2>
 8000990:	3020      	adds	r0, #32
 8000992:	e65f      	b.n	8000654 <__aeabi_ddiv+0x12c>
 8000994:	4588      	cmp	r8, r1
 8000996:	d200      	bcs.n	800099a <__aeabi_ddiv+0x472>
 8000998:	e6c7      	b.n	800072a <__aeabi_ddiv+0x202>
 800099a:	464b      	mov	r3, r9
 800099c:	07de      	lsls	r6, r3, #31
 800099e:	085d      	lsrs	r5, r3, #1
 80009a0:	4643      	mov	r3, r8
 80009a2:	085b      	lsrs	r3, r3, #1
 80009a4:	431e      	orrs	r6, r3
 80009a6:	4643      	mov	r3, r8
 80009a8:	07db      	lsls	r3, r3, #31
 80009aa:	469a      	mov	sl, r3
 80009ac:	e6c2      	b.n	8000734 <__aeabi_ddiv+0x20c>
 80009ae:	2500      	movs	r5, #0
 80009b0:	4592      	cmp	sl, r2
 80009b2:	d300      	bcc.n	80009b6 <__aeabi_ddiv+0x48e>
 80009b4:	e733      	b.n	800081e <__aeabi_ddiv+0x2f6>
 80009b6:	9e03      	ldr	r6, [sp, #12]
 80009b8:	4659      	mov	r1, fp
 80009ba:	46b4      	mov	ip, r6
 80009bc:	44e2      	add	sl, ip
 80009be:	45b2      	cmp	sl, r6
 80009c0:	41ad      	sbcs	r5, r5
 80009c2:	426d      	negs	r5, r5
 80009c4:	4445      	add	r5, r8
 80009c6:	18eb      	adds	r3, r5, r3
 80009c8:	3901      	subs	r1, #1
 80009ca:	4598      	cmp	r8, r3
 80009cc:	d207      	bcs.n	80009de <__aeabi_ddiv+0x4b6>
 80009ce:	4298      	cmp	r0, r3
 80009d0:	d900      	bls.n	80009d4 <__aeabi_ddiv+0x4ac>
 80009d2:	e07f      	b.n	8000ad4 <__aeabi_ddiv+0x5ac>
 80009d4:	d100      	bne.n	80009d8 <__aeabi_ddiv+0x4b0>
 80009d6:	e0bc      	b.n	8000b52 <__aeabi_ddiv+0x62a>
 80009d8:	1a1d      	subs	r5, r3, r0
 80009da:	468b      	mov	fp, r1
 80009dc:	e71f      	b.n	800081e <__aeabi_ddiv+0x2f6>
 80009de:	4598      	cmp	r8, r3
 80009e0:	d1fa      	bne.n	80009d8 <__aeabi_ddiv+0x4b0>
 80009e2:	9d03      	ldr	r5, [sp, #12]
 80009e4:	4555      	cmp	r5, sl
 80009e6:	d9f2      	bls.n	80009ce <__aeabi_ddiv+0x4a6>
 80009e8:	4643      	mov	r3, r8
 80009ea:	468b      	mov	fp, r1
 80009ec:	1a1d      	subs	r5, r3, r0
 80009ee:	e716      	b.n	800081e <__aeabi_ddiv+0x2f6>
 80009f0:	469b      	mov	fp, r3
 80009f2:	e6ca      	b.n	800078a <__aeabi_ddiv+0x262>
 80009f4:	0015      	movs	r5, r2
 80009f6:	e6e7      	b.n	80007c8 <__aeabi_ddiv+0x2a0>
 80009f8:	465a      	mov	r2, fp
 80009fa:	08c9      	lsrs	r1, r1, #3
 80009fc:	0752      	lsls	r2, r2, #29
 80009fe:	430a      	orrs	r2, r1
 8000a00:	055b      	lsls	r3, r3, #21
 8000a02:	4690      	mov	r8, r2
 8000a04:	0d5c      	lsrs	r4, r3, #21
 8000a06:	465a      	mov	r2, fp
 8000a08:	2301      	movs	r3, #1
 8000a0a:	9902      	ldr	r1, [sp, #8]
 8000a0c:	0252      	lsls	r2, r2, #9
 8000a0e:	4019      	ands	r1, r3
 8000a10:	0b12      	lsrs	r2, r2, #12
 8000a12:	468c      	mov	ip, r1
 8000a14:	e656      	b.n	80006c4 <__aeabi_ddiv+0x19c>
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d100      	bne.n	8000a1c <__aeabi_ddiv+0x4f4>
 8000a1a:	e76f      	b.n	80008fc <__aeabi_ddiv+0x3d4>
 8000a1c:	4446      	add	r6, r8
 8000a1e:	1e4a      	subs	r2, r1, #1
 8000a20:	45b0      	cmp	r8, r6
 8000a22:	d929      	bls.n	8000a78 <__aeabi_ddiv+0x550>
 8000a24:	0011      	movs	r1, r2
 8000a26:	4286      	cmp	r6, r0
 8000a28:	d000      	beq.n	8000a2c <__aeabi_ddiv+0x504>
 8000a2a:	e765      	b.n	80008f8 <__aeabi_ddiv+0x3d0>
 8000a2c:	9a03      	ldr	r2, [sp, #12]
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d000      	beq.n	8000a34 <__aeabi_ddiv+0x50c>
 8000a32:	e761      	b.n	80008f8 <__aeabi_ddiv+0x3d0>
 8000a34:	e762      	b.n	80008fc <__aeabi_ddiv+0x3d4>
 8000a36:	2101      	movs	r1, #1
 8000a38:	4249      	negs	r1, r1
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	1ac2      	subs	r2, r0, r3
 8000a3e:	2a38      	cmp	r2, #56	; 0x38
 8000a40:	dd21      	ble.n	8000a86 <__aeabi_ddiv+0x55e>
 8000a42:	9b02      	ldr	r3, [sp, #8]
 8000a44:	4003      	ands	r3, r0
 8000a46:	469c      	mov	ip, r3
 8000a48:	e638      	b.n	80006bc <__aeabi_ddiv+0x194>
 8000a4a:	220f      	movs	r2, #15
 8000a4c:	400a      	ands	r2, r1
 8000a4e:	2a04      	cmp	r2, #4
 8000a50:	d100      	bne.n	8000a54 <__aeabi_ddiv+0x52c>
 8000a52:	e75b      	b.n	800090c <__aeabi_ddiv+0x3e4>
 8000a54:	000a      	movs	r2, r1
 8000a56:	1d11      	adds	r1, r2, #4
 8000a58:	4291      	cmp	r1, r2
 8000a5a:	4192      	sbcs	r2, r2
 8000a5c:	4252      	negs	r2, r2
 8000a5e:	4493      	add	fp, r2
 8000a60:	e754      	b.n	800090c <__aeabi_ddiv+0x3e4>
 8000a62:	4b47      	ldr	r3, [pc, #284]	; (8000b80 <__aeabi_ddiv+0x658>)
 8000a64:	18e3      	adds	r3, r4, r3
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	dde5      	ble.n	8000a36 <__aeabi_ddiv+0x50e>
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	4252      	negs	r2, r2
 8000a6e:	e7f2      	b.n	8000a56 <__aeabi_ddiv+0x52e>
 8000a70:	001d      	movs	r5, r3
 8000a72:	e6fa      	b.n	800086a <__aeabi_ddiv+0x342>
 8000a74:	469a      	mov	sl, r3
 8000a76:	e71c      	b.n	80008b2 <__aeabi_ddiv+0x38a>
 8000a78:	42b0      	cmp	r0, r6
 8000a7a:	d839      	bhi.n	8000af0 <__aeabi_ddiv+0x5c8>
 8000a7c:	d06e      	beq.n	8000b5c <__aeabi_ddiv+0x634>
 8000a7e:	0011      	movs	r1, r2
 8000a80:	e73a      	b.n	80008f8 <__aeabi_ddiv+0x3d0>
 8000a82:	9302      	str	r3, [sp, #8]
 8000a84:	e73a      	b.n	80008fc <__aeabi_ddiv+0x3d4>
 8000a86:	2a1f      	cmp	r2, #31
 8000a88:	dc3c      	bgt.n	8000b04 <__aeabi_ddiv+0x5dc>
 8000a8a:	2320      	movs	r3, #32
 8000a8c:	1a9b      	subs	r3, r3, r2
 8000a8e:	000c      	movs	r4, r1
 8000a90:	4658      	mov	r0, fp
 8000a92:	4099      	lsls	r1, r3
 8000a94:	4098      	lsls	r0, r3
 8000a96:	1e4b      	subs	r3, r1, #1
 8000a98:	4199      	sbcs	r1, r3
 8000a9a:	465b      	mov	r3, fp
 8000a9c:	40d4      	lsrs	r4, r2
 8000a9e:	40d3      	lsrs	r3, r2
 8000aa0:	4320      	orrs	r0, r4
 8000aa2:	4308      	orrs	r0, r1
 8000aa4:	001a      	movs	r2, r3
 8000aa6:	0743      	lsls	r3, r0, #29
 8000aa8:	d009      	beq.n	8000abe <__aeabi_ddiv+0x596>
 8000aaa:	230f      	movs	r3, #15
 8000aac:	4003      	ands	r3, r0
 8000aae:	2b04      	cmp	r3, #4
 8000ab0:	d005      	beq.n	8000abe <__aeabi_ddiv+0x596>
 8000ab2:	0001      	movs	r1, r0
 8000ab4:	1d08      	adds	r0, r1, #4
 8000ab6:	4288      	cmp	r0, r1
 8000ab8:	419b      	sbcs	r3, r3
 8000aba:	425b      	negs	r3, r3
 8000abc:	18d2      	adds	r2, r2, r3
 8000abe:	0213      	lsls	r3, r2, #8
 8000ac0:	d53a      	bpl.n	8000b38 <__aeabi_ddiv+0x610>
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	9a02      	ldr	r2, [sp, #8]
 8000ac6:	2401      	movs	r4, #1
 8000ac8:	401a      	ands	r2, r3
 8000aca:	2300      	movs	r3, #0
 8000acc:	4694      	mov	ip, r2
 8000ace:	4698      	mov	r8, r3
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	e5f7      	b.n	80006c4 <__aeabi_ddiv+0x19c>
 8000ad4:	2102      	movs	r1, #2
 8000ad6:	4249      	negs	r1, r1
 8000ad8:	468c      	mov	ip, r1
 8000ada:	9d03      	ldr	r5, [sp, #12]
 8000adc:	44e3      	add	fp, ip
 8000ade:	46ac      	mov	ip, r5
 8000ae0:	44e2      	add	sl, ip
 8000ae2:	45aa      	cmp	sl, r5
 8000ae4:	41ad      	sbcs	r5, r5
 8000ae6:	426d      	negs	r5, r5
 8000ae8:	4445      	add	r5, r8
 8000aea:	18ed      	adds	r5, r5, r3
 8000aec:	1a2d      	subs	r5, r5, r0
 8000aee:	e696      	b.n	800081e <__aeabi_ddiv+0x2f6>
 8000af0:	1e8a      	subs	r2, r1, #2
 8000af2:	9903      	ldr	r1, [sp, #12]
 8000af4:	004d      	lsls	r5, r1, #1
 8000af6:	428d      	cmp	r5, r1
 8000af8:	4189      	sbcs	r1, r1
 8000afa:	4249      	negs	r1, r1
 8000afc:	4441      	add	r1, r8
 8000afe:	1876      	adds	r6, r6, r1
 8000b00:	9503      	str	r5, [sp, #12]
 8000b02:	e78f      	b.n	8000a24 <__aeabi_ddiv+0x4fc>
 8000b04:	201f      	movs	r0, #31
 8000b06:	4240      	negs	r0, r0
 8000b08:	1ac3      	subs	r3, r0, r3
 8000b0a:	4658      	mov	r0, fp
 8000b0c:	40d8      	lsrs	r0, r3
 8000b0e:	0003      	movs	r3, r0
 8000b10:	2a20      	cmp	r2, #32
 8000b12:	d028      	beq.n	8000b66 <__aeabi_ddiv+0x63e>
 8000b14:	2040      	movs	r0, #64	; 0x40
 8000b16:	465d      	mov	r5, fp
 8000b18:	1a82      	subs	r2, r0, r2
 8000b1a:	4095      	lsls	r5, r2
 8000b1c:	4329      	orrs	r1, r5
 8000b1e:	1e4a      	subs	r2, r1, #1
 8000b20:	4191      	sbcs	r1, r2
 8000b22:	4319      	orrs	r1, r3
 8000b24:	2307      	movs	r3, #7
 8000b26:	2200      	movs	r2, #0
 8000b28:	400b      	ands	r3, r1
 8000b2a:	d009      	beq.n	8000b40 <__aeabi_ddiv+0x618>
 8000b2c:	230f      	movs	r3, #15
 8000b2e:	2200      	movs	r2, #0
 8000b30:	400b      	ands	r3, r1
 8000b32:	0008      	movs	r0, r1
 8000b34:	2b04      	cmp	r3, #4
 8000b36:	d1bd      	bne.n	8000ab4 <__aeabi_ddiv+0x58c>
 8000b38:	0001      	movs	r1, r0
 8000b3a:	0753      	lsls	r3, r2, #29
 8000b3c:	0252      	lsls	r2, r2, #9
 8000b3e:	0b12      	lsrs	r2, r2, #12
 8000b40:	08c9      	lsrs	r1, r1, #3
 8000b42:	4319      	orrs	r1, r3
 8000b44:	2301      	movs	r3, #1
 8000b46:	4688      	mov	r8, r1
 8000b48:	9902      	ldr	r1, [sp, #8]
 8000b4a:	2400      	movs	r4, #0
 8000b4c:	4019      	ands	r1, r3
 8000b4e:	468c      	mov	ip, r1
 8000b50:	e5b8      	b.n	80006c4 <__aeabi_ddiv+0x19c>
 8000b52:	4552      	cmp	r2, sl
 8000b54:	d8be      	bhi.n	8000ad4 <__aeabi_ddiv+0x5ac>
 8000b56:	468b      	mov	fp, r1
 8000b58:	2500      	movs	r5, #0
 8000b5a:	e660      	b.n	800081e <__aeabi_ddiv+0x2f6>
 8000b5c:	9d03      	ldr	r5, [sp, #12]
 8000b5e:	429d      	cmp	r5, r3
 8000b60:	d3c6      	bcc.n	8000af0 <__aeabi_ddiv+0x5c8>
 8000b62:	0011      	movs	r1, r2
 8000b64:	e762      	b.n	8000a2c <__aeabi_ddiv+0x504>
 8000b66:	2500      	movs	r5, #0
 8000b68:	e7d8      	b.n	8000b1c <__aeabi_ddiv+0x5f4>
 8000b6a:	2280      	movs	r2, #128	; 0x80
 8000b6c:	465b      	mov	r3, fp
 8000b6e:	0312      	lsls	r2, r2, #12
 8000b70:	431a      	orrs	r2, r3
 8000b72:	9b01      	ldr	r3, [sp, #4]
 8000b74:	0312      	lsls	r2, r2, #12
 8000b76:	0b12      	lsrs	r2, r2, #12
 8000b78:	469c      	mov	ip, r3
 8000b7a:	4688      	mov	r8, r1
 8000b7c:	4c03      	ldr	r4, [pc, #12]	; (8000b8c <__aeabi_ddiv+0x664>)
 8000b7e:	e5a1      	b.n	80006c4 <__aeabi_ddiv+0x19c>
 8000b80:	000003ff 	.word	0x000003ff
 8000b84:	feffffff 	.word	0xfeffffff
 8000b88:	000007fe 	.word	0x000007fe
 8000b8c:	000007ff 	.word	0x000007ff

08000b90 <__aeabi_dsub>:
 8000b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b92:	4646      	mov	r6, r8
 8000b94:	46d6      	mov	lr, sl
 8000b96:	464f      	mov	r7, r9
 8000b98:	030c      	lsls	r4, r1, #12
 8000b9a:	b5c0      	push	{r6, r7, lr}
 8000b9c:	0fcd      	lsrs	r5, r1, #31
 8000b9e:	004e      	lsls	r6, r1, #1
 8000ba0:	0a61      	lsrs	r1, r4, #9
 8000ba2:	0f44      	lsrs	r4, r0, #29
 8000ba4:	430c      	orrs	r4, r1
 8000ba6:	00c1      	lsls	r1, r0, #3
 8000ba8:	0058      	lsls	r0, r3, #1
 8000baa:	0d40      	lsrs	r0, r0, #21
 8000bac:	4684      	mov	ip, r0
 8000bae:	468a      	mov	sl, r1
 8000bb0:	000f      	movs	r7, r1
 8000bb2:	0319      	lsls	r1, r3, #12
 8000bb4:	0f50      	lsrs	r0, r2, #29
 8000bb6:	0a49      	lsrs	r1, r1, #9
 8000bb8:	4301      	orrs	r1, r0
 8000bba:	48c6      	ldr	r0, [pc, #792]	; (8000ed4 <__aeabi_dsub+0x344>)
 8000bbc:	0d76      	lsrs	r6, r6, #21
 8000bbe:	46a8      	mov	r8, r5
 8000bc0:	0fdb      	lsrs	r3, r3, #31
 8000bc2:	00d2      	lsls	r2, r2, #3
 8000bc4:	4584      	cmp	ip, r0
 8000bc6:	d100      	bne.n	8000bca <__aeabi_dsub+0x3a>
 8000bc8:	e0d8      	b.n	8000d7c <__aeabi_dsub+0x1ec>
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4043      	eors	r3, r0
 8000bce:	42ab      	cmp	r3, r5
 8000bd0:	d100      	bne.n	8000bd4 <__aeabi_dsub+0x44>
 8000bd2:	e0a6      	b.n	8000d22 <__aeabi_dsub+0x192>
 8000bd4:	4660      	mov	r0, ip
 8000bd6:	1a35      	subs	r5, r6, r0
 8000bd8:	2d00      	cmp	r5, #0
 8000bda:	dc00      	bgt.n	8000bde <__aeabi_dsub+0x4e>
 8000bdc:	e105      	b.n	8000dea <__aeabi_dsub+0x25a>
 8000bde:	2800      	cmp	r0, #0
 8000be0:	d110      	bne.n	8000c04 <__aeabi_dsub+0x74>
 8000be2:	000b      	movs	r3, r1
 8000be4:	4313      	orrs	r3, r2
 8000be6:	d100      	bne.n	8000bea <__aeabi_dsub+0x5a>
 8000be8:	e0d7      	b.n	8000d9a <__aeabi_dsub+0x20a>
 8000bea:	1e6b      	subs	r3, r5, #1
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d000      	beq.n	8000bf2 <__aeabi_dsub+0x62>
 8000bf0:	e14b      	b.n	8000e8a <__aeabi_dsub+0x2fa>
 8000bf2:	4653      	mov	r3, sl
 8000bf4:	1a9f      	subs	r7, r3, r2
 8000bf6:	45ba      	cmp	sl, r7
 8000bf8:	4180      	sbcs	r0, r0
 8000bfa:	1a64      	subs	r4, r4, r1
 8000bfc:	4240      	negs	r0, r0
 8000bfe:	1a24      	subs	r4, r4, r0
 8000c00:	2601      	movs	r6, #1
 8000c02:	e01e      	b.n	8000c42 <__aeabi_dsub+0xb2>
 8000c04:	4bb3      	ldr	r3, [pc, #716]	; (8000ed4 <__aeabi_dsub+0x344>)
 8000c06:	429e      	cmp	r6, r3
 8000c08:	d048      	beq.n	8000c9c <__aeabi_dsub+0x10c>
 8000c0a:	2380      	movs	r3, #128	; 0x80
 8000c0c:	041b      	lsls	r3, r3, #16
 8000c0e:	4319      	orrs	r1, r3
 8000c10:	2d38      	cmp	r5, #56	; 0x38
 8000c12:	dd00      	ble.n	8000c16 <__aeabi_dsub+0x86>
 8000c14:	e119      	b.n	8000e4a <__aeabi_dsub+0x2ba>
 8000c16:	2d1f      	cmp	r5, #31
 8000c18:	dd00      	ble.n	8000c1c <__aeabi_dsub+0x8c>
 8000c1a:	e14c      	b.n	8000eb6 <__aeabi_dsub+0x326>
 8000c1c:	2320      	movs	r3, #32
 8000c1e:	000f      	movs	r7, r1
 8000c20:	1b5b      	subs	r3, r3, r5
 8000c22:	0010      	movs	r0, r2
 8000c24:	409a      	lsls	r2, r3
 8000c26:	409f      	lsls	r7, r3
 8000c28:	40e8      	lsrs	r0, r5
 8000c2a:	1e53      	subs	r3, r2, #1
 8000c2c:	419a      	sbcs	r2, r3
 8000c2e:	40e9      	lsrs	r1, r5
 8000c30:	4307      	orrs	r7, r0
 8000c32:	4317      	orrs	r7, r2
 8000c34:	4653      	mov	r3, sl
 8000c36:	1bdf      	subs	r7, r3, r7
 8000c38:	1a61      	subs	r1, r4, r1
 8000c3a:	45ba      	cmp	sl, r7
 8000c3c:	41a4      	sbcs	r4, r4
 8000c3e:	4264      	negs	r4, r4
 8000c40:	1b0c      	subs	r4, r1, r4
 8000c42:	0223      	lsls	r3, r4, #8
 8000c44:	d400      	bmi.n	8000c48 <__aeabi_dsub+0xb8>
 8000c46:	e0c5      	b.n	8000dd4 <__aeabi_dsub+0x244>
 8000c48:	0264      	lsls	r4, r4, #9
 8000c4a:	0a65      	lsrs	r5, r4, #9
 8000c4c:	2d00      	cmp	r5, #0
 8000c4e:	d100      	bne.n	8000c52 <__aeabi_dsub+0xc2>
 8000c50:	e0f6      	b.n	8000e40 <__aeabi_dsub+0x2b0>
 8000c52:	0028      	movs	r0, r5
 8000c54:	f000 fb76 	bl	8001344 <__clzsi2>
 8000c58:	0003      	movs	r3, r0
 8000c5a:	3b08      	subs	r3, #8
 8000c5c:	2b1f      	cmp	r3, #31
 8000c5e:	dd00      	ble.n	8000c62 <__aeabi_dsub+0xd2>
 8000c60:	e0e9      	b.n	8000e36 <__aeabi_dsub+0x2a6>
 8000c62:	2220      	movs	r2, #32
 8000c64:	003c      	movs	r4, r7
 8000c66:	1ad2      	subs	r2, r2, r3
 8000c68:	409d      	lsls	r5, r3
 8000c6a:	40d4      	lsrs	r4, r2
 8000c6c:	409f      	lsls	r7, r3
 8000c6e:	4325      	orrs	r5, r4
 8000c70:	429e      	cmp	r6, r3
 8000c72:	dd00      	ble.n	8000c76 <__aeabi_dsub+0xe6>
 8000c74:	e0db      	b.n	8000e2e <__aeabi_dsub+0x29e>
 8000c76:	1b9e      	subs	r6, r3, r6
 8000c78:	1c73      	adds	r3, r6, #1
 8000c7a:	2b1f      	cmp	r3, #31
 8000c7c:	dd00      	ble.n	8000c80 <__aeabi_dsub+0xf0>
 8000c7e:	e10a      	b.n	8000e96 <__aeabi_dsub+0x306>
 8000c80:	2220      	movs	r2, #32
 8000c82:	0038      	movs	r0, r7
 8000c84:	1ad2      	subs	r2, r2, r3
 8000c86:	0029      	movs	r1, r5
 8000c88:	4097      	lsls	r7, r2
 8000c8a:	002c      	movs	r4, r5
 8000c8c:	4091      	lsls	r1, r2
 8000c8e:	40d8      	lsrs	r0, r3
 8000c90:	1e7a      	subs	r2, r7, #1
 8000c92:	4197      	sbcs	r7, r2
 8000c94:	40dc      	lsrs	r4, r3
 8000c96:	2600      	movs	r6, #0
 8000c98:	4301      	orrs	r1, r0
 8000c9a:	430f      	orrs	r7, r1
 8000c9c:	077b      	lsls	r3, r7, #29
 8000c9e:	d009      	beq.n	8000cb4 <__aeabi_dsub+0x124>
 8000ca0:	230f      	movs	r3, #15
 8000ca2:	403b      	ands	r3, r7
 8000ca4:	2b04      	cmp	r3, #4
 8000ca6:	d005      	beq.n	8000cb4 <__aeabi_dsub+0x124>
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	42bb      	cmp	r3, r7
 8000cac:	41bf      	sbcs	r7, r7
 8000cae:	427f      	negs	r7, r7
 8000cb0:	19e4      	adds	r4, r4, r7
 8000cb2:	001f      	movs	r7, r3
 8000cb4:	0223      	lsls	r3, r4, #8
 8000cb6:	d525      	bpl.n	8000d04 <__aeabi_dsub+0x174>
 8000cb8:	4b86      	ldr	r3, [pc, #536]	; (8000ed4 <__aeabi_dsub+0x344>)
 8000cba:	3601      	adds	r6, #1
 8000cbc:	429e      	cmp	r6, r3
 8000cbe:	d100      	bne.n	8000cc2 <__aeabi_dsub+0x132>
 8000cc0:	e0af      	b.n	8000e22 <__aeabi_dsub+0x292>
 8000cc2:	4b85      	ldr	r3, [pc, #532]	; (8000ed8 <__aeabi_dsub+0x348>)
 8000cc4:	2501      	movs	r5, #1
 8000cc6:	401c      	ands	r4, r3
 8000cc8:	4643      	mov	r3, r8
 8000cca:	0762      	lsls	r2, r4, #29
 8000ccc:	08ff      	lsrs	r7, r7, #3
 8000cce:	0264      	lsls	r4, r4, #9
 8000cd0:	0576      	lsls	r6, r6, #21
 8000cd2:	4317      	orrs	r7, r2
 8000cd4:	0b24      	lsrs	r4, r4, #12
 8000cd6:	0d76      	lsrs	r6, r6, #21
 8000cd8:	401d      	ands	r5, r3
 8000cda:	2100      	movs	r1, #0
 8000cdc:	0324      	lsls	r4, r4, #12
 8000cde:	0b23      	lsrs	r3, r4, #12
 8000ce0:	0d0c      	lsrs	r4, r1, #20
 8000ce2:	4a7e      	ldr	r2, [pc, #504]	; (8000edc <__aeabi_dsub+0x34c>)
 8000ce4:	0524      	lsls	r4, r4, #20
 8000ce6:	431c      	orrs	r4, r3
 8000ce8:	4014      	ands	r4, r2
 8000cea:	0533      	lsls	r3, r6, #20
 8000cec:	4323      	orrs	r3, r4
 8000cee:	005b      	lsls	r3, r3, #1
 8000cf0:	07ed      	lsls	r5, r5, #31
 8000cf2:	085b      	lsrs	r3, r3, #1
 8000cf4:	432b      	orrs	r3, r5
 8000cf6:	0038      	movs	r0, r7
 8000cf8:	0019      	movs	r1, r3
 8000cfa:	bc1c      	pop	{r2, r3, r4}
 8000cfc:	4690      	mov	r8, r2
 8000cfe:	4699      	mov	r9, r3
 8000d00:	46a2      	mov	sl, r4
 8000d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d04:	2501      	movs	r5, #1
 8000d06:	4643      	mov	r3, r8
 8000d08:	0762      	lsls	r2, r4, #29
 8000d0a:	08ff      	lsrs	r7, r7, #3
 8000d0c:	4317      	orrs	r7, r2
 8000d0e:	08e4      	lsrs	r4, r4, #3
 8000d10:	401d      	ands	r5, r3
 8000d12:	4b70      	ldr	r3, [pc, #448]	; (8000ed4 <__aeabi_dsub+0x344>)
 8000d14:	429e      	cmp	r6, r3
 8000d16:	d036      	beq.n	8000d86 <__aeabi_dsub+0x1f6>
 8000d18:	0324      	lsls	r4, r4, #12
 8000d1a:	0576      	lsls	r6, r6, #21
 8000d1c:	0b24      	lsrs	r4, r4, #12
 8000d1e:	0d76      	lsrs	r6, r6, #21
 8000d20:	e7db      	b.n	8000cda <__aeabi_dsub+0x14a>
 8000d22:	4663      	mov	r3, ip
 8000d24:	1af3      	subs	r3, r6, r3
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	dc00      	bgt.n	8000d2c <__aeabi_dsub+0x19c>
 8000d2a:	e094      	b.n	8000e56 <__aeabi_dsub+0x2c6>
 8000d2c:	4660      	mov	r0, ip
 8000d2e:	2800      	cmp	r0, #0
 8000d30:	d035      	beq.n	8000d9e <__aeabi_dsub+0x20e>
 8000d32:	4868      	ldr	r0, [pc, #416]	; (8000ed4 <__aeabi_dsub+0x344>)
 8000d34:	4286      	cmp	r6, r0
 8000d36:	d0b1      	beq.n	8000c9c <__aeabi_dsub+0x10c>
 8000d38:	2780      	movs	r7, #128	; 0x80
 8000d3a:	043f      	lsls	r7, r7, #16
 8000d3c:	4339      	orrs	r1, r7
 8000d3e:	2b38      	cmp	r3, #56	; 0x38
 8000d40:	dc00      	bgt.n	8000d44 <__aeabi_dsub+0x1b4>
 8000d42:	e0fd      	b.n	8000f40 <__aeabi_dsub+0x3b0>
 8000d44:	430a      	orrs	r2, r1
 8000d46:	0017      	movs	r7, r2
 8000d48:	2100      	movs	r1, #0
 8000d4a:	1e7a      	subs	r2, r7, #1
 8000d4c:	4197      	sbcs	r7, r2
 8000d4e:	4457      	add	r7, sl
 8000d50:	4557      	cmp	r7, sl
 8000d52:	4180      	sbcs	r0, r0
 8000d54:	1909      	adds	r1, r1, r4
 8000d56:	4244      	negs	r4, r0
 8000d58:	190c      	adds	r4, r1, r4
 8000d5a:	0223      	lsls	r3, r4, #8
 8000d5c:	d53a      	bpl.n	8000dd4 <__aeabi_dsub+0x244>
 8000d5e:	4b5d      	ldr	r3, [pc, #372]	; (8000ed4 <__aeabi_dsub+0x344>)
 8000d60:	3601      	adds	r6, #1
 8000d62:	429e      	cmp	r6, r3
 8000d64:	d100      	bne.n	8000d68 <__aeabi_dsub+0x1d8>
 8000d66:	e14b      	b.n	8001000 <__aeabi_dsub+0x470>
 8000d68:	2201      	movs	r2, #1
 8000d6a:	4b5b      	ldr	r3, [pc, #364]	; (8000ed8 <__aeabi_dsub+0x348>)
 8000d6c:	401c      	ands	r4, r3
 8000d6e:	087b      	lsrs	r3, r7, #1
 8000d70:	4017      	ands	r7, r2
 8000d72:	431f      	orrs	r7, r3
 8000d74:	07e2      	lsls	r2, r4, #31
 8000d76:	4317      	orrs	r7, r2
 8000d78:	0864      	lsrs	r4, r4, #1
 8000d7a:	e78f      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8000d7c:	0008      	movs	r0, r1
 8000d7e:	4310      	orrs	r0, r2
 8000d80:	d000      	beq.n	8000d84 <__aeabi_dsub+0x1f4>
 8000d82:	e724      	b.n	8000bce <__aeabi_dsub+0x3e>
 8000d84:	e721      	b.n	8000bca <__aeabi_dsub+0x3a>
 8000d86:	0023      	movs	r3, r4
 8000d88:	433b      	orrs	r3, r7
 8000d8a:	d100      	bne.n	8000d8e <__aeabi_dsub+0x1fe>
 8000d8c:	e1b9      	b.n	8001102 <__aeabi_dsub+0x572>
 8000d8e:	2280      	movs	r2, #128	; 0x80
 8000d90:	0312      	lsls	r2, r2, #12
 8000d92:	4314      	orrs	r4, r2
 8000d94:	0324      	lsls	r4, r4, #12
 8000d96:	0b24      	lsrs	r4, r4, #12
 8000d98:	e79f      	b.n	8000cda <__aeabi_dsub+0x14a>
 8000d9a:	002e      	movs	r6, r5
 8000d9c:	e77e      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8000d9e:	0008      	movs	r0, r1
 8000da0:	4310      	orrs	r0, r2
 8000da2:	d100      	bne.n	8000da6 <__aeabi_dsub+0x216>
 8000da4:	e0ca      	b.n	8000f3c <__aeabi_dsub+0x3ac>
 8000da6:	1e58      	subs	r0, r3, #1
 8000da8:	4684      	mov	ip, r0
 8000daa:	2800      	cmp	r0, #0
 8000dac:	d000      	beq.n	8000db0 <__aeabi_dsub+0x220>
 8000dae:	e0e7      	b.n	8000f80 <__aeabi_dsub+0x3f0>
 8000db0:	4452      	add	r2, sl
 8000db2:	4552      	cmp	r2, sl
 8000db4:	4180      	sbcs	r0, r0
 8000db6:	1864      	adds	r4, r4, r1
 8000db8:	4240      	negs	r0, r0
 8000dba:	1824      	adds	r4, r4, r0
 8000dbc:	0017      	movs	r7, r2
 8000dbe:	2601      	movs	r6, #1
 8000dc0:	0223      	lsls	r3, r4, #8
 8000dc2:	d507      	bpl.n	8000dd4 <__aeabi_dsub+0x244>
 8000dc4:	2602      	movs	r6, #2
 8000dc6:	e7cf      	b.n	8000d68 <__aeabi_dsub+0x1d8>
 8000dc8:	4664      	mov	r4, ip
 8000dca:	432c      	orrs	r4, r5
 8000dcc:	d100      	bne.n	8000dd0 <__aeabi_dsub+0x240>
 8000dce:	e1b3      	b.n	8001138 <__aeabi_dsub+0x5a8>
 8000dd0:	002c      	movs	r4, r5
 8000dd2:	4667      	mov	r7, ip
 8000dd4:	077b      	lsls	r3, r7, #29
 8000dd6:	d000      	beq.n	8000dda <__aeabi_dsub+0x24a>
 8000dd8:	e762      	b.n	8000ca0 <__aeabi_dsub+0x110>
 8000dda:	0763      	lsls	r3, r4, #29
 8000ddc:	08ff      	lsrs	r7, r7, #3
 8000dde:	431f      	orrs	r7, r3
 8000de0:	2501      	movs	r5, #1
 8000de2:	4643      	mov	r3, r8
 8000de4:	08e4      	lsrs	r4, r4, #3
 8000de6:	401d      	ands	r5, r3
 8000de8:	e793      	b.n	8000d12 <__aeabi_dsub+0x182>
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d178      	bne.n	8000ee0 <__aeabi_dsub+0x350>
 8000dee:	1c75      	adds	r5, r6, #1
 8000df0:	056d      	lsls	r5, r5, #21
 8000df2:	0d6d      	lsrs	r5, r5, #21
 8000df4:	2d01      	cmp	r5, #1
 8000df6:	dc00      	bgt.n	8000dfa <__aeabi_dsub+0x26a>
 8000df8:	e0f2      	b.n	8000fe0 <__aeabi_dsub+0x450>
 8000dfa:	4650      	mov	r0, sl
 8000dfc:	1a80      	subs	r0, r0, r2
 8000dfe:	4582      	cmp	sl, r0
 8000e00:	41bf      	sbcs	r7, r7
 8000e02:	1a65      	subs	r5, r4, r1
 8000e04:	427f      	negs	r7, r7
 8000e06:	1bed      	subs	r5, r5, r7
 8000e08:	4684      	mov	ip, r0
 8000e0a:	0228      	lsls	r0, r5, #8
 8000e0c:	d400      	bmi.n	8000e10 <__aeabi_dsub+0x280>
 8000e0e:	e08c      	b.n	8000f2a <__aeabi_dsub+0x39a>
 8000e10:	4650      	mov	r0, sl
 8000e12:	1a17      	subs	r7, r2, r0
 8000e14:	42ba      	cmp	r2, r7
 8000e16:	4192      	sbcs	r2, r2
 8000e18:	1b0c      	subs	r4, r1, r4
 8000e1a:	4255      	negs	r5, r2
 8000e1c:	1b65      	subs	r5, r4, r5
 8000e1e:	4698      	mov	r8, r3
 8000e20:	e714      	b.n	8000c4c <__aeabi_dsub+0xbc>
 8000e22:	2501      	movs	r5, #1
 8000e24:	4643      	mov	r3, r8
 8000e26:	2400      	movs	r4, #0
 8000e28:	401d      	ands	r5, r3
 8000e2a:	2700      	movs	r7, #0
 8000e2c:	e755      	b.n	8000cda <__aeabi_dsub+0x14a>
 8000e2e:	4c2a      	ldr	r4, [pc, #168]	; (8000ed8 <__aeabi_dsub+0x348>)
 8000e30:	1af6      	subs	r6, r6, r3
 8000e32:	402c      	ands	r4, r5
 8000e34:	e732      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8000e36:	003d      	movs	r5, r7
 8000e38:	3828      	subs	r0, #40	; 0x28
 8000e3a:	4085      	lsls	r5, r0
 8000e3c:	2700      	movs	r7, #0
 8000e3e:	e717      	b.n	8000c70 <__aeabi_dsub+0xe0>
 8000e40:	0038      	movs	r0, r7
 8000e42:	f000 fa7f 	bl	8001344 <__clzsi2>
 8000e46:	3020      	adds	r0, #32
 8000e48:	e706      	b.n	8000c58 <__aeabi_dsub+0xc8>
 8000e4a:	430a      	orrs	r2, r1
 8000e4c:	0017      	movs	r7, r2
 8000e4e:	2100      	movs	r1, #0
 8000e50:	1e7a      	subs	r2, r7, #1
 8000e52:	4197      	sbcs	r7, r2
 8000e54:	e6ee      	b.n	8000c34 <__aeabi_dsub+0xa4>
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d000      	beq.n	8000e5c <__aeabi_dsub+0x2cc>
 8000e5a:	e0e5      	b.n	8001028 <__aeabi_dsub+0x498>
 8000e5c:	1c73      	adds	r3, r6, #1
 8000e5e:	469c      	mov	ip, r3
 8000e60:	055b      	lsls	r3, r3, #21
 8000e62:	0d5b      	lsrs	r3, r3, #21
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	dc00      	bgt.n	8000e6a <__aeabi_dsub+0x2da>
 8000e68:	e09f      	b.n	8000faa <__aeabi_dsub+0x41a>
 8000e6a:	4b1a      	ldr	r3, [pc, #104]	; (8000ed4 <__aeabi_dsub+0x344>)
 8000e6c:	459c      	cmp	ip, r3
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_dsub+0x2e2>
 8000e70:	e0c5      	b.n	8000ffe <__aeabi_dsub+0x46e>
 8000e72:	4452      	add	r2, sl
 8000e74:	4552      	cmp	r2, sl
 8000e76:	4180      	sbcs	r0, r0
 8000e78:	1864      	adds	r4, r4, r1
 8000e7a:	4240      	negs	r0, r0
 8000e7c:	1824      	adds	r4, r4, r0
 8000e7e:	07e7      	lsls	r7, r4, #31
 8000e80:	0852      	lsrs	r2, r2, #1
 8000e82:	4317      	orrs	r7, r2
 8000e84:	0864      	lsrs	r4, r4, #1
 8000e86:	4666      	mov	r6, ip
 8000e88:	e708      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8000e8a:	4812      	ldr	r0, [pc, #72]	; (8000ed4 <__aeabi_dsub+0x344>)
 8000e8c:	4285      	cmp	r5, r0
 8000e8e:	d100      	bne.n	8000e92 <__aeabi_dsub+0x302>
 8000e90:	e085      	b.n	8000f9e <__aeabi_dsub+0x40e>
 8000e92:	001d      	movs	r5, r3
 8000e94:	e6bc      	b.n	8000c10 <__aeabi_dsub+0x80>
 8000e96:	0029      	movs	r1, r5
 8000e98:	3e1f      	subs	r6, #31
 8000e9a:	40f1      	lsrs	r1, r6
 8000e9c:	2b20      	cmp	r3, #32
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_dsub+0x312>
 8000ea0:	e07f      	b.n	8000fa2 <__aeabi_dsub+0x412>
 8000ea2:	2240      	movs	r2, #64	; 0x40
 8000ea4:	1ad3      	subs	r3, r2, r3
 8000ea6:	409d      	lsls	r5, r3
 8000ea8:	432f      	orrs	r7, r5
 8000eaa:	1e7d      	subs	r5, r7, #1
 8000eac:	41af      	sbcs	r7, r5
 8000eae:	2400      	movs	r4, #0
 8000eb0:	430f      	orrs	r7, r1
 8000eb2:	2600      	movs	r6, #0
 8000eb4:	e78e      	b.n	8000dd4 <__aeabi_dsub+0x244>
 8000eb6:	002b      	movs	r3, r5
 8000eb8:	000f      	movs	r7, r1
 8000eba:	3b20      	subs	r3, #32
 8000ebc:	40df      	lsrs	r7, r3
 8000ebe:	2d20      	cmp	r5, #32
 8000ec0:	d071      	beq.n	8000fa6 <__aeabi_dsub+0x416>
 8000ec2:	2340      	movs	r3, #64	; 0x40
 8000ec4:	1b5d      	subs	r5, r3, r5
 8000ec6:	40a9      	lsls	r1, r5
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	1e51      	subs	r1, r2, #1
 8000ecc:	418a      	sbcs	r2, r1
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4317      	orrs	r7, r2
 8000ed2:	e6af      	b.n	8000c34 <__aeabi_dsub+0xa4>
 8000ed4:	000007ff 	.word	0x000007ff
 8000ed8:	ff7fffff 	.word	0xff7fffff
 8000edc:	800fffff 	.word	0x800fffff
 8000ee0:	2e00      	cmp	r6, #0
 8000ee2:	d03e      	beq.n	8000f62 <__aeabi_dsub+0x3d2>
 8000ee4:	4eb3      	ldr	r6, [pc, #716]	; (80011b4 <__aeabi_dsub+0x624>)
 8000ee6:	45b4      	cmp	ip, r6
 8000ee8:	d045      	beq.n	8000f76 <__aeabi_dsub+0x3e6>
 8000eea:	2680      	movs	r6, #128	; 0x80
 8000eec:	0436      	lsls	r6, r6, #16
 8000eee:	426d      	negs	r5, r5
 8000ef0:	4334      	orrs	r4, r6
 8000ef2:	2d38      	cmp	r5, #56	; 0x38
 8000ef4:	dd00      	ble.n	8000ef8 <__aeabi_dsub+0x368>
 8000ef6:	e0a8      	b.n	800104a <__aeabi_dsub+0x4ba>
 8000ef8:	2d1f      	cmp	r5, #31
 8000efa:	dd00      	ble.n	8000efe <__aeabi_dsub+0x36e>
 8000efc:	e11f      	b.n	800113e <__aeabi_dsub+0x5ae>
 8000efe:	2620      	movs	r6, #32
 8000f00:	0027      	movs	r7, r4
 8000f02:	4650      	mov	r0, sl
 8000f04:	1b76      	subs	r6, r6, r5
 8000f06:	40b7      	lsls	r7, r6
 8000f08:	40e8      	lsrs	r0, r5
 8000f0a:	4307      	orrs	r7, r0
 8000f0c:	4650      	mov	r0, sl
 8000f0e:	40b0      	lsls	r0, r6
 8000f10:	1e46      	subs	r6, r0, #1
 8000f12:	41b0      	sbcs	r0, r6
 8000f14:	40ec      	lsrs	r4, r5
 8000f16:	4338      	orrs	r0, r7
 8000f18:	1a17      	subs	r7, r2, r0
 8000f1a:	42ba      	cmp	r2, r7
 8000f1c:	4192      	sbcs	r2, r2
 8000f1e:	1b0c      	subs	r4, r1, r4
 8000f20:	4252      	negs	r2, r2
 8000f22:	1aa4      	subs	r4, r4, r2
 8000f24:	4666      	mov	r6, ip
 8000f26:	4698      	mov	r8, r3
 8000f28:	e68b      	b.n	8000c42 <__aeabi_dsub+0xb2>
 8000f2a:	4664      	mov	r4, ip
 8000f2c:	4667      	mov	r7, ip
 8000f2e:	432c      	orrs	r4, r5
 8000f30:	d000      	beq.n	8000f34 <__aeabi_dsub+0x3a4>
 8000f32:	e68b      	b.n	8000c4c <__aeabi_dsub+0xbc>
 8000f34:	2500      	movs	r5, #0
 8000f36:	2600      	movs	r6, #0
 8000f38:	2700      	movs	r7, #0
 8000f3a:	e6ea      	b.n	8000d12 <__aeabi_dsub+0x182>
 8000f3c:	001e      	movs	r6, r3
 8000f3e:	e6ad      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8000f40:	2b1f      	cmp	r3, #31
 8000f42:	dc60      	bgt.n	8001006 <__aeabi_dsub+0x476>
 8000f44:	2720      	movs	r7, #32
 8000f46:	1af8      	subs	r0, r7, r3
 8000f48:	000f      	movs	r7, r1
 8000f4a:	4684      	mov	ip, r0
 8000f4c:	4087      	lsls	r7, r0
 8000f4e:	0010      	movs	r0, r2
 8000f50:	40d8      	lsrs	r0, r3
 8000f52:	4307      	orrs	r7, r0
 8000f54:	4660      	mov	r0, ip
 8000f56:	4082      	lsls	r2, r0
 8000f58:	1e50      	subs	r0, r2, #1
 8000f5a:	4182      	sbcs	r2, r0
 8000f5c:	40d9      	lsrs	r1, r3
 8000f5e:	4317      	orrs	r7, r2
 8000f60:	e6f5      	b.n	8000d4e <__aeabi_dsub+0x1be>
 8000f62:	0026      	movs	r6, r4
 8000f64:	4650      	mov	r0, sl
 8000f66:	4306      	orrs	r6, r0
 8000f68:	d005      	beq.n	8000f76 <__aeabi_dsub+0x3e6>
 8000f6a:	43ed      	mvns	r5, r5
 8000f6c:	2d00      	cmp	r5, #0
 8000f6e:	d0d3      	beq.n	8000f18 <__aeabi_dsub+0x388>
 8000f70:	4e90      	ldr	r6, [pc, #576]	; (80011b4 <__aeabi_dsub+0x624>)
 8000f72:	45b4      	cmp	ip, r6
 8000f74:	d1bd      	bne.n	8000ef2 <__aeabi_dsub+0x362>
 8000f76:	000c      	movs	r4, r1
 8000f78:	0017      	movs	r7, r2
 8000f7a:	4666      	mov	r6, ip
 8000f7c:	4698      	mov	r8, r3
 8000f7e:	e68d      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8000f80:	488c      	ldr	r0, [pc, #560]	; (80011b4 <__aeabi_dsub+0x624>)
 8000f82:	4283      	cmp	r3, r0
 8000f84:	d00b      	beq.n	8000f9e <__aeabi_dsub+0x40e>
 8000f86:	4663      	mov	r3, ip
 8000f88:	e6d9      	b.n	8000d3e <__aeabi_dsub+0x1ae>
 8000f8a:	2d00      	cmp	r5, #0
 8000f8c:	d000      	beq.n	8000f90 <__aeabi_dsub+0x400>
 8000f8e:	e096      	b.n	80010be <__aeabi_dsub+0x52e>
 8000f90:	0008      	movs	r0, r1
 8000f92:	4310      	orrs	r0, r2
 8000f94:	d100      	bne.n	8000f98 <__aeabi_dsub+0x408>
 8000f96:	e0e2      	b.n	800115e <__aeabi_dsub+0x5ce>
 8000f98:	000c      	movs	r4, r1
 8000f9a:	0017      	movs	r7, r2
 8000f9c:	4698      	mov	r8, r3
 8000f9e:	4e85      	ldr	r6, [pc, #532]	; (80011b4 <__aeabi_dsub+0x624>)
 8000fa0:	e67c      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8000fa2:	2500      	movs	r5, #0
 8000fa4:	e780      	b.n	8000ea8 <__aeabi_dsub+0x318>
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	e78e      	b.n	8000ec8 <__aeabi_dsub+0x338>
 8000faa:	0023      	movs	r3, r4
 8000fac:	4650      	mov	r0, sl
 8000fae:	4303      	orrs	r3, r0
 8000fb0:	2e00      	cmp	r6, #0
 8000fb2:	d000      	beq.n	8000fb6 <__aeabi_dsub+0x426>
 8000fb4:	e0a8      	b.n	8001108 <__aeabi_dsub+0x578>
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d100      	bne.n	8000fbc <__aeabi_dsub+0x42c>
 8000fba:	e0de      	b.n	800117a <__aeabi_dsub+0x5ea>
 8000fbc:	000b      	movs	r3, r1
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	d100      	bne.n	8000fc4 <__aeabi_dsub+0x434>
 8000fc2:	e66b      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8000fc4:	4452      	add	r2, sl
 8000fc6:	4552      	cmp	r2, sl
 8000fc8:	4180      	sbcs	r0, r0
 8000fca:	1864      	adds	r4, r4, r1
 8000fcc:	4240      	negs	r0, r0
 8000fce:	1824      	adds	r4, r4, r0
 8000fd0:	0017      	movs	r7, r2
 8000fd2:	0223      	lsls	r3, r4, #8
 8000fd4:	d400      	bmi.n	8000fd8 <__aeabi_dsub+0x448>
 8000fd6:	e6fd      	b.n	8000dd4 <__aeabi_dsub+0x244>
 8000fd8:	4b77      	ldr	r3, [pc, #476]	; (80011b8 <__aeabi_dsub+0x628>)
 8000fda:	4666      	mov	r6, ip
 8000fdc:	401c      	ands	r4, r3
 8000fde:	e65d      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8000fe0:	0025      	movs	r5, r4
 8000fe2:	4650      	mov	r0, sl
 8000fe4:	4305      	orrs	r5, r0
 8000fe6:	2e00      	cmp	r6, #0
 8000fe8:	d1cf      	bne.n	8000f8a <__aeabi_dsub+0x3fa>
 8000fea:	2d00      	cmp	r5, #0
 8000fec:	d14f      	bne.n	800108e <__aeabi_dsub+0x4fe>
 8000fee:	000c      	movs	r4, r1
 8000ff0:	4314      	orrs	r4, r2
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_dsub+0x466>
 8000ff4:	e0a0      	b.n	8001138 <__aeabi_dsub+0x5a8>
 8000ff6:	000c      	movs	r4, r1
 8000ff8:	0017      	movs	r7, r2
 8000ffa:	4698      	mov	r8, r3
 8000ffc:	e64e      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8000ffe:	4666      	mov	r6, ip
 8001000:	2400      	movs	r4, #0
 8001002:	2700      	movs	r7, #0
 8001004:	e685      	b.n	8000d12 <__aeabi_dsub+0x182>
 8001006:	001f      	movs	r7, r3
 8001008:	0008      	movs	r0, r1
 800100a:	3f20      	subs	r7, #32
 800100c:	40f8      	lsrs	r0, r7
 800100e:	0007      	movs	r7, r0
 8001010:	2b20      	cmp	r3, #32
 8001012:	d100      	bne.n	8001016 <__aeabi_dsub+0x486>
 8001014:	e08e      	b.n	8001134 <__aeabi_dsub+0x5a4>
 8001016:	2040      	movs	r0, #64	; 0x40
 8001018:	1ac3      	subs	r3, r0, r3
 800101a:	4099      	lsls	r1, r3
 800101c:	430a      	orrs	r2, r1
 800101e:	1e51      	subs	r1, r2, #1
 8001020:	418a      	sbcs	r2, r1
 8001022:	2100      	movs	r1, #0
 8001024:	4317      	orrs	r7, r2
 8001026:	e692      	b.n	8000d4e <__aeabi_dsub+0x1be>
 8001028:	2e00      	cmp	r6, #0
 800102a:	d114      	bne.n	8001056 <__aeabi_dsub+0x4c6>
 800102c:	0026      	movs	r6, r4
 800102e:	4650      	mov	r0, sl
 8001030:	4306      	orrs	r6, r0
 8001032:	d062      	beq.n	80010fa <__aeabi_dsub+0x56a>
 8001034:	43db      	mvns	r3, r3
 8001036:	2b00      	cmp	r3, #0
 8001038:	d15c      	bne.n	80010f4 <__aeabi_dsub+0x564>
 800103a:	1887      	adds	r7, r0, r2
 800103c:	4297      	cmp	r7, r2
 800103e:	4192      	sbcs	r2, r2
 8001040:	1864      	adds	r4, r4, r1
 8001042:	4252      	negs	r2, r2
 8001044:	18a4      	adds	r4, r4, r2
 8001046:	4666      	mov	r6, ip
 8001048:	e687      	b.n	8000d5a <__aeabi_dsub+0x1ca>
 800104a:	4650      	mov	r0, sl
 800104c:	4320      	orrs	r0, r4
 800104e:	1e44      	subs	r4, r0, #1
 8001050:	41a0      	sbcs	r0, r4
 8001052:	2400      	movs	r4, #0
 8001054:	e760      	b.n	8000f18 <__aeabi_dsub+0x388>
 8001056:	4e57      	ldr	r6, [pc, #348]	; (80011b4 <__aeabi_dsub+0x624>)
 8001058:	45b4      	cmp	ip, r6
 800105a:	d04e      	beq.n	80010fa <__aeabi_dsub+0x56a>
 800105c:	2680      	movs	r6, #128	; 0x80
 800105e:	0436      	lsls	r6, r6, #16
 8001060:	425b      	negs	r3, r3
 8001062:	4334      	orrs	r4, r6
 8001064:	2b38      	cmp	r3, #56	; 0x38
 8001066:	dd00      	ble.n	800106a <__aeabi_dsub+0x4da>
 8001068:	e07f      	b.n	800116a <__aeabi_dsub+0x5da>
 800106a:	2b1f      	cmp	r3, #31
 800106c:	dd00      	ble.n	8001070 <__aeabi_dsub+0x4e0>
 800106e:	e08b      	b.n	8001188 <__aeabi_dsub+0x5f8>
 8001070:	2620      	movs	r6, #32
 8001072:	0027      	movs	r7, r4
 8001074:	4650      	mov	r0, sl
 8001076:	1af6      	subs	r6, r6, r3
 8001078:	40b7      	lsls	r7, r6
 800107a:	40d8      	lsrs	r0, r3
 800107c:	4307      	orrs	r7, r0
 800107e:	4650      	mov	r0, sl
 8001080:	40b0      	lsls	r0, r6
 8001082:	1e46      	subs	r6, r0, #1
 8001084:	41b0      	sbcs	r0, r6
 8001086:	4307      	orrs	r7, r0
 8001088:	40dc      	lsrs	r4, r3
 800108a:	18bf      	adds	r7, r7, r2
 800108c:	e7d6      	b.n	800103c <__aeabi_dsub+0x4ac>
 800108e:	000d      	movs	r5, r1
 8001090:	4315      	orrs	r5, r2
 8001092:	d100      	bne.n	8001096 <__aeabi_dsub+0x506>
 8001094:	e602      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8001096:	4650      	mov	r0, sl
 8001098:	1a80      	subs	r0, r0, r2
 800109a:	4582      	cmp	sl, r0
 800109c:	41bf      	sbcs	r7, r7
 800109e:	1a65      	subs	r5, r4, r1
 80010a0:	427f      	negs	r7, r7
 80010a2:	1bed      	subs	r5, r5, r7
 80010a4:	4684      	mov	ip, r0
 80010a6:	0228      	lsls	r0, r5, #8
 80010a8:	d400      	bmi.n	80010ac <__aeabi_dsub+0x51c>
 80010aa:	e68d      	b.n	8000dc8 <__aeabi_dsub+0x238>
 80010ac:	4650      	mov	r0, sl
 80010ae:	1a17      	subs	r7, r2, r0
 80010b0:	42ba      	cmp	r2, r7
 80010b2:	4192      	sbcs	r2, r2
 80010b4:	1b0c      	subs	r4, r1, r4
 80010b6:	4252      	negs	r2, r2
 80010b8:	1aa4      	subs	r4, r4, r2
 80010ba:	4698      	mov	r8, r3
 80010bc:	e5ee      	b.n	8000c9c <__aeabi_dsub+0x10c>
 80010be:	000d      	movs	r5, r1
 80010c0:	4315      	orrs	r5, r2
 80010c2:	d100      	bne.n	80010c6 <__aeabi_dsub+0x536>
 80010c4:	e76b      	b.n	8000f9e <__aeabi_dsub+0x40e>
 80010c6:	4650      	mov	r0, sl
 80010c8:	0767      	lsls	r7, r4, #29
 80010ca:	08c0      	lsrs	r0, r0, #3
 80010cc:	4307      	orrs	r7, r0
 80010ce:	2080      	movs	r0, #128	; 0x80
 80010d0:	08e4      	lsrs	r4, r4, #3
 80010d2:	0300      	lsls	r0, r0, #12
 80010d4:	4204      	tst	r4, r0
 80010d6:	d007      	beq.n	80010e8 <__aeabi_dsub+0x558>
 80010d8:	08cd      	lsrs	r5, r1, #3
 80010da:	4205      	tst	r5, r0
 80010dc:	d104      	bne.n	80010e8 <__aeabi_dsub+0x558>
 80010de:	002c      	movs	r4, r5
 80010e0:	4698      	mov	r8, r3
 80010e2:	08d7      	lsrs	r7, r2, #3
 80010e4:	0749      	lsls	r1, r1, #29
 80010e6:	430f      	orrs	r7, r1
 80010e8:	0f7b      	lsrs	r3, r7, #29
 80010ea:	00e4      	lsls	r4, r4, #3
 80010ec:	431c      	orrs	r4, r3
 80010ee:	00ff      	lsls	r7, r7, #3
 80010f0:	4e30      	ldr	r6, [pc, #192]	; (80011b4 <__aeabi_dsub+0x624>)
 80010f2:	e5d3      	b.n	8000c9c <__aeabi_dsub+0x10c>
 80010f4:	4e2f      	ldr	r6, [pc, #188]	; (80011b4 <__aeabi_dsub+0x624>)
 80010f6:	45b4      	cmp	ip, r6
 80010f8:	d1b4      	bne.n	8001064 <__aeabi_dsub+0x4d4>
 80010fa:	000c      	movs	r4, r1
 80010fc:	0017      	movs	r7, r2
 80010fe:	4666      	mov	r6, ip
 8001100:	e5cc      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8001102:	2700      	movs	r7, #0
 8001104:	2400      	movs	r4, #0
 8001106:	e5e8      	b.n	8000cda <__aeabi_dsub+0x14a>
 8001108:	2b00      	cmp	r3, #0
 800110a:	d039      	beq.n	8001180 <__aeabi_dsub+0x5f0>
 800110c:	000b      	movs	r3, r1
 800110e:	4313      	orrs	r3, r2
 8001110:	d100      	bne.n	8001114 <__aeabi_dsub+0x584>
 8001112:	e744      	b.n	8000f9e <__aeabi_dsub+0x40e>
 8001114:	08c0      	lsrs	r0, r0, #3
 8001116:	0767      	lsls	r7, r4, #29
 8001118:	4307      	orrs	r7, r0
 800111a:	2080      	movs	r0, #128	; 0x80
 800111c:	08e4      	lsrs	r4, r4, #3
 800111e:	0300      	lsls	r0, r0, #12
 8001120:	4204      	tst	r4, r0
 8001122:	d0e1      	beq.n	80010e8 <__aeabi_dsub+0x558>
 8001124:	08cb      	lsrs	r3, r1, #3
 8001126:	4203      	tst	r3, r0
 8001128:	d1de      	bne.n	80010e8 <__aeabi_dsub+0x558>
 800112a:	08d7      	lsrs	r7, r2, #3
 800112c:	0749      	lsls	r1, r1, #29
 800112e:	430f      	orrs	r7, r1
 8001130:	001c      	movs	r4, r3
 8001132:	e7d9      	b.n	80010e8 <__aeabi_dsub+0x558>
 8001134:	2100      	movs	r1, #0
 8001136:	e771      	b.n	800101c <__aeabi_dsub+0x48c>
 8001138:	2500      	movs	r5, #0
 800113a:	2700      	movs	r7, #0
 800113c:	e5e9      	b.n	8000d12 <__aeabi_dsub+0x182>
 800113e:	002e      	movs	r6, r5
 8001140:	0027      	movs	r7, r4
 8001142:	3e20      	subs	r6, #32
 8001144:	40f7      	lsrs	r7, r6
 8001146:	2d20      	cmp	r5, #32
 8001148:	d02f      	beq.n	80011aa <__aeabi_dsub+0x61a>
 800114a:	2640      	movs	r6, #64	; 0x40
 800114c:	1b75      	subs	r5, r6, r5
 800114e:	40ac      	lsls	r4, r5
 8001150:	4650      	mov	r0, sl
 8001152:	4320      	orrs	r0, r4
 8001154:	1e44      	subs	r4, r0, #1
 8001156:	41a0      	sbcs	r0, r4
 8001158:	2400      	movs	r4, #0
 800115a:	4338      	orrs	r0, r7
 800115c:	e6dc      	b.n	8000f18 <__aeabi_dsub+0x388>
 800115e:	2480      	movs	r4, #128	; 0x80
 8001160:	2500      	movs	r5, #0
 8001162:	0324      	lsls	r4, r4, #12
 8001164:	4e13      	ldr	r6, [pc, #76]	; (80011b4 <__aeabi_dsub+0x624>)
 8001166:	2700      	movs	r7, #0
 8001168:	e5d3      	b.n	8000d12 <__aeabi_dsub+0x182>
 800116a:	4650      	mov	r0, sl
 800116c:	4320      	orrs	r0, r4
 800116e:	0007      	movs	r7, r0
 8001170:	1e78      	subs	r0, r7, #1
 8001172:	4187      	sbcs	r7, r0
 8001174:	2400      	movs	r4, #0
 8001176:	18bf      	adds	r7, r7, r2
 8001178:	e760      	b.n	800103c <__aeabi_dsub+0x4ac>
 800117a:	000c      	movs	r4, r1
 800117c:	0017      	movs	r7, r2
 800117e:	e58d      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8001180:	000c      	movs	r4, r1
 8001182:	0017      	movs	r7, r2
 8001184:	4e0b      	ldr	r6, [pc, #44]	; (80011b4 <__aeabi_dsub+0x624>)
 8001186:	e589      	b.n	8000c9c <__aeabi_dsub+0x10c>
 8001188:	001e      	movs	r6, r3
 800118a:	0027      	movs	r7, r4
 800118c:	3e20      	subs	r6, #32
 800118e:	40f7      	lsrs	r7, r6
 8001190:	2b20      	cmp	r3, #32
 8001192:	d00c      	beq.n	80011ae <__aeabi_dsub+0x61e>
 8001194:	2640      	movs	r6, #64	; 0x40
 8001196:	1af3      	subs	r3, r6, r3
 8001198:	409c      	lsls	r4, r3
 800119a:	4650      	mov	r0, sl
 800119c:	4320      	orrs	r0, r4
 800119e:	1e44      	subs	r4, r0, #1
 80011a0:	41a0      	sbcs	r0, r4
 80011a2:	4307      	orrs	r7, r0
 80011a4:	2400      	movs	r4, #0
 80011a6:	18bf      	adds	r7, r7, r2
 80011a8:	e748      	b.n	800103c <__aeabi_dsub+0x4ac>
 80011aa:	2400      	movs	r4, #0
 80011ac:	e7d0      	b.n	8001150 <__aeabi_dsub+0x5c0>
 80011ae:	2400      	movs	r4, #0
 80011b0:	e7f3      	b.n	800119a <__aeabi_dsub+0x60a>
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	000007ff 	.word	0x000007ff
 80011b8:	ff7fffff 	.word	0xff7fffff

080011bc <__aeabi_d2iz>:
 80011bc:	b530      	push	{r4, r5, lr}
 80011be:	4d13      	ldr	r5, [pc, #76]	; (800120c <__aeabi_d2iz+0x50>)
 80011c0:	030a      	lsls	r2, r1, #12
 80011c2:	004b      	lsls	r3, r1, #1
 80011c4:	0b12      	lsrs	r2, r2, #12
 80011c6:	0d5b      	lsrs	r3, r3, #21
 80011c8:	0fc9      	lsrs	r1, r1, #31
 80011ca:	2400      	movs	r4, #0
 80011cc:	42ab      	cmp	r3, r5
 80011ce:	dd10      	ble.n	80011f2 <__aeabi_d2iz+0x36>
 80011d0:	4c0f      	ldr	r4, [pc, #60]	; (8001210 <__aeabi_d2iz+0x54>)
 80011d2:	42a3      	cmp	r3, r4
 80011d4:	dc0f      	bgt.n	80011f6 <__aeabi_d2iz+0x3a>
 80011d6:	2480      	movs	r4, #128	; 0x80
 80011d8:	4d0e      	ldr	r5, [pc, #56]	; (8001214 <__aeabi_d2iz+0x58>)
 80011da:	0364      	lsls	r4, r4, #13
 80011dc:	4322      	orrs	r2, r4
 80011de:	1aed      	subs	r5, r5, r3
 80011e0:	2d1f      	cmp	r5, #31
 80011e2:	dd0b      	ble.n	80011fc <__aeabi_d2iz+0x40>
 80011e4:	480c      	ldr	r0, [pc, #48]	; (8001218 <__aeabi_d2iz+0x5c>)
 80011e6:	1ac3      	subs	r3, r0, r3
 80011e8:	40da      	lsrs	r2, r3
 80011ea:	4254      	negs	r4, r2
 80011ec:	2900      	cmp	r1, #0
 80011ee:	d100      	bne.n	80011f2 <__aeabi_d2iz+0x36>
 80011f0:	0014      	movs	r4, r2
 80011f2:	0020      	movs	r0, r4
 80011f4:	bd30      	pop	{r4, r5, pc}
 80011f6:	4b09      	ldr	r3, [pc, #36]	; (800121c <__aeabi_d2iz+0x60>)
 80011f8:	18cc      	adds	r4, r1, r3
 80011fa:	e7fa      	b.n	80011f2 <__aeabi_d2iz+0x36>
 80011fc:	4c08      	ldr	r4, [pc, #32]	; (8001220 <__aeabi_d2iz+0x64>)
 80011fe:	40e8      	lsrs	r0, r5
 8001200:	46a4      	mov	ip, r4
 8001202:	4463      	add	r3, ip
 8001204:	409a      	lsls	r2, r3
 8001206:	4302      	orrs	r2, r0
 8001208:	e7ef      	b.n	80011ea <__aeabi_d2iz+0x2e>
 800120a:	46c0      	nop			; (mov r8, r8)
 800120c:	000003fe 	.word	0x000003fe
 8001210:	0000041d 	.word	0x0000041d
 8001214:	00000433 	.word	0x00000433
 8001218:	00000413 	.word	0x00000413
 800121c:	7fffffff 	.word	0x7fffffff
 8001220:	fffffbed 	.word	0xfffffbed

08001224 <__aeabi_f2d>:
 8001224:	0041      	lsls	r1, r0, #1
 8001226:	0e09      	lsrs	r1, r1, #24
 8001228:	1c4b      	adds	r3, r1, #1
 800122a:	b570      	push	{r4, r5, r6, lr}
 800122c:	b2db      	uxtb	r3, r3
 800122e:	0246      	lsls	r6, r0, #9
 8001230:	0a75      	lsrs	r5, r6, #9
 8001232:	0fc4      	lsrs	r4, r0, #31
 8001234:	2b01      	cmp	r3, #1
 8001236:	dd14      	ble.n	8001262 <__aeabi_f2d+0x3e>
 8001238:	23e0      	movs	r3, #224	; 0xe0
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	076d      	lsls	r5, r5, #29
 800123e:	0b36      	lsrs	r6, r6, #12
 8001240:	18cb      	adds	r3, r1, r3
 8001242:	2100      	movs	r1, #0
 8001244:	0d0a      	lsrs	r2, r1, #20
 8001246:	0028      	movs	r0, r5
 8001248:	0512      	lsls	r2, r2, #20
 800124a:	4d1c      	ldr	r5, [pc, #112]	; (80012bc <__aeabi_f2d+0x98>)
 800124c:	4332      	orrs	r2, r6
 800124e:	055b      	lsls	r3, r3, #21
 8001250:	402a      	ands	r2, r5
 8001252:	085b      	lsrs	r3, r3, #1
 8001254:	4313      	orrs	r3, r2
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	07e4      	lsls	r4, r4, #31
 800125a:	085b      	lsrs	r3, r3, #1
 800125c:	4323      	orrs	r3, r4
 800125e:	0019      	movs	r1, r3
 8001260:	bd70      	pop	{r4, r5, r6, pc}
 8001262:	2900      	cmp	r1, #0
 8001264:	d114      	bne.n	8001290 <__aeabi_f2d+0x6c>
 8001266:	2d00      	cmp	r5, #0
 8001268:	d01e      	beq.n	80012a8 <__aeabi_f2d+0x84>
 800126a:	0028      	movs	r0, r5
 800126c:	f000 f86a 	bl	8001344 <__clzsi2>
 8001270:	280a      	cmp	r0, #10
 8001272:	dc1c      	bgt.n	80012ae <__aeabi_f2d+0x8a>
 8001274:	230b      	movs	r3, #11
 8001276:	002a      	movs	r2, r5
 8001278:	1a1b      	subs	r3, r3, r0
 800127a:	40da      	lsrs	r2, r3
 800127c:	0003      	movs	r3, r0
 800127e:	3315      	adds	r3, #21
 8001280:	409d      	lsls	r5, r3
 8001282:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <__aeabi_f2d+0x9c>)
 8001284:	0312      	lsls	r2, r2, #12
 8001286:	1a1b      	subs	r3, r3, r0
 8001288:	055b      	lsls	r3, r3, #21
 800128a:	0b16      	lsrs	r6, r2, #12
 800128c:	0d5b      	lsrs	r3, r3, #21
 800128e:	e7d8      	b.n	8001242 <__aeabi_f2d+0x1e>
 8001290:	2d00      	cmp	r5, #0
 8001292:	d006      	beq.n	80012a2 <__aeabi_f2d+0x7e>
 8001294:	0b32      	lsrs	r2, r6, #12
 8001296:	2680      	movs	r6, #128	; 0x80
 8001298:	0336      	lsls	r6, r6, #12
 800129a:	076d      	lsls	r5, r5, #29
 800129c:	4316      	orrs	r6, r2
 800129e:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <__aeabi_f2d+0xa0>)
 80012a0:	e7cf      	b.n	8001242 <__aeabi_f2d+0x1e>
 80012a2:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <__aeabi_f2d+0xa0>)
 80012a4:	2600      	movs	r6, #0
 80012a6:	e7cc      	b.n	8001242 <__aeabi_f2d+0x1e>
 80012a8:	2300      	movs	r3, #0
 80012aa:	2600      	movs	r6, #0
 80012ac:	e7c9      	b.n	8001242 <__aeabi_f2d+0x1e>
 80012ae:	0003      	movs	r3, r0
 80012b0:	002a      	movs	r2, r5
 80012b2:	3b0b      	subs	r3, #11
 80012b4:	409a      	lsls	r2, r3
 80012b6:	2500      	movs	r5, #0
 80012b8:	e7e3      	b.n	8001282 <__aeabi_f2d+0x5e>
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	800fffff 	.word	0x800fffff
 80012c0:	00000389 	.word	0x00000389
 80012c4:	000007ff 	.word	0x000007ff

080012c8 <__aeabi_cdrcmple>:
 80012c8:	4684      	mov	ip, r0
 80012ca:	1c10      	adds	r0, r2, #0
 80012cc:	4662      	mov	r2, ip
 80012ce:	468c      	mov	ip, r1
 80012d0:	1c19      	adds	r1, r3, #0
 80012d2:	4663      	mov	r3, ip
 80012d4:	e000      	b.n	80012d8 <__aeabi_cdcmpeq>
 80012d6:	46c0      	nop			; (mov r8, r8)

080012d8 <__aeabi_cdcmpeq>:
 80012d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80012da:	f000 f8ef 	bl	80014bc <__ledf2>
 80012de:	2800      	cmp	r0, #0
 80012e0:	d401      	bmi.n	80012e6 <__aeabi_cdcmpeq+0xe>
 80012e2:	2100      	movs	r1, #0
 80012e4:	42c8      	cmn	r0, r1
 80012e6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080012e8 <__aeabi_dcmpeq>:
 80012e8:	b510      	push	{r4, lr}
 80012ea:	f000 f849 	bl	8001380 <__eqdf2>
 80012ee:	4240      	negs	r0, r0
 80012f0:	3001      	adds	r0, #1
 80012f2:	bd10      	pop	{r4, pc}

080012f4 <__aeabi_dcmplt>:
 80012f4:	b510      	push	{r4, lr}
 80012f6:	f000 f8e1 	bl	80014bc <__ledf2>
 80012fa:	2800      	cmp	r0, #0
 80012fc:	db01      	blt.n	8001302 <__aeabi_dcmplt+0xe>
 80012fe:	2000      	movs	r0, #0
 8001300:	bd10      	pop	{r4, pc}
 8001302:	2001      	movs	r0, #1
 8001304:	bd10      	pop	{r4, pc}
 8001306:	46c0      	nop			; (mov r8, r8)

08001308 <__aeabi_dcmple>:
 8001308:	b510      	push	{r4, lr}
 800130a:	f000 f8d7 	bl	80014bc <__ledf2>
 800130e:	2800      	cmp	r0, #0
 8001310:	dd01      	ble.n	8001316 <__aeabi_dcmple+0xe>
 8001312:	2000      	movs	r0, #0
 8001314:	bd10      	pop	{r4, pc}
 8001316:	2001      	movs	r0, #1
 8001318:	bd10      	pop	{r4, pc}
 800131a:	46c0      	nop			; (mov r8, r8)

0800131c <__aeabi_dcmpgt>:
 800131c:	b510      	push	{r4, lr}
 800131e:	f000 f869 	bl	80013f4 <__gedf2>
 8001322:	2800      	cmp	r0, #0
 8001324:	dc01      	bgt.n	800132a <__aeabi_dcmpgt+0xe>
 8001326:	2000      	movs	r0, #0
 8001328:	bd10      	pop	{r4, pc}
 800132a:	2001      	movs	r0, #1
 800132c:	bd10      	pop	{r4, pc}
 800132e:	46c0      	nop			; (mov r8, r8)

08001330 <__aeabi_dcmpge>:
 8001330:	b510      	push	{r4, lr}
 8001332:	f000 f85f 	bl	80013f4 <__gedf2>
 8001336:	2800      	cmp	r0, #0
 8001338:	da01      	bge.n	800133e <__aeabi_dcmpge+0xe>
 800133a:	2000      	movs	r0, #0
 800133c:	bd10      	pop	{r4, pc}
 800133e:	2001      	movs	r0, #1
 8001340:	bd10      	pop	{r4, pc}
 8001342:	46c0      	nop			; (mov r8, r8)

08001344 <__clzsi2>:
 8001344:	211c      	movs	r1, #28
 8001346:	2301      	movs	r3, #1
 8001348:	041b      	lsls	r3, r3, #16
 800134a:	4298      	cmp	r0, r3
 800134c:	d301      	bcc.n	8001352 <__clzsi2+0xe>
 800134e:	0c00      	lsrs	r0, r0, #16
 8001350:	3910      	subs	r1, #16
 8001352:	0a1b      	lsrs	r3, r3, #8
 8001354:	4298      	cmp	r0, r3
 8001356:	d301      	bcc.n	800135c <__clzsi2+0x18>
 8001358:	0a00      	lsrs	r0, r0, #8
 800135a:	3908      	subs	r1, #8
 800135c:	091b      	lsrs	r3, r3, #4
 800135e:	4298      	cmp	r0, r3
 8001360:	d301      	bcc.n	8001366 <__clzsi2+0x22>
 8001362:	0900      	lsrs	r0, r0, #4
 8001364:	3904      	subs	r1, #4
 8001366:	a202      	add	r2, pc, #8	; (adr r2, 8001370 <__clzsi2+0x2c>)
 8001368:	5c10      	ldrb	r0, [r2, r0]
 800136a:	1840      	adds	r0, r0, r1
 800136c:	4770      	bx	lr
 800136e:	46c0      	nop			; (mov r8, r8)
 8001370:	02020304 	.word	0x02020304
 8001374:	01010101 	.word	0x01010101
	...

08001380 <__eqdf2>:
 8001380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001382:	464f      	mov	r7, r9
 8001384:	4646      	mov	r6, r8
 8001386:	46d6      	mov	lr, sl
 8001388:	005c      	lsls	r4, r3, #1
 800138a:	b5c0      	push	{r6, r7, lr}
 800138c:	031f      	lsls	r7, r3, #12
 800138e:	0fdb      	lsrs	r3, r3, #31
 8001390:	469a      	mov	sl, r3
 8001392:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <__eqdf2+0x70>)
 8001394:	030e      	lsls	r6, r1, #12
 8001396:	004d      	lsls	r5, r1, #1
 8001398:	4684      	mov	ip, r0
 800139a:	4680      	mov	r8, r0
 800139c:	0b36      	lsrs	r6, r6, #12
 800139e:	0d6d      	lsrs	r5, r5, #21
 80013a0:	0fc9      	lsrs	r1, r1, #31
 80013a2:	4691      	mov	r9, r2
 80013a4:	0b3f      	lsrs	r7, r7, #12
 80013a6:	0d64      	lsrs	r4, r4, #21
 80013a8:	2001      	movs	r0, #1
 80013aa:	429d      	cmp	r5, r3
 80013ac:	d008      	beq.n	80013c0 <__eqdf2+0x40>
 80013ae:	429c      	cmp	r4, r3
 80013b0:	d001      	beq.n	80013b6 <__eqdf2+0x36>
 80013b2:	42a5      	cmp	r5, r4
 80013b4:	d00b      	beq.n	80013ce <__eqdf2+0x4e>
 80013b6:	bc1c      	pop	{r2, r3, r4}
 80013b8:	4690      	mov	r8, r2
 80013ba:	4699      	mov	r9, r3
 80013bc:	46a2      	mov	sl, r4
 80013be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c0:	4663      	mov	r3, ip
 80013c2:	4333      	orrs	r3, r6
 80013c4:	d1f7      	bne.n	80013b6 <__eqdf2+0x36>
 80013c6:	42ac      	cmp	r4, r5
 80013c8:	d1f5      	bne.n	80013b6 <__eqdf2+0x36>
 80013ca:	433a      	orrs	r2, r7
 80013cc:	d1f3      	bne.n	80013b6 <__eqdf2+0x36>
 80013ce:	2001      	movs	r0, #1
 80013d0:	42be      	cmp	r6, r7
 80013d2:	d1f0      	bne.n	80013b6 <__eqdf2+0x36>
 80013d4:	45c8      	cmp	r8, r9
 80013d6:	d1ee      	bne.n	80013b6 <__eqdf2+0x36>
 80013d8:	4551      	cmp	r1, sl
 80013da:	d007      	beq.n	80013ec <__eqdf2+0x6c>
 80013dc:	2d00      	cmp	r5, #0
 80013de:	d1ea      	bne.n	80013b6 <__eqdf2+0x36>
 80013e0:	4663      	mov	r3, ip
 80013e2:	431e      	orrs	r6, r3
 80013e4:	0030      	movs	r0, r6
 80013e6:	1e46      	subs	r6, r0, #1
 80013e8:	41b0      	sbcs	r0, r6
 80013ea:	e7e4      	b.n	80013b6 <__eqdf2+0x36>
 80013ec:	2000      	movs	r0, #0
 80013ee:	e7e2      	b.n	80013b6 <__eqdf2+0x36>
 80013f0:	000007ff 	.word	0x000007ff

080013f4 <__gedf2>:
 80013f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f6:	4645      	mov	r5, r8
 80013f8:	46de      	mov	lr, fp
 80013fa:	4657      	mov	r7, sl
 80013fc:	464e      	mov	r6, r9
 80013fe:	b5e0      	push	{r5, r6, r7, lr}
 8001400:	031f      	lsls	r7, r3, #12
 8001402:	0b3d      	lsrs	r5, r7, #12
 8001404:	4f2c      	ldr	r7, [pc, #176]	; (80014b8 <__gedf2+0xc4>)
 8001406:	030e      	lsls	r6, r1, #12
 8001408:	004c      	lsls	r4, r1, #1
 800140a:	46ab      	mov	fp, r5
 800140c:	005d      	lsls	r5, r3, #1
 800140e:	4684      	mov	ip, r0
 8001410:	0b36      	lsrs	r6, r6, #12
 8001412:	0d64      	lsrs	r4, r4, #21
 8001414:	0fc9      	lsrs	r1, r1, #31
 8001416:	4690      	mov	r8, r2
 8001418:	0d6d      	lsrs	r5, r5, #21
 800141a:	0fdb      	lsrs	r3, r3, #31
 800141c:	42bc      	cmp	r4, r7
 800141e:	d02a      	beq.n	8001476 <__gedf2+0x82>
 8001420:	4f25      	ldr	r7, [pc, #148]	; (80014b8 <__gedf2+0xc4>)
 8001422:	42bd      	cmp	r5, r7
 8001424:	d02d      	beq.n	8001482 <__gedf2+0x8e>
 8001426:	2c00      	cmp	r4, #0
 8001428:	d10f      	bne.n	800144a <__gedf2+0x56>
 800142a:	4330      	orrs	r0, r6
 800142c:	0007      	movs	r7, r0
 800142e:	4681      	mov	r9, r0
 8001430:	4278      	negs	r0, r7
 8001432:	4178      	adcs	r0, r7
 8001434:	b2c0      	uxtb	r0, r0
 8001436:	2d00      	cmp	r5, #0
 8001438:	d117      	bne.n	800146a <__gedf2+0x76>
 800143a:	465f      	mov	r7, fp
 800143c:	433a      	orrs	r2, r7
 800143e:	d114      	bne.n	800146a <__gedf2+0x76>
 8001440:	464b      	mov	r3, r9
 8001442:	2000      	movs	r0, #0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d00a      	beq.n	800145e <__gedf2+0x6a>
 8001448:	e006      	b.n	8001458 <__gedf2+0x64>
 800144a:	2d00      	cmp	r5, #0
 800144c:	d102      	bne.n	8001454 <__gedf2+0x60>
 800144e:	4658      	mov	r0, fp
 8001450:	4302      	orrs	r2, r0
 8001452:	d001      	beq.n	8001458 <__gedf2+0x64>
 8001454:	4299      	cmp	r1, r3
 8001456:	d018      	beq.n	800148a <__gedf2+0x96>
 8001458:	4248      	negs	r0, r1
 800145a:	2101      	movs	r1, #1
 800145c:	4308      	orrs	r0, r1
 800145e:	bc3c      	pop	{r2, r3, r4, r5}
 8001460:	4690      	mov	r8, r2
 8001462:	4699      	mov	r9, r3
 8001464:	46a2      	mov	sl, r4
 8001466:	46ab      	mov	fp, r5
 8001468:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800146a:	2800      	cmp	r0, #0
 800146c:	d0f2      	beq.n	8001454 <__gedf2+0x60>
 800146e:	2001      	movs	r0, #1
 8001470:	3b01      	subs	r3, #1
 8001472:	4318      	orrs	r0, r3
 8001474:	e7f3      	b.n	800145e <__gedf2+0x6a>
 8001476:	0037      	movs	r7, r6
 8001478:	4307      	orrs	r7, r0
 800147a:	d0d1      	beq.n	8001420 <__gedf2+0x2c>
 800147c:	2002      	movs	r0, #2
 800147e:	4240      	negs	r0, r0
 8001480:	e7ed      	b.n	800145e <__gedf2+0x6a>
 8001482:	465f      	mov	r7, fp
 8001484:	4317      	orrs	r7, r2
 8001486:	d0ce      	beq.n	8001426 <__gedf2+0x32>
 8001488:	e7f8      	b.n	800147c <__gedf2+0x88>
 800148a:	42ac      	cmp	r4, r5
 800148c:	dce4      	bgt.n	8001458 <__gedf2+0x64>
 800148e:	da03      	bge.n	8001498 <__gedf2+0xa4>
 8001490:	1e48      	subs	r0, r1, #1
 8001492:	2101      	movs	r1, #1
 8001494:	4308      	orrs	r0, r1
 8001496:	e7e2      	b.n	800145e <__gedf2+0x6a>
 8001498:	455e      	cmp	r6, fp
 800149a:	d8dd      	bhi.n	8001458 <__gedf2+0x64>
 800149c:	d006      	beq.n	80014ac <__gedf2+0xb8>
 800149e:	2000      	movs	r0, #0
 80014a0:	455e      	cmp	r6, fp
 80014a2:	d2dc      	bcs.n	800145e <__gedf2+0x6a>
 80014a4:	2301      	movs	r3, #1
 80014a6:	1e48      	subs	r0, r1, #1
 80014a8:	4318      	orrs	r0, r3
 80014aa:	e7d8      	b.n	800145e <__gedf2+0x6a>
 80014ac:	45c4      	cmp	ip, r8
 80014ae:	d8d3      	bhi.n	8001458 <__gedf2+0x64>
 80014b0:	2000      	movs	r0, #0
 80014b2:	45c4      	cmp	ip, r8
 80014b4:	d3f6      	bcc.n	80014a4 <__gedf2+0xb0>
 80014b6:	e7d2      	b.n	800145e <__gedf2+0x6a>
 80014b8:	000007ff 	.word	0x000007ff

080014bc <__ledf2>:
 80014bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014be:	464e      	mov	r6, r9
 80014c0:	4645      	mov	r5, r8
 80014c2:	46de      	mov	lr, fp
 80014c4:	4657      	mov	r7, sl
 80014c6:	005c      	lsls	r4, r3, #1
 80014c8:	b5e0      	push	{r5, r6, r7, lr}
 80014ca:	031f      	lsls	r7, r3, #12
 80014cc:	0fdb      	lsrs	r3, r3, #31
 80014ce:	4699      	mov	r9, r3
 80014d0:	4b2a      	ldr	r3, [pc, #168]	; (800157c <__ledf2+0xc0>)
 80014d2:	030e      	lsls	r6, r1, #12
 80014d4:	004d      	lsls	r5, r1, #1
 80014d6:	0fc9      	lsrs	r1, r1, #31
 80014d8:	4684      	mov	ip, r0
 80014da:	0b36      	lsrs	r6, r6, #12
 80014dc:	0d6d      	lsrs	r5, r5, #21
 80014de:	468b      	mov	fp, r1
 80014e0:	4690      	mov	r8, r2
 80014e2:	0b3f      	lsrs	r7, r7, #12
 80014e4:	0d64      	lsrs	r4, r4, #21
 80014e6:	429d      	cmp	r5, r3
 80014e8:	d020      	beq.n	800152c <__ledf2+0x70>
 80014ea:	4b24      	ldr	r3, [pc, #144]	; (800157c <__ledf2+0xc0>)
 80014ec:	429c      	cmp	r4, r3
 80014ee:	d022      	beq.n	8001536 <__ledf2+0x7a>
 80014f0:	2d00      	cmp	r5, #0
 80014f2:	d112      	bne.n	800151a <__ledf2+0x5e>
 80014f4:	4330      	orrs	r0, r6
 80014f6:	4243      	negs	r3, r0
 80014f8:	4143      	adcs	r3, r0
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	2c00      	cmp	r4, #0
 80014fe:	d01f      	beq.n	8001540 <__ledf2+0x84>
 8001500:	2b00      	cmp	r3, #0
 8001502:	d00c      	beq.n	800151e <__ledf2+0x62>
 8001504:	464b      	mov	r3, r9
 8001506:	2001      	movs	r0, #1
 8001508:	3b01      	subs	r3, #1
 800150a:	4303      	orrs	r3, r0
 800150c:	0018      	movs	r0, r3
 800150e:	bc3c      	pop	{r2, r3, r4, r5}
 8001510:	4690      	mov	r8, r2
 8001512:	4699      	mov	r9, r3
 8001514:	46a2      	mov	sl, r4
 8001516:	46ab      	mov	fp, r5
 8001518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800151a:	2c00      	cmp	r4, #0
 800151c:	d016      	beq.n	800154c <__ledf2+0x90>
 800151e:	45cb      	cmp	fp, r9
 8001520:	d017      	beq.n	8001552 <__ledf2+0x96>
 8001522:	465b      	mov	r3, fp
 8001524:	4259      	negs	r1, r3
 8001526:	2301      	movs	r3, #1
 8001528:	430b      	orrs	r3, r1
 800152a:	e7ef      	b.n	800150c <__ledf2+0x50>
 800152c:	0031      	movs	r1, r6
 800152e:	2302      	movs	r3, #2
 8001530:	4301      	orrs	r1, r0
 8001532:	d1eb      	bne.n	800150c <__ledf2+0x50>
 8001534:	e7d9      	b.n	80014ea <__ledf2+0x2e>
 8001536:	0039      	movs	r1, r7
 8001538:	2302      	movs	r3, #2
 800153a:	4311      	orrs	r1, r2
 800153c:	d1e6      	bne.n	800150c <__ledf2+0x50>
 800153e:	e7d7      	b.n	80014f0 <__ledf2+0x34>
 8001540:	433a      	orrs	r2, r7
 8001542:	d1dd      	bne.n	8001500 <__ledf2+0x44>
 8001544:	2300      	movs	r3, #0
 8001546:	2800      	cmp	r0, #0
 8001548:	d0e0      	beq.n	800150c <__ledf2+0x50>
 800154a:	e7ea      	b.n	8001522 <__ledf2+0x66>
 800154c:	433a      	orrs	r2, r7
 800154e:	d1e6      	bne.n	800151e <__ledf2+0x62>
 8001550:	e7e7      	b.n	8001522 <__ledf2+0x66>
 8001552:	42a5      	cmp	r5, r4
 8001554:	dce5      	bgt.n	8001522 <__ledf2+0x66>
 8001556:	db05      	blt.n	8001564 <__ledf2+0xa8>
 8001558:	42be      	cmp	r6, r7
 800155a:	d8e2      	bhi.n	8001522 <__ledf2+0x66>
 800155c:	d007      	beq.n	800156e <__ledf2+0xb2>
 800155e:	2300      	movs	r3, #0
 8001560:	42be      	cmp	r6, r7
 8001562:	d2d3      	bcs.n	800150c <__ledf2+0x50>
 8001564:	4659      	mov	r1, fp
 8001566:	2301      	movs	r3, #1
 8001568:	3901      	subs	r1, #1
 800156a:	430b      	orrs	r3, r1
 800156c:	e7ce      	b.n	800150c <__ledf2+0x50>
 800156e:	45c4      	cmp	ip, r8
 8001570:	d8d7      	bhi.n	8001522 <__ledf2+0x66>
 8001572:	2300      	movs	r3, #0
 8001574:	45c4      	cmp	ip, r8
 8001576:	d3f5      	bcc.n	8001564 <__ledf2+0xa8>
 8001578:	e7c8      	b.n	800150c <__ledf2+0x50>
 800157a:	46c0      	nop			; (mov r8, r8)
 800157c:	000007ff 	.word	0x000007ff

08001580 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001584:	4b07      	ldr	r3, [pc, #28]	; (80015a4 <HAL_Init+0x24>)
 8001586:	4a07      	ldr	r2, [pc, #28]	; (80015a4 <HAL_Init+0x24>)
 8001588:	6812      	ldr	r2, [r2, #0]
 800158a:	2140      	movs	r1, #64	; 0x40
 800158c:	430a      	orrs	r2, r1
 800158e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001590:	2000      	movs	r0, #0
 8001592:	f000 f809 	bl	80015a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001596:	f007 fb49 	bl	8008c2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800159a:	2300      	movs	r3, #0
}
 800159c:	0018      	movs	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	40022000 	.word	0x40022000

080015a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80015b0:	4b0b      	ldr	r3, [pc, #44]	; (80015e0 <HAL_InitTick+0x38>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	23fa      	movs	r3, #250	; 0xfa
 80015b6:	0099      	lsls	r1, r3, #2
 80015b8:	0010      	movs	r0, r2
 80015ba:	f7fe fda5 	bl	8000108 <__udivsi3>
 80015be:	0003      	movs	r3, r0
 80015c0:	0018      	movs	r0, r3
 80015c2:	f000 fded 	bl	80021a0 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	2301      	movs	r3, #1
 80015ca:	425b      	negs	r3, r3
 80015cc:	2200      	movs	r2, #0
 80015ce:	0018      	movs	r0, r3
 80015d0:	f000 fdb0 	bl	8002134 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	0018      	movs	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	b002      	add	sp, #8
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	46c0      	nop			; (mov r8, r8)
 80015e0:	20000004 	.word	0x20000004

080015e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  uwTick++;
 80015e8:	4b03      	ldr	r3, [pc, #12]	; (80015f8 <HAL_IncTick+0x14>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	1c5a      	adds	r2, r3, #1
 80015ee:	4b02      	ldr	r3, [pc, #8]	; (80015f8 <HAL_IncTick+0x14>)
 80015f0:	601a      	str	r2, [r3, #0]
}
 80015f2:	46c0      	nop			; (mov r8, r8)
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20000488 	.word	0x20000488

080015fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001600:	4b02      	ldr	r3, [pc, #8]	; (800160c <HAL_GetTick+0x10>)
 8001602:	681b      	ldr	r3, [r3, #0]
}
 8001604:	0018      	movs	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	20000488 	.word	0x20000488

08001610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001618:	2300      	movs	r3, #0
 800161a:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 800161c:	f7ff ffee 	bl	80015fc <HAL_GetTick>
 8001620:	0003      	movs	r3, r0
 8001622:	60fb      	str	r3, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 8001624:	46c0      	nop			; (mov r8, r8)
 8001626:	f7ff ffe9 	bl	80015fc <HAL_GetTick>
 800162a:	0002      	movs	r2, r0
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	1ad2      	subs	r2, r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	429a      	cmp	r2, r3
 8001634:	d3f7      	bcc.n	8001626 <HAL_Delay+0x16>
  {
  }
}
 8001636:	46c0      	nop			; (mov r8, r8)
 8001638:	46bd      	mov	sp, r7
 800163a:	b004      	add	sp, #16
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001644:	4b04      	ldr	r3, [pc, #16]	; (8001658 <HAL_SuspendTick+0x18>)
 8001646:	4a04      	ldr	r2, [pc, #16]	; (8001658 <HAL_SuspendTick+0x18>)
 8001648:	6812      	ldr	r2, [r2, #0]
 800164a:	2102      	movs	r1, #2
 800164c:	438a      	bics	r2, r1
 800164e:	601a      	str	r2, [r3, #0]
}
 8001650:	46c0      	nop			; (mov r8, r8)
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	e000e010 	.word	0xe000e010

0800165c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e153      	b.n	8001916 <HAL_ADC_Init+0x2ba>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001672:	2b00      	cmp	r3, #0
 8001674:	d10a      	bne.n	800168c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2254      	movs	r2, #84	; 0x54
 8001680:	2100      	movs	r1, #0
 8001682:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	0018      	movs	r0, r3
 8001688:	f000 f956 	bl	8001938 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001690:	2210      	movs	r2, #16
 8001692:	4013      	ands	r3, r2
 8001694:	d105      	bne.n	80016a2 <HAL_ADC_Init+0x46>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	2204      	movs	r2, #4
 800169e:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80016a0:	d00b      	beq.n	80016ba <HAL_ADC_Init+0x5e>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a6:	2210      	movs	r2, #16
 80016a8:	431a      	orrs	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	659a      	str	r2, [r3, #88]	; 0x58
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2254      	movs	r2, #84	; 0x54
 80016b2:	2100      	movs	r1, #0
 80016b4:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e12d      	b.n	8001916 <HAL_ADC_Init+0x2ba>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016be:	4a98      	ldr	r2, [pc, #608]	; (8001920 <HAL_ADC_Init+0x2c4>)
 80016c0:	4013      	ands	r3, r2
 80016c2:	2202      	movs	r2, #2
 80016c4:	431a      	orrs	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	659a      	str	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	2203      	movs	r2, #3
 80016d2:	4013      	ands	r3, r2
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d108      	bne.n	80016ea <HAL_ADC_Init+0x8e>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2201      	movs	r2, #1
 80016e0:	4013      	ands	r3, r2
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d101      	bne.n	80016ea <HAL_ADC_Init+0x8e>
 80016e6:	2301      	movs	r3, #1
 80016e8:	e000      	b.n	80016ec <HAL_ADC_Init+0x90>
 80016ea:	2300      	movs	r3, #0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d149      	bne.n	8001784 <HAL_ADC_Init+0x128>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685a      	ldr	r2, [r3, #4]
 80016f4:	23c0      	movs	r3, #192	; 0xc0
 80016f6:	061b      	lsls	r3, r3, #24
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d00b      	beq.n	8001714 <HAL_ADC_Init+0xb8>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685a      	ldr	r2, [r3, #4]
 8001700:	2380      	movs	r3, #128	; 0x80
 8001702:	05db      	lsls	r3, r3, #23
 8001704:	429a      	cmp	r2, r3
 8001706:	d005      	beq.n	8001714 <HAL_ADC_Init+0xb8>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685a      	ldr	r2, [r3, #4]
 800170c:	2380      	movs	r3, #128	; 0x80
 800170e:	061b      	lsls	r3, r3, #24
 8001710:	429a      	cmp	r2, r3
 8001712:	d111      	bne.n	8001738 <HAL_ADC_Init+0xdc>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	6812      	ldr	r2, [r2, #0]
 800171c:	6912      	ldr	r2, [r2, #16]
 800171e:	0092      	lsls	r2, r2, #2
 8001720:	0892      	lsrs	r2, r2, #2
 8001722:	611a      	str	r2, [r3, #16]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	6812      	ldr	r2, [r2, #0]
 800172c:	6911      	ldr	r1, [r2, #16]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	6852      	ldr	r2, [r2, #4]
 8001732:	430a      	orrs	r2, r1
 8001734:	611a      	str	r2, [r3, #16]
 8001736:	e014      	b.n	8001762 <HAL_ADC_Init+0x106>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6812      	ldr	r2, [r2, #0]
 8001740:	6912      	ldr	r2, [r2, #16]
 8001742:	0092      	lsls	r2, r2, #2
 8001744:	0892      	lsrs	r2, r2, #2
 8001746:	611a      	str	r2, [r3, #16]
 8001748:	4b76      	ldr	r3, [pc, #472]	; (8001924 <HAL_ADC_Init+0x2c8>)
 800174a:	4a76      	ldr	r2, [pc, #472]	; (8001924 <HAL_ADC_Init+0x2c8>)
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	4976      	ldr	r1, [pc, #472]	; (8001928 <HAL_ADC_Init+0x2cc>)
 8001750:	400a      	ands	r2, r1
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	4a73      	ldr	r2, [pc, #460]	; (8001924 <HAL_ADC_Init+0x2c8>)
 8001756:	4b73      	ldr	r3, [pc, #460]	; (8001924 <HAL_ADC_Init+0x2c8>)
 8001758:	6819      	ldr	r1, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	430b      	orrs	r3, r1
 8001760:	6013      	str	r3, [r2, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	6812      	ldr	r2, [r2, #0]
 800176a:	68d2      	ldr	r2, [r2, #12]
 800176c:	2118      	movs	r1, #24
 800176e:	438a      	bics	r2, r1
 8001770:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	68d1      	ldr	r1, [r2, #12]
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	6892      	ldr	r2, [r2, #8]
 8001780:	430a      	orrs	r2, r1
 8001782:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001784:	4b67      	ldr	r3, [pc, #412]	; (8001924 <HAL_ADC_Init+0x2c8>)
 8001786:	4a67      	ldr	r2, [pc, #412]	; (8001924 <HAL_ADC_Init+0x2c8>)
 8001788:	6812      	ldr	r2, [r2, #0]
 800178a:	4968      	ldr	r1, [pc, #416]	; (800192c <HAL_ADC_Init+0x2d0>)
 800178c:	400a      	ands	r2, r1
 800178e:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8001790:	4a64      	ldr	r2, [pc, #400]	; (8001924 <HAL_ADC_Init+0x2c8>)
 8001792:	4b64      	ldr	r3, [pc, #400]	; (8001924 <HAL_ADC_Init+0x2c8>)
 8001794:	6819      	ldr	r1, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800179a:	065b      	lsls	r3, r3, #25
 800179c:	430b      	orrs	r3, r1
 800179e:	6013      	str	r3, [r2, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	689a      	ldr	r2, [r3, #8]
 80017a6:	2380      	movs	r3, #128	; 0x80
 80017a8:	055b      	lsls	r3, r3, #21
 80017aa:	4013      	ands	r3, r2
 80017ac:	d108      	bne.n	80017c0 <HAL_ADC_Init+0x164>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	6812      	ldr	r2, [r2, #0]
 80017b6:	6892      	ldr	r2, [r2, #8]
 80017b8:	2180      	movs	r1, #128	; 0x80
 80017ba:	0549      	lsls	r1, r1, #21
 80017bc:	430a      	orrs	r2, r1
 80017be:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	6812      	ldr	r2, [r2, #0]
 80017c8:	68d2      	ldr	r2, [r2, #12]
 80017ca:	4959      	ldr	r1, [pc, #356]	; (8001930 <HAL_ADC_Init+0x2d4>)
 80017cc:	400a      	ands	r2, r1
 80017ce:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	6812      	ldr	r2, [r2, #0]
 80017d8:	68d1      	ldr	r1, [r2, #12]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	68d0      	ldr	r0, [r2, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	6912      	ldr	r2, [r2, #16]
 80017e2:	2a02      	cmp	r2, #2
 80017e4:	d101      	bne.n	80017ea <HAL_ADC_Init+0x18e>
 80017e6:	2204      	movs	r2, #4
 80017e8:	e000      	b.n	80017ec <HAL_ADC_Init+0x190>
 80017ea:	2200      	movs	r2, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80017ec:	4310      	orrs	r0, r2
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	6a12      	ldr	r2, [r2, #32]
 80017f2:	0352      	lsls	r2, r2, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80017f4:	4310      	orrs	r0, r2
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80017fa:	0052      	lsls	r2, r2, #1
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80017fc:	4310      	orrs	r0, r2
                            hadc->Init.Overrun                               |
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	6b52      	ldr	r2, [r2, #52]	; 0x34
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 8001802:	4310      	orrs	r0, r2
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6992      	ldr	r2, [r2, #24]
 8001808:	0392      	lsls	r2, r2, #14
                            hadc->Init.Overrun                               |
 800180a:	4310      	orrs	r0, r2
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	69d2      	ldr	r2, [r2, #28]
 8001810:	03d2      	lsls	r2, r2, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001812:	4302      	orrs	r2, r0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001814:	430a      	orrs	r2, r1
 8001816:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800181c:	23c2      	movs	r3, #194	; 0xc2
 800181e:	33ff      	adds	r3, #255	; 0xff
 8001820:	429a      	cmp	r2, r3
 8001822:	d00b      	beq.n	800183c <HAL_ADC_Init+0x1e0>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	6812      	ldr	r2, [r2, #0]
 800182c:	68d1      	ldr	r1, [r2, #12]
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	6a90      	ldr	r0, [r2, #40]	; 0x28
                             hadc->Init.ExternalTrigConvEdge;
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001836:	4302      	orrs	r2, r0
 8001838:	430a      	orrs	r2, r1
 800183a:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001840:	2b01      	cmp	r3, #1
 8001842:	d119      	bne.n	8001878 <HAL_ADC_Init+0x21c>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a1b      	ldr	r3, [r3, #32]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d109      	bne.n	8001860 <HAL_ADC_Init+0x204>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	6812      	ldr	r2, [r2, #0]
 8001854:	68d2      	ldr	r2, [r2, #12]
 8001856:	2180      	movs	r1, #128	; 0x80
 8001858:	0249      	lsls	r1, r1, #9
 800185a:	430a      	orrs	r2, r1
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	e00b      	b.n	8001878 <HAL_ADC_Init+0x21c>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001864:	2220      	movs	r2, #32
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001870:	2201      	movs	r2, #1
 8001872:	431a      	orrs	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	65da      	str	r2, [r3, #92]	; 0x5c
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187c:	2b01      	cmp	r3, #1
 800187e:	d11f      	bne.n	80018c0 <HAL_ADC_Init+0x264>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	6812      	ldr	r2, [r2, #0]
 8001888:	6912      	ldr	r2, [r2, #16]
 800188a:	492a      	ldr	r1, [pc, #168]	; (8001934 <HAL_ADC_Init+0x2d8>)
 800188c:	400a      	ands	r2, r1
 800188e:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	6812      	ldr	r2, [r2, #0]
 8001898:	6911      	ldr	r1, [r2, #16]
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	6c50      	ldr	r0, [r2, #68]	; 0x44
                               hadc->Init.Oversample.RightBitShift             |
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	6c92      	ldr	r2, [r2, #72]	; 0x48
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80018a2:	4310      	orrs	r0, r2
                               hadc->Init.Oversample.TriggeredMode );
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                               hadc->Init.Oversample.RightBitShift             |
 80018a8:	4302      	orrs	r2, r0
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80018aa:	430a      	orrs	r2, r1
 80018ac:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	6812      	ldr	r2, [r2, #0]
 80018b6:	6912      	ldr	r2, [r2, #16]
 80018b8:	2101      	movs	r1, #1
 80018ba:	430a      	orrs	r2, r1
 80018bc:	611a      	str	r2, [r3, #16]
 80018be:	e00d      	b.n	80018dc <HAL_ADC_Init+0x280>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	2201      	movs	r2, #1
 80018c8:	4013      	ands	r3, r2
 80018ca:	d007      	beq.n	80018dc <HAL_ADC_Init+0x280>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	6812      	ldr	r2, [r2, #0]
 80018d4:	6912      	ldr	r2, [r2, #16]
 80018d6:	2101      	movs	r1, #1
 80018d8:	438a      	bics	r2, r1
 80018da:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	6812      	ldr	r2, [r2, #0]
 80018e4:	6952      	ldr	r2, [r2, #20]
 80018e6:	2107      	movs	r1, #7
 80018e8:	438a      	bics	r2, r1
 80018ea:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	6812      	ldr	r2, [r2, #0]
 80018f4:	6951      	ldr	r1, [r2, #20]
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80018fa:	430a      	orrs	r2, r1
 80018fc:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001908:	2203      	movs	r2, #3
 800190a:	4393      	bics	r3, r2
 800190c:	2201      	movs	r2, #1
 800190e:	431a      	orrs	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	659a      	str	r2, [r3, #88]	; 0x58
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001914:	2300      	movs	r3, #0
}
 8001916:	0018      	movs	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	b002      	add	sp, #8
 800191c:	bd80      	pop	{r7, pc}
 800191e:	46c0      	nop			; (mov r8, r8)
 8001920:	fffffefd 	.word	0xfffffefd
 8001924:	40012708 	.word	0x40012708
 8001928:	ffc3ffff 	.word	0xffc3ffff
 800192c:	fdffffff 	.word	0xfdffffff
 8001930:	fffe0219 	.word	0xfffe0219
 8001934:	fffffc03 	.word	0xfffffc03

08001938 <HAL_ADC_MspInit>:
  * @brief  Initialize the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8001940:	46c0      	nop			; (mov r8, r8)
 8001942:	46bd      	mov	sp, r7
 8001944:	b002      	add	sp, #8
 8001946:	bd80      	pop	{r7, pc}

08001948 <HAL_ADC_Start_DMA>:
  * @param  pData: Destination Buffer address.
  * @param  Length: Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001948:	b590      	push	{r4, r7, lr}
 800194a:	b087      	sub	sp, #28
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001954:	2317      	movs	r3, #23
 8001956:	18fb      	adds	r3, r7, r3
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	2204      	movs	r2, #4
 8001964:	4013      	ands	r3, r2
 8001966:	d15e      	bne.n	8001a26 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	2254      	movs	r2, #84	; 0x54
 800196c:	5c9b      	ldrb	r3, [r3, r2]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d101      	bne.n	8001976 <HAL_ADC_Start_DMA+0x2e>
 8001972:	2302      	movs	r3, #2
 8001974:	e05e      	b.n	8001a34 <HAL_ADC_Start_DMA+0xec>
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2254      	movs	r2, #84	; 0x54
 800197a:	2101      	movs	r1, #1
 800197c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d007      	beq.n	8001996 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001986:	2317      	movs	r3, #23
 8001988:	18fc      	adds	r4, r7, r3
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	0018      	movs	r0, r3
 800198e:	f000 f96b 	bl	8001c68 <ADC_Enable>
 8001992:	0003      	movs	r3, r0
 8001994:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001996:	2317      	movs	r3, #23
 8001998:	18fb      	adds	r3, r7, r3
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d146      	bne.n	8001a2e <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019a4:	4a25      	ldr	r2, [pc, #148]	; (8001a3c <HAL_ADC_Start_DMA+0xf4>)
 80019a6:	4013      	ands	r3, r2
 80019a8:	2280      	movs	r2, #128	; 0x80
 80019aa:	0052      	lsls	r2, r2, #1
 80019ac:	431a      	orrs	r2, r3
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2200      	movs	r2, #0
 80019b6:	65da      	str	r2, [r3, #92]	; 0x5c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2254      	movs	r2, #84	; 0x54
 80019bc:	2100      	movs	r1, #0
 80019be:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019c4:	4a1e      	ldr	r2, [pc, #120]	; (8001a40 <HAL_ADC_Start_DMA+0xf8>)
 80019c6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019cc:	4a1d      	ldr	r2, [pc, #116]	; (8001a44 <HAL_ADC_Start_DMA+0xfc>)
 80019ce:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019d4:	4a1c      	ldr	r2, [pc, #112]	; (8001a48 <HAL_ADC_Start_DMA+0x100>)
 80019d6:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	221c      	movs	r2, #28
 80019de:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	6812      	ldr	r2, [r2, #0]
 80019e8:	6852      	ldr	r2, [r2, #4]
 80019ea:	2110      	movs	r1, #16
 80019ec:	430a      	orrs	r2, r1
 80019ee:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	6812      	ldr	r2, [r2, #0]
 80019f8:	68d2      	ldr	r2, [r2, #12]
 80019fa:	2101      	movs	r1, #1
 80019fc:	430a      	orrs	r2, r1
 80019fe:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	3340      	adds	r3, #64	; 0x40
 8001a0a:	0019      	movs	r1, r3
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f000 fce6 	bl	80023e0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68fa      	ldr	r2, [r7, #12]
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	6892      	ldr	r2, [r2, #8]
 8001a1e:	2104      	movs	r1, #4
 8001a20:	430a      	orrs	r2, r1
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	e003      	b.n	8001a2e <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001a26:	2317      	movs	r3, #23
 8001a28:	18fb      	adds	r3, r7, r3
 8001a2a:	2202      	movs	r2, #2
 8001a2c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001a2e:	2317      	movs	r3, #23
 8001a30:	18fb      	adds	r3, r7, r3
 8001a32:	781b      	ldrb	r3, [r3, #0]
}
 8001a34:	0018      	movs	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b007      	add	sp, #28
 8001a3a:	bd90      	pop	{r4, r7, pc}
 8001a3c:	fffff0fe 	.word	0xfffff0fe
 8001a40:	08001e71 	.word	0x08001e71
 8001a44:	08001f25 	.word	0x08001f25
 8001a48:	08001f43 	.word	0x08001f43

08001a4c <HAL_ADC_Stop_DMA>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8001a4c:	b590      	push	{r4, r7, lr}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a54:	230f      	movs	r3, #15
 8001a56:	18fb      	adds	r3, r7, r3
 8001a58:	2200      	movs	r2, #0
 8001a5a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2254      	movs	r2, #84	; 0x54
 8001a60:	5c9b      	ldrb	r3, [r3, r2]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d101      	bne.n	8001a6a <HAL_ADC_Stop_DMA+0x1e>
 8001a66:	2302      	movs	r3, #2
 8001a68:	e05a      	b.n	8001b20 <HAL_ADC_Stop_DMA+0xd4>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2254      	movs	r2, #84	; 0x54
 8001a6e:	2101      	movs	r1, #1
 8001a70:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001a72:	230f      	movs	r3, #15
 8001a74:	18fc      	adds	r4, r7, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	0018      	movs	r0, r3
 8001a7a:	f000 f9b4 	bl	8001de6 <ADC_ConversionStop>
 8001a7e:	0003      	movs	r3, r0
 8001a80:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001a82:	230f      	movs	r3, #15
 8001a84:	18fb      	adds	r3, r7, r3
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d142      	bne.n	8001b12 <HAL_ADC_Stop_DMA+0xc6>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	6812      	ldr	r2, [r2, #0]
 8001a94:	68d2      	ldr	r2, [r2, #12]
 8001a96:	2101      	movs	r1, #1
 8001a98:	438a      	bics	r2, r1
 8001a9a:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001aa0:	220f      	movs	r2, #15
 8001aa2:	18bc      	adds	r4, r7, r2
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f000 fce4 	bl	8002472 <HAL_DMA_Abort>
 8001aaa:	0003      	movs	r3, r0
 8001aac:	7023      	strb	r3, [r4, #0]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status != HAL_OK)
 8001aae:	230f      	movs	r3, #15
 8001ab0:	18fb      	adds	r3, r7, r3
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d005      	beq.n	8001ac4 <HAL_ADC_Stop_DMA+0x78>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001abc:	2240      	movs	r2, #64	; 0x40
 8001abe:	431a      	orrs	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	659a      	str	r2, [r3, #88]	; 0x58
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	6812      	ldr	r2, [r2, #0]
 8001acc:	6852      	ldr	r2, [r2, #4]
 8001ace:	2110      	movs	r1, #16
 8001ad0:	438a      	bics	r2, r1
 8001ad2:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep  */
    /* in memory a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 8001ad4:	230f      	movs	r3, #15
 8001ad6:	18fb      	adds	r3, r7, r3
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d108      	bne.n	8001af0 <HAL_ADC_Stop_DMA+0xa4>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8001ade:	230f      	movs	r3, #15
 8001ae0:	18fc      	adds	r4, r7, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f000 f91f 	bl	8001d28 <ADC_Disable>
 8001aea:	0003      	movs	r3, r0
 8001aec:	7023      	strb	r3, [r4, #0]
 8001aee:	e003      	b.n	8001af8 <HAL_ADC_Stop_DMA+0xac>
    }
    else
    {
      ADC_Disable(hadc);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	0018      	movs	r0, r3
 8001af4:	f000 f918 	bl	8001d28 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001af8:	230f      	movs	r3, #15
 8001afa:	18fb      	adds	r3, r7, r3
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d107      	bne.n	8001b12 <HAL_ADC_Stop_DMA+0xc6>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b06:	4a08      	ldr	r2, [pc, #32]	; (8001b28 <HAL_ADC_Stop_DMA+0xdc>)
 8001b08:	4013      	ands	r3, r2
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	659a      	str	r2, [r3, #88]	; 0x58
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2254      	movs	r2, #84	; 0x54
 8001b16:	2100      	movs	r1, #0
 8001b18:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001b1a:	230f      	movs	r3, #15
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	781b      	ldrb	r3, [r3, #0]
}
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	b005      	add	sp, #20
 8001b26:	bd90      	pop	{r4, r7, pc}
 8001b28:	fffffefe 	.word	0xfffffefe

08001b2c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001b34:	46c0      	nop			; (mov r8, r8)
 8001b36:	46bd      	mov	sp, r7
 8001b38:	b002      	add	sp, #8
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001b44:	46c0      	nop			; (mov r8, r8)
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b002      	add	sp, #8
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001b54:	46c0      	nop			; (mov r8, r8)
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b002      	add	sp, #8
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2254      	movs	r2, #84	; 0x54
 8001b6a:	5c9b      	ldrb	r3, [r3, r2]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d101      	bne.n	8001b74 <HAL_ADC_ConfigChannel+0x18>
 8001b70:	2302      	movs	r3, #2
 8001b72:	e06c      	b.n	8001c4e <HAL_ADC_ConfigChannel+0xf2>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2254      	movs	r2, #84	; 0x54
 8001b78:	2101      	movs	r1, #1
 8001b7a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	2204      	movs	r2, #4
 8001b84:	4013      	ands	r3, r2
 8001b86:	d00b      	beq.n	8001ba0 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	431a      	orrs	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	659a      	str	r2, [r3, #88]	; 0x58
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2254      	movs	r2, #84	; 0x54
 8001b98:	2100      	movs	r1, #0
 8001b9a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e056      	b.n	8001c4e <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	4a2c      	ldr	r2, [pc, #176]	; (8001c58 <HAL_ADC_ConfigChannel+0xfc>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d028      	beq.n	8001bfc <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	6812      	ldr	r2, [r2, #0]
 8001bb2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	6812      	ldr	r2, [r2, #0]
 8001bb8:	0352      	lsls	r2, r2, #13
 8001bba:	0b52      	lsrs	r2, r2, #13
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	629a      	str	r2, [r3, #40]	; 0x28
    /* internal measurement paths enable: If internal channel selected, enable  */
    /* dedicated internal buffers and path.                                     */
    
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	2380      	movs	r3, #128	; 0x80
 8001bc6:	02db      	lsls	r3, r3, #11
 8001bc8:	4013      	ands	r3, r2
 8001bca:	d009      	beq.n	8001be0 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8001bcc:	4b23      	ldr	r3, [pc, #140]	; (8001c5c <HAL_ADC_ConfigChannel+0x100>)
 8001bce:	4a23      	ldr	r2, [pc, #140]	; (8001c5c <HAL_ADC_ConfigChannel+0x100>)
 8001bd0:	6812      	ldr	r2, [r2, #0]
 8001bd2:	2180      	movs	r1, #128	; 0x80
 8001bd4:	0409      	lsls	r1, r1, #16
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001bda:	200a      	movs	r0, #10
 8001bdc:	f000 f9cc 	bl	8001f78 <ADC_DelayMicroSecond>
    }
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	2380      	movs	r3, #128	; 0x80
 8001be6:	029b      	lsls	r3, r3, #10
 8001be8:	4013      	ands	r3, r2
 8001bea:	d02b      	beq.n	8001c44 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001bec:	4b1b      	ldr	r3, [pc, #108]	; (8001c5c <HAL_ADC_ConfigChannel+0x100>)
 8001bee:	4a1b      	ldr	r2, [pc, #108]	; (8001c5c <HAL_ADC_ConfigChannel+0x100>)
 8001bf0:	6812      	ldr	r2, [r2, #0]
 8001bf2:	2180      	movs	r1, #128	; 0x80
 8001bf4:	03c9      	lsls	r1, r1, #15
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	e023      	b.n	8001c44 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	6812      	ldr	r2, [r2, #0]
 8001c04:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001c06:	683a      	ldr	r2, [r7, #0]
 8001c08:	6812      	ldr	r2, [r2, #0]
 8001c0a:	0352      	lsls	r2, r2, #13
 8001c0c:	0b52      	lsrs	r2, r2, #13
 8001c0e:	43d2      	mvns	r2, r2
 8001c10:	400a      	ands	r2, r1
 8001c12:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	2380      	movs	r3, #128	; 0x80
 8001c1a:	02db      	lsls	r3, r3, #11
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d005      	beq.n	8001c2c <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8001c20:	4b0e      	ldr	r3, [pc, #56]	; (8001c5c <HAL_ADC_ConfigChannel+0x100>)
 8001c22:	4a0e      	ldr	r2, [pc, #56]	; (8001c5c <HAL_ADC_ConfigChannel+0x100>)
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	490e      	ldr	r1, [pc, #56]	; (8001c60 <HAL_ADC_ConfigChannel+0x104>)
 8001c28:	400a      	ands	r2, r1
 8001c2a:	601a      	str	r2, [r3, #0]
    }
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	029b      	lsls	r3, r3, #10
 8001c34:	4013      	ands	r3, r2
 8001c36:	d005      	beq.n	8001c44 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8001c38:	4b08      	ldr	r3, [pc, #32]	; (8001c5c <HAL_ADC_ConfigChannel+0x100>)
 8001c3a:	4a08      	ldr	r2, [pc, #32]	; (8001c5c <HAL_ADC_ConfigChannel+0x100>)
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	4909      	ldr	r1, [pc, #36]	; (8001c64 <HAL_ADC_ConfigChannel+0x108>)
 8001c40:	400a      	ands	r2, r1
 8001c42:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2254      	movs	r2, #84	; 0x54
 8001c48:	2100      	movs	r1, #0
 8001c4a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	0018      	movs	r0, r3
 8001c50:	46bd      	mov	sp, r7
 8001c52:	b002      	add	sp, #8
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	46c0      	nop			; (mov r8, r8)
 8001c58:	00001001 	.word	0x00001001
 8001c5c:	40012708 	.word	0x40012708
 8001c60:	ff7fffff 	.word	0xff7fffff
 8001c64:	ffbfffff 	.word	0xffbfffff

08001c68 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	2203      	movs	r2, #3
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d108      	bne.n	8001c94 <ADC_Enable+0x2c>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d101      	bne.n	8001c94 <ADC_Enable+0x2c>
 8001c90:	2301      	movs	r3, #1
 8001c92:	e000      	b.n	8001c96 <ADC_Enable+0x2e>
 8001c94:	2300      	movs	r3, #0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d13f      	bne.n	8001d1a <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	4a20      	ldr	r2, [pc, #128]	; (8001d24 <ADC_Enable+0xbc>)
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	d00d      	beq.n	8001cc2 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001caa:	2210      	movs	r2, #16
 8001cac:	431a      	orrs	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	65da      	str	r2, [r3, #92]	; 0x5c
      
      return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e02c      	b.n	8001d1c <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	6812      	ldr	r2, [r2, #0]
 8001cca:	6892      	ldr	r2, [r2, #8]
 8001ccc:	2101      	movs	r1, #1
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001cd2:	2001      	movs	r0, #1
 8001cd4:	f000 f950 	bl	8001f78 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001cd8:	f7ff fc90 	bl	80015fc <HAL_GetTick>
 8001cdc:	0003      	movs	r3, r0
 8001cde:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ce0:	e014      	b.n	8001d0c <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ce2:	f7ff fc8b 	bl	80015fc <HAL_GetTick>
 8001ce6:	0002      	movs	r2, r0
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b0a      	cmp	r3, #10
 8001cee:	d90d      	bls.n	8001d0c <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf4:	2210      	movs	r2, #16
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d00:	2201      	movs	r2, #1
 8001d02:	431a      	orrs	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e007      	b.n	8001d1c <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2201      	movs	r2, #1
 8001d14:	4013      	ands	r3, r2
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d1e3      	bne.n	8001ce2 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	b004      	add	sp, #16
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	80000017 	.word	0x80000017

08001d28 <ADC_Disable>:
  *         stopped.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	2203      	movs	r2, #3
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d108      	bne.n	8001d54 <ADC_Disable+0x2c>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2201      	movs	r2, #1
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d101      	bne.n	8001d54 <ADC_Disable+0x2c>
 8001d50:	2301      	movs	r3, #1
 8001d52:	e000      	b.n	8001d56 <ADC_Disable+0x2e>
 8001d54:	2300      	movs	r3, #0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d040      	beq.n	8001ddc <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	2205      	movs	r2, #5
 8001d62:	4013      	ands	r3, r2
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d110      	bne.n	8001d8a <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	6812      	ldr	r2, [r2, #0]
 8001d70:	6892      	ldr	r2, [r2, #8]
 8001d72:	2102      	movs	r1, #2
 8001d74:	430a      	orrs	r2, r1
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2203      	movs	r2, #3
 8001d7e:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d80:	f7ff fc3c 	bl	80015fc <HAL_GetTick>
 8001d84:	0003      	movs	r3, r0
 8001d86:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001d88:	e022      	b.n	8001dd0 <ADC_Disable+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d8e:	2210      	movs	r2, #16
 8001d90:	431a      	orrs	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	431a      	orrs	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e01b      	b.n	8001dde <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001da6:	f7ff fc29 	bl	80015fc <HAL_GetTick>
 8001daa:	0002      	movs	r2, r0
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b0a      	cmp	r3, #10
 8001db2:	d90d      	bls.n	8001dd0 <ADC_Disable+0xa8>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db8:	2210      	movs	r2, #16
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e006      	b.n	8001dde <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d1e4      	bne.n	8001da6 <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	0018      	movs	r0, r3
 8001de0:	46bd      	mov	sp, r7
 8001de2:	b004      	add	sp, #16
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b084      	sub	sp, #16
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	2204      	movs	r2, #4
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d033      	beq.n	8001e66 <ADC_ConversionStop+0x80>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	2204      	movs	r2, #4
 8001e06:	4013      	ands	r3, r2
 8001e08:	d00d      	beq.n	8001e26 <ADC_ConversionStop+0x40>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	2202      	movs	r2, #2
 8001e12:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001e14:	d107      	bne.n	8001e26 <ADC_ConversionStop+0x40>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	6812      	ldr	r2, [r2, #0]
 8001e1e:	6892      	ldr	r2, [r2, #8]
 8001e20:	2110      	movs	r1, #16
 8001e22:	430a      	orrs	r2, r1
 8001e24:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e26:	f7ff fbe9 	bl	80015fc <HAL_GetTick>
 8001e2a:	0003      	movs	r3, r0
 8001e2c:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001e2e:	e014      	b.n	8001e5a <ADC_ConversionStop+0x74>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001e30:	f7ff fbe4 	bl	80015fc <HAL_GetTick>
 8001e34:	0002      	movs	r2, r0
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b0a      	cmp	r3, #10
 8001e3c:	d90d      	bls.n	8001e5a <ADC_ConversionStop+0x74>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e42:	2210      	movs	r2, #16
 8001e44:	431a      	orrs	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	659a      	str	r2, [r3, #88]	; 0x58
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e4e:	2201      	movs	r2, #1
 8001e50:	431a      	orrs	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e006      	b.n	8001e68 <ADC_ConversionStop+0x82>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	2204      	movs	r2, #4
 8001e62:	4013      	ands	r3, r2
 8001e64:	d1e4      	bne.n	8001e30 <ADC_ConversionStop+0x4a>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	0018      	movs	r0, r3
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	b004      	add	sp, #16
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e7c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e82:	2250      	movs	r2, #80	; 0x50
 8001e84:	4013      	ands	r3, r2
 8001e86:	d140      	bne.n	8001f0a <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e8c:	2280      	movs	r2, #128	; 0x80
 8001e8e:	0092      	lsls	r2, r2, #2
 8001e90:	431a      	orrs	r2, r3
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68da      	ldr	r2, [r3, #12]
 8001e9c:	23c0      	movs	r3, #192	; 0xc0
 8001e9e:	011b      	lsls	r3, r3, #4
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d12d      	bne.n	8001f00 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d129      	bne.n	8001f00 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2208      	movs	r2, #8
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	2b08      	cmp	r3, #8
 8001eb8:	d122      	bne.n	8001f00 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	2204      	movs	r2, #4
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d110      	bne.n	8001ee8 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	6852      	ldr	r2, [r2, #4]
 8001ed0:	210c      	movs	r1, #12
 8001ed2:	438a      	bics	r2, r1
 8001ed4:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eda:	4a11      	ldr	r2, [pc, #68]	; (8001f20 <ADC_DMAConvCplt+0xb0>)
 8001edc:	4013      	ands	r3, r2
 8001ede:	2201      	movs	r2, #1
 8001ee0:	431a      	orrs	r2, r3
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	659a      	str	r2, [r3, #88]	; 0x58
 8001ee6:	e00b      	b.n	8001f00 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eec:	2220      	movs	r2, #32
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	659a      	str	r2, [r3, #88]	; 0x58
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef8:	2201      	movs	r2, #1
 8001efa:	431a      	orrs	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	65da      	str	r2, [r3, #92]	; 0x5c
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	0018      	movs	r0, r3
 8001f04:	f7ff fe12 	bl	8001b2c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001f08:	e005      	b.n	8001f16 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	0010      	movs	r0, r2
 8001f14:	4798      	blx	r3
}
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	b004      	add	sp, #16
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	46c0      	nop			; (mov r8, r8)
 8001f20:	fffffefe 	.word	0xfffffefe

08001f24 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f30:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	0018      	movs	r0, r3
 8001f36:	f7ff fe01 	bl	8001b3c <HAL_ADC_ConvHalfCpltCallback>
}
 8001f3a:	46c0      	nop			; (mov r8, r8)
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	b004      	add	sp, #16
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b084      	sub	sp, #16
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f4e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f54:	2240      	movs	r2, #64	; 0x40
 8001f56:	431a      	orrs	r2, r3
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f60:	2204      	movs	r2, #4
 8001f62:	431a      	orrs	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	0018      	movs	r0, r3
 8001f6c:	f7ff fdee 	bl	8001b4c <HAL_ADC_ErrorCallback>
}
 8001f70:	46c0      	nop			; (mov r8, r8)
 8001f72:	46bd      	mov	sp, r7
 8001f74:	b004      	add	sp, #16
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond : delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001f80:	4b0a      	ldr	r3, [pc, #40]	; (8001fac <ADC_DelayMicroSecond+0x34>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	490a      	ldr	r1, [pc, #40]	; (8001fb0 <ADC_DelayMicroSecond+0x38>)
 8001f86:	0018      	movs	r0, r3
 8001f88:	f7fe f8be 	bl	8000108 <__udivsi3>
 8001f8c:	0003      	movs	r3, r0
 8001f8e:	001a      	movs	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4353      	muls	r3, r2
 8001f94:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8001f96:	e002      	b.n	8001f9e <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d1f9      	bne.n	8001f98 <ADC_DelayMicroSecond+0x20>
  } 
}
 8001fa4:	46c0      	nop			; (mov r8, r8)
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	b004      	add	sp, #16
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	20000004 	.word	0x20000004
 8001fb0:	000f4240 	.word	0x000f4240

08001fb4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	0002      	movs	r2, r0
 8001fbc:	1dfb      	adds	r3, r7, #7
 8001fbe:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001fc0:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <NVIC_EnableIRQ+0x28>)
 8001fc2:	1dfa      	adds	r2, r7, #7
 8001fc4:	7812      	ldrb	r2, [r2, #0]
 8001fc6:	0011      	movs	r1, r2
 8001fc8:	221f      	movs	r2, #31
 8001fca:	400a      	ands	r2, r1
 8001fcc:	2101      	movs	r1, #1
 8001fce:	4091      	lsls	r1, r2
 8001fd0:	000a      	movs	r2, r1
 8001fd2:	601a      	str	r2, [r3, #0]
}
 8001fd4:	46c0      	nop			; (mov r8, r8)
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	b002      	add	sp, #8
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	e000e100 	.word	0xe000e100

08001fe0 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	0002      	movs	r2, r0
 8001fe8:	1dfb      	adds	r3, r7, #7
 8001fea:	701a      	strb	r2, [r3, #0]
  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001fec:	4907      	ldr	r1, [pc, #28]	; (800200c <NVIC_DisableIRQ+0x2c>)
 8001fee:	1dfb      	adds	r3, r7, #7
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	001a      	movs	r2, r3
 8001ff4:	231f      	movs	r3, #31
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	409a      	lsls	r2, r3
 8001ffc:	0013      	movs	r3, r2
 8001ffe:	2280      	movs	r2, #128	; 0x80
 8002000:	508b      	str	r3, [r1, r2]
}
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	46bd      	mov	sp, r7
 8002006:	b002      	add	sp, #8
 8002008:	bd80      	pop	{r7, pc}
 800200a:	46c0      	nop			; (mov r8, r8)
 800200c:	e000e100 	.word	0xe000e100

08002010 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002010:	b5b0      	push	{r4, r5, r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	0002      	movs	r2, r0
 8002018:	6039      	str	r1, [r7, #0]
 800201a:	1dfb      	adds	r3, r7, #7
 800201c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800201e:	1dfb      	adds	r3, r7, #7
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b7f      	cmp	r3, #127	; 0x7f
 8002024:	d932      	bls.n	800208c <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002026:	4c2f      	ldr	r4, [pc, #188]	; (80020e4 <NVIC_SetPriority+0xd4>)
 8002028:	1dfb      	adds	r3, r7, #7
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	001a      	movs	r2, r3
 800202e:	230f      	movs	r3, #15
 8002030:	4013      	ands	r3, r2
 8002032:	3b08      	subs	r3, #8
 8002034:	0899      	lsrs	r1, r3, #2
 8002036:	4a2b      	ldr	r2, [pc, #172]	; (80020e4 <NVIC_SetPriority+0xd4>)
 8002038:	1dfb      	adds	r3, r7, #7
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	0018      	movs	r0, r3
 800203e:	230f      	movs	r3, #15
 8002040:	4003      	ands	r3, r0
 8002042:	3b08      	subs	r3, #8
 8002044:	089b      	lsrs	r3, r3, #2
 8002046:	3306      	adds	r3, #6
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	18d3      	adds	r3, r2, r3
 800204c:	3304      	adds	r3, #4
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	1dfa      	adds	r2, r7, #7
 8002052:	7812      	ldrb	r2, [r2, #0]
 8002054:	0010      	movs	r0, r2
 8002056:	2203      	movs	r2, #3
 8002058:	4002      	ands	r2, r0
 800205a:	00d2      	lsls	r2, r2, #3
 800205c:	20ff      	movs	r0, #255	; 0xff
 800205e:	4090      	lsls	r0, r2
 8002060:	0002      	movs	r2, r0
 8002062:	43d2      	mvns	r2, r2
 8002064:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	019b      	lsls	r3, r3, #6
 800206a:	20ff      	movs	r0, #255	; 0xff
 800206c:	4018      	ands	r0, r3
 800206e:	1dfb      	adds	r3, r7, #7
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	001d      	movs	r5, r3
 8002074:	2303      	movs	r3, #3
 8002076:	402b      	ands	r3, r5
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	4098      	lsls	r0, r3
 800207c:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800207e:	431a      	orrs	r2, r3
 8002080:	1d8b      	adds	r3, r1, #6
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	18e3      	adds	r3, r4, r3
 8002086:	3304      	adds	r3, #4
 8002088:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800208a:	e027      	b.n	80020dc <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800208c:	4c16      	ldr	r4, [pc, #88]	; (80020e8 <NVIC_SetPriority+0xd8>)
 800208e:	1dfb      	adds	r3, r7, #7
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	b25b      	sxtb	r3, r3
 8002094:	089b      	lsrs	r3, r3, #2
 8002096:	4914      	ldr	r1, [pc, #80]	; (80020e8 <NVIC_SetPriority+0xd8>)
 8002098:	1dfa      	adds	r2, r7, #7
 800209a:	7812      	ldrb	r2, [r2, #0]
 800209c:	b252      	sxtb	r2, r2
 800209e:	0892      	lsrs	r2, r2, #2
 80020a0:	32c0      	adds	r2, #192	; 0xc0
 80020a2:	0092      	lsls	r2, r2, #2
 80020a4:	5852      	ldr	r2, [r2, r1]
 80020a6:	1df9      	adds	r1, r7, #7
 80020a8:	7809      	ldrb	r1, [r1, #0]
 80020aa:	0008      	movs	r0, r1
 80020ac:	2103      	movs	r1, #3
 80020ae:	4001      	ands	r1, r0
 80020b0:	00c9      	lsls	r1, r1, #3
 80020b2:	20ff      	movs	r0, #255	; 0xff
 80020b4:	4088      	lsls	r0, r1
 80020b6:	0001      	movs	r1, r0
 80020b8:	43c9      	mvns	r1, r1
 80020ba:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020bc:	683a      	ldr	r2, [r7, #0]
 80020be:	0192      	lsls	r2, r2, #6
 80020c0:	20ff      	movs	r0, #255	; 0xff
 80020c2:	4010      	ands	r0, r2
 80020c4:	1dfa      	adds	r2, r7, #7
 80020c6:	7812      	ldrb	r2, [r2, #0]
 80020c8:	0015      	movs	r5, r2
 80020ca:	2203      	movs	r2, #3
 80020cc:	402a      	ands	r2, r5
 80020ce:	00d2      	lsls	r2, r2, #3
 80020d0:	4090      	lsls	r0, r2
 80020d2:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020d4:	430a      	orrs	r2, r1
 80020d6:	33c0      	adds	r3, #192	; 0xc0
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	511a      	str	r2, [r3, r4]
}
 80020dc:	46c0      	nop			; (mov r8, r8)
 80020de:	46bd      	mov	sp, r7
 80020e0:	b002      	add	sp, #8
 80020e2:	bdb0      	pop	{r4, r5, r7, pc}
 80020e4:	e000ed00 	.word	0xe000ed00
 80020e8:	e000e100 	.word	0xe000e100

080020ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	4a0c      	ldr	r2, [pc, #48]	; (800212c <SysTick_Config+0x40>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d901      	bls.n	8002102 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020fe:	2301      	movs	r3, #1
 8002100:	e010      	b.n	8002124 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002102:	4b0b      	ldr	r3, [pc, #44]	; (8002130 <SysTick_Config+0x44>)
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	3a01      	subs	r2, #1
 8002108:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800210a:	2301      	movs	r3, #1
 800210c:	425b      	negs	r3, r3
 800210e:	2103      	movs	r1, #3
 8002110:	0018      	movs	r0, r3
 8002112:	f7ff ff7d 	bl	8002010 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002116:	4b06      	ldr	r3, [pc, #24]	; (8002130 <SysTick_Config+0x44>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800211c:	4b04      	ldr	r3, [pc, #16]	; (8002130 <SysTick_Config+0x44>)
 800211e:	2207      	movs	r2, #7
 8002120:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002122:	2300      	movs	r3, #0
}
 8002124:	0018      	movs	r0, r3
 8002126:	46bd      	mov	sp, r7
 8002128:	b002      	add	sp, #8
 800212a:	bd80      	pop	{r7, pc}
 800212c:	00ffffff 	.word	0x00ffffff
 8002130:	e000e010 	.word	0xe000e010

08002134 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	60b9      	str	r1, [r7, #8]
 800213c:	607a      	str	r2, [r7, #4]
 800213e:	230f      	movs	r3, #15
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	1c02      	adds	r2, r0, #0
 8002144:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	230f      	movs	r3, #15
 800214a:	18fb      	adds	r3, r7, r3
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	b25b      	sxtb	r3, r3
 8002150:	0011      	movs	r1, r2
 8002152:	0018      	movs	r0, r3
 8002154:	f7ff ff5c 	bl	8002010 <NVIC_SetPriority>
}
 8002158:	46c0      	nop			; (mov r8, r8)
 800215a:	46bd      	mov	sp, r7
 800215c:	b004      	add	sp, #16
 800215e:	bd80      	pop	{r7, pc}

08002160 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	0002      	movs	r2, r0
 8002168:	1dfb      	adds	r3, r7, #7
 800216a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800216c:	1dfb      	adds	r3, r7, #7
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	b25b      	sxtb	r3, r3
 8002172:	0018      	movs	r0, r3
 8002174:	f7ff ff1e 	bl	8001fb4 <NVIC_EnableIRQ>
}
 8002178:	46c0      	nop			; (mov r8, r8)
 800217a:	46bd      	mov	sp, r7
 800217c:	b002      	add	sp, #8
 800217e:	bd80      	pop	{r7, pc}

08002180 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	0002      	movs	r2, r0
 8002188:	1dfb      	adds	r3, r7, #7
 800218a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800218c:	1dfb      	adds	r3, r7, #7
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	b25b      	sxtb	r3, r3
 8002192:	0018      	movs	r0, r3
 8002194:	f7ff ff24 	bl	8001fe0 <NVIC_DisableIRQ>
}
 8002198:	46c0      	nop			; (mov r8, r8)
 800219a:	46bd      	mov	sp, r7
 800219c:	b002      	add	sp, #8
 800219e:	bd80      	pop	{r7, pc}

080021a0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	0018      	movs	r0, r3
 80021ac:	f7ff ff9e 	bl	80020ec <SysTick_Config>
 80021b0:	0003      	movs	r3, r0
}
 80021b2:	0018      	movs	r0, r3
 80021b4:	46bd      	mov	sp, r7
 80021b6:	b002      	add	sp, #8
 80021b8:	bd80      	pop	{r7, pc}
	...

080021bc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d106      	bne.n	80021d8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80021ca:	4b08      	ldr	r3, [pc, #32]	; (80021ec <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80021cc:	4a07      	ldr	r2, [pc, #28]	; (80021ec <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80021ce:	6812      	ldr	r2, [r2, #0]
 80021d0:	2104      	movs	r1, #4
 80021d2:	430a      	orrs	r2, r1
 80021d4:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80021d6:	e005      	b.n	80021e4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80021d8:	4b04      	ldr	r3, [pc, #16]	; (80021ec <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80021da:	4a04      	ldr	r2, [pc, #16]	; (80021ec <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80021dc:	6812      	ldr	r2, [r2, #0]
 80021de:	2104      	movs	r1, #4
 80021e0:	438a      	bics	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]
}
 80021e4:	46c0      	nop			; (mov r8, r8)
 80021e6:	46bd      	mov	sp, r7
 80021e8:	b002      	add	sp, #8
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	e000e010 	.word	0xe000e010

080021f0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80021f4:	f000 f803 	bl	80021fe <HAL_SYSTICK_Callback>
}
 80021f8:	46c0      	nop			; (mov r8, r8)
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80021fe:	b580      	push	{r7, lr}
 8002200:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002202:	46c0      	nop			; (mov r8, r8)
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002210:	2300      	movs	r3, #0
 8002212:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e0bf      	b.n	800239e <HAL_DMA_Init+0x196>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2225      	movs	r2, #37	; 0x25
 8002222:	5c9b      	ldrb	r3, [r3, r2]
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d103      	bne.n	8002232 <HAL_DMA_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2224      	movs	r2, #36	; 0x24
 800222e:	2100      	movs	r1, #0
 8002230:	5499      	strb	r1, [r3, r2]
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2225      	movs	r2, #37	; 0x25
 8002236:	2102      	movs	r1, #2
 8002238:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	4a58      	ldr	r2, [pc, #352]	; (80023a8 <HAL_DMA_Init+0x1a0>)
 8002246:	4013      	ands	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002252:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	691b      	ldr	r3, [r3, #16]
 8002258:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800225e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800226a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	4313      	orrs	r3, r2
 8002276:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68fa      	ldr	r2, [r7, #12]
 800227e:	601a      	str	r2, [r3, #0]
  
  /* Write to DMA channel selection register */
  if (hdma->Instance == DMA1_Channel1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a49      	ldr	r2, [pc, #292]	; (80023ac <HAL_DMA_Init+0x1a4>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d10d      	bne.n	80022a6 <HAL_DMA_Init+0x9e>
  {
    /*Reset request selection for DMA1 Channel1*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C1S;
 800228a:	4b49      	ldr	r3, [pc, #292]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 800228c:	4a48      	ldr	r2, [pc, #288]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 800228e:	6812      	ldr	r2, [r2, #0]
 8002290:	210f      	movs	r1, #15
 8002292:	438a      	bics	r2, r1
 8002294:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel1 */
    DMA1_CSELR->CSELR |= hdma->Init.Request;
 8002296:	4a46      	ldr	r2, [pc, #280]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002298:	4b45      	ldr	r3, [pc, #276]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 800229a:	6819      	ldr	r1, [r3, #0]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	430b      	orrs	r3, r1
 80022a2:	6013      	str	r3, [r2, #0]
 80022a4:	e076      	b.n	8002394 <HAL_DMA_Init+0x18c>
  }
  else if (hdma->Instance == DMA1_Channel2)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a42      	ldr	r2, [pc, #264]	; (80023b4 <HAL_DMA_Init+0x1ac>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d10e      	bne.n	80022ce <HAL_DMA_Init+0xc6>
  {
    /*Reset request selection for DMA1 Channel2*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C2S;
 80022b0:	4b3f      	ldr	r3, [pc, #252]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 80022b2:	4a3f      	ldr	r2, [pc, #252]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 80022b4:	6812      	ldr	r2, [r2, #0]
 80022b6:	21f0      	movs	r1, #240	; 0xf0
 80022b8:	438a      	bics	r2, r1
 80022ba:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel2 */
    DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << 4U);
 80022bc:	4a3c      	ldr	r2, [pc, #240]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 80022be:	4b3c      	ldr	r3, [pc, #240]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 80022c0:	6819      	ldr	r1, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	011b      	lsls	r3, r3, #4
 80022c8:	430b      	orrs	r3, r1
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	e062      	b.n	8002394 <HAL_DMA_Init+0x18c>
  }
  else if (hdma->Instance == DMA1_Channel3)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a39      	ldr	r2, [pc, #228]	; (80023b8 <HAL_DMA_Init+0x1b0>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d10e      	bne.n	80022f6 <HAL_DMA_Init+0xee>
  {
    /*Reset request selection for DMA1 Channel3*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C3S;
 80022d8:	4b35      	ldr	r3, [pc, #212]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 80022da:	4a35      	ldr	r2, [pc, #212]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	4937      	ldr	r1, [pc, #220]	; (80023bc <HAL_DMA_Init+0x1b4>)
 80022e0:	400a      	ands	r2, r1
 80022e2:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel3 */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 8U);
 80022e4:	4a32      	ldr	r2, [pc, #200]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 80022e6:	4b32      	ldr	r3, [pc, #200]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 80022e8:	6819      	ldr	r1, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	021b      	lsls	r3, r3, #8
 80022f0:	430b      	orrs	r3, r1
 80022f2:	6013      	str	r3, [r2, #0]
 80022f4:	e04e      	b.n	8002394 <HAL_DMA_Init+0x18c>
  }
  else if (hdma->Instance == DMA1_Channel4)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a31      	ldr	r2, [pc, #196]	; (80023c0 <HAL_DMA_Init+0x1b8>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d10e      	bne.n	800231e <HAL_DMA_Init+0x116>
  {
    /*Reset request selection for DMA1 Channel4*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C4S;
 8002300:	4b2b      	ldr	r3, [pc, #172]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002302:	4a2b      	ldr	r2, [pc, #172]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	492f      	ldr	r1, [pc, #188]	; (80023c4 <HAL_DMA_Init+0x1bc>)
 8002308:	400a      	ands	r2, r1
 800230a:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel4 */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 12U);
 800230c:	4a28      	ldr	r2, [pc, #160]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 800230e:	4b28      	ldr	r3, [pc, #160]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002310:	6819      	ldr	r1, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	031b      	lsls	r3, r3, #12
 8002318:	430b      	orrs	r3, r1
 800231a:	6013      	str	r3, [r2, #0]
 800231c:	e03a      	b.n	8002394 <HAL_DMA_Init+0x18c>
  }
  else if (hdma->Instance == DMA1_Channel5)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a29      	ldr	r2, [pc, #164]	; (80023c8 <HAL_DMA_Init+0x1c0>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d10e      	bne.n	8002346 <HAL_DMA_Init+0x13e>
  {
    /*Reset request selection for DMA1 Channel5*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C5S;
 8002328:	4b21      	ldr	r3, [pc, #132]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 800232a:	4a21      	ldr	r2, [pc, #132]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 800232c:	6812      	ldr	r2, [r2, #0]
 800232e:	4927      	ldr	r1, [pc, #156]	; (80023cc <HAL_DMA_Init+0x1c4>)
 8002330:	400a      	ands	r2, r1
 8002332:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel5 */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 16U);
 8002334:	4a1e      	ldr	r2, [pc, #120]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002336:	4b1e      	ldr	r3, [pc, #120]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002338:	6819      	ldr	r1, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	041b      	lsls	r3, r3, #16
 8002340:	430b      	orrs	r3, r1
 8002342:	6013      	str	r3, [r2, #0]
 8002344:	e026      	b.n	8002394 <HAL_DMA_Init+0x18c>
  }
#if !defined (STM32L011xx) && !defined (STM32L021xx)
  else if (hdma->Instance == DMA1_Channel6)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a21      	ldr	r2, [pc, #132]	; (80023d0 <HAL_DMA_Init+0x1c8>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d10e      	bne.n	800236e <HAL_DMA_Init+0x166>
  {
    /*Reset request selection for DMA1 Channel6*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C6S;
 8002350:	4b17      	ldr	r3, [pc, #92]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002352:	4a17      	ldr	r2, [pc, #92]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002354:	6812      	ldr	r2, [r2, #0]
 8002356:	491f      	ldr	r1, [pc, #124]	; (80023d4 <HAL_DMA_Init+0x1cc>)
 8002358:	400a      	ands	r2, r1
 800235a:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel6 */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 20U);
 800235c:	4a14      	ldr	r2, [pc, #80]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 800235e:	4b14      	ldr	r3, [pc, #80]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002360:	6819      	ldr	r1, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	051b      	lsls	r3, r3, #20
 8002368:	430b      	orrs	r3, r1
 800236a:	6013      	str	r3, [r2, #0]
 800236c:	e012      	b.n	8002394 <HAL_DMA_Init+0x18c>
  }
  else if (hdma->Instance == DMA1_Channel7)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a19      	ldr	r2, [pc, #100]	; (80023d8 <HAL_DMA_Init+0x1d0>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d10d      	bne.n	8002394 <HAL_DMA_Init+0x18c>
  {
    /*Reset request selection for DMA1 Channel7*/
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C7S;
 8002378:	4b0d      	ldr	r3, [pc, #52]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 800237a:	4a0d      	ldr	r2, [pc, #52]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	4917      	ldr	r1, [pc, #92]	; (80023dc <HAL_DMA_Init+0x1d4>)
 8002380:	400a      	ands	r2, r1
 8002382:	601a      	str	r2, [r3, #0]
    
    /* Configure request selection for DMA1 Channel7 */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 24U);
 8002384:	4a0a      	ldr	r2, [pc, #40]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002386:	4b0a      	ldr	r3, [pc, #40]	; (80023b0 <HAL_DMA_Init+0x1a8>)
 8002388:	6819      	ldr	r1, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	061b      	lsls	r3, r3, #24
 8002390:	430b      	orrs	r3, r1
 8002392:	6013      	str	r3, [r2, #0]
  }
#endif   
  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2225      	movs	r2, #37	; 0x25
 8002398:	2101      	movs	r1, #1
 800239a:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}  
 800239e:	0018      	movs	r0, r3
 80023a0:	46bd      	mov	sp, r7
 80023a2:	b004      	add	sp, #16
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	46c0      	nop			; (mov r8, r8)
 80023a8:	ffffc00f 	.word	0xffffc00f
 80023ac:	40020008 	.word	0x40020008
 80023b0:	400200a8 	.word	0x400200a8
 80023b4:	4002001c 	.word	0x4002001c
 80023b8:	40020030 	.word	0x40020030
 80023bc:	fffff0ff 	.word	0xfffff0ff
 80023c0:	40020044 	.word	0x40020044
 80023c4:	ffff0fff 	.word	0xffff0fff
 80023c8:	40020058 	.word	0x40020058
 80023cc:	fff0ffff 	.word	0xfff0ffff
 80023d0:	4002006c 	.word	0x4002006c
 80023d4:	ff0fffff 	.word	0xff0fffff
 80023d8:	40020080 	.word	0x40020080
 80023dc:	f0ffffff 	.word	0xf0ffffff

080023e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
 80023ec:	603b      	str	r3, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdma);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2224      	movs	r2, #36	; 0x24
 80023f2:	5c9b      	ldrb	r3, [r3, r2]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d101      	bne.n	80023fc <HAL_DMA_Start_IT+0x1c>
 80023f8:	2302      	movs	r3, #2
 80023fa:	e036      	b.n	800246a <HAL_DMA_Start_IT+0x8a>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2224      	movs	r2, #36	; 0x24
 8002400:	2101      	movs	r1, #1
 8002402:	5499      	strb	r1, [r3, r2]

  /* Change DMA peripheral state */  
  hdma->State = HAL_DMA_STATE_BUSY;  
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2225      	movs	r2, #37	; 0x25
 8002408:	2102      	movs	r1, #2
 800240a:	5499      	strb	r1, [r3, r2]

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68fa      	ldr	r2, [r7, #12]
 8002412:	6812      	ldr	r2, [r2, #0]
 8002414:	6812      	ldr	r2, [r2, #0]
 8002416:	2101      	movs	r1, #1
 8002418:	438a      	bics	r2, r1
 800241a:	601a      	str	r2, [r3, #0]
  
  /* Configure the source, destination address and the data length */  
  DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	68b9      	ldr	r1, [r7, #8]
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 fa4e 	bl	80028c4 <DMA_SetConfig>
  
  /* Enable the transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	6812      	ldr	r2, [r2, #0]
 8002430:	6812      	ldr	r2, [r2, #0]
 8002432:	2102      	movs	r1, #2
 8002434:	430a      	orrs	r2, r1
 8002436:	601a      	str	r2, [r3, #0]

  /* Enable the Half transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	6812      	ldr	r2, [r2, #0]
 8002440:	6812      	ldr	r2, [r2, #0]
 8002442:	2104      	movs	r1, #4
 8002444:	430a      	orrs	r2, r1
 8002446:	601a      	str	r2, [r3, #0]

  /* Enable the transfer Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68fa      	ldr	r2, [r7, #12]
 800244e:	6812      	ldr	r2, [r2, #0]
 8002450:	6812      	ldr	r2, [r2, #0]
 8002452:	2108      	movs	r1, #8
 8002454:	430a      	orrs	r2, r1
 8002456:	601a      	str	r2, [r3, #0]
  
   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);   
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68fa      	ldr	r2, [r7, #12]
 800245e:	6812      	ldr	r2, [r2, #0]
 8002460:	6812      	ldr	r2, [r2, #0]
 8002462:	2101      	movs	r1, #1
 8002464:	430a      	orrs	r2, r1
 8002466:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;    
 8002468:	2300      	movs	r3, #0
} 
 800246a:	0018      	movs	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	b004      	add	sp, #16
 8002470:	bd80      	pop	{r7, pc}

08002472 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b084      	sub	sp, #16
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800247a:	2300      	movs	r3, #0
 800247c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6812      	ldr	r2, [r2, #0]
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	2101      	movs	r1, #1
 800248a:	438a      	bics	r2, r1
 800248c:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 800248e:	f7ff f8b5 	bl	80015fc <HAL_GetTick>
 8002492:	0003      	movs	r3, r0
 8002494:	60fb      	str	r3, [r7, #12]
  
  /* Check if the DMA Channel is effectively disabled */
  while((hdma->Instance->CCR & DMA_CCR_EN) != 0U) 
 8002496:	e018      	b.n	80024ca <HAL_DMA_Abort+0x58>
  {
    /* Check for the Timeout */
    if( (HAL_GetTick()  - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002498:	f7ff f8b0 	bl	80015fc <HAL_GetTick>
 800249c:	0002      	movs	r2, r0
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	1ad2      	subs	r2, r2, r3
 80024a2:	23fa      	movs	r3, #250	; 0xfa
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d90f      	bls.n	80024ca <HAL_DMA_Abort+0x58>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ae:	2220      	movs	r2, #32
 80024b0:	431a      	orrs	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2224      	movs	r2, #36	; 0x24
 80024ba:	2100      	movs	r1, #0
 80024bc:	5499      	strb	r1, [r3, r2]
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2225      	movs	r2, #37	; 0x25
 80024c2:	2103      	movs	r1, #3
 80024c4:	5499      	strb	r1, [r3, r2]
      
      return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e00e      	b.n	80024e8 <HAL_DMA_Abort+0x76>
  while((hdma->Instance->CCR & DMA_CCR_EN) != 0U) 
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2201      	movs	r2, #1
 80024d2:	4013      	ands	r3, r2
 80024d4:	d1e0      	bne.n	8002498 <HAL_DMA_Abort+0x26>
    }
  }
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2224      	movs	r2, #36	; 0x24
 80024da:	2100      	movs	r1, #0
 80024dc:	5499      	strb	r1, [r3, r2]
  
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2225      	movs	r2, #37	; 0x25
 80024e2:	2101      	movs	r1, #1
 80024e4:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK; 
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	0018      	movs	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b004      	add	sp, #16
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{        
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 80024f8:	4bb0      	ldr	r3, [pc, #704]	; (80027bc <HAL_DMA_IRQHandler+0x2cc>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	0019      	movs	r1, r3
 8002502:	4baf      	ldr	r3, [pc, #700]	; (80027c0 <HAL_DMA_IRQHandler+0x2d0>)
 8002504:	4299      	cmp	r1, r3
 8002506:	d02e      	beq.n	8002566 <HAL_DMA_IRQHandler+0x76>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	0019      	movs	r1, r3
 800250e:	4bad      	ldr	r3, [pc, #692]	; (80027c4 <HAL_DMA_IRQHandler+0x2d4>)
 8002510:	4299      	cmp	r1, r3
 8002512:	d026      	beq.n	8002562 <HAL_DMA_IRQHandler+0x72>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	0019      	movs	r1, r3
 800251a:	4bab      	ldr	r3, [pc, #684]	; (80027c8 <HAL_DMA_IRQHandler+0x2d8>)
 800251c:	4299      	cmp	r1, r3
 800251e:	d01d      	beq.n	800255c <HAL_DMA_IRQHandler+0x6c>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	0019      	movs	r1, r3
 8002526:	4ba9      	ldr	r3, [pc, #676]	; (80027cc <HAL_DMA_IRQHandler+0x2dc>)
 8002528:	4299      	cmp	r1, r3
 800252a:	d014      	beq.n	8002556 <HAL_DMA_IRQHandler+0x66>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	0019      	movs	r1, r3
 8002532:	4ba7      	ldr	r3, [pc, #668]	; (80027d0 <HAL_DMA_IRQHandler+0x2e0>)
 8002534:	4299      	cmp	r1, r3
 8002536:	d00b      	beq.n	8002550 <HAL_DMA_IRQHandler+0x60>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	0019      	movs	r1, r3
 800253e:	4ba5      	ldr	r3, [pc, #660]	; (80027d4 <HAL_DMA_IRQHandler+0x2e4>)
 8002540:	4299      	cmp	r1, r3
 8002542:	d102      	bne.n	800254a <HAL_DMA_IRQHandler+0x5a>
 8002544:	2380      	movs	r3, #128	; 0x80
 8002546:	041b      	lsls	r3, r3, #16
 8002548:	e00e      	b.n	8002568 <HAL_DMA_IRQHandler+0x78>
 800254a:	2380      	movs	r3, #128	; 0x80
 800254c:	051b      	lsls	r3, r3, #20
 800254e:	e00b      	b.n	8002568 <HAL_DMA_IRQHandler+0x78>
 8002550:	2380      	movs	r3, #128	; 0x80
 8002552:	031b      	lsls	r3, r3, #12
 8002554:	e008      	b.n	8002568 <HAL_DMA_IRQHandler+0x78>
 8002556:	2380      	movs	r3, #128	; 0x80
 8002558:	021b      	lsls	r3, r3, #8
 800255a:	e005      	b.n	8002568 <HAL_DMA_IRQHandler+0x78>
 800255c:	2380      	movs	r3, #128	; 0x80
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	e002      	b.n	8002568 <HAL_DMA_IRQHandler+0x78>
 8002562:	2380      	movs	r3, #128	; 0x80
 8002564:	e000      	b.n	8002568 <HAL_DMA_IRQHandler+0x78>
 8002566:	2308      	movs	r3, #8
 8002568:	4013      	ands	r3, r2
 800256a:	d05c      	beq.n	8002626 <HAL_DMA_IRQHandler+0x136>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2208      	movs	r2, #8
 8002574:	4013      	ands	r3, r2
 8002576:	d056      	beq.n	8002626 <HAL_DMA_IRQHandler+0x136>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	6812      	ldr	r2, [r2, #0]
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	2108      	movs	r1, #8
 8002584:	438a      	bics	r2, r1
 8002586:	601a      	str	r2, [r3, #0]
    
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8002588:	4a8c      	ldr	r2, [pc, #560]	; (80027bc <HAL_DMA_IRQHandler+0x2cc>)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	0019      	movs	r1, r3
 8002590:	4b8b      	ldr	r3, [pc, #556]	; (80027c0 <HAL_DMA_IRQHandler+0x2d0>)
 8002592:	4299      	cmp	r1, r3
 8002594:	d02e      	beq.n	80025f4 <HAL_DMA_IRQHandler+0x104>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	0019      	movs	r1, r3
 800259c:	4b89      	ldr	r3, [pc, #548]	; (80027c4 <HAL_DMA_IRQHandler+0x2d4>)
 800259e:	4299      	cmp	r1, r3
 80025a0:	d026      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x100>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	0019      	movs	r1, r3
 80025a8:	4b87      	ldr	r3, [pc, #540]	; (80027c8 <HAL_DMA_IRQHandler+0x2d8>)
 80025aa:	4299      	cmp	r1, r3
 80025ac:	d01d      	beq.n	80025ea <HAL_DMA_IRQHandler+0xfa>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	0019      	movs	r1, r3
 80025b4:	4b85      	ldr	r3, [pc, #532]	; (80027cc <HAL_DMA_IRQHandler+0x2dc>)
 80025b6:	4299      	cmp	r1, r3
 80025b8:	d014      	beq.n	80025e4 <HAL_DMA_IRQHandler+0xf4>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	0019      	movs	r1, r3
 80025c0:	4b83      	ldr	r3, [pc, #524]	; (80027d0 <HAL_DMA_IRQHandler+0x2e0>)
 80025c2:	4299      	cmp	r1, r3
 80025c4:	d00b      	beq.n	80025de <HAL_DMA_IRQHandler+0xee>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	0019      	movs	r1, r3
 80025cc:	4b81      	ldr	r3, [pc, #516]	; (80027d4 <HAL_DMA_IRQHandler+0x2e4>)
 80025ce:	4299      	cmp	r1, r3
 80025d0:	d102      	bne.n	80025d8 <HAL_DMA_IRQHandler+0xe8>
 80025d2:	2380      	movs	r3, #128	; 0x80
 80025d4:	041b      	lsls	r3, r3, #16
 80025d6:	e00e      	b.n	80025f6 <HAL_DMA_IRQHandler+0x106>
 80025d8:	2380      	movs	r3, #128	; 0x80
 80025da:	051b      	lsls	r3, r3, #20
 80025dc:	e00b      	b.n	80025f6 <HAL_DMA_IRQHandler+0x106>
 80025de:	2380      	movs	r3, #128	; 0x80
 80025e0:	031b      	lsls	r3, r3, #12
 80025e2:	e008      	b.n	80025f6 <HAL_DMA_IRQHandler+0x106>
 80025e4:	2380      	movs	r3, #128	; 0x80
 80025e6:	021b      	lsls	r3, r3, #8
 80025e8:	e005      	b.n	80025f6 <HAL_DMA_IRQHandler+0x106>
 80025ea:	2380      	movs	r3, #128	; 0x80
 80025ec:	011b      	lsls	r3, r3, #4
 80025ee:	e002      	b.n	80025f6 <HAL_DMA_IRQHandler+0x106>
 80025f0:	2380      	movs	r3, #128	; 0x80
 80025f2:	e000      	b.n	80025f6 <HAL_DMA_IRQHandler+0x106>
 80025f4:	2308      	movs	r3, #8
 80025f6:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025fc:	2201      	movs	r2, #1
 80025fe:	431a      	orrs	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;    
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2225      	movs	r2, #37	; 0x25
 8002608:	2104      	movs	r1, #4
 800260a:	5499      	strb	r1, [r3, r2]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2224      	movs	r2, #36	; 0x24
 8002610:	2100      	movs	r1, #0
 8002612:	5499      	strb	r1, [r3, r2]
    
      if (hdma->XferErrorCallback != NULL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002618:	2b00      	cmp	r3, #0
 800261a:	d004      	beq.n	8002626 <HAL_DMA_IRQHandler+0x136>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	0010      	movs	r0, r2
 8002624:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8002626:	4b65      	ldr	r3, [pc, #404]	; (80027bc <HAL_DMA_IRQHandler+0x2cc>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	0019      	movs	r1, r3
 8002630:	4b63      	ldr	r3, [pc, #396]	; (80027c0 <HAL_DMA_IRQHandler+0x2d0>)
 8002632:	4299      	cmp	r1, r3
 8002634:	d02e      	beq.n	8002694 <HAL_DMA_IRQHandler+0x1a4>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	0019      	movs	r1, r3
 800263c:	4b61      	ldr	r3, [pc, #388]	; (80027c4 <HAL_DMA_IRQHandler+0x2d4>)
 800263e:	4299      	cmp	r1, r3
 8002640:	d026      	beq.n	8002690 <HAL_DMA_IRQHandler+0x1a0>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	0019      	movs	r1, r3
 8002648:	4b5f      	ldr	r3, [pc, #380]	; (80027c8 <HAL_DMA_IRQHandler+0x2d8>)
 800264a:	4299      	cmp	r1, r3
 800264c:	d01d      	beq.n	800268a <HAL_DMA_IRQHandler+0x19a>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	0019      	movs	r1, r3
 8002654:	4b5d      	ldr	r3, [pc, #372]	; (80027cc <HAL_DMA_IRQHandler+0x2dc>)
 8002656:	4299      	cmp	r1, r3
 8002658:	d014      	beq.n	8002684 <HAL_DMA_IRQHandler+0x194>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	0019      	movs	r1, r3
 8002660:	4b5b      	ldr	r3, [pc, #364]	; (80027d0 <HAL_DMA_IRQHandler+0x2e0>)
 8002662:	4299      	cmp	r1, r3
 8002664:	d00b      	beq.n	800267e <HAL_DMA_IRQHandler+0x18e>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	0019      	movs	r1, r3
 800266c:	4b59      	ldr	r3, [pc, #356]	; (80027d4 <HAL_DMA_IRQHandler+0x2e4>)
 800266e:	4299      	cmp	r1, r3
 8002670:	d102      	bne.n	8002678 <HAL_DMA_IRQHandler+0x188>
 8002672:	2380      	movs	r3, #128	; 0x80
 8002674:	03db      	lsls	r3, r3, #15
 8002676:	e00e      	b.n	8002696 <HAL_DMA_IRQHandler+0x1a6>
 8002678:	2380      	movs	r3, #128	; 0x80
 800267a:	04db      	lsls	r3, r3, #19
 800267c:	e00b      	b.n	8002696 <HAL_DMA_IRQHandler+0x1a6>
 800267e:	2380      	movs	r3, #128	; 0x80
 8002680:	02db      	lsls	r3, r3, #11
 8002682:	e008      	b.n	8002696 <HAL_DMA_IRQHandler+0x1a6>
 8002684:	2380      	movs	r3, #128	; 0x80
 8002686:	01db      	lsls	r3, r3, #7
 8002688:	e005      	b.n	8002696 <HAL_DMA_IRQHandler+0x1a6>
 800268a:	2380      	movs	r3, #128	; 0x80
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	e002      	b.n	8002696 <HAL_DMA_IRQHandler+0x1a6>
 8002690:	2340      	movs	r3, #64	; 0x40
 8002692:	e000      	b.n	8002696 <HAL_DMA_IRQHandler+0x1a6>
 8002694:	2304      	movs	r3, #4
 8002696:	4013      	ands	r3, r2
 8002698:	d058      	beq.n	800274c <HAL_DMA_IRQHandler+0x25c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2204      	movs	r2, #4
 80026a2:	4013      	ands	r3, r2
 80026a4:	d052      	beq.n	800274c <HAL_DMA_IRQHandler+0x25c>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2220      	movs	r2, #32
 80026ae:	4013      	ands	r3, r2
 80026b0:	d107      	bne.n	80026c2 <HAL_DMA_IRQHandler+0x1d2>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	6812      	ldr	r2, [r2, #0]
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	2104      	movs	r1, #4
 80026be:	438a      	bics	r2, r1
 80026c0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80026c2:	4a3e      	ldr	r2, [pc, #248]	; (80027bc <HAL_DMA_IRQHandler+0x2cc>)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	0019      	movs	r1, r3
 80026ca:	4b3d      	ldr	r3, [pc, #244]	; (80027c0 <HAL_DMA_IRQHandler+0x2d0>)
 80026cc:	4299      	cmp	r1, r3
 80026ce:	d02e      	beq.n	800272e <HAL_DMA_IRQHandler+0x23e>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	0019      	movs	r1, r3
 80026d6:	4b3b      	ldr	r3, [pc, #236]	; (80027c4 <HAL_DMA_IRQHandler+0x2d4>)
 80026d8:	4299      	cmp	r1, r3
 80026da:	d026      	beq.n	800272a <HAL_DMA_IRQHandler+0x23a>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	0019      	movs	r1, r3
 80026e2:	4b39      	ldr	r3, [pc, #228]	; (80027c8 <HAL_DMA_IRQHandler+0x2d8>)
 80026e4:	4299      	cmp	r1, r3
 80026e6:	d01d      	beq.n	8002724 <HAL_DMA_IRQHandler+0x234>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	0019      	movs	r1, r3
 80026ee:	4b37      	ldr	r3, [pc, #220]	; (80027cc <HAL_DMA_IRQHandler+0x2dc>)
 80026f0:	4299      	cmp	r1, r3
 80026f2:	d014      	beq.n	800271e <HAL_DMA_IRQHandler+0x22e>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	0019      	movs	r1, r3
 80026fa:	4b35      	ldr	r3, [pc, #212]	; (80027d0 <HAL_DMA_IRQHandler+0x2e0>)
 80026fc:	4299      	cmp	r1, r3
 80026fe:	d00b      	beq.n	8002718 <HAL_DMA_IRQHandler+0x228>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	0019      	movs	r1, r3
 8002706:	4b33      	ldr	r3, [pc, #204]	; (80027d4 <HAL_DMA_IRQHandler+0x2e4>)
 8002708:	4299      	cmp	r1, r3
 800270a:	d102      	bne.n	8002712 <HAL_DMA_IRQHandler+0x222>
 800270c:	2380      	movs	r3, #128	; 0x80
 800270e:	03db      	lsls	r3, r3, #15
 8002710:	e00e      	b.n	8002730 <HAL_DMA_IRQHandler+0x240>
 8002712:	2380      	movs	r3, #128	; 0x80
 8002714:	04db      	lsls	r3, r3, #19
 8002716:	e00b      	b.n	8002730 <HAL_DMA_IRQHandler+0x240>
 8002718:	2380      	movs	r3, #128	; 0x80
 800271a:	02db      	lsls	r3, r3, #11
 800271c:	e008      	b.n	8002730 <HAL_DMA_IRQHandler+0x240>
 800271e:	2380      	movs	r3, #128	; 0x80
 8002720:	01db      	lsls	r3, r3, #7
 8002722:	e005      	b.n	8002730 <HAL_DMA_IRQHandler+0x240>
 8002724:	2380      	movs	r3, #128	; 0x80
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	e002      	b.n	8002730 <HAL_DMA_IRQHandler+0x240>
 800272a:	2340      	movs	r3, #64	; 0x40
 800272c:	e000      	b.n	8002730 <HAL_DMA_IRQHandler+0x240>
 800272e:	2304      	movs	r3, #4
 8002730:	6053      	str	r3, [r2, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2225      	movs	r2, #37	; 0x25
 8002736:	2105      	movs	r1, #5
 8002738:	5499      	strb	r1, [r3, r2]

      if(hdma->XferHalfCpltCallback != NULL)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	2b00      	cmp	r3, #0
 8002740:	d004      	beq.n	800274c <HAL_DMA_IRQHandler+0x25c>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	0010      	movs	r0, r2
 800274a:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 800274c:	4b1b      	ldr	r3, [pc, #108]	; (80027bc <HAL_DMA_IRQHandler+0x2cc>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	0019      	movs	r1, r3
 8002756:	4b1a      	ldr	r3, [pc, #104]	; (80027c0 <HAL_DMA_IRQHandler+0x2d0>)
 8002758:	4299      	cmp	r1, r3
 800275a:	d03d      	beq.n	80027d8 <HAL_DMA_IRQHandler+0x2e8>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	0019      	movs	r1, r3
 8002762:	4b18      	ldr	r3, [pc, #96]	; (80027c4 <HAL_DMA_IRQHandler+0x2d4>)
 8002764:	4299      	cmp	r1, r3
 8002766:	d026      	beq.n	80027b6 <HAL_DMA_IRQHandler+0x2c6>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	0019      	movs	r1, r3
 800276e:	4b16      	ldr	r3, [pc, #88]	; (80027c8 <HAL_DMA_IRQHandler+0x2d8>)
 8002770:	4299      	cmp	r1, r3
 8002772:	d01d      	beq.n	80027b0 <HAL_DMA_IRQHandler+0x2c0>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	0019      	movs	r1, r3
 800277a:	4b14      	ldr	r3, [pc, #80]	; (80027cc <HAL_DMA_IRQHandler+0x2dc>)
 800277c:	4299      	cmp	r1, r3
 800277e:	d014      	beq.n	80027aa <HAL_DMA_IRQHandler+0x2ba>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	0019      	movs	r1, r3
 8002786:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <HAL_DMA_IRQHandler+0x2e0>)
 8002788:	4299      	cmp	r1, r3
 800278a:	d00b      	beq.n	80027a4 <HAL_DMA_IRQHandler+0x2b4>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	0019      	movs	r1, r3
 8002792:	4b10      	ldr	r3, [pc, #64]	; (80027d4 <HAL_DMA_IRQHandler+0x2e4>)
 8002794:	4299      	cmp	r1, r3
 8002796:	d102      	bne.n	800279e <HAL_DMA_IRQHandler+0x2ae>
 8002798:	2380      	movs	r3, #128	; 0x80
 800279a:	039b      	lsls	r3, r3, #14
 800279c:	e01d      	b.n	80027da <HAL_DMA_IRQHandler+0x2ea>
 800279e:	2380      	movs	r3, #128	; 0x80
 80027a0:	049b      	lsls	r3, r3, #18
 80027a2:	e01a      	b.n	80027da <HAL_DMA_IRQHandler+0x2ea>
 80027a4:	2380      	movs	r3, #128	; 0x80
 80027a6:	029b      	lsls	r3, r3, #10
 80027a8:	e017      	b.n	80027da <HAL_DMA_IRQHandler+0x2ea>
 80027aa:	2380      	movs	r3, #128	; 0x80
 80027ac:	019b      	lsls	r3, r3, #6
 80027ae:	e014      	b.n	80027da <HAL_DMA_IRQHandler+0x2ea>
 80027b0:	2380      	movs	r3, #128	; 0x80
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	e011      	b.n	80027da <HAL_DMA_IRQHandler+0x2ea>
 80027b6:	2320      	movs	r3, #32
 80027b8:	e00f      	b.n	80027da <HAL_DMA_IRQHandler+0x2ea>
 80027ba:	46c0      	nop			; (mov r8, r8)
 80027bc:	40020000 	.word	0x40020000
 80027c0:	40020008 	.word	0x40020008
 80027c4:	4002001c 	.word	0x4002001c
 80027c8:	40020030 	.word	0x40020030
 80027cc:	40020044 	.word	0x40020044
 80027d0:	40020058 	.word	0x40020058
 80027d4:	4002006c 	.word	0x4002006c
 80027d8:	2302      	movs	r3, #2
 80027da:	4013      	ands	r3, r2
 80027dc:	d060      	beq.n	80028a0 <HAL_DMA_IRQHandler+0x3b0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2202      	movs	r2, #2
 80027e6:	4013      	ands	r3, r2
 80027e8:	d05a      	beq.n	80028a0 <HAL_DMA_IRQHandler+0x3b0>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2220      	movs	r2, #32
 80027f2:	4013      	ands	r3, r2
 80027f4:	d107      	bne.n	8002806 <HAL_DMA_IRQHandler+0x316>
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	6812      	ldr	r2, [r2, #0]
 80027fe:	6812      	ldr	r2, [r2, #0]
 8002800:	2102      	movs	r1, #2
 8002802:	438a      	bics	r2, r1
 8002804:	601a      	str	r2, [r3, #0]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002806:	4a28      	ldr	r2, [pc, #160]	; (80028a8 <HAL_DMA_IRQHandler+0x3b8>)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	0019      	movs	r1, r3
 800280e:	4b27      	ldr	r3, [pc, #156]	; (80028ac <HAL_DMA_IRQHandler+0x3bc>)
 8002810:	4299      	cmp	r1, r3
 8002812:	d02e      	beq.n	8002872 <HAL_DMA_IRQHandler+0x382>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	0019      	movs	r1, r3
 800281a:	4b25      	ldr	r3, [pc, #148]	; (80028b0 <HAL_DMA_IRQHandler+0x3c0>)
 800281c:	4299      	cmp	r1, r3
 800281e:	d026      	beq.n	800286e <HAL_DMA_IRQHandler+0x37e>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	0019      	movs	r1, r3
 8002826:	4b23      	ldr	r3, [pc, #140]	; (80028b4 <HAL_DMA_IRQHandler+0x3c4>)
 8002828:	4299      	cmp	r1, r3
 800282a:	d01d      	beq.n	8002868 <HAL_DMA_IRQHandler+0x378>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	0019      	movs	r1, r3
 8002832:	4b21      	ldr	r3, [pc, #132]	; (80028b8 <HAL_DMA_IRQHandler+0x3c8>)
 8002834:	4299      	cmp	r1, r3
 8002836:	d014      	beq.n	8002862 <HAL_DMA_IRQHandler+0x372>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	0019      	movs	r1, r3
 800283e:	4b1f      	ldr	r3, [pc, #124]	; (80028bc <HAL_DMA_IRQHandler+0x3cc>)
 8002840:	4299      	cmp	r1, r3
 8002842:	d00b      	beq.n	800285c <HAL_DMA_IRQHandler+0x36c>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	0019      	movs	r1, r3
 800284a:	4b1d      	ldr	r3, [pc, #116]	; (80028c0 <HAL_DMA_IRQHandler+0x3d0>)
 800284c:	4299      	cmp	r1, r3
 800284e:	d102      	bne.n	8002856 <HAL_DMA_IRQHandler+0x366>
 8002850:	2380      	movs	r3, #128	; 0x80
 8002852:	039b      	lsls	r3, r3, #14
 8002854:	e00e      	b.n	8002874 <HAL_DMA_IRQHandler+0x384>
 8002856:	2380      	movs	r3, #128	; 0x80
 8002858:	049b      	lsls	r3, r3, #18
 800285a:	e00b      	b.n	8002874 <HAL_DMA_IRQHandler+0x384>
 800285c:	2380      	movs	r3, #128	; 0x80
 800285e:	029b      	lsls	r3, r3, #10
 8002860:	e008      	b.n	8002874 <HAL_DMA_IRQHandler+0x384>
 8002862:	2380      	movs	r3, #128	; 0x80
 8002864:	019b      	lsls	r3, r3, #6
 8002866:	e005      	b.n	8002874 <HAL_DMA_IRQHandler+0x384>
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	e002      	b.n	8002874 <HAL_DMA_IRQHandler+0x384>
 800286e:	2320      	movs	r3, #32
 8002870:	e000      	b.n	8002874 <HAL_DMA_IRQHandler+0x384>
 8002872:	2302      	movs	r3, #2
 8002874:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;    
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2225      	movs	r2, #37	; 0x25
 8002882:	2101      	movs	r1, #1
 8002884:	5499      	strb	r1, [r3, r2]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2224      	movs	r2, #36	; 0x24
 800288a:	2100      	movs	r1, #0
 800288c:	5499      	strb	r1, [r3, r2]
    
      if(hdma->XferCpltCallback != NULL)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002892:	2b00      	cmp	r3, #0
 8002894:	d004      	beq.n	80028a0 <HAL_DMA_IRQHandler+0x3b0>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	0010      	movs	r0, r2
 800289e:	4798      	blx	r3
      }
    }
  }
}  
 80028a0:	46c0      	nop			; (mov r8, r8)
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b002      	add	sp, #8
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	40020000 	.word	0x40020000
 80028ac:	40020008 	.word	0x40020008
 80028b0:	4002001c 	.word	0x4002001c
 80028b4:	40020030 	.word	0x40020030
 80028b8:	40020044 	.word	0x40020044
 80028bc:	40020058 	.word	0x40020058
 80028c0:	4002006c 	.word	0x4002006c

080028c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	607a      	str	r2, [r7, #4]
 80028d0:	603b      	str	r3, [r7, #0]
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	2b10      	cmp	r3, #16
 80028e0:	d108      	bne.n	80028f4 <DMA_SetConfig+0x30>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68ba      	ldr	r2, [r7, #8]
 80028f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80028f2:	e007      	b.n	8002904 <DMA_SetConfig+0x40>
    hdma->Instance->CPAR = SrcAddress;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68ba      	ldr	r2, [r7, #8]
 80028fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	60da      	str	r2, [r3, #12]
}
 8002904:	46c0      	nop			; (mov r8, r8)
 8002906:	46bd      	mov	sp, r7
 8002908:	b004      	add	sp, #16
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002916:	2300      	movs	r3, #0
 8002918:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800291a:	2300      	movs	r3, #0
 800291c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800291e:	2300      	movs	r3, #0
 8002920:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002922:	e14f      	b.n	8002bc4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2101      	movs	r1, #1
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	4091      	lsls	r1, r2
 800292e:	000a      	movs	r2, r1
 8002930:	4013      	ands	r3, r2
 8002932:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d100      	bne.n	800293c <HAL_GPIO_Init+0x30>
 800293a:	e140      	b.n	8002bbe <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	2b02      	cmp	r3, #2
 8002942:	d003      	beq.n	800294c <HAL_GPIO_Init+0x40>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	2b12      	cmp	r3, #18
 800294a:	d123      	bne.n	8002994 <HAL_GPIO_Init+0x88>
      {
        /* Check if the Alternate function is compliant with the GPIO in use */
        assert_param(IS_GPIO_AF_AVAILABLE(GPIOx,(GPIO_Init->Alternate)));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	08da      	lsrs	r2, r3, #3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	3208      	adds	r2, #8
 8002954:	0092      	lsls	r2, r2, #2
 8002956:	58d3      	ldr	r3, [r2, r3]
 8002958:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2207      	movs	r2, #7
 800295e:	4013      	ands	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	220f      	movs	r2, #15
 8002964:	409a      	lsls	r2, r3
 8002966:	0013      	movs	r3, r2
 8002968:	43da      	mvns	r2, r3
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	4013      	ands	r3, r2
 800296e:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	691a      	ldr	r2, [r3, #16]
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	2107      	movs	r1, #7
 8002978:	400b      	ands	r3, r1
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	409a      	lsls	r2, r3
 800297e:	0013      	movs	r3, r2
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	4313      	orrs	r3, r2
 8002984:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	08da      	lsrs	r2, r3, #3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	3208      	adds	r2, #8
 800298e:	0092      	lsls	r2, r2, #2
 8002990:	6939      	ldr	r1, [r7, #16]
 8002992:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d00b      	beq.n	80029b4 <HAL_GPIO_Init+0xa8>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d007      	beq.n	80029b4 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029a8:	2b11      	cmp	r3, #17
 80029aa:	d003      	beq.n	80029b4 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b12      	cmp	r3, #18
 80029b2:	d130      	bne.n	8002a16 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	2203      	movs	r2, #3
 80029c0:	409a      	lsls	r2, r3
 80029c2:	0013      	movs	r3, r2
 80029c4:	43da      	mvns	r2, r3
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	4013      	ands	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	68da      	ldr	r2, [r3, #12]
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	409a      	lsls	r2, r3
 80029d6:	0013      	movs	r3, r2
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4313      	orrs	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029ea:	2201      	movs	r2, #1
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	409a      	lsls	r2, r3
 80029f0:	0013      	movs	r3, r2
 80029f2:	43da      	mvns	r2, r3
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	4013      	ands	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	091b      	lsrs	r3, r3, #4
 8002a00:	2201      	movs	r2, #1
 8002a02:	401a      	ands	r2, r3
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	409a      	lsls	r2, r3
 8002a08:	0013      	movs	r3, r2
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	2203      	movs	r2, #3
 8002a22:	409a      	lsls	r2, r3
 8002a24:	0013      	movs	r3, r2
 8002a26:	43da      	mvns	r2, r3
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	2203      	movs	r2, #3
 8002a34:	401a      	ands	r2, r3
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	409a      	lsls	r2, r3
 8002a3c:	0013      	movs	r3, r2
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	2203      	movs	r2, #3
 8002a56:	409a      	lsls	r2, r3
 8002a58:	0013      	movs	r3, r2
 8002a5a:	43da      	mvns	r2, r3
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	689a      	ldr	r2, [r3, #8]
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	409a      	lsls	r2, r3
 8002a6c:	0013      	movs	r3, r2
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685a      	ldr	r2, [r3, #4]
 8002a7e:	2380      	movs	r3, #128	; 0x80
 8002a80:	055b      	lsls	r3, r3, #21
 8002a82:	4013      	ands	r3, r2
 8002a84:	d100      	bne.n	8002a88 <HAL_GPIO_Init+0x17c>
 8002a86:	e09a      	b.n	8002bbe <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a88:	4b54      	ldr	r3, [pc, #336]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002a8a:	4a54      	ldr	r2, [pc, #336]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002a8c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a8e:	2101      	movs	r1, #1
 8002a90:	430a      	orrs	r2, r1
 8002a92:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8002a94:	4a52      	ldr	r2, [pc, #328]	; (8002be0 <HAL_GPIO_Init+0x2d4>)
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	089b      	lsrs	r3, r3, #2
 8002a9a:	3302      	adds	r3, #2
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	589b      	ldr	r3, [r3, r2]
 8002aa0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	220f      	movs	r2, #15
 8002aac:	409a      	lsls	r2, r3
 8002aae:	0013      	movs	r3, r2
 8002ab0:	43da      	mvns	r2, r3
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	23a0      	movs	r3, #160	; 0xa0
 8002abc:	05db      	lsls	r3, r3, #23
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d019      	beq.n	8002af6 <HAL_GPIO_Init+0x1ea>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a47      	ldr	r2, [pc, #284]	; (8002be4 <HAL_GPIO_Init+0x2d8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d013      	beq.n	8002af2 <HAL_GPIO_Init+0x1e6>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a46      	ldr	r2, [pc, #280]	; (8002be8 <HAL_GPIO_Init+0x2dc>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d00d      	beq.n	8002aee <HAL_GPIO_Init+0x1e2>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a45      	ldr	r2, [pc, #276]	; (8002bec <HAL_GPIO_Init+0x2e0>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d007      	beq.n	8002aea <HAL_GPIO_Init+0x1de>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a44      	ldr	r2, [pc, #272]	; (8002bf0 <HAL_GPIO_Init+0x2e4>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d101      	bne.n	8002ae6 <HAL_GPIO_Init+0x1da>
 8002ae2:	2305      	movs	r3, #5
 8002ae4:	e008      	b.n	8002af8 <HAL_GPIO_Init+0x1ec>
 8002ae6:	2306      	movs	r3, #6
 8002ae8:	e006      	b.n	8002af8 <HAL_GPIO_Init+0x1ec>
 8002aea:	2303      	movs	r3, #3
 8002aec:	e004      	b.n	8002af8 <HAL_GPIO_Init+0x1ec>
 8002aee:	2302      	movs	r3, #2
 8002af0:	e002      	b.n	8002af8 <HAL_GPIO_Init+0x1ec>
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <HAL_GPIO_Init+0x1ec>
 8002af6:	2300      	movs	r3, #0
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	2103      	movs	r1, #3
 8002afc:	400a      	ands	r2, r1
 8002afe:	0092      	lsls	r2, r2, #2
 8002b00:	4093      	lsls	r3, r2
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b08:	4935      	ldr	r1, [pc, #212]	; (8002be0 <HAL_GPIO_Init+0x2d4>)
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	089b      	lsrs	r3, r3, #2
 8002b0e:	3302      	adds	r3, #2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b16:	4b37      	ldr	r3, [pc, #220]	; (8002bf4 <HAL_GPIO_Init+0x2e8>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	43da      	mvns	r2, r3
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	4013      	ands	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	2380      	movs	r3, #128	; 0x80
 8002b2c:	025b      	lsls	r3, r3, #9
 8002b2e:	4013      	ands	r3, r2
 8002b30:	d003      	beq.n	8002b3a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002b3a:	4b2e      	ldr	r3, [pc, #184]	; (8002bf4 <HAL_GPIO_Init+0x2e8>)
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002b40:	4b2c      	ldr	r3, [pc, #176]	; (8002bf4 <HAL_GPIO_Init+0x2e8>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	43da      	mvns	r2, r3
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	2380      	movs	r3, #128	; 0x80
 8002b56:	029b      	lsls	r3, r3, #10
 8002b58:	4013      	ands	r3, r2
 8002b5a:	d003      	beq.n	8002b64 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002b64:	4b23      	ldr	r3, [pc, #140]	; (8002bf4 <HAL_GPIO_Init+0x2e8>)
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b6a:	4b22      	ldr	r3, [pc, #136]	; (8002bf4 <HAL_GPIO_Init+0x2e8>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	43da      	mvns	r2, r3
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	4013      	ands	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	2380      	movs	r3, #128	; 0x80
 8002b80:	035b      	lsls	r3, r3, #13
 8002b82:	4013      	ands	r3, r2
 8002b84:	d003      	beq.n	8002b8e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002b8e:	4b19      	ldr	r3, [pc, #100]	; (8002bf4 <HAL_GPIO_Init+0x2e8>)
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002b94:	4b17      	ldr	r3, [pc, #92]	; (8002bf4 <HAL_GPIO_Init+0x2e8>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	43da      	mvns	r2, r3
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	2380      	movs	r3, #128	; 0x80
 8002baa:	039b      	lsls	r3, r3, #14
 8002bac:	4013      	ands	r3, r2
 8002bae:	d003      	beq.n	8002bb8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002bb8:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <HAL_GPIO_Init+0x2e8>)
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	40da      	lsrs	r2, r3
 8002bcc:	1e13      	subs	r3, r2, #0
 8002bce:	d000      	beq.n	8002bd2 <HAL_GPIO_Init+0x2c6>
 8002bd0:	e6a8      	b.n	8002924 <HAL_GPIO_Init+0x18>
  }
}
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b006      	add	sp, #24
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	40010000 	.word	0x40010000
 8002be4:	50000400 	.word	0x50000400
 8002be8:	50000800 	.word	0x50000800
 8002bec:	50000c00 	.word	0x50000c00
 8002bf0:	50001c00 	.word	0x50001c00
 8002bf4:	40010400 	.word	0x40010400

08002bf8 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	000a      	movs	r2, r1
 8002c02:	1cbb      	adds	r3, r7, #2
 8002c04:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	1cba      	adds	r2, r7, #2
 8002c0c:	8812      	ldrh	r2, [r2, #0]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d004      	beq.n	8002c1c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002c12:	230f      	movs	r3, #15
 8002c14:	18fb      	adds	r3, r7, r3
 8002c16:	2201      	movs	r2, #1
 8002c18:	701a      	strb	r2, [r3, #0]
 8002c1a:	e003      	b.n	8002c24 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c1c:	230f      	movs	r3, #15
 8002c1e:	18fb      	adds	r3, r7, r3
 8002c20:	2200      	movs	r2, #0
 8002c22:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002c24:	230f      	movs	r3, #15
 8002c26:	18fb      	adds	r3, r7, r3
 8002c28:	781b      	ldrb	r3, [r3, #0]
}
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	b004      	add	sp, #16
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b082      	sub	sp, #8
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
 8002c3a:	0008      	movs	r0, r1
 8002c3c:	0011      	movs	r1, r2
 8002c3e:	1cbb      	adds	r3, r7, #2
 8002c40:	1c02      	adds	r2, r0, #0
 8002c42:	801a      	strh	r2, [r3, #0]
 8002c44:	1c7b      	adds	r3, r7, #1
 8002c46:	1c0a      	adds	r2, r1, #0
 8002c48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8002c4a:	1c7b      	adds	r3, r7, #1
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d004      	beq.n	8002c5c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c52:	1cbb      	adds	r3, r7, #2
 8002c54:	881a      	ldrh	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002c5a:	e003      	b.n	8002c64 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002c5c:	1cbb      	adds	r3, r7, #2
 8002c5e:	881a      	ldrh	r2, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c64:	46c0      	nop			; (mov r8, r8)
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b002      	add	sp, #8
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	0002      	movs	r2, r0
 8002c74:	1dbb      	adds	r3, r7, #6
 8002c76:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8002c78:	4b09      	ldr	r3, [pc, #36]	; (8002ca0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002c7a:	695b      	ldr	r3, [r3, #20]
 8002c7c:	1dba      	adds	r2, r7, #6
 8002c7e:	8812      	ldrh	r2, [r2, #0]
 8002c80:	4013      	ands	r3, r2
 8002c82:	d008      	beq.n	8002c96 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c84:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002c86:	1dba      	adds	r2, r7, #6
 8002c88:	8812      	ldrh	r2, [r2, #0]
 8002c8a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c8c:	1dbb      	adds	r3, r7, #6
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	0018      	movs	r0, r3
 8002c92:	f004 faaf 	bl	80071f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b002      	add	sp, #8
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	40010400 	.word	0x40010400

08002ca4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ca8:	4b04      	ldr	r3, [pc, #16]	; (8002cbc <HAL_PWR_EnableBkUpAccess+0x18>)
 8002caa:	4a04      	ldr	r2, [pc, #16]	; (8002cbc <HAL_PWR_EnableBkUpAccess+0x18>)
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	2180      	movs	r1, #128	; 0x80
 8002cb0:	0049      	lsls	r1, r1, #1
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	601a      	str	r2, [r3, #0]
}
 8002cb6:	46c0      	nop			; (mov r8, r8)
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40007000 	.word	0x40007000

08002cc0 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  *            - HSI48 clock
  * @retval None
  */
void HAL_RCC_DeInit(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
  __IO uint32_t tmpreg;

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002cc6:	4b1f      	ldr	r3, [pc, #124]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002cc8:	4a1e      	ldr	r2, [pc, #120]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	2180      	movs	r1, #128	; 0x80
 8002cce:	0049      	lsls	r1, r1, #1
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	601a      	str	r2, [r3, #0]
  
  /* Switch SYSCLK to MSI*/
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002cd6:	4a1b      	ldr	r2, [pc, #108]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002cd8:	68d2      	ldr	r2, [r2, #12]
 8002cda:	2103      	movs	r1, #3
 8002cdc:	438a      	bics	r2, r1
 8002cde:	60da      	str	r2, [r3, #12]
                     RCC_CR_HSEON | RCC_CR_CSSHSEON | RCC_CR_PLLON); 
#elif !defined(RCC_CR_CSSHSEON) && defined(RCC_CR_HSIOUTEN)
  CLEAR_BIT(RCC->CR, RCC_CR_HSION| RCC_CR_HSIKERON| RCC_CR_HSIDIVEN | RCC_CR_HSIOUTEN | \
                     RCC_CR_HSEON | RCC_CR_PLLON);    
#elif defined(RCC_CR_CSSHSEON) && !defined(RCC_CR_HSIOUTEN)
  CLEAR_BIT(RCC->CR, RCC_CR_HSION| RCC_CR_HSIKERON| RCC_CR_HSIDIVEN | \
 8002ce0:	4b18      	ldr	r3, [pc, #96]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002ce2:	4a18      	ldr	r2, [pc, #96]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002ce4:	6812      	ldr	r2, [r2, #0]
 8002ce6:	4918      	ldr	r1, [pc, #96]	; (8002d48 <HAL_RCC_DeInit+0x88>)
 8002ce8:	400a      	ands	r2, r1
 8002cea:	601a      	str	r2, [r3, #0]
                     RCC_CR_HSEON | RCC_CR_CSSHSEON | RCC_CR_PLLON); 
#endif

  /* Delay after an RCC peripheral clock */ \
  tmpreg = READ_BIT(RCC->CR, RCC_CR_HSEON);      \
 8002cec:	4b15      	ldr	r3, [pc, #84]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	2380      	movs	r3, #128	; 0x80
 8002cf2:	025b      	lsls	r3, r3, #9
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	607b      	str	r3, [r7, #4]
  UNUSED(tmpreg); 
 8002cf8:	687b      	ldr	r3, [r7, #4]

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8002cfa:	4b12      	ldr	r3, [pc, #72]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002cfc:	4a11      	ldr	r2, [pc, #68]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002cfe:	6812      	ldr	r2, [r2, #0]
 8002d00:	4912      	ldr	r1, [pc, #72]	; (8002d4c <HAL_RCC_DeInit+0x8c>)
 8002d02:	400a      	ands	r2, r1
 8002d04:	601a      	str	r2, [r3, #0]
  
  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8002d06:	4b0f      	ldr	r3, [pc, #60]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	60da      	str	r2, [r3, #12]
  
  /* Set MSIClockRange & MSITRIM[4:0] bits to the reset value */
  MODIFY_REG(RCC->ICSCR, (RCC_ICSCR_MSIRANGE | RCC_ICSCR_MSITRIM), (((uint32_t)0 << RCC_ICSCR_MSITRIM_BITNUMBER) | RCC_ICSCR_MSIRANGE_5));
 8002d0c:	4b0d      	ldr	r3, [pc, #52]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002d0e:	4a0d      	ldr	r2, [pc, #52]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002d10:	6852      	ldr	r2, [r2, #4]
 8002d12:	490f      	ldr	r1, [pc, #60]	; (8002d50 <HAL_RCC_DeInit+0x90>)
 8002d14:	400a      	ands	r2, r1
 8002d16:	21a0      	movs	r1, #160	; 0xa0
 8002d18:	0209      	lsls	r1, r1, #8
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	605a      	str	r2, [r3, #4]
  
  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, ((uint32_t)0x10 << 8));
 8002d1e:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002d20:	4a08      	ldr	r2, [pc, #32]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002d22:	6852      	ldr	r2, [r2, #4]
 8002d24:	490b      	ldr	r1, [pc, #44]	; (8002d54 <HAL_RCC_DeInit+0x94>)
 8002d26:	400a      	ands	r2, r1
 8002d28:	2180      	movs	r1, #128	; 0x80
 8002d2a:	0149      	lsls	r1, r1, #5
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	605a      	str	r2, [r3, #4]
  
  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER); 
 8002d30:	4b04      	ldr	r3, [pc, #16]	; (8002d44 <HAL_RCC_DeInit+0x84>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	611a      	str	r2, [r3, #16]

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8002d36:	4b08      	ldr	r3, [pc, #32]	; (8002d58 <HAL_RCC_DeInit+0x98>)
 8002d38:	4a08      	ldr	r2, [pc, #32]	; (8002d5c <HAL_RCC_DeInit+0x9c>)
 8002d3a:	601a      	str	r2, [r3, #0]
}
 8002d3c:	46c0      	nop			; (mov r8, r8)
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	b002      	add	sp, #8
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40021000 	.word	0x40021000
 8002d48:	fef6fff4 	.word	0xfef6fff4
 8002d4c:	fffbffff 	.word	0xfffbffff
 8002d50:	00ff1fff 	.word	0x00ff1fff
 8002d54:	ffffe0ff 	.word	0xffffe0ff
 8002d58:	20000004 	.word	0x20000004
 8002d5c:	001fff68 	.word	0x001fff68

08002d60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2201      	movs	r2, #1
 8002d72:	4013      	ands	r3, r2
 8002d74:	d100      	bne.n	8002d78 <HAL_RCC_OscConfig+0x18>
 8002d76:	e087      	b.n	8002e88 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002d78:	4bc0      	ldr	r3, [pc, #768]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	220c      	movs	r2, #12
 8002d7e:	4013      	ands	r3, r2
 8002d80:	2b08      	cmp	r3, #8
 8002d82:	d00e      	beq.n	8002da2 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d84:	4bbd      	ldr	r3, [pc, #756]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	220c      	movs	r2, #12
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	2b0c      	cmp	r3, #12
 8002d8e:	d116      	bne.n	8002dbe <HAL_RCC_OscConfig+0x5e>
 8002d90:	4bba      	ldr	r3, [pc, #744]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	2380      	movs	r3, #128	; 0x80
 8002d96:	025b      	lsls	r3, r3, #9
 8002d98:	401a      	ands	r2, r3
 8002d9a:	2380      	movs	r3, #128	; 0x80
 8002d9c:	025b      	lsls	r3, r3, #9
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d10d      	bne.n	8002dbe <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da2:	4bb6      	ldr	r3, [pc, #728]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	2380      	movs	r3, #128	; 0x80
 8002da8:	029b      	lsls	r3, r3, #10
 8002daa:	4013      	ands	r3, r2
 8002dac:	d100      	bne.n	8002db0 <HAL_RCC_OscConfig+0x50>
 8002dae:	e06a      	b.n	8002e86 <HAL_RCC_OscConfig+0x126>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d166      	bne.n	8002e86 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	f000 fb69 	bl	8003490 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685a      	ldr	r2, [r3, #4]
 8002dc2:	2380      	movs	r3, #128	; 0x80
 8002dc4:	025b      	lsls	r3, r3, #9
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d107      	bne.n	8002dda <HAL_RCC_OscConfig+0x7a>
 8002dca:	4bac      	ldr	r3, [pc, #688]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002dcc:	4aab      	ldr	r2, [pc, #684]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002dce:	6812      	ldr	r2, [r2, #0]
 8002dd0:	2180      	movs	r1, #128	; 0x80
 8002dd2:	0249      	lsls	r1, r1, #9
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	601a      	str	r2, [r3, #0]
 8002dd8:	e027      	b.n	8002e2a <HAL_RCC_OscConfig+0xca>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	23a0      	movs	r3, #160	; 0xa0
 8002de0:	02db      	lsls	r3, r3, #11
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d10e      	bne.n	8002e04 <HAL_RCC_OscConfig+0xa4>
 8002de6:	4ba5      	ldr	r3, [pc, #660]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002de8:	4aa4      	ldr	r2, [pc, #656]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002dea:	6812      	ldr	r2, [r2, #0]
 8002dec:	2180      	movs	r1, #128	; 0x80
 8002dee:	02c9      	lsls	r1, r1, #11
 8002df0:	430a      	orrs	r2, r1
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	4ba1      	ldr	r3, [pc, #644]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002df6:	4aa1      	ldr	r2, [pc, #644]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002df8:	6812      	ldr	r2, [r2, #0]
 8002dfa:	2180      	movs	r1, #128	; 0x80
 8002dfc:	0249      	lsls	r1, r1, #9
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	e012      	b.n	8002e2a <HAL_RCC_OscConfig+0xca>
 8002e04:	4b9d      	ldr	r3, [pc, #628]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002e06:	4a9d      	ldr	r2, [pc, #628]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	499d      	ldr	r1, [pc, #628]	; (8003080 <HAL_RCC_OscConfig+0x320>)
 8002e0c:	400a      	ands	r2, r1
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	4b9a      	ldr	r3, [pc, #616]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	2380      	movs	r3, #128	; 0x80
 8002e16:	025b      	lsls	r3, r3, #9
 8002e18:	4013      	ands	r3, r2
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4b97      	ldr	r3, [pc, #604]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002e20:	4a96      	ldr	r2, [pc, #600]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	4997      	ldr	r1, [pc, #604]	; (8003084 <HAL_RCC_OscConfig+0x324>)
 8002e26:	400a      	ands	r2, r1
 8002e28:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d014      	beq.n	8002e5c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e32:	f7fe fbe3 	bl	80015fc <HAL_GetTick>
 8002e36:	0003      	movs	r3, r0
 8002e38:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e3c:	f7fe fbde 	bl	80015fc <HAL_GetTick>
 8002e40:	0002      	movs	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b64      	cmp	r3, #100	; 0x64
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e320      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e4e:	4b8b      	ldr	r3, [pc, #556]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	2380      	movs	r3, #128	; 0x80
 8002e54:	029b      	lsls	r3, r3, #10
 8002e56:	4013      	ands	r3, r2
 8002e58:	d0f0      	beq.n	8002e3c <HAL_RCC_OscConfig+0xdc>
 8002e5a:	e015      	b.n	8002e88 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e5c:	f7fe fbce 	bl	80015fc <HAL_GetTick>
 8002e60:	0003      	movs	r3, r0
 8002e62:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e64:	e008      	b.n	8002e78 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e66:	f7fe fbc9 	bl	80015fc <HAL_GetTick>
 8002e6a:	0002      	movs	r2, r0
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b64      	cmp	r3, #100	; 0x64
 8002e72:	d901      	bls.n	8002e78 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e30b      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e78:	4b80      	ldr	r3, [pc, #512]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	2380      	movs	r3, #128	; 0x80
 8002e7e:	029b      	lsls	r3, r3, #10
 8002e80:	4013      	ands	r3, r2
 8002e82:	d1f0      	bne.n	8002e66 <HAL_RCC_OscConfig+0x106>
 8002e84:	e000      	b.n	8002e88 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e86:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d100      	bne.n	8002e94 <HAL_RCC_OscConfig+0x134>
 8002e92:	e06c      	b.n	8002f6e <HAL_RCC_OscConfig+0x20e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002e94:	4b79      	ldr	r3, [pc, #484]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	220c      	movs	r2, #12
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d00b      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002ea0:	4b76      	ldr	r3, [pc, #472]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	220c      	movs	r2, #12
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	2b0c      	cmp	r3, #12
 8002eaa:	d11b      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x184>
 8002eac:	4b73      	ldr	r3, [pc, #460]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002eae:	68da      	ldr	r2, [r3, #12]
 8002eb0:	2380      	movs	r3, #128	; 0x80
 8002eb2:	025b      	lsls	r3, r3, #9
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	d115      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x184>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eb8:	4b70      	ldr	r3, [pc, #448]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2204      	movs	r2, #4
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	d005      	beq.n	8002ece <HAL_RCC_OscConfig+0x16e>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d001      	beq.n	8002ece <HAL_RCC_OscConfig+0x16e>
      {
        return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e2e0      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ece:	4a6b      	ldr	r2, [pc, #428]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002ed0:	4b6a      	ldr	r3, [pc, #424]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	496c      	ldr	r1, [pc, #432]	; (8003088 <HAL_RCC_OscConfig+0x328>)
 8002ed6:	4019      	ands	r1, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	021b      	lsls	r3, r3, #8
 8002ede:	430b      	orrs	r3, r1
 8002ee0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ee2:	e044      	b.n	8002f6e <HAL_RCC_OscConfig+0x20e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d027      	beq.n	8002f3c <HAL_RCC_OscConfig+0x1dc>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002eec:	4a63      	ldr	r2, [pc, #396]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002eee:	4b63      	ldr	r3, [pc, #396]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2109      	movs	r1, #9
 8002ef4:	438b      	bics	r3, r1
 8002ef6:	0019      	movs	r1, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	430b      	orrs	r3, r1
 8002efe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f00:	f7fe fb7c 	bl	80015fc <HAL_GetTick>
 8002f04:	0003      	movs	r3, r0
 8002f06:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x1bc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f0a:	f7fe fb77 	bl	80015fc <HAL_GetTick>
 8002f0e:	0002      	movs	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x1bc>
          {
            return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e2b9      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f1c:	4b57      	ldr	r3, [pc, #348]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2204      	movs	r2, #4
 8002f22:	4013      	ands	r3, r2
 8002f24:	d0f1      	beq.n	8002f0a <HAL_RCC_OscConfig+0x1aa>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f26:	4a55      	ldr	r2, [pc, #340]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002f28:	4b54      	ldr	r3, [pc, #336]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	4956      	ldr	r1, [pc, #344]	; (8003088 <HAL_RCC_OscConfig+0x328>)
 8002f2e:	4019      	ands	r1, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	021b      	lsls	r3, r3, #8
 8002f36:	430b      	orrs	r3, r1
 8002f38:	6053      	str	r3, [r2, #4]
 8002f3a:	e018      	b.n	8002f6e <HAL_RCC_OscConfig+0x20e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f3c:	4b4f      	ldr	r3, [pc, #316]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002f3e:	4a4f      	ldr	r2, [pc, #316]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002f40:	6812      	ldr	r2, [r2, #0]
 8002f42:	2101      	movs	r1, #1
 8002f44:	438a      	bics	r2, r1
 8002f46:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f48:	f7fe fb58 	bl	80015fc <HAL_GetTick>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f50:	e008      	b.n	8002f64 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f52:	f7fe fb53 	bl	80015fc <HAL_GetTick>
 8002f56:	0002      	movs	r2, r0
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d901      	bls.n	8002f64 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e295      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f64:	4b45      	ldr	r3, [pc, #276]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2204      	movs	r2, #4
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d1f1      	bne.n	8002f52 <HAL_RCC_OscConfig+0x1f2>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2210      	movs	r2, #16
 8002f74:	4013      	ands	r3, r2
 8002f76:	d100      	bne.n	8002f7a <HAL_RCC_OscConfig+0x21a>
 8002f78:	e0c2      	b.n	8003100 <HAL_RCC_OscConfig+0x3a0>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8002f7a:	4b40      	ldr	r3, [pc, #256]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	220c      	movs	r2, #12
 8002f80:	4013      	ands	r3, r2
 8002f82:	d162      	bne.n	800304a <HAL_RCC_OscConfig+0x2ea>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f84:	4b3d      	ldr	r3, [pc, #244]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	2380      	movs	r3, #128	; 0x80
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	d005      	beq.n	8002f9c <HAL_RCC_OscConfig+0x23c>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_RCC_OscConfig+0x23c>
      {
        return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e279      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fa0:	4b36      	ldr	r3, [pc, #216]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002fa2:	6859      	ldr	r1, [r3, #4]
 8002fa4:	23e0      	movs	r3, #224	; 0xe0
 8002fa6:	021b      	lsls	r3, r3, #8
 8002fa8:	400b      	ands	r3, r1
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d91c      	bls.n	8002fe8 <HAL_RCC_OscConfig+0x288>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f000 fc18 	bl	80037e8 <RCC_SetFlashLatencyFromMSIRange>
 8002fb8:	1e03      	subs	r3, r0, #0
 8002fba:	d001      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e267      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fc0:	4a2e      	ldr	r2, [pc, #184]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002fc2:	4b2e      	ldr	r3, [pc, #184]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	4931      	ldr	r1, [pc, #196]	; (800308c <HAL_RCC_OscConfig+0x32c>)
 8002fc8:	4019      	ands	r1, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	430b      	orrs	r3, r1
 8002fd0:	6053      	str	r3, [r2, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fd2:	4a2a      	ldr	r2, [pc, #168]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002fd4:	4b29      	ldr	r3, [pc, #164]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	021b      	lsls	r3, r3, #8
 8002fda:	0a19      	lsrs	r1, r3, #8
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	061b      	lsls	r3, r3, #24
 8002fe2:	430b      	orrs	r3, r1
 8002fe4:	6053      	str	r3, [r2, #4]
 8002fe6:	e01b      	b.n	8003020 <HAL_RCC_OscConfig+0x2c0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fe8:	4a24      	ldr	r2, [pc, #144]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002fea:	4b24      	ldr	r3, [pc, #144]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	4927      	ldr	r1, [pc, #156]	; (800308c <HAL_RCC_OscConfig+0x32c>)
 8002ff0:	4019      	ands	r1, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff6:	430b      	orrs	r3, r1
 8002ff8:	6053      	str	r3, [r2, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ffa:	4a20      	ldr	r2, [pc, #128]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002ffc:	4b1f      	ldr	r3, [pc, #124]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	021b      	lsls	r3, r3, #8
 8003002:	0a19      	lsrs	r1, r3, #8
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	061b      	lsls	r3, r3, #24
 800300a:	430b      	orrs	r3, r1
 800300c:	6053      	str	r3, [r2, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003012:	0018      	movs	r0, r3
 8003014:	f000 fbe8 	bl	80037e8 <RCC_SetFlashLatencyFromMSIRange>
 8003018:	1e03      	subs	r3, r0, #0
 800301a:	d001      	beq.n	8003020 <HAL_RCC_OscConfig+0x2c0>
          {
            return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e237      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003024:	0b5b      	lsrs	r3, r3, #13
 8003026:	3301      	adds	r3, #1
 8003028:	2280      	movs	r2, #128	; 0x80
 800302a:	0212      	lsls	r2, r2, #8
 800302c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 800302e:	4b13      	ldr	r3, [pc, #76]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	091b      	lsrs	r3, r3, #4
 8003034:	210f      	movs	r1, #15
 8003036:	400b      	ands	r3, r1
 8003038:	4915      	ldr	r1, [pc, #84]	; (8003090 <HAL_RCC_OscConfig+0x330>)
 800303a:	5ccb      	ldrb	r3, [r1, r3]
 800303c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 800303e:	4b15      	ldr	r3, [pc, #84]	; (8003094 <HAL_RCC_OscConfig+0x334>)
 8003040:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8003042:	2000      	movs	r0, #0
 8003044:	f7fe fab0 	bl	80015a8 <HAL_InitTick>
 8003048:	e05a      	b.n	8003100 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	69db      	ldr	r3, [r3, #28]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d03c      	beq.n	80030cc <HAL_RCC_OscConfig+0x36c>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003052:	4b0a      	ldr	r3, [pc, #40]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8003054:	4a09      	ldr	r2, [pc, #36]	; (800307c <HAL_RCC_OscConfig+0x31c>)
 8003056:	6812      	ldr	r2, [r2, #0]
 8003058:	2180      	movs	r1, #128	; 0x80
 800305a:	0049      	lsls	r1, r1, #1
 800305c:	430a      	orrs	r2, r1
 800305e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003060:	f7fe facc 	bl	80015fc <HAL_GetTick>
 8003064:	0003      	movs	r3, r0
 8003066:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8003068:	e016      	b.n	8003098 <HAL_RCC_OscConfig+0x338>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800306a:	f7fe fac7 	bl	80015fc <HAL_GetTick>
 800306e:	0002      	movs	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d90f      	bls.n	8003098 <HAL_RCC_OscConfig+0x338>
          {
            return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e209      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
 800307c:	40021000 	.word	0x40021000
 8003080:	fffeffff 	.word	0xfffeffff
 8003084:	fffbffff 	.word	0xfffbffff
 8003088:	ffffe0ff 	.word	0xffffe0ff
 800308c:	ffff1fff 	.word	0xffff1fff
 8003090:	08009768 	.word	0x08009768
 8003094:	20000004 	.word	0x20000004
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8003098:	4bc7      	ldr	r3, [pc, #796]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	2380      	movs	r3, #128	; 0x80
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4013      	ands	r3, r2
 80030a2:	d0e2      	beq.n	800306a <HAL_RCC_OscConfig+0x30a>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030a4:	4ac4      	ldr	r2, [pc, #784]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80030a6:	4bc4      	ldr	r3, [pc, #784]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	49c4      	ldr	r1, [pc, #784]	; (80033bc <HAL_RCC_OscConfig+0x65c>)
 80030ac:	4019      	ands	r1, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b2:	430b      	orrs	r3, r1
 80030b4:	6053      	str	r3, [r2, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030b6:	4ac0      	ldr	r2, [pc, #768]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80030b8:	4bbf      	ldr	r3, [pc, #764]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	021b      	lsls	r3, r3, #8
 80030be:	0a19      	lsrs	r1, r3, #8
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	061b      	lsls	r3, r3, #24
 80030c6:	430b      	orrs	r3, r1
 80030c8:	6053      	str	r3, [r2, #4]
 80030ca:	e019      	b.n	8003100 <HAL_RCC_OscConfig+0x3a0>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030cc:	4bba      	ldr	r3, [pc, #744]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80030ce:	4aba      	ldr	r2, [pc, #744]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80030d0:	6812      	ldr	r2, [r2, #0]
 80030d2:	49bb      	ldr	r1, [pc, #748]	; (80033c0 <HAL_RCC_OscConfig+0x660>)
 80030d4:	400a      	ands	r2, r1
 80030d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d8:	f7fe fa90 	bl	80015fc <HAL_GetTick>
 80030dc:	0003      	movs	r3, r0
 80030de:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 80030e0:	e008      	b.n	80030f4 <HAL_RCC_OscConfig+0x394>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030e2:	f7fe fa8b 	bl	80015fc <HAL_GetTick>
 80030e6:	0002      	movs	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d901      	bls.n	80030f4 <HAL_RCC_OscConfig+0x394>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e1cd      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 80030f4:	4bb0      	ldr	r3, [pc, #704]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	2380      	movs	r3, #128	; 0x80
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	4013      	ands	r3, r2
 80030fe:	d1f0      	bne.n	80030e2 <HAL_RCC_OscConfig+0x382>
        }
      }
    }
  }  
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2208      	movs	r2, #8
 8003106:	4013      	ands	r3, r2
 8003108:	d036      	beq.n	8003178 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d019      	beq.n	8003146 <HAL_RCC_OscConfig+0x3e6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003112:	4ba9      	ldr	r3, [pc, #676]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003114:	4aa8      	ldr	r2, [pc, #672]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003116:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003118:	2101      	movs	r1, #1
 800311a:	430a      	orrs	r2, r1
 800311c:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800311e:	f7fe fa6d 	bl	80015fc <HAL_GetTick>
 8003122:	0003      	movs	r3, r0
 8003124:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003128:	f7fe fa68 	bl	80015fc <HAL_GetTick>
 800312c:	0002      	movs	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e1aa      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800313a:	4b9f      	ldr	r3, [pc, #636]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800313c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800313e:	2202      	movs	r2, #2
 8003140:	4013      	ands	r3, r2
 8003142:	d0f1      	beq.n	8003128 <HAL_RCC_OscConfig+0x3c8>
 8003144:	e018      	b.n	8003178 <HAL_RCC_OscConfig+0x418>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003146:	4b9c      	ldr	r3, [pc, #624]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003148:	4a9b      	ldr	r2, [pc, #620]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800314a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800314c:	2101      	movs	r1, #1
 800314e:	438a      	bics	r2, r1
 8003150:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003152:	f7fe fa53 	bl	80015fc <HAL_GetTick>
 8003156:	0003      	movs	r3, r0
 8003158:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800315a:	e008      	b.n	800316e <HAL_RCC_OscConfig+0x40e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800315c:	f7fe fa4e 	bl	80015fc <HAL_GetTick>
 8003160:	0002      	movs	r2, r0
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b02      	cmp	r3, #2
 8003168:	d901      	bls.n	800316e <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e190      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800316e:	4b92      	ldr	r3, [pc, #584]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003170:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003172:	2202      	movs	r2, #2
 8003174:	4013      	ands	r3, r2
 8003176:	d1f1      	bne.n	800315c <HAL_RCC_OscConfig+0x3fc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2204      	movs	r2, #4
 800317e:	4013      	ands	r3, r2
 8003180:	d100      	bne.n	8003184 <HAL_RCC_OscConfig+0x424>
 8003182:	e0af      	b.n	80032e4 <HAL_RCC_OscConfig+0x584>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003184:	2317      	movs	r3, #23
 8003186:	18fb      	adds	r3, r7, r3
 8003188:	2200      	movs	r2, #0
 800318a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800318c:	4b8a      	ldr	r3, [pc, #552]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800318e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003190:	2380      	movs	r3, #128	; 0x80
 8003192:	055b      	lsls	r3, r3, #21
 8003194:	4013      	ands	r3, r2
 8003196:	d10a      	bne.n	80031ae <HAL_RCC_OscConfig+0x44e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003198:	4b87      	ldr	r3, [pc, #540]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800319a:	4a87      	ldr	r2, [pc, #540]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800319c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800319e:	2180      	movs	r1, #128	; 0x80
 80031a0:	0549      	lsls	r1, r1, #21
 80031a2:	430a      	orrs	r2, r1
 80031a4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80031a6:	2317      	movs	r3, #23
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	2201      	movs	r2, #1
 80031ac:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ae:	4b85      	ldr	r3, [pc, #532]	; (80033c4 <HAL_RCC_OscConfig+0x664>)
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	2380      	movs	r3, #128	; 0x80
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	4013      	ands	r3, r2
 80031b8:	d11a      	bne.n	80031f0 <HAL_RCC_OscConfig+0x490>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031ba:	4b82      	ldr	r3, [pc, #520]	; (80033c4 <HAL_RCC_OscConfig+0x664>)
 80031bc:	4a81      	ldr	r2, [pc, #516]	; (80033c4 <HAL_RCC_OscConfig+0x664>)
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	2180      	movs	r1, #128	; 0x80
 80031c2:	0049      	lsls	r1, r1, #1
 80031c4:	430a      	orrs	r2, r1
 80031c6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031c8:	f7fe fa18 	bl	80015fc <HAL_GetTick>
 80031cc:	0003      	movs	r3, r0
 80031ce:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d0:	e008      	b.n	80031e4 <HAL_RCC_OscConfig+0x484>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031d2:	f7fe fa13 	bl	80015fc <HAL_GetTick>
 80031d6:	0002      	movs	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	2b64      	cmp	r3, #100	; 0x64
 80031de:	d901      	bls.n	80031e4 <HAL_RCC_OscConfig+0x484>
        {
          return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e155      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e4:	4b77      	ldr	r3, [pc, #476]	; (80033c4 <HAL_RCC_OscConfig+0x664>)
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	2380      	movs	r3, #128	; 0x80
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	4013      	ands	r3, r2
 80031ee:	d0f0      	beq.n	80031d2 <HAL_RCC_OscConfig+0x472>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	2380      	movs	r3, #128	; 0x80
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d107      	bne.n	800320c <HAL_RCC_OscConfig+0x4ac>
 80031fc:	4b6e      	ldr	r3, [pc, #440]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80031fe:	4a6e      	ldr	r2, [pc, #440]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003200:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003202:	2180      	movs	r1, #128	; 0x80
 8003204:	0049      	lsls	r1, r1, #1
 8003206:	430a      	orrs	r2, r1
 8003208:	651a      	str	r2, [r3, #80]	; 0x50
 800320a:	e031      	b.n	8003270 <HAL_RCC_OscConfig+0x510>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d10c      	bne.n	800322e <HAL_RCC_OscConfig+0x4ce>
 8003214:	4b68      	ldr	r3, [pc, #416]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003216:	4a68      	ldr	r2, [pc, #416]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003218:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800321a:	4969      	ldr	r1, [pc, #420]	; (80033c0 <HAL_RCC_OscConfig+0x660>)
 800321c:	400a      	ands	r2, r1
 800321e:	651a      	str	r2, [r3, #80]	; 0x50
 8003220:	4b65      	ldr	r3, [pc, #404]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003222:	4a65      	ldr	r2, [pc, #404]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003224:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003226:	4968      	ldr	r1, [pc, #416]	; (80033c8 <HAL_RCC_OscConfig+0x668>)
 8003228:	400a      	ands	r2, r1
 800322a:	651a      	str	r2, [r3, #80]	; 0x50
 800322c:	e020      	b.n	8003270 <HAL_RCC_OscConfig+0x510>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	689a      	ldr	r2, [r3, #8]
 8003232:	23a0      	movs	r3, #160	; 0xa0
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	429a      	cmp	r2, r3
 8003238:	d10e      	bne.n	8003258 <HAL_RCC_OscConfig+0x4f8>
 800323a:	4b5f      	ldr	r3, [pc, #380]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800323c:	4a5e      	ldr	r2, [pc, #376]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800323e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003240:	2180      	movs	r1, #128	; 0x80
 8003242:	00c9      	lsls	r1, r1, #3
 8003244:	430a      	orrs	r2, r1
 8003246:	651a      	str	r2, [r3, #80]	; 0x50
 8003248:	4b5b      	ldr	r3, [pc, #364]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800324a:	4a5b      	ldr	r2, [pc, #364]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800324c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800324e:	2180      	movs	r1, #128	; 0x80
 8003250:	0049      	lsls	r1, r1, #1
 8003252:	430a      	orrs	r2, r1
 8003254:	651a      	str	r2, [r3, #80]	; 0x50
 8003256:	e00b      	b.n	8003270 <HAL_RCC_OscConfig+0x510>
 8003258:	4b57      	ldr	r3, [pc, #348]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800325a:	4a57      	ldr	r2, [pc, #348]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800325c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800325e:	4958      	ldr	r1, [pc, #352]	; (80033c0 <HAL_RCC_OscConfig+0x660>)
 8003260:	400a      	ands	r2, r1
 8003262:	651a      	str	r2, [r3, #80]	; 0x50
 8003264:	4b54      	ldr	r3, [pc, #336]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003266:	4a54      	ldr	r2, [pc, #336]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003268:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800326a:	4957      	ldr	r1, [pc, #348]	; (80033c8 <HAL_RCC_OscConfig+0x668>)
 800326c:	400a      	ands	r2, r1
 800326e:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d015      	beq.n	80032a4 <HAL_RCC_OscConfig+0x544>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003278:	f7fe f9c0 	bl	80015fc <HAL_GetTick>
 800327c:	0003      	movs	r3, r0
 800327e:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003280:	e009      	b.n	8003296 <HAL_RCC_OscConfig+0x536>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003282:	f7fe f9bb 	bl	80015fc <HAL_GetTick>
 8003286:	0002      	movs	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	4a4f      	ldr	r2, [pc, #316]	; (80033cc <HAL_RCC_OscConfig+0x66c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0x536>
        {
          return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e0fc      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003296:	4b48      	ldr	r3, [pc, #288]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003298:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800329a:	2380      	movs	r3, #128	; 0x80
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	4013      	ands	r3, r2
 80032a0:	d0ef      	beq.n	8003282 <HAL_RCC_OscConfig+0x522>
 80032a2:	e014      	b.n	80032ce <HAL_RCC_OscConfig+0x56e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a4:	f7fe f9aa 	bl	80015fc <HAL_GetTick>
 80032a8:	0003      	movs	r3, r0
 80032aa:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032ac:	e009      	b.n	80032c2 <HAL_RCC_OscConfig+0x562>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032ae:	f7fe f9a5 	bl	80015fc <HAL_GetTick>
 80032b2:	0002      	movs	r2, r0
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	4a44      	ldr	r2, [pc, #272]	; (80033cc <HAL_RCC_OscConfig+0x66c>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x562>
        {
          return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e0e6      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032c2:	4b3d      	ldr	r3, [pc, #244]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80032c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032c6:	2380      	movs	r3, #128	; 0x80
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	4013      	ands	r3, r2
 80032cc:	d1ef      	bne.n	80032ae <HAL_RCC_OscConfig+0x54e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80032ce:	2317      	movs	r3, #23
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d105      	bne.n	80032e4 <HAL_RCC_OscConfig+0x584>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d8:	4b37      	ldr	r3, [pc, #220]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80032da:	4a37      	ldr	r2, [pc, #220]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80032dc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80032de:	493c      	ldr	r1, [pc, #240]	; (80033d0 <HAL_RCC_OscConfig+0x670>)
 80032e0:	400a      	ands	r2, r1
 80032e2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2220      	movs	r2, #32
 80032ea:	4013      	ands	r3, r2
 80032ec:	d049      	beq.n	8003382 <HAL_RCC_OscConfig+0x622>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d026      	beq.n	8003344 <HAL_RCC_OscConfig+0x5e4>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80032f6:	4b30      	ldr	r3, [pc, #192]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80032f8:	4a2f      	ldr	r2, [pc, #188]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80032fa:	6892      	ldr	r2, [r2, #8]
 80032fc:	2101      	movs	r1, #1
 80032fe:	430a      	orrs	r2, r1
 8003300:	609a      	str	r2, [r3, #8]
 8003302:	4b2d      	ldr	r3, [pc, #180]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003304:	4a2c      	ldr	r2, [pc, #176]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003306:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003308:	2101      	movs	r1, #1
 800330a:	430a      	orrs	r2, r1
 800330c:	635a      	str	r2, [r3, #52]	; 0x34
 800330e:	4b31      	ldr	r3, [pc, #196]	; (80033d4 <HAL_RCC_OscConfig+0x674>)
 8003310:	4a30      	ldr	r2, [pc, #192]	; (80033d4 <HAL_RCC_OscConfig+0x674>)
 8003312:	6a12      	ldr	r2, [r2, #32]
 8003314:	2180      	movs	r1, #128	; 0x80
 8003316:	0189      	lsls	r1, r1, #6
 8003318:	430a      	orrs	r2, r1
 800331a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331c:	f7fe f96e 	bl	80015fc <HAL_GetTick>
 8003320:	0003      	movs	r3, r0
 8003322:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003324:	e008      	b.n	8003338 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003326:	f7fe f969 	bl	80015fc <HAL_GetTick>
 800332a:	0002      	movs	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e0ab      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003338:	4b1f      	ldr	r3, [pc, #124]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2202      	movs	r2, #2
 800333e:	4013      	ands	r3, r2
 8003340:	d0f1      	beq.n	8003326 <HAL_RCC_OscConfig+0x5c6>
 8003342:	e01e      	b.n	8003382 <HAL_RCC_OscConfig+0x622>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003344:	4b1c      	ldr	r3, [pc, #112]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003346:	4a1c      	ldr	r2, [pc, #112]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 8003348:	6892      	ldr	r2, [r2, #8]
 800334a:	2101      	movs	r1, #1
 800334c:	438a      	bics	r2, r1
 800334e:	609a      	str	r2, [r3, #8]
 8003350:	4b20      	ldr	r3, [pc, #128]	; (80033d4 <HAL_RCC_OscConfig+0x674>)
 8003352:	4a20      	ldr	r2, [pc, #128]	; (80033d4 <HAL_RCC_OscConfig+0x674>)
 8003354:	6a12      	ldr	r2, [r2, #32]
 8003356:	4920      	ldr	r1, [pc, #128]	; (80033d8 <HAL_RCC_OscConfig+0x678>)
 8003358:	400a      	ands	r2, r1
 800335a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800335c:	f7fe f94e 	bl	80015fc <HAL_GetTick>
 8003360:	0003      	movs	r3, r0
 8003362:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x618>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003366:	f7fe f949 	bl	80015fc <HAL_GetTick>
 800336a:	0002      	movs	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x618>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e08b      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003378:	4b0f      	ldr	r3, [pc, #60]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	2202      	movs	r2, #2
 800337e:	4013      	ands	r3, r2
 8003380:	d1f1      	bne.n	8003366 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003386:	2b00      	cmp	r3, #0
 8003388:	d100      	bne.n	800338c <HAL_RCC_OscConfig+0x62c>
 800338a:	e080      	b.n	800348e <HAL_RCC_OscConfig+0x72e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800338c:	4b0a      	ldr	r3, [pc, #40]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	220c      	movs	r2, #12
 8003392:	4013      	ands	r3, r2
 8003394:	2b0c      	cmp	r3, #12
 8003396:	d100      	bne.n	800339a <HAL_RCC_OscConfig+0x63a>
 8003398:	e077      	b.n	800348a <HAL_RCC_OscConfig+0x72a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d158      	bne.n	8003454 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033a2:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80033a4:	4a04      	ldr	r2, [pc, #16]	; (80033b8 <HAL_RCC_OscConfig+0x658>)
 80033a6:	6812      	ldr	r2, [r2, #0]
 80033a8:	490c      	ldr	r1, [pc, #48]	; (80033dc <HAL_RCC_OscConfig+0x67c>)
 80033aa:	400a      	ands	r2, r1
 80033ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ae:	f7fe f925 	bl	80015fc <HAL_GetTick>
 80033b2:	0003      	movs	r3, r0
 80033b4:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033b6:	e01c      	b.n	80033f2 <HAL_RCC_OscConfig+0x692>
 80033b8:	40021000 	.word	0x40021000
 80033bc:	ffff1fff 	.word	0xffff1fff
 80033c0:	fffffeff 	.word	0xfffffeff
 80033c4:	40007000 	.word	0x40007000
 80033c8:	fffffbff 	.word	0xfffffbff
 80033cc:	00001388 	.word	0x00001388
 80033d0:	efffffff 	.word	0xefffffff
 80033d4:	40010000 	.word	0x40010000
 80033d8:	ffffdfff 	.word	0xffffdfff
 80033dc:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033e0:	f7fe f90c 	bl	80015fc <HAL_GetTick>
 80033e4:	0002      	movs	r2, r0
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_OscConfig+0x692>
          {
            return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e04e      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033f2:	4b29      	ldr	r3, [pc, #164]	; (8003498 <HAL_RCC_OscConfig+0x738>)
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	2380      	movs	r3, #128	; 0x80
 80033f8:	049b      	lsls	r3, r3, #18
 80033fa:	4013      	ands	r3, r2
 80033fc:	d1f0      	bne.n	80033e0 <HAL_RCC_OscConfig+0x680>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033fe:	4a26      	ldr	r2, [pc, #152]	; (8003498 <HAL_RCC_OscConfig+0x738>)
 8003400:	4b25      	ldr	r3, [pc, #148]	; (8003498 <HAL_RCC_OscConfig+0x738>)
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	4925      	ldr	r1, [pc, #148]	; (800349c <HAL_RCC_OscConfig+0x73c>)
 8003406:	4019      	ands	r1, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003410:	4318      	orrs	r0, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003416:	4303      	orrs	r3, r0
 8003418:	430b      	orrs	r3, r1
 800341a:	60d3      	str	r3, [r2, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800341c:	4b1e      	ldr	r3, [pc, #120]	; (8003498 <HAL_RCC_OscConfig+0x738>)
 800341e:	4a1e      	ldr	r2, [pc, #120]	; (8003498 <HAL_RCC_OscConfig+0x738>)
 8003420:	6812      	ldr	r2, [r2, #0]
 8003422:	2180      	movs	r1, #128	; 0x80
 8003424:	0449      	lsls	r1, r1, #17
 8003426:	430a      	orrs	r2, r1
 8003428:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800342a:	f7fe f8e7 	bl	80015fc <HAL_GetTick>
 800342e:	0003      	movs	r3, r0
 8003430:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003434:	f7fe f8e2 	bl	80015fc <HAL_GetTick>
 8003438:	0002      	movs	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e024      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003446:	4b14      	ldr	r3, [pc, #80]	; (8003498 <HAL_RCC_OscConfig+0x738>)
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	2380      	movs	r3, #128	; 0x80
 800344c:	049b      	lsls	r3, r3, #18
 800344e:	4013      	ands	r3, r2
 8003450:	d0f0      	beq.n	8003434 <HAL_RCC_OscConfig+0x6d4>
 8003452:	e01c      	b.n	800348e <HAL_RCC_OscConfig+0x72e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003454:	4b10      	ldr	r3, [pc, #64]	; (8003498 <HAL_RCC_OscConfig+0x738>)
 8003456:	4a10      	ldr	r2, [pc, #64]	; (8003498 <HAL_RCC_OscConfig+0x738>)
 8003458:	6812      	ldr	r2, [r2, #0]
 800345a:	4911      	ldr	r1, [pc, #68]	; (80034a0 <HAL_RCC_OscConfig+0x740>)
 800345c:	400a      	ands	r2, r1
 800345e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003460:	f7fe f8cc 	bl	80015fc <HAL_GetTick>
 8003464:	0003      	movs	r3, r0
 8003466:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003468:	e008      	b.n	800347c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800346a:	f7fe f8c7 	bl	80015fc <HAL_GetTick>
 800346e:	0002      	movs	r2, r0
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d901      	bls.n	800347c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e009      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800347c:	4b06      	ldr	r3, [pc, #24]	; (8003498 <HAL_RCC_OscConfig+0x738>)
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	2380      	movs	r3, #128	; 0x80
 8003482:	049b      	lsls	r3, r3, #18
 8003484:	4013      	ands	r3, r2
 8003486:	d1f0      	bne.n	800346a <HAL_RCC_OscConfig+0x70a>
 8003488:	e001      	b.n	800348e <HAL_RCC_OscConfig+0x72e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <HAL_RCC_OscConfig+0x730>
    }
  }
  
  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	0018      	movs	r0, r3
 8003492:	46bd      	mov	sp, r7
 8003494:	b006      	add	sp, #24
 8003496:	bd80      	pop	{r7, pc}
 8003498:	40021000 	.word	0x40021000
 800349c:	ff02ffff 	.word	0xff02ffff
 80034a0:	feffffff 	.word	0xfeffffff

080034a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80034b2:	4b82      	ldr	r3, [pc, #520]	; (80036bc <HAL_RCC_ClockConfig+0x218>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2201      	movs	r2, #1
 80034b8:	401a      	ands	r2, r3
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d211      	bcs.n	80034e4 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c0:	4b7e      	ldr	r3, [pc, #504]	; (80036bc <HAL_RCC_ClockConfig+0x218>)
 80034c2:	4a7e      	ldr	r2, [pc, #504]	; (80036bc <HAL_RCC_ClockConfig+0x218>)
 80034c4:	6812      	ldr	r2, [r2, #0]
 80034c6:	2101      	movs	r1, #1
 80034c8:	438a      	bics	r2, r1
 80034ca:	0011      	movs	r1, r2
 80034cc:	683a      	ldr	r2, [r7, #0]
 80034ce:	430a      	orrs	r2, r1
 80034d0:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80034d2:	4b7a      	ldr	r3, [pc, #488]	; (80036bc <HAL_RCC_ClockConfig+0x218>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2201      	movs	r2, #1
 80034d8:	401a      	ands	r2, r3
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d001      	beq.n	80034e4 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e0e6      	b.n	80036b2 <HAL_RCC_ClockConfig+0x20e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2202      	movs	r2, #2
 80034ea:	4013      	ands	r3, r2
 80034ec:	d009      	beq.n	8003502 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034ee:	4a74      	ldr	r2, [pc, #464]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 80034f0:	4b73      	ldr	r3, [pc, #460]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	21f0      	movs	r1, #240	; 0xf0
 80034f6:	438b      	bics	r3, r1
 80034f8:	0019      	movs	r1, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	430b      	orrs	r3, r1
 8003500:	60d3      	str	r3, [r2, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2201      	movs	r2, #1
 8003508:	4013      	ands	r3, r2
 800350a:	d100      	bne.n	800350e <HAL_RCC_ClockConfig+0x6a>
 800350c:	e089      	b.n	8003622 <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b02      	cmp	r3, #2
 8003514:	d107      	bne.n	8003526 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003516:	4b6a      	ldr	r3, [pc, #424]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	2380      	movs	r3, #128	; 0x80
 800351c:	029b      	lsls	r3, r3, #10
 800351e:	4013      	ands	r3, r2
 8003520:	d120      	bne.n	8003564 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e0c5      	b.n	80036b2 <HAL_RCC_ClockConfig+0x20e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b03      	cmp	r3, #3
 800352c:	d107      	bne.n	800353e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800352e:	4b64      	ldr	r3, [pc, #400]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	2380      	movs	r3, #128	; 0x80
 8003534:	049b      	lsls	r3, r3, #18
 8003536:	4013      	ands	r3, r2
 8003538:	d114      	bne.n	8003564 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e0b9      	b.n	80036b2 <HAL_RCC_ClockConfig+0x20e>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d106      	bne.n	8003554 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003546:	4b5e      	ldr	r3, [pc, #376]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2204      	movs	r2, #4
 800354c:	4013      	ands	r3, r2
 800354e:	d109      	bne.n	8003564 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e0ae      	b.n	80036b2 <HAL_RCC_ClockConfig+0x20e>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8003554:	4b5a      	ldr	r3, [pc, #360]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	2380      	movs	r3, #128	; 0x80
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4013      	ands	r3, r2
 800355e:	d101      	bne.n	8003564 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e0a6      	b.n	80036b2 <HAL_RCC_ClockConfig+0x20e>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003564:	4a56      	ldr	r2, [pc, #344]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 8003566:	4b56      	ldr	r3, [pc, #344]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	2103      	movs	r1, #3
 800356c:	438b      	bics	r3, r1
 800356e:	0019      	movs	r1, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	430b      	orrs	r3, r1
 8003576:	60d3      	str	r3, [r2, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003578:	f7fe f840 	bl	80015fc <HAL_GetTick>
 800357c:	0003      	movs	r3, r0
 800357e:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2b02      	cmp	r3, #2
 8003586:	d111      	bne.n	80035ac <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003588:	e009      	b.n	800359e <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800358a:	f7fe f837 	bl	80015fc <HAL_GetTick>
 800358e:	0002      	movs	r2, r0
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	4a4b      	ldr	r2, [pc, #300]	; (80036c4 <HAL_RCC_ClockConfig+0x220>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d901      	bls.n	800359e <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e089      	b.n	80036b2 <HAL_RCC_ClockConfig+0x20e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800359e:	4b48      	ldr	r3, [pc, #288]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	220c      	movs	r2, #12
 80035a4:	4013      	ands	r3, r2
 80035a6:	2b08      	cmp	r3, #8
 80035a8:	d1ef      	bne.n	800358a <HAL_RCC_ClockConfig+0xe6>
 80035aa:	e03a      	b.n	8003622 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2b03      	cmp	r3, #3
 80035b2:	d111      	bne.n	80035d8 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035b4:	e009      	b.n	80035ca <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035b6:	f7fe f821 	bl	80015fc <HAL_GetTick>
 80035ba:	0002      	movs	r2, r0
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	4a40      	ldr	r2, [pc, #256]	; (80036c4 <HAL_RCC_ClockConfig+0x220>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e073      	b.n	80036b2 <HAL_RCC_ClockConfig+0x20e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035ca:	4b3d      	ldr	r3, [pc, #244]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	220c      	movs	r2, #12
 80035d0:	4013      	ands	r3, r2
 80035d2:	2b0c      	cmp	r3, #12
 80035d4:	d1ef      	bne.n	80035b6 <HAL_RCC_ClockConfig+0x112>
 80035d6:	e024      	b.n	8003622 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d11b      	bne.n	8003618 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80035e0:	e009      	b.n	80035f6 <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035e2:	f7fe f80b 	bl	80015fc <HAL_GetTick>
 80035e6:	0002      	movs	r2, r0
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	4a35      	ldr	r2, [pc, #212]	; (80036c4 <HAL_RCC_ClockConfig+0x220>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e05d      	b.n	80036b2 <HAL_RCC_ClockConfig+0x20e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80035f6:	4b32      	ldr	r3, [pc, #200]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	220c      	movs	r2, #12
 80035fc:	4013      	ands	r3, r2
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d1ef      	bne.n	80035e2 <HAL_RCC_ClockConfig+0x13e>
 8003602:	e00e      	b.n	8003622 <HAL_RCC_ClockConfig+0x17e>
    }      
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003604:	f7fd fffa 	bl	80015fc <HAL_GetTick>
 8003608:	0002      	movs	r2, r0
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	4a2d      	ldr	r2, [pc, #180]	; (80036c4 <HAL_RCC_ClockConfig+0x220>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e04c      	b.n	80036b2 <HAL_RCC_ClockConfig+0x20e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003618:	4b29      	ldr	r3, [pc, #164]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	220c      	movs	r2, #12
 800361e:	4013      	ands	r3, r2
 8003620:	d1f0      	bne.n	8003604 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003622:	4b26      	ldr	r3, [pc, #152]	; (80036bc <HAL_RCC_ClockConfig+0x218>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2201      	movs	r2, #1
 8003628:	401a      	ands	r2, r3
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	d911      	bls.n	8003654 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003630:	4b22      	ldr	r3, [pc, #136]	; (80036bc <HAL_RCC_ClockConfig+0x218>)
 8003632:	4a22      	ldr	r2, [pc, #136]	; (80036bc <HAL_RCC_ClockConfig+0x218>)
 8003634:	6812      	ldr	r2, [r2, #0]
 8003636:	2101      	movs	r1, #1
 8003638:	438a      	bics	r2, r1
 800363a:	0011      	movs	r1, r2
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	430a      	orrs	r2, r1
 8003640:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003642:	4b1e      	ldr	r3, [pc, #120]	; (80036bc <HAL_RCC_ClockConfig+0x218>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2201      	movs	r2, #1
 8003648:	401a      	ands	r2, r3
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	429a      	cmp	r2, r3
 800364e:	d001      	beq.n	8003654 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e02e      	b.n	80036b2 <HAL_RCC_ClockConfig+0x20e>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2204      	movs	r2, #4
 800365a:	4013      	ands	r3, r2
 800365c:	d008      	beq.n	8003670 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800365e:	4a18      	ldr	r2, [pc, #96]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 8003660:	4b17      	ldr	r3, [pc, #92]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	4918      	ldr	r1, [pc, #96]	; (80036c8 <HAL_RCC_ClockConfig+0x224>)
 8003666:	4019      	ands	r1, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	430b      	orrs	r3, r1
 800366e:	60d3      	str	r3, [r2, #12]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2208      	movs	r2, #8
 8003676:	4013      	ands	r3, r2
 8003678:	d009      	beq.n	800368e <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800367a:	4a11      	ldr	r2, [pc, #68]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 800367c:	4b10      	ldr	r3, [pc, #64]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	4912      	ldr	r1, [pc, #72]	; (80036cc <HAL_RCC_ClockConfig+0x228>)
 8003682:	4019      	ands	r1, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	00db      	lsls	r3, r3, #3
 800368a:	430b      	orrs	r3, r1
 800368c:	60d3      	str	r3, [r2, #12]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800368e:	f000 f823 	bl	80036d8 <HAL_RCC_GetSysClockFreq>
 8003692:	0001      	movs	r1, r0
 8003694:	4b0a      	ldr	r3, [pc, #40]	; (80036c0 <HAL_RCC_ClockConfig+0x21c>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	091b      	lsrs	r3, r3, #4
 800369a:	220f      	movs	r2, #15
 800369c:	4013      	ands	r3, r2
 800369e:	4a0c      	ldr	r2, [pc, #48]	; (80036d0 <HAL_RCC_ClockConfig+0x22c>)
 80036a0:	5cd3      	ldrb	r3, [r2, r3]
 80036a2:	000a      	movs	r2, r1
 80036a4:	40da      	lsrs	r2, r3
 80036a6:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <HAL_RCC_ClockConfig+0x230>)
 80036a8:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80036aa:	2000      	movs	r0, #0
 80036ac:	f7fd ff7c 	bl	80015a8 <HAL_InitTick>
  
  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	0018      	movs	r0, r3
 80036b4:	46bd      	mov	sp, r7
 80036b6:	b004      	add	sp, #16
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	40022000 	.word	0x40022000
 80036c0:	40021000 	.word	0x40021000
 80036c4:	00001388 	.word	0x00001388
 80036c8:	fffff8ff 	.word	0xfffff8ff
 80036cc:	ffffc7ff 	.word	0xffffc7ff
 80036d0:	08009768 	.word	0x08009768
 80036d4:	20000004 	.word	0x20000004

080036d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0, pllm = 0, plld = 0, pllvco = 0, msiclkrange = 0;
 80036de:	2300      	movs	r3, #0
 80036e0:	60fb      	str	r3, [r7, #12]
 80036e2:	2300      	movs	r3, #0
 80036e4:	60bb      	str	r3, [r7, #8]
 80036e6:	2300      	movs	r3, #0
 80036e8:	607b      	str	r3, [r7, #4]
 80036ea:	2300      	movs	r3, #0
 80036ec:	617b      	str	r3, [r7, #20]
 80036ee:	2300      	movs	r3, #0
 80036f0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80036f2:	2300      	movs	r3, #0
 80036f4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80036f6:	4b32      	ldr	r3, [pc, #200]	; (80037c0 <HAL_RCC_GetSysClockFreq+0xe8>)
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	220c      	movs	r2, #12
 8003700:	4013      	ands	r3, r2
 8003702:	2b08      	cmp	r3, #8
 8003704:	d00e      	beq.n	8003724 <HAL_RCC_GetSysClockFreq+0x4c>
 8003706:	2b0c      	cmp	r3, #12
 8003708:	d00f      	beq.n	800372a <HAL_RCC_GetSysClockFreq+0x52>
 800370a:	2b04      	cmp	r3, #4
 800370c:	d145      	bne.n	800379a <HAL_RCC_GetSysClockFreq+0xc2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 800370e:	4b2c      	ldr	r3, [pc, #176]	; (80037c0 <HAL_RCC_GetSysClockFreq+0xe8>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2210      	movs	r2, #16
 8003714:	4013      	ands	r3, r2
 8003716:	d002      	beq.n	800371e <HAL_RCC_GetSysClockFreq+0x46>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003718:	4b2a      	ldr	r3, [pc, #168]	; (80037c4 <HAL_RCC_GetSysClockFreq+0xec>)
 800371a:	613b      	str	r3, [r7, #16]
      }
      else 
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800371c:	e04b      	b.n	80037b6 <HAL_RCC_GetSysClockFreq+0xde>
        sysclockfreq =  HSI_VALUE;
 800371e:	4b2a      	ldr	r3, [pc, #168]	; (80037c8 <HAL_RCC_GetSysClockFreq+0xf0>)
 8003720:	613b      	str	r3, [r7, #16]
      break;
 8003722:	e048      	b.n	80037b6 <HAL_RCC_GetSysClockFreq+0xde>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003724:	4b29      	ldr	r3, [pc, #164]	; (80037cc <HAL_RCC_GetSysClockFreq+0xf4>)
 8003726:	613b      	str	r3, [r7, #16]
      break;
 8003728:	e045      	b.n	80037b6 <HAL_RCC_GetSysClockFreq+0xde>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	0c9b      	lsrs	r3, r3, #18
 800372e:	220f      	movs	r2, #15
 8003730:	4013      	ands	r3, r2
 8003732:	4a27      	ldr	r2, [pc, #156]	; (80037d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003734:	5cd3      	ldrb	r3, [r2, r3]
 8003736:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	0d9b      	lsrs	r3, r3, #22
 800373c:	2203      	movs	r2, #3
 800373e:	4013      	ands	r3, r2
 8003740:	3301      	adds	r3, #1
 8003742:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003744:	4b1e      	ldr	r3, [pc, #120]	; (80037c0 <HAL_RCC_GetSysClockFreq+0xe8>)
 8003746:	68da      	ldr	r2, [r3, #12]
 8003748:	2380      	movs	r3, #128	; 0x80
 800374a:	025b      	lsls	r3, r3, #9
 800374c:	4013      	ands	r3, r2
 800374e:	d009      	beq.n	8003764 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	4a1e      	ldr	r2, [pc, #120]	; (80037cc <HAL_RCC_GetSysClockFreq+0xf4>)
 8003754:	4353      	muls	r3, r2
 8003756:	6879      	ldr	r1, [r7, #4]
 8003758:	0018      	movs	r0, r3
 800375a:	f7fc fcd5 	bl	8000108 <__udivsi3>
 800375e:	0003      	movs	r3, r0
 8003760:	617b      	str	r3, [r7, #20]
 8003762:	e017      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0xbc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 8003764:	4b16      	ldr	r3, [pc, #88]	; (80037c0 <HAL_RCC_GetSysClockFreq+0xe8>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2210      	movs	r2, #16
 800376a:	4013      	ands	r3, r2
 800376c:	d009      	beq.n	8003782 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	4a14      	ldr	r2, [pc, #80]	; (80037c4 <HAL_RCC_GetSysClockFreq+0xec>)
 8003772:	4353      	muls	r3, r2
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	0018      	movs	r0, r3
 8003778:	f7fc fcc6 	bl	8000108 <__udivsi3>
 800377c:	0003      	movs	r3, r0
 800377e:	617b      	str	r3, [r7, #20]
 8003780:	e008      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0xbc>
        }
        else 
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	4a10      	ldr	r2, [pc, #64]	; (80037c8 <HAL_RCC_GetSysClockFreq+0xf0>)
 8003786:	4353      	muls	r3, r2
 8003788:	6879      	ldr	r1, [r7, #4]
 800378a:	0018      	movs	r0, r3
 800378c:	f7fc fcbc 	bl	8000108 <__udivsi3>
 8003790:	0003      	movs	r3, r0
 8003792:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	613b      	str	r3, [r7, #16]
      break;
 8003798:	e00d      	b.n	80037b6 <HAL_RCC_GetSysClockFreq+0xde>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 800379a:	4b09      	ldr	r3, [pc, #36]	; (80037c0 <HAL_RCC_GetSysClockFreq+0xe8>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	0b5b      	lsrs	r3, r3, #13
 80037a0:	2207      	movs	r2, #7
 80037a2:	4013      	ands	r3, r2
 80037a4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	3301      	adds	r3, #1
 80037aa:	2280      	movs	r2, #128	; 0x80
 80037ac:	0212      	lsls	r2, r2, #8
 80037ae:	409a      	lsls	r2, r3
 80037b0:	0013      	movs	r3, r2
 80037b2:	613b      	str	r3, [r7, #16]
      break;
 80037b4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80037b6:	693b      	ldr	r3, [r7, #16]
}
 80037b8:	0018      	movs	r0, r3
 80037ba:	46bd      	mov	sp, r7
 80037bc:	b006      	add	sp, #24
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	40021000 	.word	0x40021000
 80037c4:	003d0900 	.word	0x003d0900
 80037c8:	00f42400 	.word	0x00f42400
 80037cc:	007a1200 	.word	0x007a1200
 80037d0:	08009778 	.word	0x08009778

080037d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037d8:	4b02      	ldr	r3, [pc, #8]	; (80037e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80037da:	681b      	ldr	r3, [r3, #0]
}
 80037dc:	0018      	movs	r0, r3
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	46c0      	nop			; (mov r8, r8)
 80037e4:	20000004 	.word	0x20000004

080037e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 80037f0:	2300      	movs	r3, #0
 80037f2:	60fb      	str	r3, [r7, #12]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80037f4:	2300      	movs	r3, #0
 80037f6:	60bb      	str	r3, [r7, #8]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80037f8:	4b23      	ldr	r3, [pc, #140]	; (8003888 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	22f0      	movs	r2, #240	; 0xf0
 80037fe:	4013      	ands	r3, r2
 8003800:	d12b      	bne.n	800385a <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003802:	4b21      	ldr	r3, [pc, #132]	; (8003888 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8003804:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003806:	2380      	movs	r3, #128	; 0x80
 8003808:	055b      	lsls	r3, r3, #21
 800380a:	4013      	ands	r3, r2
 800380c:	d006      	beq.n	800381c <RCC_SetFlashLatencyFromMSIRange+0x34>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800380e:	4b1f      	ldr	r3, [pc, #124]	; (800388c <RCC_SetFlashLatencyFromMSIRange+0xa4>)
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	23c0      	movs	r3, #192	; 0xc0
 8003814:	015b      	lsls	r3, r3, #5
 8003816:	4013      	ands	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	e012      	b.n	8003842 <RCC_SetFlashLatencyFromMSIRange+0x5a>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800381c:	4b1a      	ldr	r3, [pc, #104]	; (8003888 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 800381e:	4a1a      	ldr	r2, [pc, #104]	; (8003888 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8003820:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003822:	2180      	movs	r1, #128	; 0x80
 8003824:	0549      	lsls	r1, r1, #21
 8003826:	430a      	orrs	r2, r1
 8003828:	639a      	str	r2, [r3, #56]	; 0x38
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800382a:	4b18      	ldr	r3, [pc, #96]	; (800388c <RCC_SetFlashLatencyFromMSIRange+0xa4>)
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	23c0      	movs	r3, #192	; 0xc0
 8003830:	015b      	lsls	r3, r3, #5
 8003832:	4013      	ands	r3, r2
 8003834:	60fb      	str	r3, [r7, #12]
      __HAL_RCC_PWR_CLK_DISABLE();
 8003836:	4b14      	ldr	r3, [pc, #80]	; (8003888 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8003838:	4a13      	ldr	r2, [pc, #76]	; (8003888 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 800383a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800383c:	4914      	ldr	r1, [pc, #80]	; (8003890 <RCC_SetFlashLatencyFromMSIRange+0xa8>)
 800383e:	400a      	ands	r2, r1
 8003840:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	23c0      	movs	r3, #192	; 0xc0
 8003846:	015b      	lsls	r3, r3, #5
 8003848:	429a      	cmp	r2, r3
 800384a:	d106      	bne.n	800385a <RCC_SetFlashLatencyFromMSIRange+0x72>
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	23c0      	movs	r3, #192	; 0xc0
 8003850:	021b      	lsls	r3, r3, #8
 8003852:	429a      	cmp	r2, r3
 8003854:	d101      	bne.n	800385a <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8003856:	2301      	movs	r3, #1
 8003858:	60bb      	str	r3, [r7, #8]
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 800385a:	4b0e      	ldr	r3, [pc, #56]	; (8003894 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800385c:	4a0d      	ldr	r2, [pc, #52]	; (8003894 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800385e:	6812      	ldr	r2, [r2, #0]
 8003860:	2101      	movs	r1, #1
 8003862:	438a      	bics	r2, r1
 8003864:	0011      	movs	r1, r2
 8003866:	68ba      	ldr	r2, [r7, #8]
 8003868:	430a      	orrs	r2, r1
 800386a:	601a      	str	r2, [r3, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800386c:	4b09      	ldr	r3, [pc, #36]	; (8003894 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2201      	movs	r2, #1
 8003872:	401a      	ands	r2, r3
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	429a      	cmp	r2, r3
 8003878:	d001      	beq.n	800387e <RCC_SetFlashLatencyFromMSIRange+0x96>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <RCC_SetFlashLatencyFromMSIRange+0x98>
  }
  
  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	0018      	movs	r0, r3
 8003882:	46bd      	mov	sp, r7
 8003884:	b004      	add	sp, #16
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40021000 	.word	0x40021000
 800388c:	40007000 	.word	0x40007000
 8003890:	efffffff 	.word	0xefffffff
 8003894:	40022000 	.word	0x40022000

08003898 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80038a4:	2300      	movs	r3, #0
 80038a6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2220      	movs	r2, #32
 80038ae:	4013      	ands	r3, r2
 80038b0:	d100      	bne.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80038b2:	e0c3      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80038b4:	2317      	movs	r3, #23
 80038b6:	18fb      	adds	r3, r7, r3
 80038b8:	2200      	movs	r2, #0
 80038ba:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038bc:	4b8d      	ldr	r3, [pc, #564]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80038be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038c0:	2380      	movs	r3, #128	; 0x80
 80038c2:	055b      	lsls	r3, r3, #21
 80038c4:	4013      	ands	r3, r2
 80038c6:	d10a      	bne.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038c8:	4b8a      	ldr	r3, [pc, #552]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80038ca:	4a8a      	ldr	r2, [pc, #552]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80038cc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038ce:	2180      	movs	r1, #128	; 0x80
 80038d0:	0549      	lsls	r1, r1, #21
 80038d2:	430a      	orrs	r2, r1
 80038d4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80038d6:	2317      	movs	r3, #23
 80038d8:	18fb      	adds	r3, r7, r3
 80038da:	2201      	movs	r2, #1
 80038dc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038de:	4b86      	ldr	r3, [pc, #536]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	2380      	movs	r3, #128	; 0x80
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	4013      	ands	r3, r2
 80038e8:	d11a      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ea:	4b83      	ldr	r3, [pc, #524]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ec:	4a82      	ldr	r2, [pc, #520]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ee:	6812      	ldr	r2, [r2, #0]
 80038f0:	2180      	movs	r1, #128	; 0x80
 80038f2:	0049      	lsls	r1, r1, #1
 80038f4:	430a      	orrs	r2, r1
 80038f6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038f8:	f7fd fe80 	bl	80015fc <HAL_GetTick>
 80038fc:	0003      	movs	r3, r0
 80038fe:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003900:	e008      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003902:	f7fd fe7b 	bl	80015fc <HAL_GetTick>
 8003906:	0002      	movs	r2, r0
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b64      	cmp	r3, #100	; 0x64
 800390e:	d901      	bls.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        {
          return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e0ea      	b.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x252>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003914:	4b78      	ldr	r3, [pc, #480]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	2380      	movs	r3, #128	; 0x80
 800391a:	005b      	lsls	r3, r3, #1
 800391c:	4013      	ands	r3, r2
 800391e:	d0f0      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x6a>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */ 
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003920:	4b74      	ldr	r3, [pc, #464]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	23c0      	movs	r3, #192	; 0xc0
 8003926:	039b      	lsls	r3, r3, #14
 8003928:	4013      	ands	r3, r2
 800392a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	23c0      	movs	r3, #192	; 0xc0
 8003932:	039b      	lsls	r3, r3, #14
 8003934:	401a      	ands	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	429a      	cmp	r2, r3
 800393a:	d010      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xc6>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685a      	ldr	r2, [r3, #4]
 8003940:	23c0      	movs	r3, #192	; 0xc0
 8003942:	029b      	lsls	r3, r3, #10
 8003944:	401a      	ands	r2, r3
 8003946:	23c0      	movs	r3, #192	; 0xc0
 8003948:	029b      	lsls	r3, r3, #10
 800394a:	429a      	cmp	r2, r3
 800394c:	d107      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xc6>
 800394e:	4b69      	ldr	r3, [pc, #420]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	2380      	movs	r3, #128	; 0x80
 8003954:	029b      	lsls	r3, r3, #10
 8003956:	4013      	ands	r3, r2
 8003958:	d001      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xc6>
      {
        /* To update HSE divider, first switch-OFF HSE clock oscillator*/
        return HAL_ERROR; 
 800395a:	2301      	movs	r3, #1
 800395c:	e0c5      	b.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x252>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800395e:	4b65      	ldr	r3, [pc, #404]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003960:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003962:	23c0      	movs	r3, #192	; 0xc0
 8003964:	029b      	lsls	r3, r3, #10
 8003966:	4013      	ands	r3, r2
 8003968:	60fb      	str	r3, [r7, #12]
    
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d03b      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	23c0      	movs	r3, #192	; 0xc0
 8003976:	029b      	lsls	r3, r3, #10
 8003978:	401a      	ands	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	429a      	cmp	r2, r3
 800397e:	d033      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2220      	movs	r2, #32
 8003986:	4013      	ands	r3, r2
 8003988:	d02e      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x150>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800398a:	4b5a      	ldr	r3, [pc, #360]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800398c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800398e:	4a5b      	ldr	r2, [pc, #364]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003990:	4013      	ands	r3, r2
 8003992:	60fb      	str	r3, [r7, #12]
      
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003994:	4b57      	ldr	r3, [pc, #348]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003996:	4a57      	ldr	r2, [pc, #348]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003998:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800399a:	2180      	movs	r1, #128	; 0x80
 800399c:	0309      	lsls	r1, r1, #12
 800399e:	430a      	orrs	r2, r1
 80039a0:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039a2:	4b54      	ldr	r3, [pc, #336]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80039a4:	4a53      	ldr	r2, [pc, #332]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80039a6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80039a8:	4955      	ldr	r1, [pc, #340]	; (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039aa:	400a      	ands	r2, r1
 80039ac:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80039ae:	4b51      	ldr	r3, [pc, #324]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	651a      	str	r2, [r3, #80]	; 0x50
      
       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	2380      	movs	r3, #128	; 0x80
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	4013      	ands	r3, r2
 80039bc:	d014      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039be:	f7fd fe1d 	bl	80015fc <HAL_GetTick>
 80039c2:	0003      	movs	r3, r0
 80039c4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039c6:	e009      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039c8:	f7fd fe18 	bl	80015fc <HAL_GetTick>
 80039cc:	0002      	movs	r2, r0
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	4a4c      	ldr	r2, [pc, #304]	; (8003b04 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d901      	bls.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e086      	b.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x252>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039dc:	4b45      	ldr	r3, [pc, #276]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80039de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039e0:	2380      	movs	r3, #128	; 0x80
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	4013      	ands	r3, r2
 80039e6:	d0ef      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x130>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	23c0      	movs	r3, #192	; 0xc0
 80039ee:	029b      	lsls	r3, r3, #10
 80039f0:	401a      	ands	r2, r3
 80039f2:	23c0      	movs	r3, #192	; 0xc0
 80039f4:	029b      	lsls	r3, r3, #10
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d10b      	bne.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80039fa:	4a3e      	ldr	r2, [pc, #248]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80039fc:	4b3d      	ldr	r3, [pc, #244]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4941      	ldr	r1, [pc, #260]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8003a02:	4019      	ands	r1, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6858      	ldr	r0, [r3, #4]
 8003a08:	23c0      	movs	r3, #192	; 0xc0
 8003a0a:	039b      	lsls	r3, r3, #14
 8003a0c:	4003      	ands	r3, r0
 8003a0e:	430b      	orrs	r3, r1
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	4a38      	ldr	r2, [pc, #224]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003a14:	4b37      	ldr	r3, [pc, #220]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003a16:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6858      	ldr	r0, [r3, #4]
 8003a1c:	23c0      	movs	r3, #192	; 0xc0
 8003a1e:	029b      	lsls	r3, r3, #10
 8003a20:	4003      	ands	r3, r0
 8003a22:	430b      	orrs	r3, r1
 8003a24:	6513      	str	r3, [r2, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a26:	2317      	movs	r3, #23
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d105      	bne.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a30:	4b30      	ldr	r3, [pc, #192]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003a32:	4a30      	ldr	r2, [pc, #192]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003a34:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003a36:	4935      	ldr	r1, [pc, #212]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8003a38:	400a      	ands	r2, r1
 8003a3a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }
  
#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2201      	movs	r2, #1
 8003a42:	4013      	ands	r3, r2
 8003a44:	d009      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a46:	4a2b      	ldr	r2, [pc, #172]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003a48:	4b2a      	ldr	r3, [pc, #168]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003a4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a4c:	2103      	movs	r1, #3
 8003a4e:	438b      	bics	r3, r1
 8003a50:	0019      	movs	r1, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	430b      	orrs	r3, r1
 8003a58:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */
  
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2202      	movs	r2, #2
 8003a60:	4013      	ands	r3, r2
 8003a62:	d009      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a64:	4a23      	ldr	r2, [pc, #140]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003a66:	4b23      	ldr	r3, [pc, #140]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a6a:	210c      	movs	r1, #12
 8003a6c:	438b      	bics	r3, r1
 8003a6e:	0019      	movs	r1, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	430b      	orrs	r3, r1
 8003a76:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
  
  /*------------------------------ LPUART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2204      	movs	r2, #4
 8003a7e:	4013      	ands	r3, r2
 8003a80:	d008      	beq.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
    
    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a82:	4a1c      	ldr	r2, [pc, #112]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003a84:	4b1b      	ldr	r3, [pc, #108]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a88:	4921      	ldr	r1, [pc, #132]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8003a8a:	4019      	ands	r1, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	430b      	orrs	r3, r1
 8003a92:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2208      	movs	r2, #8
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	d008      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a9e:	4a15      	ldr	r2, [pc, #84]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003aa0:	4b14      	ldr	r3, [pc, #80]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aa4:	491b      	ldr	r1, [pc, #108]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003aa6:	4019      	ands	r1, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	695b      	ldr	r3, [r3, #20]
 8003aac:	430b      	orrs	r3, r1
 8003aae:	64d3      	str	r3, [r2, #76]	; 0x4c
  }  
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2240      	movs	r2, #64	; 0x40
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	d008      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003aba:	4a0e      	ldr	r2, [pc, #56]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003abc:	4b0d      	ldr	r3, [pc, #52]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003abe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac0:	4915      	ldr	r1, [pc, #84]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ac2:	4019      	ands	r1, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	69db      	ldr	r3, [r3, #28]
 8003ac8:	430b      	orrs	r3, r1
 8003aca:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */
  
  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2280      	movs	r2, #128	; 0x80
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	d008      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003ad6:	4a07      	ldr	r2, [pc, #28]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003ad8:	4b06      	ldr	r3, [pc, #24]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003ada:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003adc:	490f      	ldr	r1, [pc, #60]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003ade:	4019      	ands	r1, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	430b      	orrs	r3, r1
 8003ae6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	0018      	movs	r0, r3
 8003aec:	46bd      	mov	sp, r7
 8003aee:	b006      	add	sp, #24
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	46c0      	nop			; (mov r8, r8)
 8003af4:	40021000 	.word	0x40021000
 8003af8:	40007000 	.word	0x40007000
 8003afc:	fffcffff 	.word	0xfffcffff
 8003b00:	fff7ffff 	.word	0xfff7ffff
 8003b04:	00001388 	.word	0x00001388
 8003b08:	ffcfffff 	.word	0xffcfffff
 8003b0c:	efffffff 	.word	0xefffffff
 8003b10:	fffff3ff 	.word	0xfffff3ff
 8003b14:	ffffcfff 	.word	0xffffcfff
 8003b18:	fbffffff 	.word	0xfbffffff
 8003b1c:	fff3ffff 	.word	0xfff3ffff

08003b20 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e074      	b.n	8003c1c <HAL_RTC_Init+0xfc>
  assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
  assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
  
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2221      	movs	r2, #33	; 0x21
 8003b36:	5c9b      	ldrb	r3, [r3, r2]
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d107      	bne.n	8003b4e <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2220      	movs	r2, #32
 8003b42:	2100      	movs	r1, #0
 8003b44:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f005 f943 	bl	8008dd4 <HAL_RTC_MspInit>
  }

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2221      	movs	r2, #33	; 0x21
 8003b52:	2102      	movs	r1, #2
 8003b54:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	22ca      	movs	r2, #202	; 0xca
 8003b5c:	625a      	str	r2, [r3, #36]	; 0x24
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2253      	movs	r2, #83	; 0x53
 8003b64:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	0018      	movs	r0, r3
 8003b6a:	f000 fac0 	bl	80040ee <RTC_EnterInitMode>
 8003b6e:	1e03      	subs	r3, r0, #0
 8003b70:	d009      	beq.n	8003b86 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	22ff      	movs	r2, #255	; 0xff
 8003b78:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2221      	movs	r2, #33	; 0x21
 8003b7e:	2104      	movs	r1, #4
 8003b80:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e04a      	b.n	8003c1c <HAL_RTC_Init+0xfc>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6812      	ldr	r2, [r2, #0]
 8003b8e:	6892      	ldr	r2, [r2, #8]
 8003b90:	4924      	ldr	r1, [pc, #144]	; (8003c24 <HAL_RTC_Init+0x104>)
 8003b92:	400a      	ands	r2, r1
 8003b94:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6812      	ldr	r2, [r2, #0]
 8003b9e:	6891      	ldr	r1, [r2, #8]
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	6850      	ldr	r0, [r2, #4]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6912      	ldr	r2, [r2, #16]
 8003ba8:	4310      	orrs	r0, r2
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6992      	ldr	r2, [r2, #24]
 8003bae:	4302      	orrs	r2, r0
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	68d2      	ldr	r2, [r2, #12]
 8003bbc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	6812      	ldr	r2, [r2, #0]
 8003bc6:	6911      	ldr	r1, [r2, #16]
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6892      	ldr	r2, [r2, #8]
 8003bcc:	0412      	lsls	r2, r2, #16
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	6812      	ldr	r2, [r2, #0]
 8003bda:	68d2      	ldr	r2, [r2, #12]
 8003bdc:	2180      	movs	r1, #128	; 0x80
 8003bde:	438a      	bics	r2, r1
 8003be0:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	6812      	ldr	r2, [r2, #0]
 8003bea:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003bec:	2103      	movs	r1, #3
 8003bee:	438a      	bics	r2, r1
 8003bf0:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	6812      	ldr	r2, [r2, #0]
 8003bfa:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	69d0      	ldr	r0, [r2, #28]
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	6952      	ldr	r2, [r2, #20]
 8003c04:	4302      	orrs	r2, r0
 8003c06:	430a      	orrs	r2, r1
 8003c08:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	22ff      	movs	r2, #255	; 0xff
 8003c10:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2221      	movs	r2, #33	; 0x21
 8003c16:	2101      	movs	r1, #1
 8003c18:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
  }
}
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	b002      	add	sp, #8
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	ff8fffbf 	.word	0xff8fffbf

08003c28 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003c28:	b590      	push	{r4, r7, lr}
 8003c2a:	b087      	sub	sp, #28
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003c34:	2300      	movs	r3, #0
 8003c36:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	5c9b      	ldrb	r3, [r3, r2]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d101      	bne.n	8003c46 <HAL_RTC_SetTime+0x1e>
 8003c42:	2302      	movs	r3, #2
 8003c44:	e0b5      	b.n	8003db2 <HAL_RTC_SetTime+0x18a>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2220      	movs	r2, #32
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2221      	movs	r2, #33	; 0x21
 8003c52:	2102      	movs	r1, #2
 8003c54:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d125      	bne.n	8003ca8 <HAL_RTC_SetTime+0x80>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	2240      	movs	r2, #64	; 0x40
 8003c64:	4013      	ands	r3, r2
 8003c66:	d102      	bne.n	8003c6e <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	0018      	movs	r0, r3
 8003c74:	f000 fa67 	bl	8004146 <RTC_ByteToBcd2>
 8003c78:	0003      	movs	r3, r0
 8003c7a:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	785b      	ldrb	r3, [r3, #1]
 8003c80:	0018      	movs	r0, r3
 8003c82:	f000 fa60 	bl	8004146 <RTC_ByteToBcd2>
 8003c86:	0003      	movs	r3, r0
 8003c88:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003c8a:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	789b      	ldrb	r3, [r3, #2]
 8003c90:	0018      	movs	r0, r3
 8003c92:	f000 fa58 	bl	8004146 <RTC_ByteToBcd2>
 8003c96:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003c98:	0022      	movs	r2, r4
 8003c9a:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	78db      	ldrb	r3, [r3, #3]
 8003ca0:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	617b      	str	r3, [r7, #20]
 8003ca6:	e01f      	b.n	8003ce8 <HAL_RTC_SetTime+0xc0>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	2240      	movs	r2, #64	; 0x40
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	d007      	beq.n	8003cc4 <HAL_RTC_SetTime+0x9c>
    {
      tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	0018      	movs	r0, r3
 8003cba:	f000 fa65 	bl	8004188 <RTC_Bcd2ToByte>
 8003cbe:	0003      	movs	r3, r0
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	e002      	b.n	8003cca <HAL_RTC_SetTime+0xa2>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	785b      	ldrb	r3, [r3, #1]
 8003cd4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003cd6:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003cd8:	68ba      	ldr	r2, [r7, #8]
 8003cda:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003cdc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	78db      	ldrb	r3, [r3, #3]
 8003ce2:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	22ca      	movs	r2, #202	; 0xca
 8003cee:	625a      	str	r2, [r3, #36]	; 0x24
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2253      	movs	r2, #83	; 0x53
 8003cf6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	0018      	movs	r0, r3
 8003cfc:	f000 f9f7 	bl	80040ee <RTC_EnterInitMode>
 8003d00:	1e03      	subs	r3, r0, #0
 8003d02:	d00d      	beq.n	8003d20 <HAL_RTC_SetTime+0xf8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	22ff      	movs	r2, #255	; 0xff
 8003d0a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2221      	movs	r2, #33	; 0x21
 8003d10:	2104      	movs	r1, #4
 8003d12:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2220      	movs	r2, #32
 8003d18:	2100      	movs	r1, #0
 8003d1a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e048      	b.n	8003db2 <HAL_RTC_SetTime+0x18a>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	4925      	ldr	r1, [pc, #148]	; (8003dbc <HAL_RTC_SetTime+0x194>)
 8003d28:	400a      	ands	r2, r1
 8003d2a:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	6812      	ldr	r2, [r2, #0]
 8003d34:	6892      	ldr	r2, [r2, #8]
 8003d36:	4922      	ldr	r1, [pc, #136]	; (8003dc0 <HAL_RTC_SetTime+0x198>)
 8003d38:	400a      	ands	r2, r1
 8003d3a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	6812      	ldr	r2, [r2, #0]
 8003d44:	6891      	ldr	r1, [r2, #8]
 8003d46:	68ba      	ldr	r2, [r7, #8]
 8003d48:	68d0      	ldr	r0, [r2, #12]
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	6912      	ldr	r2, [r2, #16]
 8003d4e:	4302      	orrs	r2, r0
 8003d50:	430a      	orrs	r2, r1
 8003d52:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68fa      	ldr	r2, [r7, #12]
 8003d5a:	6812      	ldr	r2, [r2, #0]
 8003d5c:	68d2      	ldr	r2, [r2, #12]
 8003d5e:	2180      	movs	r1, #128	; 0x80
 8003d60:	438a      	bics	r2, r1
 8003d62:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	d113      	bne.n	8003d98 <HAL_RTC_SetTime+0x170>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	0018      	movs	r0, r3
 8003d74:	f000 f992 	bl	800409c <HAL_RTC_WaitForSynchro>
 8003d78:	1e03      	subs	r3, r0, #0
 8003d7a:	d00d      	beq.n	8003d98 <HAL_RTC_SetTime+0x170>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	22ff      	movs	r2, #255	; 0xff
 8003d82:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2221      	movs	r2, #33	; 0x21
 8003d88:	2104      	movs	r1, #4
 8003d8a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	2100      	movs	r1, #0
 8003d92:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e00c      	b.n	8003db2 <HAL_RTC_SetTime+0x18a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	22ff      	movs	r2, #255	; 0xff
 8003d9e:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2221      	movs	r2, #33	; 0x21
 8003da4:	2101      	movs	r1, #1
 8003da6:	5499      	strb	r1, [r3, r2]

   __HAL_UNLOCK(hrtc); 
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2220      	movs	r2, #32
 8003dac:	2100      	movs	r1, #0
 8003dae:	5499      	strb	r1, [r3, r2]

   return HAL_OK;
 8003db0:	2300      	movs	r3, #0
  }
}
 8003db2:	0018      	movs	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	b007      	add	sp, #28
 8003db8:	bd90      	pop	{r4, r7, pc}
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	007f7f7f 	.word	0x007f7f7f
 8003dc0:	fffbffff 	.word	0xfffbffff

08003dc4 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	691b      	ldr	r3, [r3, #16]
 8003de4:	045b      	lsls	r3, r3, #17
 8003de6:	0c5a      	lsrs	r2, r3, #17
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	609a      	str	r2, [r3, #8]
  
  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a22      	ldr	r2, [pc, #136]	; (8003e7c <HAL_RTC_GetTime+0xb8>)
 8003df4:	4013      	ands	r3, r2
 8003df6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	0c1b      	lsrs	r3, r3, #16
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	223f      	movs	r2, #63	; 0x3f
 8003e00:	4013      	ands	r3, r2
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	0a1b      	lsrs	r3, r3, #8
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	227f      	movs	r2, #127	; 0x7f
 8003e10:	4013      	ands	r3, r2
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	227f      	movs	r2, #127	; 0x7f
 8003e1e:	4013      	ands	r3, r2
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	0c1b      	lsrs	r3, r3, #16
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	2240      	movs	r2, #64	; 0x40
 8003e2e:	4013      	ands	r3, r2
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d11a      	bne.n	8003e72 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	0018      	movs	r0, r3
 8003e42:	f000 f9a1 	bl	8004188 <RTC_Bcd2ToByte>
 8003e46:	0003      	movs	r3, r0
 8003e48:	001a      	movs	r2, r3
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	785b      	ldrb	r3, [r3, #1]
 8003e52:	0018      	movs	r0, r3
 8003e54:	f000 f998 	bl	8004188 <RTC_Bcd2ToByte>
 8003e58:	0003      	movs	r3, r0
 8003e5a:	001a      	movs	r2, r3
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	789b      	ldrb	r3, [r3, #2]
 8003e64:	0018      	movs	r0, r3
 8003e66:	f000 f98f 	bl	8004188 <RTC_Bcd2ToByte>
 8003e6a:	0003      	movs	r3, r0
 8003e6c:	001a      	movs	r2, r3
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	0018      	movs	r0, r3
 8003e76:	46bd      	mov	sp, r7
 8003e78:	b006      	add	sp, #24
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	007f7f7f 	.word	0x007f7f7f

08003e80 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003e80:	b590      	push	{r4, r7, lr}
 8003e82:	b087      	sub	sp, #28
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2220      	movs	r2, #32
 8003e94:	5c9b      	ldrb	r3, [r3, r2]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d101      	bne.n	8003e9e <HAL_RTC_SetDate+0x1e>
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	e0a7      	b.n	8003fee <HAL_RTC_SetDate+0x16e>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2220      	movs	r2, #32
 8003ea2:	2101      	movs	r1, #1
 8003ea4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2221      	movs	r2, #33	; 0x21
 8003eaa:	2102      	movs	r1, #2
 8003eac:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10e      	bne.n	8003ed2 <HAL_RTC_SetDate+0x52>
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	785b      	ldrb	r3, [r3, #1]
 8003eb8:	001a      	movs	r2, r3
 8003eba:	2310      	movs	r3, #16
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	d008      	beq.n	8003ed2 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	785b      	ldrb	r3, [r3, #1]
 8003ec4:	2210      	movs	r2, #16
 8003ec6:	4393      	bics	r3, r2
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	330a      	adds	r3, #10
 8003ecc:	b2da      	uxtb	r2, r3
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d11c      	bne.n	8003f12 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	78db      	ldrb	r3, [r3, #3]
 8003edc:	0018      	movs	r0, r3
 8003ede:	f000 f932 	bl	8004146 <RTC_ByteToBcd2>
 8003ee2:	0003      	movs	r3, r0
 8003ee4:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	785b      	ldrb	r3, [r3, #1]
 8003eea:	0018      	movs	r0, r3
 8003eec:	f000 f92b 	bl	8004146 <RTC_ByteToBcd2>
 8003ef0:	0003      	movs	r3, r0
 8003ef2:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003ef4:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	789b      	ldrb	r3, [r3, #2]
 8003efa:	0018      	movs	r0, r3
 8003efc:	f000 f923 	bl	8004146 <RTC_ByteToBcd2>
 8003f00:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003f02:	0022      	movs	r2, r4
 8003f04:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	617b      	str	r3, [r7, #20]
 8003f10:	e01c      	b.n	8003f4c <HAL_RTC_SetDate+0xcc>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	785b      	ldrb	r3, [r3, #1]
 8003f16:	0018      	movs	r0, r3
 8003f18:	f000 f936 	bl	8004188 <RTC_Bcd2ToByte>
 8003f1c:	0003      	movs	r3, r0
 8003f1e:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_MONTH(datetmpreg));
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	789b      	ldrb	r3, [r3, #2]
 8003f24:	0018      	movs	r0, r3
 8003f26:	f000 f92f 	bl	8004188 <RTC_Bcd2ToByte>
 8003f2a:	0003      	movs	r3, r0
 8003f2c:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_DATE(datetmpreg));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	78db      	ldrb	r3, [r3, #3]
 8003f32:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	785b      	ldrb	r3, [r3, #1]
 8003f38:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003f3a:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003f40:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	22ca      	movs	r2, #202	; 0xca
 8003f52:	625a      	str	r2, [r3, #36]	; 0x24
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2253      	movs	r2, #83	; 0x53
 8003f5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	0018      	movs	r0, r3
 8003f60:	f000 f8c5 	bl	80040ee <RTC_EnterInitMode>
 8003f64:	1e03      	subs	r3, r0, #0
 8003f66:	d00d      	beq.n	8003f84 <HAL_RTC_SetDate+0x104>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	22ff      	movs	r2, #255	; 0xff
 8003f6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2221      	movs	r2, #33	; 0x21
 8003f74:	2104      	movs	r1, #4
 8003f76:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e034      	b.n	8003fee <HAL_RTC_SetDate+0x16e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	697a      	ldr	r2, [r7, #20]
 8003f8a:	491b      	ldr	r1, [pc, #108]	; (8003ff8 <HAL_RTC_SetDate+0x178>)
 8003f8c:	400a      	ands	r2, r1
 8003f8e:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	6812      	ldr	r2, [r2, #0]
 8003f98:	68d2      	ldr	r2, [r2, #12]
 8003f9a:	2180      	movs	r1, #128	; 0x80
 8003f9c:	438a      	bics	r2, r1
 8003f9e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	4013      	ands	r3, r2
 8003faa:	d113      	bne.n	8003fd4 <HAL_RTC_SetDate+0x154>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	0018      	movs	r0, r3
 8003fb0:	f000 f874 	bl	800409c <HAL_RTC_WaitForSynchro>
 8003fb4:	1e03      	subs	r3, r0, #0
 8003fb6:	d00d      	beq.n	8003fd4 <HAL_RTC_SetDate+0x154>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	22ff      	movs	r2, #255	; 0xff
 8003fbe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2221      	movs	r2, #33	; 0x21
 8003fc4:	2104      	movs	r1, #4
 8003fc6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	2100      	movs	r1, #0
 8003fce:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e00c      	b.n	8003fee <HAL_RTC_SetDate+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	22ff      	movs	r2, #255	; 0xff
 8003fda:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2221      	movs	r2, #33	; 0x21
 8003fe0:	2101      	movs	r1, #1
 8003fe2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	2100      	movs	r1, #0
 8003fea:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003fec:	2300      	movs	r3, #0
  }
}
 8003fee:	0018      	movs	r0, r3
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	b007      	add	sp, #28
 8003ff4:	bd90      	pop	{r4, r7, pc}
 8003ff6:	46c0      	nop			; (mov r8, r8)
 8003ff8:	00ffff3f 	.word	0x00ffff3f

08003ffc <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4a21      	ldr	r2, [pc, #132]	; (8004098 <HAL_RTC_GetDate+0x9c>)
 8004014:	4013      	ands	r3, r2
 8004016:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	0c1b      	lsrs	r3, r3, #16
 800401c:	b2da      	uxtb	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	0a1b      	lsrs	r3, r3, #8
 8004026:	b2db      	uxtb	r3, r3
 8004028:	221f      	movs	r2, #31
 800402a:	4013      	ands	r3, r2
 800402c:	b2da      	uxtb	r2, r3
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	b2db      	uxtb	r3, r3
 8004036:	223f      	movs	r2, #63	; 0x3f
 8004038:	4013      	ands	r3, r2
 800403a:	b2da      	uxtb	r2, r3
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	0b5b      	lsrs	r3, r3, #13
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2207      	movs	r2, #7
 8004048:	4013      	ands	r3, r2
 800404a:	b2da      	uxtb	r2, r3
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d11a      	bne.n	800408c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	78db      	ldrb	r3, [r3, #3]
 800405a:	0018      	movs	r0, r3
 800405c:	f000 f894 	bl	8004188 <RTC_Bcd2ToByte>
 8004060:	0003      	movs	r3, r0
 8004062:	001a      	movs	r2, r3
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	785b      	ldrb	r3, [r3, #1]
 800406c:	0018      	movs	r0, r3
 800406e:	f000 f88b 	bl	8004188 <RTC_Bcd2ToByte>
 8004072:	0003      	movs	r3, r0
 8004074:	001a      	movs	r2, r3
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	789b      	ldrb	r3, [r3, #2]
 800407e:	0018      	movs	r0, r3
 8004080:	f000 f882 	bl	8004188 <RTC_Bcd2ToByte>
 8004084:	0003      	movs	r3, r0
 8004086:	001a      	movs	r2, r3
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	0018      	movs	r0, r3
 8004090:	46bd      	mov	sp, r7
 8004092:	b006      	add	sp, #24
 8004094:	bd80      	pop	{r7, pc}
 8004096:	46c0      	nop			; (mov r8, r8)
 8004098:	00ffff3f 	.word	0x00ffff3f

0800409c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040a4:	2300      	movs	r3, #0
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	6812      	ldr	r2, [r2, #0]
 80040b0:	68d2      	ldr	r2, [r2, #12]
 80040b2:	21a0      	movs	r1, #160	; 0xa0
 80040b4:	438a      	bics	r2, r1
 80040b6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80040b8:	f7fd faa0 	bl	80015fc <HAL_GetTick>
 80040bc:	0003      	movs	r3, r0
 80040be:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80040c0:	e00a      	b.n	80040d8 <HAL_RTC_WaitForSynchro+0x3c>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80040c2:	f7fd fa9b 	bl	80015fc <HAL_GetTick>
 80040c6:	0002      	movs	r2, r0
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	1ad2      	subs	r2, r2, r3
 80040cc:	23fa      	movs	r3, #250	; 0xfa
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d901      	bls.n	80040d8 <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e006      	b.n	80040e6 <HAL_RTC_WaitForSynchro+0x4a>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	2220      	movs	r2, #32
 80040e0:	4013      	ands	r3, r2
 80040e2:	d0ee      	beq.n	80040c2 <HAL_RTC_WaitForSynchro+0x26>
    }
  }

  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	0018      	movs	r0, r3
 80040e8:	46bd      	mov	sp, r7
 80040ea:	b004      	add	sp, #16
 80040ec:	bd80      	pop	{r7, pc}

080040ee <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80040ee:	b580      	push	{r7, lr}
 80040f0:	b084      	sub	sp, #16
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040f6:	2300      	movs	r3, #0
 80040f8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2240      	movs	r2, #64	; 0x40
 8004102:	4013      	ands	r3, r2
 8004104:	d11a      	bne.n	800413c <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2201      	movs	r2, #1
 800410c:	4252      	negs	r2, r2
 800410e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004110:	f7fd fa74 	bl	80015fc <HAL_GetTick>
 8004114:	0003      	movs	r3, r0
 8004116:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004118:	e00a      	b.n	8004130 <RTC_EnterInitMode+0x42>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800411a:	f7fd fa6f 	bl	80015fc <HAL_GetTick>
 800411e:	0002      	movs	r2, r0
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	1ad2      	subs	r2, r2, r3
 8004124:	23fa      	movs	r3, #250	; 0xfa
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	429a      	cmp	r2, r3
 800412a:	d901      	bls.n	8004130 <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e006      	b.n	800413e <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	2240      	movs	r2, #64	; 0x40
 8004138:	4013      	ands	r3, r2
 800413a:	d0ee      	beq.n	800411a <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	0018      	movs	r0, r3
 8004140:	46bd      	mov	sp, r7
 8004142:	b004      	add	sp, #16
 8004144:	bd80      	pop	{r7, pc}

08004146 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004146:	b580      	push	{r7, lr}
 8004148:	b084      	sub	sp, #16
 800414a:	af00      	add	r7, sp, #0
 800414c:	0002      	movs	r2, r0
 800414e:	1dfb      	adds	r3, r7, #7
 8004150:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8004152:	2300      	movs	r3, #0
 8004154:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8004156:	e007      	b.n	8004168 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	3301      	adds	r3, #1
 800415c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800415e:	1dfb      	adds	r3, r7, #7
 8004160:	1dfa      	adds	r2, r7, #7
 8004162:	7812      	ldrb	r2, [r2, #0]
 8004164:	3a0a      	subs	r2, #10
 8004166:	701a      	strb	r2, [r3, #0]
  while(Value >= 10U)
 8004168:	1dfb      	adds	r3, r7, #7
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	2b09      	cmp	r3, #9
 800416e:	d8f3      	bhi.n	8004158 <RTC_ByteToBcd2+0x12>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	b2db      	uxtb	r3, r3
 8004174:	011b      	lsls	r3, r3, #4
 8004176:	b2da      	uxtb	r2, r3
 8004178:	1dfb      	adds	r3, r7, #7
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	4313      	orrs	r3, r2
 800417e:	b2db      	uxtb	r3, r3
}
 8004180:	0018      	movs	r0, r3
 8004182:	46bd      	mov	sp, r7
 8004184:	b004      	add	sp, #16
 8004186:	bd80      	pop	{r7, pc}

08004188 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	0002      	movs	r2, r0
 8004190:	1dfb      	adds	r3, r7, #7
 8004192:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8004198:	1dfb      	adds	r3, r7, #7
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	091b      	lsrs	r3, r3, #4
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	001a      	movs	r2, r3
 80041a2:	0013      	movs	r3, r2
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	189b      	adds	r3, r3, r2
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 80041ac:	1dfb      	adds	r3, r7, #7
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	220f      	movs	r2, #15
 80041b2:	4013      	ands	r3, r2
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	18d3      	adds	r3, r2, r3
 80041bc:	b2db      	uxtb	r3, r3
}
 80041be:	0018      	movs	r0, r3
 80041c0:	46bd      	mov	sp, r7
 80041c2:	b004      	add	sp, #16
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b082      	sub	sp, #8
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d101      	bne.n	80041d8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e01e      	b.n	8004216 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2235      	movs	r2, #53	; 0x35
 80041dc:	5c9b      	ldrb	r3, [r3, r2]
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d107      	bne.n	80041f4 <HAL_TIM_Base_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2234      	movs	r2, #52	; 0x34
 80041e8:	2100      	movs	r1, #0
 80041ea:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	0018      	movs	r0, r3
 80041f0:	f004 fd46 	bl	8008c80 <HAL_TIM_Base_MspInit>
  }
    
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2235      	movs	r2, #53	; 0x35
 80041f8:	2102      	movs	r1, #2
 80041fa:	5499      	strb	r1, [r3, r2]
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3304      	adds	r3, #4
 8004204:	0019      	movs	r1, r3
 8004206:	0010      	movs	r0, r2
 8004208:	f000 fb02 	bl	8004810 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2235      	movs	r2, #53	; 0x35
 8004210:	2101      	movs	r1, #1
 8004212:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	0018      	movs	r0, r3
 8004218:	46bd      	mov	sp, r7
 800421a:	b002      	add	sp, #8
 800421c:	bd80      	pop	{r7, pc}

0800421e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b082      	sub	sp, #8
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6812      	ldr	r2, [r2, #0]
 800422e:	68d2      	ldr	r2, [r2, #12]
 8004230:	2101      	movs	r1, #1
 8004232:	430a      	orrs	r2, r1
 8004234:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	6812      	ldr	r2, [r2, #0]
 800423e:	6812      	ldr	r2, [r2, #0]
 8004240:	2101      	movs	r1, #1
 8004242:	430a      	orrs	r2, r1
 8004244:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	0018      	movs	r0, r3
 800424a:	46bd      	mov	sp, r7
 800424c:	b002      	add	sp, #8
 800424e:	bd80      	pop	{r7, pc}

08004250 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	6839      	ldr	r1, [r7, #0]
 8004260:	2201      	movs	r2, #1
 8004262:	0018      	movs	r0, r3
 8004264:	f000 fcf2 	bl	8004c4c <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	6812      	ldr	r2, [r2, #0]
 8004270:	6812      	ldr	r2, [r2, #0]
 8004272:	2101      	movs	r1, #1
 8004274:	430a      	orrs	r2, r1
 8004276:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	0018      	movs	r0, r3
 800427c:	46bd      	mov	sp, r7
 800427e:	b002      	add	sp, #8
 8004280:	bd80      	pop	{r7, pc}
	...

08004284 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	6839      	ldr	r1, [r7, #0]
 8004294:	2200      	movs	r2, #0
 8004296:	0018      	movs	r0, r3
 8004298:	f000 fcd8 	bl	8004c4c <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	4a0a      	ldr	r2, [pc, #40]	; (80042cc <HAL_TIM_PWM_Stop+0x48>)
 80042a4:	4013      	ands	r3, r2
 80042a6:	d107      	bne.n	80042b8 <HAL_TIM_PWM_Stop+0x34>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	6812      	ldr	r2, [r2, #0]
 80042b2:	2101      	movs	r1, #1
 80042b4:	438a      	bics	r2, r1
 80042b6:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2235      	movs	r2, #53	; 0x35
 80042bc:	2101      	movs	r1, #1
 80042be:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	0018      	movs	r0, r3
 80042c4:	46bd      	mov	sp, r7
 80042c6:	b002      	add	sp, #8
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	46c0      	nop			; (mov r8, r8)
 80042cc:	00001111 	.word	0x00001111

080042d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	2202      	movs	r2, #2
 80042e0:	4013      	ands	r3, r2
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d124      	bne.n	8004330 <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	2202      	movs	r2, #2
 80042ee:	4013      	ands	r3, r2
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d11d      	bne.n	8004330 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2203      	movs	r2, #3
 80042fa:	4252      	negs	r2, r2
 80042fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2201      	movs	r2, #1
 8004302:	751a      	strb	r2, [r3, #20]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	2203      	movs	r2, #3
 800430c:	4013      	ands	r3, r2
 800430e:	d004      	beq.n	800431a <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	0018      	movs	r0, r3
 8004314:	f000 fa64 	bl	80047e0 <HAL_TIM_IC_CaptureCallback>
 8004318:	e007      	b.n	800432a <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	0018      	movs	r0, r3
 800431e:	f000 fa57 	bl	80047d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	0018      	movs	r0, r3
 8004326:	f000 fa63 	bl	80047f0 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	751a      	strb	r2, [r3, #20]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	2204      	movs	r2, #4
 8004338:	4013      	ands	r3, r2
 800433a:	2b04      	cmp	r3, #4
 800433c:	d125      	bne.n	800438a <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	2204      	movs	r2, #4
 8004346:	4013      	ands	r3, r2
 8004348:	2b04      	cmp	r3, #4
 800434a:	d11e      	bne.n	800438a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2205      	movs	r2, #5
 8004352:	4252      	negs	r2, r2
 8004354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2202      	movs	r2, #2
 800435a:	751a      	strb	r2, [r3, #20]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	699a      	ldr	r2, [r3, #24]
 8004362:	23c0      	movs	r3, #192	; 0xc0
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4013      	ands	r3, r2
 8004368:	d004      	beq.n	8004374 <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	0018      	movs	r0, r3
 800436e:	f000 fa37 	bl	80047e0 <HAL_TIM_IC_CaptureCallback>
 8004372:	e007      	b.n	8004384 <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	0018      	movs	r0, r3
 8004378:	f000 fa2a 	bl	80047d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	0018      	movs	r0, r3
 8004380:	f000 fa36 	bl	80047f0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	751a      	strb	r2, [r3, #20]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	2208      	movs	r2, #8
 8004392:	4013      	ands	r3, r2
 8004394:	2b08      	cmp	r3, #8
 8004396:	d124      	bne.n	80043e2 <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	2208      	movs	r2, #8
 80043a0:	4013      	ands	r3, r2
 80043a2:	2b08      	cmp	r3, #8
 80043a4:	d11d      	bne.n	80043e2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2209      	movs	r2, #9
 80043ac:	4252      	negs	r2, r2
 80043ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2204      	movs	r2, #4
 80043b4:	751a      	strb	r2, [r3, #20]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	2203      	movs	r2, #3
 80043be:	4013      	ands	r3, r2
 80043c0:	d004      	beq.n	80043cc <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	0018      	movs	r0, r3
 80043c6:	f000 fa0b 	bl	80047e0 <HAL_TIM_IC_CaptureCallback>
 80043ca:	e007      	b.n	80043dc <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	0018      	movs	r0, r3
 80043d0:	f000 f9fe 	bl	80047d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	0018      	movs	r0, r3
 80043d8:	f000 fa0a 	bl	80047f0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	751a      	strb	r2, [r3, #20]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	2210      	movs	r2, #16
 80043ea:	4013      	ands	r3, r2
 80043ec:	2b10      	cmp	r3, #16
 80043ee:	d125      	bne.n	800443c <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	2210      	movs	r2, #16
 80043f8:	4013      	ands	r3, r2
 80043fa:	2b10      	cmp	r3, #16
 80043fc:	d11e      	bne.n	800443c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2211      	movs	r2, #17
 8004404:	4252      	negs	r2, r2
 8004406:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2208      	movs	r2, #8
 800440c:	751a      	strb	r2, [r3, #20]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	69da      	ldr	r2, [r3, #28]
 8004414:	23c0      	movs	r3, #192	; 0xc0
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4013      	ands	r3, r2
 800441a:	d004      	beq.n	8004426 <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	0018      	movs	r0, r3
 8004420:	f000 f9de 	bl	80047e0 <HAL_TIM_IC_CaptureCallback>
 8004424:	e007      	b.n	8004436 <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	0018      	movs	r0, r3
 800442a:	f000 f9d1 	bl	80047d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	0018      	movs	r0, r3
 8004432:	f000 f9dd 	bl	80047f0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	751a      	strb	r2, [r3, #20]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	2201      	movs	r2, #1
 8004444:	4013      	ands	r3, r2
 8004446:	2b01      	cmp	r3, #1
 8004448:	d10f      	bne.n	800446a <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	2201      	movs	r2, #1
 8004452:	4013      	ands	r3, r2
 8004454:	2b01      	cmp	r3, #1
 8004456:	d108      	bne.n	800446a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2202      	movs	r2, #2
 800445e:	4252      	negs	r2, r2
 8004460:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	0018      	movs	r0, r3
 8004466:	f002 fe45 	bl	80070f4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	2240      	movs	r2, #64	; 0x40
 8004472:	4013      	ands	r3, r2
 8004474:	2b40      	cmp	r3, #64	; 0x40
 8004476:	d10f      	bne.n	8004498 <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	2240      	movs	r2, #64	; 0x40
 8004480:	4013      	ands	r3, r2
 8004482:	2b40      	cmp	r3, #64	; 0x40
 8004484:	d108      	bne.n	8004498 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2241      	movs	r2, #65	; 0x41
 800448c:	4252      	negs	r2, r2
 800448e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	0018      	movs	r0, r3
 8004494:	f000 f9b4 	bl	8004800 <HAL_TIM_TriggerCallback>
    }
  }
}
 8004498:	46c0      	nop			; (mov r8, r8)
 800449a:	46bd      	mov	sp, r7
 800449c:	b002      	add	sp, #8
 800449e:	bd80      	pop	{r7, pc}

080044a0 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2234      	movs	r2, #52	; 0x34
 80044b0:	5c9b      	ldrb	r3, [r3, r2]
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d101      	bne.n	80044ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80044b6:	2302      	movs	r3, #2
 80044b8:	e0a4      	b.n	8004604 <HAL_TIM_PWM_ConfigChannel+0x164>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2234      	movs	r2, #52	; 0x34
 80044be:	2101      	movs	r1, #1
 80044c0:	5499      	strb	r1, [r3, r2]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  htim->State = HAL_TIM_STATE_BUSY;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2235      	movs	r2, #53	; 0x35
 80044c6:	2102      	movs	r1, #2
 80044c8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2b04      	cmp	r3, #4
 80044ce:	d029      	beq.n	8004524 <HAL_TIM_PWM_ConfigChannel+0x84>
 80044d0:	d802      	bhi.n	80044d8 <HAL_TIM_PWM_ConfigChannel+0x38>
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d005      	beq.n	80044e2 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
    }
    break;

    default:
    break;
 80044d6:	e08c      	b.n	80045f2 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 80044d8:	2b08      	cmp	r3, #8
 80044da:	d046      	beq.n	800456a <HAL_TIM_PWM_ConfigChannel+0xca>
 80044dc:	2b0c      	cmp	r3, #12
 80044de:	d065      	beq.n	80045ac <HAL_TIM_PWM_ConfigChannel+0x10c>
    break;
 80044e0:	e087      	b.n	80045f2 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68ba      	ldr	r2, [r7, #8]
 80044e8:	0011      	movs	r1, r2
 80044ea:	0018      	movs	r0, r3
 80044ec:	f000 f9e8 	bl	80048c0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	6812      	ldr	r2, [r2, #0]
 80044f8:	6992      	ldr	r2, [r2, #24]
 80044fa:	2108      	movs	r1, #8
 80044fc:	430a      	orrs	r2, r1
 80044fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	6812      	ldr	r2, [r2, #0]
 8004508:	6992      	ldr	r2, [r2, #24]
 800450a:	2104      	movs	r1, #4
 800450c:	438a      	bics	r2, r1
 800450e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	6812      	ldr	r2, [r2, #0]
 8004518:	6991      	ldr	r1, [r2, #24]
 800451a:	68ba      	ldr	r2, [r7, #8]
 800451c:	68d2      	ldr	r2, [r2, #12]
 800451e:	430a      	orrs	r2, r1
 8004520:	619a      	str	r2, [r3, #24]
    break;
 8004522:	e066      	b.n	80045f2 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	0011      	movs	r1, r2
 800452c:	0018      	movs	r0, r3
 800452e:	f000 fa09 	bl	8004944 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	6812      	ldr	r2, [r2, #0]
 800453a:	6992      	ldr	r2, [r2, #24]
 800453c:	2180      	movs	r1, #128	; 0x80
 800453e:	0109      	lsls	r1, r1, #4
 8004540:	430a      	orrs	r2, r1
 8004542:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	6812      	ldr	r2, [r2, #0]
 800454c:	6992      	ldr	r2, [r2, #24]
 800454e:	492f      	ldr	r1, [pc, #188]	; (800460c <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8004550:	400a      	ands	r2, r1
 8004552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	6812      	ldr	r2, [r2, #0]
 800455c:	6991      	ldr	r1, [r2, #24]
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	68d2      	ldr	r2, [r2, #12]
 8004562:	0212      	lsls	r2, r2, #8
 8004564:	430a      	orrs	r2, r1
 8004566:	619a      	str	r2, [r3, #24]
    break;
 8004568:	e043      	b.n	80045f2 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68ba      	ldr	r2, [r7, #8]
 8004570:	0011      	movs	r1, r2
 8004572:	0018      	movs	r0, r3
 8004574:	f000 fa2e 	bl	80049d4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68fa      	ldr	r2, [r7, #12]
 800457e:	6812      	ldr	r2, [r2, #0]
 8004580:	69d2      	ldr	r2, [r2, #28]
 8004582:	2108      	movs	r1, #8
 8004584:	430a      	orrs	r2, r1
 8004586:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68fa      	ldr	r2, [r7, #12]
 800458e:	6812      	ldr	r2, [r2, #0]
 8004590:	69d2      	ldr	r2, [r2, #28]
 8004592:	2104      	movs	r1, #4
 8004594:	438a      	bics	r2, r1
 8004596:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	6812      	ldr	r2, [r2, #0]
 80045a0:	69d1      	ldr	r1, [r2, #28]
 80045a2:	68ba      	ldr	r2, [r7, #8]
 80045a4:	68d2      	ldr	r2, [r2, #12]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	61da      	str	r2, [r3, #28]
    break;
 80045aa:	e022      	b.n	80045f2 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	0011      	movs	r1, r2
 80045b4:	0018      	movs	r0, r3
 80045b6:	f000 fa53 	bl	8004a60 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	6812      	ldr	r2, [r2, #0]
 80045c2:	69d2      	ldr	r2, [r2, #28]
 80045c4:	2180      	movs	r1, #128	; 0x80
 80045c6:	0109      	lsls	r1, r1, #4
 80045c8:	430a      	orrs	r2, r1
 80045ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	6812      	ldr	r2, [r2, #0]
 80045d4:	69d2      	ldr	r2, [r2, #28]
 80045d6:	490d      	ldr	r1, [pc, #52]	; (800460c <HAL_TIM_PWM_ConfigChannel+0x16c>)
 80045d8:	400a      	ands	r2, r1
 80045da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	6812      	ldr	r2, [r2, #0]
 80045e4:	69d1      	ldr	r1, [r2, #28]
 80045e6:	68ba      	ldr	r2, [r7, #8]
 80045e8:	68d2      	ldr	r2, [r2, #12]
 80045ea:	0212      	lsls	r2, r2, #8
 80045ec:	430a      	orrs	r2, r1
 80045ee:	61da      	str	r2, [r3, #28]
    break;
 80045f0:	46c0      	nop			; (mov r8, r8)
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2235      	movs	r2, #53	; 0x35
 80045f6:	2101      	movs	r1, #1
 80045f8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2234      	movs	r2, #52	; 0x34
 80045fe:	2100      	movs	r1, #0
 8004600:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	0018      	movs	r0, r3
 8004606:	46bd      	mov	sp, r7
 8004608:	b004      	add	sp, #16
 800460a:	bd80      	pop	{r7, pc}
 800460c:	fffffbff 	.word	0xfffffbff

08004610 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800461a:	2300      	movs	r3, #0
 800461c:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2234      	movs	r2, #52	; 0x34
 8004622:	5c9b      	ldrb	r3, [r3, r2]
 8004624:	2b01      	cmp	r3, #1
 8004626:	d101      	bne.n	800462c <HAL_TIM_ConfigClockSource+0x1c>
 8004628:	2302      	movs	r3, #2
 800462a:	e0ca      	b.n	80047c2 <HAL_TIM_ConfigClockSource+0x1b2>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2234      	movs	r2, #52	; 0x34
 8004630:	2101      	movs	r1, #1
 8004632:	5499      	strb	r1, [r3, r2]
  
  htim->State = HAL_TIM_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2235      	movs	r2, #53	; 0x35
 8004638:	2102      	movs	r1, #2
 800463a:	5499      	strb	r1, [r3, r2]
  
  /* Check the clock source */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2277      	movs	r2, #119	; 0x77
 8004648:	4393      	bics	r3, r2
 800464a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	4a5f      	ldr	r2, [pc, #380]	; (80047cc <HAL_TIM_ConfigClockSource+0x1bc>)
 8004650:	4013      	ands	r3, r2
 8004652:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2b40      	cmp	r3, #64	; 0x40
 8004662:	d100      	bne.n	8004666 <HAL_TIM_ConfigClockSource+0x56>
 8004664:	e078      	b.n	8004758 <HAL_TIM_ConfigClockSource+0x148>
 8004666:	d80e      	bhi.n	8004686 <HAL_TIM_ConfigClockSource+0x76>
 8004668:	2b10      	cmp	r3, #16
 800466a:	d100      	bne.n	800466e <HAL_TIM_ConfigClockSource+0x5e>
 800466c:	e08b      	b.n	8004786 <HAL_TIM_ConfigClockSource+0x176>
 800466e:	d803      	bhi.n	8004678 <HAL_TIM_ConfigClockSource+0x68>
 8004670:	2b00      	cmp	r3, #0
 8004672:	d100      	bne.n	8004676 <HAL_TIM_ConfigClockSource+0x66>
 8004674:	e080      	b.n	8004778 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8004676:	e09b      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 8004678:	2b20      	cmp	r3, #32
 800467a:	d100      	bne.n	800467e <HAL_TIM_ConfigClockSource+0x6e>
 800467c:	e08a      	b.n	8004794 <HAL_TIM_ConfigClockSource+0x184>
 800467e:	2b30      	cmp	r3, #48	; 0x30
 8004680:	d100      	bne.n	8004684 <HAL_TIM_ConfigClockSource+0x74>
 8004682:	e08e      	b.n	80047a2 <HAL_TIM_ConfigClockSource+0x192>
    break;    
 8004684:	e094      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 8004686:	2b70      	cmp	r3, #112	; 0x70
 8004688:	d017      	beq.n	80046ba <HAL_TIM_ConfigClockSource+0xaa>
 800468a:	d804      	bhi.n	8004696 <HAL_TIM_ConfigClockSource+0x86>
 800468c:	2b50      	cmp	r3, #80	; 0x50
 800468e:	d043      	beq.n	8004718 <HAL_TIM_ConfigClockSource+0x108>
 8004690:	2b60      	cmp	r3, #96	; 0x60
 8004692:	d051      	beq.n	8004738 <HAL_TIM_ConfigClockSource+0x128>
    break;    
 8004694:	e08c      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 8004696:	2280      	movs	r2, #128	; 0x80
 8004698:	0152      	lsls	r2, r2, #5
 800469a:	4293      	cmp	r3, r2
 800469c:	d004      	beq.n	80046a8 <HAL_TIM_ConfigClockSource+0x98>
 800469e:	2280      	movs	r2, #128	; 0x80
 80046a0:	0192      	lsls	r2, r2, #6
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d024      	beq.n	80046f0 <HAL_TIM_ConfigClockSource+0xe0>
    break;    
 80046a6:	e083      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6812      	ldr	r2, [r2, #0]
 80046b0:	6892      	ldr	r2, [r2, #8]
 80046b2:	2107      	movs	r1, #7
 80046b4:	438a      	bics	r2, r1
 80046b6:	609a      	str	r2, [r3, #8]
    break;
 80046b8:	e07a      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance, 
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6818      	ldr	r0, [r3, #0]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	6899      	ldr	r1, [r3, #8]
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	f000 fa9d 	bl	8004c08 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2277      	movs	r2, #119	; 0x77
 80046da:	4393      	bics	r3, r2
 80046dc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2277      	movs	r2, #119	; 0x77
 80046e2:	4313      	orrs	r3, r2
 80046e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	609a      	str	r2, [r3, #8]
    break;
 80046ee:	e05f      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance, 
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6818      	ldr	r0, [r3, #0]
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	6899      	ldr	r1, [r3, #8]
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	685a      	ldr	r2, [r3, #4]
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	f000 fa82 	bl	8004c08 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	6812      	ldr	r2, [r2, #0]
 800470c:	6892      	ldr	r2, [r2, #8]
 800470e:	2180      	movs	r1, #128	; 0x80
 8004710:	01c9      	lsls	r1, r1, #7
 8004712:	430a      	orrs	r2, r1
 8004714:	609a      	str	r2, [r3, #8]
    break;
 8004716:	e04b      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6818      	ldr	r0, [r3, #0]
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	6859      	ldr	r1, [r3, #4]
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	001a      	movs	r2, r3
 8004726:	f000 f9e7 	bl	8004af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2150      	movs	r1, #80	; 0x50
 8004730:	0018      	movs	r0, r3
 8004732:	f000 fa49 	bl	8004bc8 <TIM_ITRx_SetConfig>
    break;
 8004736:	e03b      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6818      	ldr	r0, [r3, #0]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	6859      	ldr	r1, [r3, #4]
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	001a      	movs	r2, r3
 8004746:	f000 fa09 	bl	8004b5c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2160      	movs	r1, #96	; 0x60
 8004750:	0018      	movs	r0, r3
 8004752:	f000 fa39 	bl	8004bc8 <TIM_ITRx_SetConfig>
    break;
 8004756:	e02b      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6818      	ldr	r0, [r3, #0]
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	6859      	ldr	r1, [r3, #4]
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	001a      	movs	r2, r3
 8004766:	f000 f9c7 	bl	8004af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2140      	movs	r1, #64	; 0x40
 8004770:	0018      	movs	r0, r3
 8004772:	f000 fa29 	bl	8004bc8 <TIM_ITRx_SetConfig>
    break;
 8004776:	e01b      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2100      	movs	r1, #0
 800477e:	0018      	movs	r0, r3
 8004780:	f000 fa22 	bl	8004bc8 <TIM_ITRx_SetConfig>
    break;
 8004784:	e014      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2110      	movs	r1, #16
 800478c:	0018      	movs	r0, r3
 800478e:	f000 fa1b 	bl	8004bc8 <TIM_ITRx_SetConfig>
    break;
 8004792:	e00d      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2120      	movs	r1, #32
 800479a:	0018      	movs	r0, r3
 800479c:	f000 fa14 	bl	8004bc8 <TIM_ITRx_SetConfig>
    break;
 80047a0:	e006      	b.n	80047b0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2130      	movs	r1, #48	; 0x30
 80047a8:	0018      	movs	r0, r3
 80047aa:	f000 fa0d 	bl	8004bc8 <TIM_ITRx_SetConfig>
    break;
 80047ae:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2235      	movs	r2, #53	; 0x35
 80047b4:	2101      	movs	r1, #1
 80047b6:	5499      	strb	r1, [r3, r2]
  
  __HAL_UNLOCK(htim);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2234      	movs	r2, #52	; 0x34
 80047bc:	2100      	movs	r1, #0
 80047be:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	0018      	movs	r0, r3
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b004      	add	sp, #16
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	46c0      	nop			; (mov r8, r8)
 80047cc:	ffff00ff 	.word	0xffff00ff

080047d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047d8:	46c0      	nop			; (mov r8, r8)
 80047da:	46bd      	mov	sp, r7
 80047dc:	b002      	add	sp, #8
 80047de:	bd80      	pop	{r7, pc}

080047e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim: TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047e8:	46c0      	nop			; (mov r8, r8)
 80047ea:	46bd      	mov	sp, r7
 80047ec:	b002      	add	sp, #8
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047f8:	46c0      	nop			; (mov r8, r8)
 80047fa:	46bd      	mov	sp, r7
 80047fc:	b002      	add	sp, #8
 80047fe:	bd80      	pop	{r7, pc}

08004800 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004808:	46c0      	nop			; (mov r8, r8)
 800480a:	46bd      	mov	sp, r7
 800480c:	b002      	add	sp, #8
 800480e:	bd80      	pop	{r7, pc}

08004810 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM peripheral
  * @param   Structure : TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800481a:	2300      	movs	r3, #0
 800481c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	2380      	movs	r3, #128	; 0x80
 8004828:	05db      	lsls	r3, r3, #23
 800482a:	429a      	cmp	r2, r3
 800482c:	d007      	beq.n	800483e <TIM_Base_SetConfig+0x2e>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a20      	ldr	r2, [pc, #128]	; (80048b4 <TIM_Base_SetConfig+0xa4>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d003      	beq.n	800483e <TIM_Base_SetConfig+0x2e>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a1f      	ldr	r2, [pc, #124]	; (80048b8 <TIM_Base_SetConfig+0xa8>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d101      	bne.n	8004842 <TIM_Base_SetConfig+0x32>
 800483e:	2301      	movs	r3, #1
 8004840:	e000      	b.n	8004844 <TIM_Base_SetConfig+0x34>
 8004842:	2300      	movs	r3, #0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d008      	beq.n	800485a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2270      	movs	r2, #112	; 0x70
 800484c:	4393      	bics	r3, r2
 800484e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	4313      	orrs	r3, r2
 8004858:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	2380      	movs	r3, #128	; 0x80
 800485e:	05db      	lsls	r3, r3, #23
 8004860:	429a      	cmp	r2, r3
 8004862:	d007      	beq.n	8004874 <TIM_Base_SetConfig+0x64>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a13      	ldr	r2, [pc, #76]	; (80048b4 <TIM_Base_SetConfig+0xa4>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d003      	beq.n	8004874 <TIM_Base_SetConfig+0x64>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4a12      	ldr	r2, [pc, #72]	; (80048b8 <TIM_Base_SetConfig+0xa8>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d101      	bne.n	8004878 <TIM_Base_SetConfig+0x68>
 8004874:	2301      	movs	r3, #1
 8004876:	e000      	b.n	800487a <TIM_Base_SetConfig+0x6a>
 8004878:	2300      	movs	r3, #0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d008      	beq.n	8004890 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	4a0e      	ldr	r2, [pc, #56]	; (80048bc <TIM_Base_SetConfig+0xac>)
 8004882:	4013      	ands	r3, r2
 8004884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	4313      	orrs	r3, r2
 800488e:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	689a      	ldr	r2, [r3, #8]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2201      	movs	r2, #1
 80048aa:	615a      	str	r2, [r3, #20]
}
 80048ac:	46c0      	nop			; (mov r8, r8)
 80048ae:	46bd      	mov	sp, r7
 80048b0:	b004      	add	sp, #16
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40010800 	.word	0x40010800
 80048b8:	40011400 	.word	0x40011400
 80048bc:	fffffcff 	.word	0xfffffcff

080048c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80048ca:	2300      	movs	r3, #0
 80048cc:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80048ce:	2300      	movs	r3, #0
 80048d0:	613b      	str	r3, [r7, #16]
  uint32_t tmpcr2 = 0U;  
 80048d2:	2300      	movs	r3, #0
 80048d4:	60fb      	str	r3, [r7, #12]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	2201      	movs	r2, #1
 80048dc:	4393      	bics	r3, r2
 80048de:	001a      	movs	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a1b      	ldr	r3, [r3, #32]
 80048e8:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	60fb      	str	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	699b      	ldr	r3, [r3, #24]
 80048f4:	617b      	str	r3, [r7, #20]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	2270      	movs	r2, #112	; 0x70
 80048fa:	4393      	bics	r3, r2
 80048fc:	617b      	str	r3, [r7, #20]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	2203      	movs	r2, #3
 8004902:	4393      	bics	r3, r2
 8004904:	617b      	str	r3, [r7, #20]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	4313      	orrs	r3, r2
 800490e:	617b      	str	r3, [r7, #20]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	2202      	movs	r2, #2
 8004914:	4393      	bics	r3, r2
 8004916:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	4313      	orrs	r3, r2
 8004920:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	68fa      	ldr	r2, [r7, #12]
 8004926:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	697a      	ldr	r2, [r7, #20]
 800492c:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	693a      	ldr	r2, [r7, #16]
 800493a:	621a      	str	r2, [r3, #32]
} 
 800493c:	46c0      	nop			; (mov r8, r8)
 800493e:	46bd      	mov	sp, r7
 8004940:	b006      	add	sp, #24
 8004942:	bd80      	pop	{r7, pc}

08004944 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800494e:	2300      	movs	r3, #0
 8004950:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004952:	2300      	movs	r3, #0
 8004954:	613b      	str	r3, [r7, #16]
  uint32_t tmpcr2 = 0U;
 8004956:	2300      	movs	r3, #0
 8004958:	60fb      	str	r3, [r7, #12]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	2210      	movs	r2, #16
 8004960:	4393      	bics	r3, r2
 8004962:	001a      	movs	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	60fb      	str	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	617b      	str	r3, [r7, #20]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	4a13      	ldr	r2, [pc, #76]	; (80049cc <TIM_OC2_SetConfig+0x88>)
 800497e:	4013      	ands	r3, r2
 8004980:	617b      	str	r3, [r7, #20]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	4a12      	ldr	r2, [pc, #72]	; (80049d0 <TIM_OC2_SetConfig+0x8c>)
 8004986:	4013      	ands	r3, r2
 8004988:	617b      	str	r3, [r7, #20]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	021b      	lsls	r3, r3, #8
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	4313      	orrs	r3, r2
 8004994:	617b      	str	r3, [r7, #20]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	2220      	movs	r2, #32
 800499a:	4393      	bics	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	613b      	str	r3, [r7, #16]
    
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	693a      	ldr	r2, [r7, #16]
 80049c2:	621a      	str	r2, [r3, #32]
}
 80049c4:	46c0      	nop			; (mov r8, r8)
 80049c6:	46bd      	mov	sp, r7
 80049c8:	b006      	add	sp, #24
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	ffff8fff 	.word	0xffff8fff
 80049d0:	fffffcff 	.word	0xfffffcff

080049d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80049de:	2300      	movs	r3, #0
 80049e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80049e2:	2300      	movs	r3, #0
 80049e4:	613b      	str	r3, [r7, #16]
  uint32_t tmpcr2 = 0U;   
 80049e6:	2300      	movs	r3, #0
 80049e8:	60fb      	str	r3, [r7, #12]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	4a1a      	ldr	r2, [pc, #104]	; (8004a58 <TIM_OC3_SetConfig+0x84>)
 80049f0:	401a      	ands	r2, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	60fb      	str	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	617b      	str	r3, [r7, #20]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	2270      	movs	r2, #112	; 0x70
 8004a0c:	4393      	bics	r3, r2
 8004a0e:	617b      	str	r3, [r7, #20]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	2203      	movs	r2, #3
 8004a14:	4393      	bics	r3, r2
 8004a16:	617b      	str	r3, [r7, #20]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	697a      	ldr	r2, [r7, #20]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	617b      	str	r3, [r7, #20]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	4a0d      	ldr	r2, [pc, #52]	; (8004a5c <TIM_OC3_SetConfig+0x88>)
 8004a26:	4013      	ands	r3, r2
 8004a28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	021b      	lsls	r3, r3, #8
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	613b      	str	r3, [r7, #16]
    
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	685a      	ldr	r2, [r3, #4]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	693a      	ldr	r2, [r7, #16]
 8004a4e:	621a      	str	r2, [r3, #32]
}
 8004a50:	46c0      	nop			; (mov r8, r8)
 8004a52:	46bd      	mov	sp, r7
 8004a54:	b006      	add	sp, #24
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	fffffeff 	.word	0xfffffeff
 8004a5c:	fffffdff 	.word	0xfffffdff

08004a60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b086      	sub	sp, #24
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	613b      	str	r3, [r7, #16]
  uint32_t tmpcr2 = 0U;
 8004a72:	2300      	movs	r3, #0
 8004a74:	60fb      	str	r3, [r7, #12]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a1b      	ldr	r3, [r3, #32]
 8004a7a:	4a1b      	ldr	r2, [pc, #108]	; (8004ae8 <TIM_OC4_SetConfig+0x88>)
 8004a7c:	401a      	ands	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	60fb      	str	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	69db      	ldr	r3, [r3, #28]
 8004a92:	617b      	str	r3, [r7, #20]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	4a15      	ldr	r2, [pc, #84]	; (8004aec <TIM_OC4_SetConfig+0x8c>)
 8004a98:	4013      	ands	r3, r2
 8004a9a:	617b      	str	r3, [r7, #20]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	4a14      	ldr	r2, [pc, #80]	; (8004af0 <TIM_OC4_SetConfig+0x90>)
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	617b      	str	r3, [r7, #20]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	021b      	lsls	r3, r3, #8
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	617b      	str	r3, [r7, #20]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	4a10      	ldr	r2, [pc, #64]	; (8004af4 <TIM_OC4_SetConfig+0x94>)
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	031b      	lsls	r3, r3, #12
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	613b      	str	r3, [r7, #16]
   
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68fa      	ldr	r2, [r7, #12]
 8004ac8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	621a      	str	r2, [r3, #32]
}
 8004ade:	46c0      	nop			; (mov r8, r8)
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	b006      	add	sp, #24
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	46c0      	nop			; (mov r8, r8)
 8004ae8:	ffffefff 	.word	0xffffefff
 8004aec:	ffff8fff 	.word	0xffff8fff
 8004af0:	fffffcff 	.word	0xfffffcff
 8004af4:	ffffdfff 	.word	0xffffdfff

08004af8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	2201      	movs	r2, #1
 8004b18:	4393      	bics	r3, r2
 8004b1a:	001a      	movs	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	22f0      	movs	r2, #240	; 0xf0
 8004b2a:	4393      	bics	r3, r2
 8004b2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	011b      	lsls	r3, r3, #4
 8004b32:	697a      	ldr	r2, [r7, #20]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	220a      	movs	r2, #10
 8004b3c:	4393      	bics	r3, r2
 8004b3e:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	621a      	str	r2, [r3, #32]
}
 8004b54:	46c0      	nop			; (mov r8, r8)
 8004b56:	46bd      	mov	sp, r7
 8004b58:	b006      	add	sp, #24
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b086      	sub	sp, #24
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	2210      	movs	r2, #16
 8004b76:	4393      	bics	r3, r2
 8004b78:	001a      	movs	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	4a0d      	ldr	r2, [pc, #52]	; (8004bc4 <TIM_TI2_ConfigInputStage+0x68>)
 8004b8e:	4013      	ands	r3, r2
 8004b90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	031b      	lsls	r3, r3, #12
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	22a0      	movs	r2, #160	; 0xa0
 8004ba0:	4393      	bics	r3, r2
 8004ba2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	011b      	lsls	r3, r3, #4
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	621a      	str	r2, [r3, #32]
}
 8004bba:	46c0      	nop			; (mov r8, r8)
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	b006      	add	sp, #24
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	46c0      	nop			; (mov r8, r8)
 8004bc4:	ffff0fff 	.word	0xffff0fff

08004bc8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	000a      	movs	r2, r1
 8004bd2:	1cbb      	adds	r3, r7, #2
 8004bd4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr = 0U;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2270      	movs	r2, #112	; 0x70
 8004be4:	4393      	bics	r3, r2
 8004be6:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004be8:	1cbb      	adds	r3, r7, #2
 8004bea:	881b      	ldrh	r3, [r3, #0]
 8004bec:	2207      	movs	r2, #7
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	001a      	movs	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	609a      	str	r2, [r3, #8]
}
 8004c00:	46c0      	nop			; (mov r8, r8)
 8004c02:	46bd      	mov	sp, r7
 8004c04:	b004      	add	sp, #16
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	607a      	str	r2, [r7, #4]
 8004c14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	4a09      	ldr	r2, [pc, #36]	; (8004c48 <TIM_ETR_SetConfig+0x40>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	021a      	lsls	r2, r3, #8
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	431a      	orrs	r2, r3
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	697a      	ldr	r2, [r7, #20]
 8004c3e:	609a      	str	r2, [r3, #8]
} 
 8004c40:	46c0      	nop			; (mov r8, r8)
 8004c42:	46bd      	mov	sp, r7
 8004c44:	b006      	add	sp, #24
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	ffff00ff 	.word	0xffff00ff

08004c4c <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b086      	sub	sp, #24
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(TIMx,Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	409a      	lsls	r2, r3
 8004c62:	0013      	movs	r3, r2
 8004c64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6a1b      	ldr	r3, [r3, #32]
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	43d2      	mvns	r2, r2
 8004c6e:	401a      	ands	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6a1a      	ldr	r2, [r3, #32]
 8004c78:	6879      	ldr	r1, [r7, #4]
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	4099      	lsls	r1, r3
 8004c7e:	000b      	movs	r3, r1
 8004c80:	431a      	orrs	r2, r3
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	621a      	str	r2, [r3, #32]
}
 8004c86:	46c0      	nop			; (mov r8, r8)
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	b006      	add	sp, #24
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure.           
  * @param  htsc: TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef* htsc)
{
 8004c8e:	b590      	push	{r4, r7, lr}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d101      	bne.n	8004ca0 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e074      	b.n	8004d8a <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_IODEF(htsc->Init.IODefaultMode));
  assert_param(IS_TSC_SYNC_POL(htsc->Init.SynchroPinPolarity));
  assert_param(IS_TSC_ACQ_MODE(htsc->Init.AcquisitionMode));
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));

  if(htsc->State == HAL_TSC_STATE_RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	223c      	movs	r2, #60	; 0x3c
 8004ca4:	5c9b      	ldrb	r3, [r3, r2]
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d103      	bne.n	8004cb4 <HAL_TSC_Init+0x26>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	223d      	movs	r2, #61	; 0x3d
 8004cb0:	2100      	movs	r1, #0
 8004cb2:	5499      	strb	r1, [r3, r2]
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	223c      	movs	r2, #60	; 0x3c
 8004cb8:	2102      	movs	r1, #2
 8004cba:	5499      	strb	r1, [r3, r2]

  /* Init the low level hardware : GPIO, CLOCK, CORTEX */
  HAL_TSC_MspInit(htsc);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	0018      	movs	r0, r3
 8004cc0:	f004 f830 	bl	8008d24 <HAL_TSC_MspInit>

  /*--------------------------------------------------------------------------*/  
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	601a      	str	r2, [r3, #0]
  
  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	6812      	ldr	r2, [r2, #0]
 8004cd4:	6811      	ldr	r1, [r2, #0]
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	6850      	ldr	r0, [r2, #4]
                         htsc->Init.CTPulseLowLength |
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	6892      	ldr	r2, [r2, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8004cde:	4310      	orrs	r0, r2
                         (uint32_t)(htsc->Init.SpreadSpectrumDeviation << 17U) |
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	6912      	ldr	r2, [r2, #16]
 8004ce4:	0452      	lsls	r2, r2, #17
                         htsc->Init.CTPulseLowLength |
 8004ce6:	4310      	orrs	r0, r2
                         htsc->Init.SpreadSpectrumPrescaler |
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	6952      	ldr	r2, [r2, #20]
                         (uint32_t)(htsc->Init.SpreadSpectrumDeviation << 17U) |
 8004cec:	4310      	orrs	r0, r2
                         htsc->Init.PulseGeneratorPrescaler |
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	6992      	ldr	r2, [r2, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8004cf2:	4310      	orrs	r0, r2
                         htsc->Init.MaxCountValue |
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	69d2      	ldr	r2, [r2, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8004cf8:	4310      	orrs	r0, r2
                         htsc->Init.SynchroPinPolarity |
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	6a52      	ldr	r2, [r2, #36]	; 0x24
                         htsc->Init.MaxCountValue |
 8004cfe:	4310      	orrs	r0, r2
                         htsc->Init.AcquisitionMode);
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	6a92      	ldr	r2, [r2, #40]	; 0x28
                         htsc->Init.SynchroPinPolarity |
 8004d04:	4302      	orrs	r2, r0
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8004d06:	430a      	orrs	r2, r1
 8004d08:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d108      	bne.n	8004d24 <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	6812      	ldr	r2, [r2, #0]
 8004d1a:	6812      	ldr	r2, [r2, #0]
 8004d1c:	2180      	movs	r1, #128	; 0x80
 8004d1e:	0249      	lsls	r1, r1, #9
 8004d20:	430a      	orrs	r2, r1
 8004d22:	601a      	str	r2, [r3, #0]
  }
  
  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (uint32_t)(~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d30:	4311      	orrs	r1, r2
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d36:	430a      	orrs	r2, r1
 8004d38:	43d2      	mvns	r2, r2
 8004d3a:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d54:	621a      	str	r2, [r3, #32]
  
  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681c      	ldr	r4, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f000 f817 	bl	8004d92 <TSC_extract_groups>
 8004d64:	0003      	movs	r3, r0
 8004d66:	6323      	str	r3, [r4, #48]	; 0x30
  
  /* Clear interrupts */
  htsc->Instance->IER &= (uint32_t)(~(TSC_IT_EOA | TSC_IT_MCE));
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	6812      	ldr	r2, [r2, #0]
 8004d70:	6852      	ldr	r2, [r2, #4]
 8004d72:	2103      	movs	r1, #3
 8004d74:	438a      	bics	r2, r1
 8004d76:	605a      	str	r2, [r3, #4]
  
  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2203      	movs	r2, #3
 8004d7e:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/
  
  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	223c      	movs	r2, #60	; 0x3c
 8004d84:	2101      	movs	r1, #1
 8004d86:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	b003      	add	sp, #12
 8004d90:	bd90      	pop	{r4, r7, pc}

08004d92 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask
  * @param  iomask: Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b084      	sub	sp, #16
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0U;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	60fb      	str	r3, [r7, #12]
  uint32_t idx;
  
  for (idx = 0U; idx < TSC_NB_OF_GROUPS; idx++)
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60bb      	str	r3, [r7, #8]
 8004da2:	e011      	b.n	8004dc8 <TSC_extract_groups+0x36>
  {
    if ((iomask & ((uint32_t)0x0FU << (idx * 4U))) != RESET)
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	220f      	movs	r2, #15
 8004daa:	409a      	lsls	r2, r3
 8004dac:	0013      	movs	r3, r2
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	4013      	ands	r3, r2
 8004db2:	d006      	beq.n	8004dc2 <TSC_extract_groups+0x30>
    {
      groups |= ((uint32_t)1U << idx);
 8004db4:	2201      	movs	r2, #1
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	409a      	lsls	r2, r3
 8004dba:	0013      	movs	r3, r2
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]
  for (idx = 0U; idx < TSC_NB_OF_GROUPS; idx++)
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	60bb      	str	r3, [r7, #8]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2b07      	cmp	r3, #7
 8004dcc:	d9ea      	bls.n	8004da4 <TSC_extract_groups+0x12>
    }
  }
  
  return groups;
 8004dce:	68fb      	ldr	r3, [r7, #12]
}
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	b004      	add	sp, #16
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <TSL_Init>:
  * @brief  Initializes the TS interface.
  * @param  bank  Array holding all the banks
  * @retval Status
  */
TSL_Status_enum_T TSL_Init(CONST TSL_Bank_T *bank)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  TSL_Status_enum_T retval;

  // Get banks array
  TSL_Globals.Bank_Array = bank;
 8004de0:	4b10      	ldr	r3, [pc, #64]	; (8004e24 <TSL_Init+0x4c>)
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	605a      	str	r2, [r3, #4]

  // Initialize the delay that will be used to discharge the capacitors
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 8004de6:	4b10      	ldr	r3, [pc, #64]	; (8004e28 <TSL_Init+0x50>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4910      	ldr	r1, [pc, #64]	; (8004e2c <TSL_Init+0x54>)
 8004dec:	0018      	movs	r0, r3
 8004dee:	f7fb f98b 	bl	8000108 <__udivsi3>
 8004df2:	0003      	movs	r3, r0
 8004df4:	001a      	movs	r2, r3
 8004df6:	23fa      	movs	r3, #250	; 0xfa
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4353      	muls	r3, r2
 8004dfc:	2148      	movs	r1, #72	; 0x48
 8004dfe:	0018      	movs	r0, r3
 8004e00:	f7fb f982 	bl	8000108 <__udivsi3>
 8004e04:	0003      	movs	r3, r0
 8004e06:	001a      	movs	r2, r3
 8004e08:	4b06      	ldr	r3, [pc, #24]	; (8004e24 <TSL_Init+0x4c>)
 8004e0a:	611a      	str	r2, [r3, #16]
  // Note: The timing configuration (Systick) must be done in the user code.

  // Initialization of the acquisition module
#ifdef __TSL_ACQ_TSC_H
  // Note: The TSC peripheral initialization must be done in the user code.
  retval = TSL_STATUS_OK;
 8004e0c:	230f      	movs	r3, #15
 8004e0e:	18fb      	adds	r3, r7, r3
 8004e10:	2200      	movs	r2, #0
 8004e12:	701a      	strb	r2, [r3, #0]
#else
  retval = TSL_acq_Init();
#endif

  return retval;
 8004e14:	230f      	movs	r3, #15
 8004e16:	18fb      	adds	r3, r7, r3
 8004e18:	781b      	ldrb	r3, [r3, #0]
}
 8004e1a:	0018      	movs	r0, r3
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	b004      	add	sp, #16
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	46c0      	nop			; (mov r8, r8)
 8004e24:	2000048c 	.word	0x2000048c
 8004e28:	20000004 	.word	0x20000004
 8004e2c:	000f4240 	.word	0x000f4240

08004e30 <TSL_acq_BankGetResult>:
  * @param[in]  mfilter Pointer to the Measure filter function
  * @param[in]  dfilter Pointer to the Delta filter function
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankGetResult(TSL_tIndex_T idx_bk, TSL_pFuncMeasFilter_T mfilter, TSL_pFuncDeltaFilter_T dfilter)
{
 8004e30:	b590      	push	{r4, r7, lr}
 8004e32:	b08b      	sub	sp, #44	; 0x2c
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60b9      	str	r1, [r7, #8]
 8004e38:	607a      	str	r2, [r7, #4]
 8004e3a:	230f      	movs	r3, #15
 8004e3c:	18fb      	adds	r3, r7, r3
 8004e3e:	1c02      	adds	r2, r0, #0
 8004e40:	701a      	strb	r2, [r3, #0]
  TSL_Status_enum_T retval = TSL_STATUS_OK;
 8004e42:	2327      	movs	r3, #39	; 0x27
 8004e44:	18fb      	adds	r3, r7, r3
 8004e46:	2200      	movs	r2, #0
 8004e48:	701a      	strb	r2, [r3, #0]
  TSL_tIndex_T idx_ch;
  TSL_tIndexDest_T idx_dest;
  TSL_tMeas_T old_meas, new_meas;
  TSL_tDelta_T new_delta;
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8004e4a:	4bc8      	ldr	r3, [pc, #800]	; (800516c <TSL_acq_BankGetResult+0x33c>)
 8004e4c:	6859      	ldr	r1, [r3, #4]
 8004e4e:	230f      	movs	r3, #15
 8004e50:	18fb      	adds	r3, r7, r3
 8004e52:	781a      	ldrb	r2, [r3, #0]
 8004e54:	0013      	movs	r3, r2
 8004e56:	005b      	lsls	r3, r3, #1
 8004e58:	189b      	adds	r3, r3, r2
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	18cb      	adds	r3, r1, r3
 8004e5e:	61bb      	str	r3, [r7, #24]
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	623b      	str	r3, [r7, #32]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	61fb      	str	r3, [r7, #28]

  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8004e6c:	230f      	movs	r3, #15
 8004e6e:	18fb      	adds	r3, r7, r3
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d001      	beq.n	8004e7a <TSL_acq_BankGetResult+0x4a>
  {
    return TSL_STATUS_ERROR;
 8004e76:	2302      	movs	r3, #2
 8004e78:	e173      	b.n	8005162 <TSL_acq_BankGetResult+0x332>
  }

  // For all channels in the bank copy the measure + calculate delta and store them.
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8004e7a:	2326      	movs	r3, #38	; 0x26
 8004e7c:	18fb      	adds	r3, r7, r3
 8004e7e:	2200      	movs	r2, #0
 8004e80:	701a      	strb	r2, [r3, #0]
 8004e82:	e162      	b.n	800514a <TSL_acq_BankGetResult+0x31a>
  {

    // Get the Destination Index of the current channel
    idx_dest = pchDest->IdxDest;
 8004e84:	2316      	movs	r3, #22
 8004e86:	18fb      	adds	r3, r7, r3
 8004e88:	6a3a      	ldr	r2, [r7, #32]
 8004e8a:	8812      	ldrh	r2, [r2, #0]
 8004e8c:	801a      	strh	r2, [r3, #0]

    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	6899      	ldr	r1, [r3, #8]
 8004e92:	2316      	movs	r3, #22
 8004e94:	18fb      	adds	r3, r7, r3
 8004e96:	881a      	ldrh	r2, [r3, #0]
 8004e98:	0013      	movs	r3, r2
 8004e9a:	005b      	lsls	r3, r3, #1
 8004e9c:	189b      	adds	r3, r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	18cb      	adds	r3, r1, r3
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	2218      	movs	r2, #24
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b18      	cmp	r3, #24
 8004eac:	d000      	beq.n	8004eb0 <TSL_acq_BankGetResult+0x80>
 8004eae:	e13f      	b.n	8005130 <TSL_acq_BankGetResult+0x300>
    {

      // Initialize flag to inform the Object of that a new data is ready
      bank->p_chData[idx_dest].Flags.DataReady = TSL_DATA_READY;
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	6899      	ldr	r1, [r3, #8]
 8004eb4:	2316      	movs	r3, #22
 8004eb6:	18fb      	adds	r3, r7, r3
 8004eb8:	881a      	ldrh	r2, [r3, #0]
 8004eba:	0013      	movs	r3, r2
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	189b      	adds	r3, r3, r2
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	18cb      	adds	r3, r1, r3
 8004ec4:	781a      	ldrb	r2, [r3, #0]
 8004ec6:	2101      	movs	r1, #1
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	701a      	strb	r2, [r3, #0]

      // Get the new measure (the access is different between acquisitions)
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	2224      	movs	r2, #36	; 0x24
 8004ed2:	18bc      	adds	r4, r7, r2
 8004ed4:	0018      	movs	r0, r3
 8004ed6:	f000 f9ff 	bl	80052d8 <TSL_acq_GetMeas>
 8004eda:	0003      	movs	r3, r0
 8004edc:	8023      	strh	r3, [r4, #0]

      // Store last measure for the filter below
#if TSLPRM_USE_MEAS > 0
      old_meas = bank->p_chData[idx_dest].Meas;
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	6899      	ldr	r1, [r3, #8]
 8004ee2:	2316      	movs	r3, #22
 8004ee4:	18fb      	adds	r3, r7, r3
 8004ee6:	881a      	ldrh	r2, [r3, #0]
 8004ee8:	0013      	movs	r3, r2
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	189b      	adds	r3, r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	18ca      	adds	r2, r1, r3
 8004ef2:	2314      	movs	r3, #20
 8004ef4:	18fb      	adds	r3, r7, r3
 8004ef6:	8952      	ldrh	r2, [r2, #10]
 8004ef8:	801a      	strh	r2, [r3, #0]
      old_meas = new_meas;
#endif

      // Store the new measure
#if TSLPRM_USE_MEAS > 0
      bank->p_chData[idx_dest].Meas = new_meas;
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	6899      	ldr	r1, [r3, #8]
 8004efe:	2316      	movs	r3, #22
 8004f00:	18fb      	adds	r3, r7, r3
 8004f02:	881a      	ldrh	r2, [r3, #0]
 8004f04:	0013      	movs	r3, r2
 8004f06:	005b      	lsls	r3, r3, #1
 8004f08:	189b      	adds	r3, r3, r2
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	18cb      	adds	r3, r1, r3
 8004f0e:	2224      	movs	r2, #36	; 0x24
 8004f10:	18ba      	adds	r2, r7, r2
 8004f12:	8812      	ldrh	r2, [r2, #0]
 8004f14:	815a      	strh	r2, [r3, #10]
#endif

      // Check acquisition value min/max and set acquisition status flag
      if (new_meas < TSL_Params.AcqMin)
 8004f16:	4b96      	ldr	r3, [pc, #600]	; (8005170 <TSL_acq_BankGetResult+0x340>)
 8004f18:	881b      	ldrh	r3, [r3, #0]
 8004f1a:	2224      	movs	r2, #36	; 0x24
 8004f1c:	18ba      	adds	r2, r7, r2
 8004f1e:	8812      	ldrh	r2, [r2, #0]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d221      	bcs.n	8004f68 <TSL_acq_BankGetResult+0x138>
      {
        bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MIN;
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	6899      	ldr	r1, [r3, #8]
 8004f28:	2316      	movs	r3, #22
 8004f2a:	18fb      	adds	r3, r7, r3
 8004f2c:	881a      	ldrh	r2, [r3, #0]
 8004f2e:	0013      	movs	r3, r2
 8004f30:	005b      	lsls	r3, r3, #1
 8004f32:	189b      	adds	r3, r3, r2
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	18cb      	adds	r3, r1, r3
 8004f38:	781a      	ldrb	r2, [r3, #0]
 8004f3a:	2106      	movs	r1, #6
 8004f3c:	438a      	bics	r2, r1
 8004f3e:	1c11      	adds	r1, r2, #0
 8004f40:	2204      	movs	r2, #4
 8004f42:	430a      	orrs	r2, r1
 8004f44:	701a      	strb	r2, [r3, #0]
        bank->p_chData[idx_dest].Delta = 0;
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	6899      	ldr	r1, [r3, #8]
 8004f4a:	2316      	movs	r3, #22
 8004f4c:	18fb      	adds	r3, r7, r3
 8004f4e:	881a      	ldrh	r2, [r3, #0]
 8004f50:	0013      	movs	r3, r2
 8004f52:	005b      	lsls	r3, r3, #1
 8004f54:	189b      	adds	r3, r3, r2
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	18cb      	adds	r3, r1, r3
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	811a      	strh	r2, [r3, #8]
        retval = TSL_STATUS_ERROR;
 8004f5e:	2327      	movs	r3, #39	; 0x27
 8004f60:	18fb      	adds	r3, r7, r3
 8004f62:	2202      	movs	r2, #2
 8004f64:	701a      	strb	r2, [r3, #0]
 8004f66:	e0e3      	b.n	8005130 <TSL_acq_BankGetResult+0x300>
      }
      else
      {
        if (new_meas > TSL_Params.AcqMax)
 8004f68:	4b81      	ldr	r3, [pc, #516]	; (8005170 <TSL_acq_BankGetResult+0x340>)
 8004f6a:	885b      	ldrh	r3, [r3, #2]
 8004f6c:	2224      	movs	r2, #36	; 0x24
 8004f6e:	18ba      	adds	r2, r7, r2
 8004f70:	8812      	ldrh	r2, [r2, #0]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d91e      	bls.n	8004fb4 <TSL_acq_BankGetResult+0x184>
        {
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	6899      	ldr	r1, [r3, #8]
 8004f7a:	2316      	movs	r3, #22
 8004f7c:	18fb      	adds	r3, r7, r3
 8004f7e:	881a      	ldrh	r2, [r3, #0]
 8004f80:	0013      	movs	r3, r2
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	189b      	adds	r3, r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	18cb      	adds	r3, r1, r3
 8004f8a:	781a      	ldrb	r2, [r3, #0]
 8004f8c:	2106      	movs	r1, #6
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	701a      	strb	r2, [r3, #0]
          bank->p_chData[idx_dest].Delta = 0;
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	6899      	ldr	r1, [r3, #8]
 8004f96:	2316      	movs	r3, #22
 8004f98:	18fb      	adds	r3, r7, r3
 8004f9a:	881a      	ldrh	r2, [r3, #0]
 8004f9c:	0013      	movs	r3, r2
 8004f9e:	005b      	lsls	r3, r3, #1
 8004fa0:	189b      	adds	r3, r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	18cb      	adds	r3, r1, r3
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	811a      	strh	r2, [r3, #8]
          retval = TSL_STATUS_ERROR;
 8004faa:	2327      	movs	r3, #39	; 0x27
 8004fac:	18fb      	adds	r3, r7, r3
 8004fae:	2202      	movs	r2, #2
 8004fb0:	701a      	strb	r2, [r3, #0]
 8004fb2:	e0bd      	b.n	8005130 <TSL_acq_BankGetResult+0x300>
        }
        else // The measure is OK
        {
          if (TSL_acq_UseFilter(&bank->p_chData[idx_dest]))
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	6899      	ldr	r1, [r3, #8]
 8004fb8:	2316      	movs	r3, #22
 8004fba:	18fb      	adds	r3, r7, r3
 8004fbc:	881a      	ldrh	r2, [r3, #0]
 8004fbe:	0013      	movs	r3, r2
 8004fc0:	005b      	lsls	r3, r3, #1
 8004fc2:	189b      	adds	r3, r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	18cb      	adds	r3, r1, r3
 8004fc8:	0018      	movs	r0, r3
 8004fca:	f000 f9ce 	bl	800536a <TSL_acq_UseFilter>
 8004fce:	1e03      	subs	r3, r0, #0
 8004fd0:	d100      	bne.n	8004fd4 <TSL_acq_BankGetResult+0x1a4>
 8004fd2:	e074      	b.n	80050be <TSL_acq_BankGetResult+0x28e>
          {
            // Apply Measure filter if it exists
            if (mfilter)
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d01a      	beq.n	8005010 <TSL_acq_BankGetResult+0x1e0>
            {
              new_meas = mfilter(old_meas, new_meas);
 8004fda:	2324      	movs	r3, #36	; 0x24
 8004fdc:	18fc      	adds	r4, r7, r3
 8004fde:	2324      	movs	r3, #36	; 0x24
 8004fe0:	18fb      	adds	r3, r7, r3
 8004fe2:	8819      	ldrh	r1, [r3, #0]
 8004fe4:	2314      	movs	r3, #20
 8004fe6:	18fb      	adds	r3, r7, r3
 8004fe8:	881a      	ldrh	r2, [r3, #0]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	0010      	movs	r0, r2
 8004fee:	4798      	blx	r3
 8004ff0:	0003      	movs	r3, r0
 8004ff2:	8023      	strh	r3, [r4, #0]
              // Store the measure (optional - used for debug purpose)
#if TSLPRM_USE_MEAS > 0
              bank->p_chData[idx_dest].Meas = new_meas;
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	6899      	ldr	r1, [r3, #8]
 8004ff8:	2316      	movs	r3, #22
 8004ffa:	18fb      	adds	r3, r7, r3
 8004ffc:	881a      	ldrh	r2, [r3, #0]
 8004ffe:	0013      	movs	r3, r2
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	189b      	adds	r3, r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	18cb      	adds	r3, r1, r3
 8005008:	2224      	movs	r2, #36	; 0x24
 800500a:	18ba      	adds	r2, r7, r2
 800500c:	8812      	ldrh	r2, [r2, #0]
 800500e:	815a      	strh	r2, [r3, #10]
#endif
            }

            // Calculate the new Delta
            new_delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	6899      	ldr	r1, [r3, #8]
 8005014:	2316      	movs	r3, #22
 8005016:	18fb      	adds	r3, r7, r3
 8005018:	881a      	ldrh	r2, [r3, #0]
 800501a:	0013      	movs	r3, r2
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	189b      	adds	r3, r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	18cb      	adds	r3, r1, r3
 8005024:	889a      	ldrh	r2, [r3, #4]
 8005026:	2312      	movs	r3, #18
 8005028:	18fc      	adds	r4, r7, r3
 800502a:	2324      	movs	r3, #36	; 0x24
 800502c:	18fb      	adds	r3, r7, r3
 800502e:	881b      	ldrh	r3, [r3, #0]
 8005030:	0019      	movs	r1, r3
 8005032:	0010      	movs	r0, r2
 8005034:	f000 f96c 	bl	8005310 <TSL_acq_ComputeDelta>
 8005038:	0003      	movs	r3, r0
 800503a:	8023      	strh	r3, [r4, #0]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	6899      	ldr	r1, [r3, #8]
 8005040:	2316      	movs	r3, #22
 8005042:	18fb      	adds	r3, r7, r3
 8005044:	881a      	ldrh	r2, [r3, #0]
 8005046:	0013      	movs	r3, r2
 8005048:	005b      	lsls	r3, r3, #1
 800504a:	189b      	adds	r3, r3, r2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	18cc      	adds	r4, r1, r3
 8005050:	f000 f985 	bl	800535e <TSL_acq_CheckNoise>
 8005054:	0003      	movs	r3, r0
 8005056:	1c1a      	adds	r2, r3, #0
 8005058:	2303      	movs	r3, #3
 800505a:	4013      	ands	r3, r2
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2203      	movs	r2, #3
 8005060:	4013      	ands	r3, r2
 8005062:	18d9      	adds	r1, r3, r3
 8005064:	7823      	ldrb	r3, [r4, #0]
 8005066:	2206      	movs	r2, #6
 8005068:	4393      	bics	r3, r2
 800506a:	1c1a      	adds	r2, r3, #0
 800506c:	1c0b      	adds	r3, r1, #0
 800506e:	4313      	orrs	r3, r2
 8005070:	7023      	strb	r3, [r4, #0]

            // Apply Delta filter if it exists
            if (dfilter)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d013      	beq.n	80050a0 <TSL_acq_BankGetResult+0x270>
            {
              bank->p_chData[idx_dest].Delta = dfilter(new_delta);
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	6899      	ldr	r1, [r3, #8]
 800507c:	2316      	movs	r3, #22
 800507e:	18fb      	adds	r3, r7, r3
 8005080:	881a      	ldrh	r2, [r3, #0]
 8005082:	0013      	movs	r3, r2
 8005084:	005b      	lsls	r3, r3, #1
 8005086:	189b      	adds	r3, r3, r2
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	18cc      	adds	r4, r1, r3
 800508c:	2312      	movs	r3, #18
 800508e:	18fb      	adds	r3, r7, r3
 8005090:	2200      	movs	r2, #0
 8005092:	5e9a      	ldrsh	r2, [r3, r2]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	0010      	movs	r0, r2
 8005098:	4798      	blx	r3
 800509a:	0003      	movs	r3, r0
 800509c:	8123      	strh	r3, [r4, #8]
 800509e:	e047      	b.n	8005130 <TSL_acq_BankGetResult+0x300>
            }
            else
            {
              bank->p_chData[idx_dest].Delta = new_delta;
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	6899      	ldr	r1, [r3, #8]
 80050a4:	2316      	movs	r3, #22
 80050a6:	18fb      	adds	r3, r7, r3
 80050a8:	881a      	ldrh	r2, [r3, #0]
 80050aa:	0013      	movs	r3, r2
 80050ac:	005b      	lsls	r3, r3, #1
 80050ae:	189b      	adds	r3, r3, r2
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	18cb      	adds	r3, r1, r3
 80050b4:	2212      	movs	r2, #18
 80050b6:	18ba      	adds	r2, r7, r2
 80050b8:	8812      	ldrh	r2, [r2, #0]
 80050ba:	811a      	strh	r2, [r3, #8]
 80050bc:	e038      	b.n	8005130 <TSL_acq_BankGetResult+0x300>
            }
          }
          else
          {
            // Calculate the new Delta
            bank->p_chData[idx_dest].Delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	6899      	ldr	r1, [r3, #8]
 80050c2:	2316      	movs	r3, #22
 80050c4:	18fb      	adds	r3, r7, r3
 80050c6:	881a      	ldrh	r2, [r3, #0]
 80050c8:	0013      	movs	r3, r2
 80050ca:	005b      	lsls	r3, r3, #1
 80050cc:	189b      	adds	r3, r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	18cc      	adds	r4, r1, r3
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	6899      	ldr	r1, [r3, #8]
 80050d6:	2316      	movs	r3, #22
 80050d8:	18fb      	adds	r3, r7, r3
 80050da:	881a      	ldrh	r2, [r3, #0]
 80050dc:	0013      	movs	r3, r2
 80050de:	005b      	lsls	r3, r3, #1
 80050e0:	189b      	adds	r3, r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	18cb      	adds	r3, r1, r3
 80050e6:	889a      	ldrh	r2, [r3, #4]
 80050e8:	2324      	movs	r3, #36	; 0x24
 80050ea:	18fb      	adds	r3, r7, r3
 80050ec:	881b      	ldrh	r3, [r3, #0]
 80050ee:	0019      	movs	r1, r3
 80050f0:	0010      	movs	r0, r2
 80050f2:	f000 f90d 	bl	8005310 <TSL_acq_ComputeDelta>
 80050f6:	0003      	movs	r3, r0
 80050f8:	8123      	strh	r3, [r4, #8]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	6899      	ldr	r1, [r3, #8]
 80050fe:	2316      	movs	r3, #22
 8005100:	18fb      	adds	r3, r7, r3
 8005102:	881a      	ldrh	r2, [r3, #0]
 8005104:	0013      	movs	r3, r2
 8005106:	005b      	lsls	r3, r3, #1
 8005108:	189b      	adds	r3, r3, r2
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	18cc      	adds	r4, r1, r3
 800510e:	f000 f926 	bl	800535e <TSL_acq_CheckNoise>
 8005112:	0003      	movs	r3, r0
 8005114:	1c1a      	adds	r2, r3, #0
 8005116:	2303      	movs	r3, #3
 8005118:	4013      	ands	r3, r2
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2203      	movs	r2, #3
 800511e:	4013      	ands	r3, r2
 8005120:	18d9      	adds	r1, r3, r3
 8005122:	7823      	ldrb	r3, [r4, #0]
 8005124:	2206      	movs	r2, #6
 8005126:	4393      	bics	r3, r2
 8005128:	1c1a      	adds	r2, r3, #0
 800512a:	1c0b      	adds	r3, r1, #0
 800512c:	4313      	orrs	r3, r2
 800512e:	7023      	strb	r3, [r4, #0]
        }
      }
    }

    // Next channel
    pchDest++;
 8005130:	6a3b      	ldr	r3, [r7, #32]
 8005132:	3302      	adds	r3, #2
 8005134:	623b      	str	r3, [r7, #32]
    pchSrc++;
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	330c      	adds	r3, #12
 800513a:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 800513c:	2326      	movs	r3, #38	; 0x26
 800513e:	18fb      	adds	r3, r7, r3
 8005140:	781a      	ldrb	r2, [r3, #0]
 8005142:	2326      	movs	r3, #38	; 0x26
 8005144:	18fb      	adds	r3, r7, r3
 8005146:	3201      	adds	r2, #1
 8005148:	701a      	strb	r2, [r3, #0]
 800514a:	2326      	movs	r3, #38	; 0x26
 800514c:	18fb      	adds	r3, r7, r3
 800514e:	781b      	ldrb	r3, [r3, #0]
 8005150:	b29a      	uxth	r2, r3
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	899b      	ldrh	r3, [r3, #12]
 8005156:	429a      	cmp	r2, r3
 8005158:	d200      	bcs.n	800515c <TSL_acq_BankGetResult+0x32c>
 800515a:	e693      	b.n	8004e84 <TSL_acq_BankGetResult+0x54>

  }

  return retval;
 800515c:	2327      	movs	r3, #39	; 0x27
 800515e:	18fb      	adds	r3, r7, r3
 8005160:	781b      	ldrb	r3, [r3, #0]
}
 8005162:	0018      	movs	r0, r3
 8005164:	46bd      	mov	sp, r7
 8005166:	b00b      	add	sp, #44	; 0x2c
 8005168:	bd90      	pop	{r4, r7, pc}
 800516a:	46c0      	nop			; (mov r8, r8)
 800516c:	2000048c 	.word	0x2000048c
 8005170:	20000018 	.word	0x20000018

08005174 <TSL_acq_BankConfig>:
  * @brief Configures a Bank.
  * @param[in] idx_bk  Index of the Bank to configure
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankConfig(TSL_tIndex_T idx_bk)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b08a      	sub	sp, #40	; 0x28
 8005178:	af00      	add	r7, sp, #0
 800517a:	0002      	movs	r2, r0
 800517c:	1dfb      	adds	r3, r7, #7
 800517e:	701a      	strb	r2, [r3, #0]
  CONST TSL_Bank_T *bank;
  CONST TSL_ChannelSrc_T *pchSrc;
  CONST TSL_ChannelDest_T *pchDest;

  // Check bank index
  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8005180:	1dfb      	adds	r3, r7, #7
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <TSL_acq_BankConfig+0x18>
  {
    return TSL_STATUS_ERROR;
 8005188:	2302      	movs	r3, #2
 800518a:	e057      	b.n	800523c <TSL_acq_BankConfig+0xc8>
  }

  // Initialize bank pointers
  bank = &(TSL_Globals.Bank_Array[idx_bk]);
 800518c:	4b2d      	ldr	r3, [pc, #180]	; (8005244 <TSL_acq_BankConfig+0xd0>)
 800518e:	6859      	ldr	r1, [r3, #4]
 8005190:	1dfb      	adds	r3, r7, #7
 8005192:	781a      	ldrb	r2, [r3, #0]
 8005194:	0013      	movs	r3, r2
 8005196:	005b      	lsls	r3, r3, #1
 8005198:	189b      	adds	r3, r3, r2
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	18cb      	adds	r3, r1, r3
 800519e:	61bb      	str	r3, [r7, #24]
  pchSrc = bank->p_chSrc;
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	623b      	str	r3, [r7, #32]
  pchDest = bank->p_chDest;
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	61fb      	str	r3, [r7, #28]
  
  // Mark the current bank processed
  TSL_Globals.This_Bank = idx_bk;
 80051ac:	4b25      	ldr	r3, [pc, #148]	; (8005244 <TSL_acq_BankConfig+0xd0>)
 80051ae:	1dfa      	adds	r2, r7, #7
 80051b0:	7812      	ldrb	r2, [r2, #0]
 80051b2:	721a      	strb	r2, [r3, #8]

  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
  // Enable the Gx_IOy used as channels (channels + shield)
  TSC->IOCCR = bank->msk_IOCCR_channels;
 80051b4:	4a24      	ldr	r2, [pc, #144]	; (8005248 <TSL_acq_BankConfig+0xd4>)
 80051b6:	69bb      	ldr	r3, [r7, #24]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	6293      	str	r3, [r2, #40]	; 0x28
  // Enable acquisition on selected Groups
  TSC->IOGCSR = bank->msk_IOGCSR_groups;
 80051bc:	4a22      	ldr	r2, [pc, #136]	; (8005248 <TSL_acq_BankConfig+0xd4>)
 80051be:	69bb      	ldr	r3, [r7, #24]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	6313      	str	r3, [r2, #48]	; 0x30
  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

  // For all channels of the bank check if they are OFF or BURST_ONLY
  // and set acquisition status flag
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80051c4:	2300      	movs	r3, #0
 80051c6:	627b      	str	r3, [r7, #36]	; 0x24
 80051c8:	e031      	b.n	800522e <TSL_acq_BankConfig+0xba>
  {

    // Check Object status flag
    objs = bank->p_chData[pchDest->IdxDest].Flags.ObjStatus;
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	689a      	ldr	r2, [r3, #8]
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	0019      	movs	r1, r3
 80051d4:	000b      	movs	r3, r1
 80051d6:	005b      	lsls	r3, r3, #1
 80051d8:	185b      	adds	r3, r3, r1
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	18d3      	adds	r3, r2, r3
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	06db      	lsls	r3, r3, #27
 80051e2:	0f9b      	lsrs	r3, r3, #30
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	617b      	str	r3, [r7, #20]

    if (objs != TSL_OBJ_STATUS_ON)
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	2b03      	cmp	r3, #3
 80051ec:	d016      	beq.n	800521c <TSL_acq_BankConfig+0xa8>
    {
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      // Get the Channel Group mask
      gx = pchSrc->msk_IOGCSR_group;
 80051ee:	6a3b      	ldr	r3, [r7, #32]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	613b      	str	r3, [r7, #16]
      // Stop acquisition of the Group
      TSC->IOGCSR &= (uint32_t)~gx;
 80051f4:	4b14      	ldr	r3, [pc, #80]	; (8005248 <TSL_acq_BankConfig+0xd4>)
 80051f6:	4a14      	ldr	r2, [pc, #80]	; (8005248 <TSL_acq_BankConfig+0xd4>)
 80051f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80051fa:	6939      	ldr	r1, [r7, #16]
 80051fc:	43c9      	mvns	r1, r1
 80051fe:	400a      	ands	r2, r1
 8005200:	631a      	str	r2, [r3, #48]	; 0x30
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

      if (objs == TSL_OBJ_STATUS_OFF)
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d109      	bne.n	800521c <TSL_acq_BankConfig+0xa8>
      {
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
        // Get the Channel IO mask
        ioy = pchSrc->msk_IOCCR_channel;
 8005208:	6a3b      	ldr	r3, [r7, #32]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	60fb      	str	r3, [r7, #12]
        // Stop Burst of the Channel
        TSC->IOCCR &= (uint32_t)~ioy;
 800520e:	4b0e      	ldr	r3, [pc, #56]	; (8005248 <TSL_acq_BankConfig+0xd4>)
 8005210:	4a0d      	ldr	r2, [pc, #52]	; (8005248 <TSL_acq_BankConfig+0xd4>)
 8005212:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005214:	68f9      	ldr	r1, [r7, #12]
 8005216:	43c9      	mvns	r1, r1
 8005218:	400a      	ands	r2, r1
 800521a:	629a      	str	r2, [r3, #40]	; 0x28
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      }
    }

    // Next channel
    pchSrc++;
 800521c:	6a3b      	ldr	r3, [r7, #32]
 800521e:	330c      	adds	r3, #12
 8005220:	623b      	str	r3, [r7, #32]
    pchDest++;
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	3302      	adds	r3, #2
 8005226:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8005228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522a:	3301      	adds	r3, #1
 800522c:	627b      	str	r3, [r7, #36]	; 0x24
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	899b      	ldrh	r3, [r3, #12]
 8005232:	001a      	movs	r2, r3
 8005234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005236:	429a      	cmp	r2, r3
 8005238:	d8c7      	bhi.n	80051ca <TSL_acq_BankConfig+0x56>
  }

  return TSL_STATUS_OK;
 800523a:	2300      	movs	r3, #0
}
 800523c:	0018      	movs	r0, r3
 800523e:	46bd      	mov	sp, r7
 8005240:	b00a      	add	sp, #40	; 0x28
 8005242:	bd80      	pop	{r7, pc}
 8005244:	2000048c 	.word	0x2000048c
 8005248:	40024000 	.word	0x40024000

0800524c <TSL_acq_BankStartAcq>:
  * @brief Start acquisition on a previously configured bank
  * @param None
  * @retval None
  */
void TSL_acq_BankStartAcq(void)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0
  // Clear both EOAIC and MCEIC flags
  TSC->ICR |= 0x03;
 8005250:	4b0c      	ldr	r3, [pc, #48]	; (8005284 <TSL_acq_BankStartAcq+0x38>)
 8005252:	4a0c      	ldr	r2, [pc, #48]	; (8005284 <TSL_acq_BankStartAcq+0x38>)
 8005254:	6892      	ldr	r2, [r2, #8]
 8005256:	2103      	movs	r1, #3
 8005258:	430a      	orrs	r2, r1
 800525a:	609a      	str	r2, [r3, #8]

  // Wait capacitors discharge
  SoftDelay(TSL_Globals.DelayDischarge);
 800525c:	4b0a      	ldr	r3, [pc, #40]	; (8005288 <TSL_acq_BankStartAcq+0x3c>)
 800525e:	691b      	ldr	r3, [r3, #16]
 8005260:	0018      	movs	r0, r3
 8005262:	f000 f8a0 	bl	80053a6 <SoftDelay>

#if TSLPRM_IODEF > 0 // Default = Input Floating
  // Set IO default in Input Floating
  TSC->CR |= (1 << 4);
 8005266:	4b07      	ldr	r3, [pc, #28]	; (8005284 <TSL_acq_BankStartAcq+0x38>)
 8005268:	4a06      	ldr	r2, [pc, #24]	; (8005284 <TSL_acq_BankStartAcq+0x38>)
 800526a:	6812      	ldr	r2, [r2, #0]
 800526c:	2110      	movs	r1, #16
 800526e:	430a      	orrs	r2, r1
 8005270:	601a      	str	r2, [r3, #0]
#endif

  // Start acquisition
  TSC->CR |= 0x02;
 8005272:	4b04      	ldr	r3, [pc, #16]	; (8005284 <TSL_acq_BankStartAcq+0x38>)
 8005274:	4a03      	ldr	r2, [pc, #12]	; (8005284 <TSL_acq_BankStartAcq+0x38>)
 8005276:	6812      	ldr	r2, [r2, #0]
 8005278:	2102      	movs	r1, #2
 800527a:	430a      	orrs	r2, r1
 800527c:	601a      	str	r2, [r3, #0]
}
 800527e:	46c0      	nop			; (mov r8, r8)
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	40024000 	.word	0x40024000
 8005288:	2000048c 	.word	0x2000048c

0800528c <TSL_acq_BankWaitEOC>:
  * @brief Wait end of acquisition
  * @param None
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankWaitEOC(void)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
  TSL_Status_enum_T retval = TSL_STATUS_BUSY;
 8005292:	1dfb      	adds	r3, r7, #7
 8005294:	2201      	movs	r2, #1
 8005296:	701a      	strb	r2, [r3, #0]

  // Check EOAF flag
  if (TSC->ISR & 0x01)
 8005298:	4b0e      	ldr	r3, [pc, #56]	; (80052d4 <TSL_acq_BankWaitEOC+0x48>)
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	2201      	movs	r2, #1
 800529e:	4013      	ands	r3, r2
 80052a0:	d011      	beq.n	80052c6 <TSL_acq_BankWaitEOC+0x3a>
  {

#if TSLPRM_IODEF > 0 // Default = Input Floating
    // Set IO default in Output PP Low to discharge all capacitors
    TSC->CR &= (uint32_t)(~(1 << 4));
 80052a2:	4b0c      	ldr	r3, [pc, #48]	; (80052d4 <TSL_acq_BankWaitEOC+0x48>)
 80052a4:	4a0b      	ldr	r2, [pc, #44]	; (80052d4 <TSL_acq_BankWaitEOC+0x48>)
 80052a6:	6812      	ldr	r2, [r2, #0]
 80052a8:	2110      	movs	r1, #16
 80052aa:	438a      	bics	r2, r1
 80052ac:	601a      	str	r2, [r3, #0]
#endif

    // Check MCEF flag
    if (TSC->ISR & 0x02)
 80052ae:	4b09      	ldr	r3, [pc, #36]	; (80052d4 <TSL_acq_BankWaitEOC+0x48>)
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	2202      	movs	r2, #2
 80052b4:	4013      	ands	r3, r2
 80052b6:	d003      	beq.n	80052c0 <TSL_acq_BankWaitEOC+0x34>
    {
      retval = TSL_STATUS_ERROR;
 80052b8:	1dfb      	adds	r3, r7, #7
 80052ba:	2202      	movs	r2, #2
 80052bc:	701a      	strb	r2, [r3, #0]
 80052be:	e002      	b.n	80052c6 <TSL_acq_BankWaitEOC+0x3a>
    }
    else
    {
      retval = TSL_STATUS_OK;
 80052c0:	1dfb      	adds	r3, r7, #7
 80052c2:	2200      	movs	r2, #0
 80052c4:	701a      	strb	r2, [r3, #0]
    }
  }

  return retval;
 80052c6:	1dfb      	adds	r3, r7, #7
 80052c8:	781b      	ldrb	r3, [r3, #0]
}
 80052ca:	0018      	movs	r0, r3
 80052cc:	46bd      	mov	sp, r7
 80052ce:	b002      	add	sp, #8
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	46c0      	nop			; (mov r8, r8)
 80052d4:	40024000 	.word	0x40024000

080052d8 <TSL_acq_GetMeas>:
  * @brief Return the current measure
  * @param[in] index Index of the measure source
  * @retval Measure
  */
TSL_tMeas_T TSL_acq_GetMeas(TSL_tIndex_T index)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	0002      	movs	r2, r0
 80052e0:	1dfb      	adds	r3, r7, #7
 80052e2:	701a      	strb	r2, [r3, #0]
  if (index < TSC_NB_GROUPS_SUPPORTED)
 80052e4:	1dfb      	adds	r3, r7, #7
 80052e6:	781b      	ldrb	r3, [r3, #0]
 80052e8:	2b07      	cmp	r3, #7
 80052ea:	d809      	bhi.n	8005300 <TSL_acq_GetMeas+0x28>
  {
    return((TSL_tMeas_T)(TSC->IOGXCR[index]));
 80052ec:	4a07      	ldr	r2, [pc, #28]	; (800530c <TSL_acq_GetMeas+0x34>)
 80052ee:	1dfb      	adds	r3, r7, #7
 80052f0:	781b      	ldrb	r3, [r3, #0]
 80052f2:	330c      	adds	r3, #12
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	18d3      	adds	r3, r2, r3
 80052f8:	3304      	adds	r3, #4
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	e000      	b.n	8005302 <TSL_acq_GetMeas+0x2a>
  }
  else
  {
    return((TSL_tMeas_T)0);
 8005300:	2300      	movs	r3, #0
  }
}
 8005302:	0018      	movs	r0, r3
 8005304:	46bd      	mov	sp, r7
 8005306:	b002      	add	sp, #8
 8005308:	bd80      	pop	{r7, pc}
 800530a:	46c0      	nop			; (mov r8, r8)
 800530c:	40024000 	.word	0x40024000

08005310 <TSL_acq_ComputeDelta>:
  * @param[in] ref Reference value
  * @param[in] meas Last Measurement value
  * @retval Delta value
  */
TSL_tDelta_T TSL_acq_ComputeDelta(TSL_tRef_T ref, TSL_tMeas_T meas)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	0002      	movs	r2, r0
 8005318:	1dbb      	adds	r3, r7, #6
 800531a:	801a      	strh	r2, [r3, #0]
 800531c:	1d3b      	adds	r3, r7, #4
 800531e:	1c0a      	adds	r2, r1, #0
 8005320:	801a      	strh	r2, [r3, #0]
  return((TSL_tDelta_T)(ref - meas));
 8005322:	1dba      	adds	r2, r7, #6
 8005324:	1d3b      	adds	r3, r7, #4
 8005326:	8812      	ldrh	r2, [r2, #0]
 8005328:	881b      	ldrh	r3, [r3, #0]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	b29b      	uxth	r3, r3
 800532e:	b21b      	sxth	r3, r3
}
 8005330:	0018      	movs	r0, r3
 8005332:	46bd      	mov	sp, r7
 8005334:	b002      	add	sp, #8
 8005336:	bd80      	pop	{r7, pc}

08005338 <TSL_acq_ComputeMeas>:
  * @param[in] ref Reference value
  * @param[in] delta Delta value
  * @retval Measurement value
  */
TSL_tMeas_T TSL_acq_ComputeMeas(TSL_tRef_T ref, TSL_tDelta_T delta)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	0002      	movs	r2, r0
 8005340:	1dbb      	adds	r3, r7, #6
 8005342:	801a      	strh	r2, [r3, #0]
 8005344:	1d3b      	adds	r3, r7, #4
 8005346:	1c0a      	adds	r2, r1, #0
 8005348:	801a      	strh	r2, [r3, #0]
  return((TSL_tMeas_T)(ref - delta));
 800534a:	1d3b      	adds	r3, r7, #4
 800534c:	881b      	ldrh	r3, [r3, #0]
 800534e:	1dba      	adds	r2, r7, #6
 8005350:	8812      	ldrh	r2, [r2, #0]
 8005352:	1ad3      	subs	r3, r2, r3
 8005354:	b29b      	uxth	r3, r3
}
 8005356:	0018      	movs	r0, r3
 8005358:	46bd      	mov	sp, r7
 800535a:	b002      	add	sp, #8
 800535c:	bd80      	pop	{r7, pc}

0800535e <TSL_acq_CheckNoise>:
  * @brief  Check noise (not used)
  * @param  None
  * @retval Status
  */
TSL_AcqStatus_enum_T TSL_acq_CheckNoise(void)
{
 800535e:	b580      	push	{r7, lr}
 8005360:	af00      	add	r7, sp, #0
  return TSL_ACQ_STATUS_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	0018      	movs	r0, r3
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}

0800536a <TSL_acq_UseFilter>:
  * @brief Check if a filter must be used on the current channel (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if a filter can be applied
  */
TSL_Bool_enum_T TSL_acq_UseFilter(TSL_ChannelData_T *pCh)
{
 800536a:	b580      	push	{r7, lr}
 800536c:	b082      	sub	sp, #8
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  return TSL_TRUE;
 8005372:	2301      	movs	r3, #1
}
 8005374:	0018      	movs	r0, r3
 8005376:	46bd      	mov	sp, r7
 8005378:	b002      	add	sp, #8
 800537a:	bd80      	pop	{r7, pc}

0800537c <TSL_acq_TestReferenceOutOfRange>:
  * @brief Test if the Reference is incorrect (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if the Reference is out of range
  */
TSL_Bool_enum_T TSL_acq_TestReferenceOutOfRange(TSL_ChannelData_T *pCh)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  return TSL_FALSE;
 8005384:	2300      	movs	r3, #0
}
 8005386:	0018      	movs	r0, r3
 8005388:	46bd      	mov	sp, r7
 800538a:	b002      	add	sp, #8
 800538c:	bd80      	pop	{r7, pc}

0800538e <TSL_acq_TestFirstReferenceIsValid>:
  * @param[in] pCh Pointer on the channel data information
  * @param[in] new_meas Measure of the last acquisition on this channel
  * @retval Result TRUE if the Reference is valid
  */
TSL_Bool_enum_T TSL_acq_TestFirstReferenceIsValid(TSL_ChannelData_T *pCh, TSL_tMeas_T new_meas)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b082      	sub	sp, #8
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
 8005396:	000a      	movs	r2, r1
 8005398:	1cbb      	adds	r3, r7, #2
 800539a:	801a      	strh	r2, [r3, #0]
  return TSL_TRUE;
 800539c:	2301      	movs	r3, #1
}
 800539e:	0018      	movs	r0, r3
 80053a0:	46bd      	mov	sp, r7
 80053a2:	b002      	add	sp, #8
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <SoftDelay>:
  * val =  500: ~ 63s
  * val = 1000: ~126s
  * val = 2000: ~251s
  */
void SoftDelay(uint32_t val)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b084      	sub	sp, #16
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  uint32_t idx;
  for (idx = val; idx > 0; idx--)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	e002      	b.n	80053ba <SoftDelay+0x14>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	3b01      	subs	r3, #1
 80053b8:	60fb      	str	r3, [r7, #12]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1f9      	bne.n	80053b4 <SoftDelay+0xe>
  {}
}
 80053c0:	46c0      	nop			; (mov r8, r8)
 80053c2:	46bd      	mov	sp, r7
 80053c4:	b004      	add	sp, #16
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <TSL_dxs_FirstObj>:
  * @brief Detection Exclusion System on the first object in detect state
  * @param[in] objgrp  Pointer to the objects group to process
  * @retval None
  */
void TSL_dxs_FirstObj(CONST TSL_ObjectGroup_T *objgrp)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
#endif // TSLPRM_TOTAL_LNRTS > 0

  }

#endif // TSLPRM_USE_DXS > 0
}
 80053d0:	46c0      	nop			; (mov r8, r8)
 80053d2:	46bd      	mov	sp, r7
 80053d4:	b002      	add	sp, #8
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <TSL_ecs_CalcK>:
  * @param[in] k_slow  K coefficient when objects have different delta variation
  * @param[in] k_fast  K coefficient when objects have the same delta variation
  * @retval    K coefficient (slow or fast)
  */
TSL_tKCoeff_T TSL_ecs_CalcK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T k_slow, TSL_tKCoeff_T k_fast)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b088      	sub	sp, #32
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	0008      	movs	r0, r1
 80053e2:	0011      	movs	r1, r2
 80053e4:	1cbb      	adds	r3, r7, #2
 80053e6:	1c02      	adds	r2, r0, #0
 80053e8:	801a      	strh	r2, [r3, #0]
 80053ea:	003b      	movs	r3, r7
 80053ec:	1c0a      	adds	r2, r1, #0
 80053ee:	801a      	strh	r2, [r3, #0]
  TSL_tIndex_T idx_obj; // Index of current object
  TSL_tIndex_T idx_ch; // Index of current channel
  TSL_tDelta_T ldelta = 0; // Temporary delta
 80053f0:	230a      	movs	r3, #10
 80053f2:	18fb      	adds	r3, r7, r3
 80053f4:	2200      	movs	r2, #0
 80053f6:	801a      	strh	r2, [r3, #0]
  TSL_tDelta_T ECS_Fast_Enable = 1;
 80053f8:	231c      	movs	r3, #28
 80053fa:	18fb      	adds	r3, r7, r3
 80053fc:	2201      	movs	r2, #1
 80053fe:	801a      	strh	r2, [r3, #0]
  TSL_tDelta_T ECS_Fast_Direction = 0;
 8005400:	231a      	movs	r3, #26
 8005402:	18fb      	adds	r3, r7, r3
 8005404:	2200      	movs	r2, #0
 8005406:	801a      	strh	r2, [r3, #0]
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T retval = k_slow;
 8005408:	2312      	movs	r3, #18
 800540a:	18fb      	adds	r3, r7, r3
 800540c:	1cba      	adds	r2, r7, #2
 800540e:	8812      	ldrh	r2, [r2, #0]
 8005410:	801a      	strh	r2, [r3, #0]
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8005412:	2310      	movs	r3, #16
 8005414:	18fb      	adds	r3, r7, r3
 8005416:	2200      	movs	r2, #0
 8005418:	801a      	strh	r2, [r3, #0]
  TSL_ChannelData_T *p_Ch = 0;
 800541a:	2300      	movs	r3, #0
 800541c:	60fb      	str	r3, [r7, #12]

  // Check parameters
  if (k_slow > 255) k_slow = 255;
 800541e:	1cbb      	adds	r3, r7, #2
 8005420:	881b      	ldrh	r3, [r3, #0]
 8005422:	2bff      	cmp	r3, #255	; 0xff
 8005424:	d902      	bls.n	800542c <TSL_ecs_CalcK+0x54>
 8005426:	1cbb      	adds	r3, r7, #2
 8005428:	22ff      	movs	r2, #255	; 0xff
 800542a:	801a      	strh	r2, [r3, #0]
  if (k_fast > 255) k_fast = 255;
 800542c:	003b      	movs	r3, r7
 800542e:	881b      	ldrh	r3, [r3, #0]
 8005430:	2bff      	cmp	r3, #255	; 0xff
 8005432:	d902      	bls.n	800543a <TSL_ecs_CalcK+0x62>
 8005434:	003b      	movs	r3, r7
 8005436:	22ff      	movs	r2, #255	; 0xff
 8005438:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	617b      	str	r3, [r7, #20]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8005440:	231f      	movs	r3, #31
 8005442:	18fb      	adds	r3, r7, r3
 8005444:	2200      	movs	r2, #0
 8005446:	701a      	strb	r2, [r3, #0]
 8005448:	e07c      	b.n	8005544 <TSL_ecs_CalcK+0x16c>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	0018      	movs	r0, r3
 800544e:	f000 fa81 	bl	8005954 <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 8005452:	4b4a      	ldr	r3, [pc, #296]	; (800557c <TSL_ecs_CalcK+0x1a4>)
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	2b10      	cmp	r3, #16
 800545a:	d004      	beq.n	8005466 <TSL_ecs_CalcK+0x8e>
 800545c:	4b47      	ldr	r3, [pc, #284]	; (800557c <TSL_ecs_CalcK+0x1a4>)
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	2b11      	cmp	r3, #17
 8005464:	d111      	bne.n	800548a <TSL_ecs_CalcK+0xb2>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 8005466:	4b45      	ldr	r3, [pc, #276]	; (800557c <TSL_ecs_CalcK+0x1a4>)
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	781b      	ldrb	r3, [r3, #0]
 800546e:	2b02      	cmp	r3, #2
 8005470:	d003      	beq.n	800547a <TSL_ecs_CalcK+0xa2>
      {
        pobj++; // Next object
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	3308      	adds	r3, #8
 8005476:	617b      	str	r3, [r7, #20]
        continue; // Stop processing of current object
 8005478:	e05d      	b.n	8005536 <TSL_ecs_CalcK+0x15e>
      }
      nb_channels = 1;
 800547a:	2310      	movs	r3, #16
 800547c:	18fb      	adds	r3, r7, r3
 800547e:	2201      	movs	r2, #1
 8005480:	801a      	strh	r2, [r3, #0]
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 8005482:	4b3e      	ldr	r3, [pc, #248]	; (800557c <TSL_ecs_CalcK+0x1a4>)
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	60fb      	str	r3, [r7, #12]
      p_Ch = TSL_Globals.This_LinRot->p_ChD;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return 0;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d101      	bne.n	8005494 <TSL_ecs_CalcK+0xbc>
 8005490:	2300      	movs	r3, #0
 8005492:	e06e      	b.n	8005572 <TSL_ecs_CalcK+0x19a>

    // Check all channels of current object
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8005494:	231e      	movs	r3, #30
 8005496:	18fb      	adds	r3, r7, r3
 8005498:	2200      	movs	r2, #0
 800549a:	701a      	strb	r2, [r3, #0]
 800549c:	e03f      	b.n	800551e <TSL_ecs_CalcK+0x146>
    {

      ldelta = p_Ch->Delta;
 800549e:	230a      	movs	r3, #10
 80054a0:	18fb      	adds	r3, r7, r3
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	8912      	ldrh	r2, [r2, #8]
 80054a6:	801a      	strh	r2, [r3, #0]

      // Check delta
      if (ldelta == 0) // No Fast ECS !
 80054a8:	230a      	movs	r3, #10
 80054aa:	18fb      	adds	r3, r7, r3
 80054ac:	2200      	movs	r2, #0
 80054ae:	5e9b      	ldrsh	r3, [r3, r2]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d104      	bne.n	80054be <TSL_ecs_CalcK+0xe6>
      {
        ECS_Fast_Enable = 0;
 80054b4:	231c      	movs	r3, #28
 80054b6:	18fb      	adds	r3, r7, r3
 80054b8:	2200      	movs	r2, #0
 80054ba:	801a      	strh	r2, [r3, #0]
 80054bc:	e025      	b.n	800550a <TSL_ecs_CalcK+0x132>
      }
      else
      {
        if (ldelta < 0)
 80054be:	230a      	movs	r3, #10
 80054c0:	18fb      	adds	r3, r7, r3
 80054c2:	2200      	movs	r2, #0
 80054c4:	5e9b      	ldrsh	r3, [r3, r2]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	da10      	bge.n	80054ec <TSL_ecs_CalcK+0x114>
        {
          if (ECS_Fast_Direction > 0) // No Fast ECS !
 80054ca:	231a      	movs	r3, #26
 80054cc:	18fb      	adds	r3, r7, r3
 80054ce:	2200      	movs	r2, #0
 80054d0:	5e9b      	ldrsh	r3, [r3, r2]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	dd04      	ble.n	80054e0 <TSL_ecs_CalcK+0x108>
          {
            ECS_Fast_Enable = 0;
 80054d6:	231c      	movs	r3, #28
 80054d8:	18fb      	adds	r3, r7, r3
 80054da:	2200      	movs	r2, #0
 80054dc:	801a      	strh	r2, [r3, #0]
 80054de:	e014      	b.n	800550a <TSL_ecs_CalcK+0x132>
          }
          else
          {
            ECS_Fast_Direction = -1;
 80054e0:	231a      	movs	r3, #26
 80054e2:	18fb      	adds	r3, r7, r3
 80054e4:	2201      	movs	r2, #1
 80054e6:	4252      	negs	r2, r2
 80054e8:	801a      	strh	r2, [r3, #0]
 80054ea:	e00e      	b.n	800550a <TSL_ecs_CalcK+0x132>
          }
        }
        else
        {
          if (ECS_Fast_Direction < 0) // No Fast ECS !
 80054ec:	231a      	movs	r3, #26
 80054ee:	18fb      	adds	r3, r7, r3
 80054f0:	2200      	movs	r2, #0
 80054f2:	5e9b      	ldrsh	r3, [r3, r2]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	da04      	bge.n	8005502 <TSL_ecs_CalcK+0x12a>
          {
            ECS_Fast_Enable = 0;
 80054f8:	231c      	movs	r3, #28
 80054fa:	18fb      	adds	r3, r7, r3
 80054fc:	2200      	movs	r2, #0
 80054fe:	801a      	strh	r2, [r3, #0]
 8005500:	e003      	b.n	800550a <TSL_ecs_CalcK+0x132>
          }
          else
          {
            ECS_Fast_Direction = 1;
 8005502:	231a      	movs	r3, #26
 8005504:	18fb      	adds	r3, r7, r3
 8005506:	2201      	movs	r2, #1
 8005508:	801a      	strh	r2, [r3, #0]
          }
        }
      }

      p_Ch++; // Next channel
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	330c      	adds	r3, #12
 800550e:	60fb      	str	r3, [r7, #12]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8005510:	231e      	movs	r3, #30
 8005512:	18fb      	adds	r3, r7, r3
 8005514:	781a      	ldrb	r2, [r3, #0]
 8005516:	231e      	movs	r3, #30
 8005518:	18fb      	adds	r3, r7, r3
 800551a:	3201      	adds	r2, #1
 800551c:	701a      	strb	r2, [r3, #0]
 800551e:	231e      	movs	r3, #30
 8005520:	18fb      	adds	r3, r7, r3
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	b29b      	uxth	r3, r3
 8005526:	2210      	movs	r2, #16
 8005528:	18ba      	adds	r2, r7, r2
 800552a:	8812      	ldrh	r2, [r2, #0]
 800552c:	429a      	cmp	r2, r3
 800552e:	d8b6      	bhi.n	800549e <TSL_ecs_CalcK+0xc6>

    } // for all channels of current object

    pobj++; // Next object
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	3308      	adds	r3, #8
 8005534:	617b      	str	r3, [r7, #20]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8005536:	231f      	movs	r3, #31
 8005538:	18fb      	adds	r3, r7, r3
 800553a:	781a      	ldrb	r2, [r3, #0]
 800553c:	231f      	movs	r3, #31
 800553e:	18fb      	adds	r3, r7, r3
 8005540:	3201      	adds	r2, #1
 8005542:	701a      	strb	r2, [r3, #0]
 8005544:	231f      	movs	r3, #31
 8005546:	18fb      	adds	r3, r7, r3
 8005548:	781b      	ldrb	r3, [r3, #0]
 800554a:	b29a      	uxth	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	889b      	ldrh	r3, [r3, #4]
 8005550:	429a      	cmp	r2, r3
 8005552:	d200      	bcs.n	8005556 <TSL_ecs_CalcK+0x17e>
 8005554:	e779      	b.n	800544a <TSL_ecs_CalcK+0x72>

  } // for all objects

  // Assign K fast following Delta variations
  if (ECS_Fast_Enable)
 8005556:	231c      	movs	r3, #28
 8005558:	18fb      	adds	r3, r7, r3
 800555a:	2200      	movs	r2, #0
 800555c:	5e9b      	ldrsh	r3, [r3, r2]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d004      	beq.n	800556c <TSL_ecs_CalcK+0x194>
  {
    retval = k_fast;
 8005562:	2312      	movs	r3, #18
 8005564:	18fb      	adds	r3, r7, r3
 8005566:	003a      	movs	r2, r7
 8005568:	8812      	ldrh	r2, [r2, #0]
 800556a:	801a      	strh	r2, [r3, #0]
  }

  return retval;
 800556c:	2312      	movs	r3, #18
 800556e:	18fb      	adds	r3, r7, r3
 8005570:	881b      	ldrh	r3, [r3, #0]
}
 8005572:	0018      	movs	r0, r3
 8005574:	46bd      	mov	sp, r7
 8005576:	b008      	add	sp, #32
 8005578:	bd80      	pop	{r7, pc}
 800557a:	46c0      	nop			; (mov r8, r8)
 800557c:	2000048c 	.word	0x2000048c

08005580 <TSL_ecs_ProcessK>:
  * @param[in] objgrp Pointer to the objects group to process
  * @param[in] Kcoeff K coefficient to apply
  * @retval None
  */
void TSL_ecs_ProcessK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T Kcoeff)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b08a      	sub	sp, #40	; 0x28
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	000a      	movs	r2, r1
 800558a:	1cbb      	adds	r3, r7, #2
 800558c:	801a      	strh	r2, [r3, #0]
  TSL_tIndex_T idx_ch; // Index of current channel
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T Kcoeff_comp;
  uint32_t ECS_meas;
  uint32_t ECS_ref;
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 800558e:	231e      	movs	r3, #30
 8005590:	18fb      	adds	r3, r7, r3
 8005592:	2200      	movs	r2, #0
 8005594:	801a      	strh	r2, [r3, #0]
  TSL_ChannelData_T *p_Ch = 0;
 8005596:	2300      	movs	r3, #0
 8005598:	61bb      	str	r3, [r7, #24]
  void(*pFunc_SetStateCalibration)(TSL_tCounter_T delay) = 0;
 800559a:	2300      	movs	r3, #0
 800559c:	617b      	str	r3, [r7, #20]

  // Check parameter
  if (Kcoeff > 255) Kcoeff = 255;
 800559e:	1cbb      	adds	r3, r7, #2
 80055a0:	881b      	ldrh	r3, [r3, #0]
 80055a2:	2bff      	cmp	r3, #255	; 0xff
 80055a4:	d902      	bls.n	80055ac <TSL_ecs_ProcessK+0x2c>
 80055a6:	1cbb      	adds	r3, r7, #2
 80055a8:	22ff      	movs	r2, #255	; 0xff
 80055aa:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	623b      	str	r3, [r7, #32]

  // Calculate the K coefficient complement
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 80055b2:	1cbb      	adds	r3, r7, #2
 80055b4:	881b      	ldrh	r3, [r3, #0]
 80055b6:	22ff      	movs	r2, #255	; 0xff
 80055b8:	4053      	eors	r3, r2
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	2312      	movs	r3, #18
 80055be:	18fb      	adds	r3, r7, r3
 80055c0:	3201      	adds	r2, #1
 80055c2:	801a      	strh	r2, [r3, #0]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80055c4:	2327      	movs	r3, #39	; 0x27
 80055c6:	18fb      	adds	r3, r7, r3
 80055c8:	2200      	movs	r2, #0
 80055ca:	701a      	strb	r2, [r3, #0]
 80055cc:	e081      	b.n	80056d2 <TSL_ecs_ProcessK+0x152>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 80055ce:	6a3b      	ldr	r3, [r7, #32]
 80055d0:	0018      	movs	r0, r3
 80055d2:	f000 f9bf 	bl	8005954 <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 80055d6:	4b46      	ldr	r3, [pc, #280]	; (80056f0 <TSL_ecs_ProcessK+0x170>)
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	2b10      	cmp	r3, #16
 80055de:	d004      	beq.n	80055ea <TSL_ecs_ProcessK+0x6a>
 80055e0:	4b43      	ldr	r3, [pc, #268]	; (80056f0 <TSL_ecs_ProcessK+0x170>)
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	2b11      	cmp	r3, #17
 80055e8:	d113      	bne.n	8005612 <TSL_ecs_ProcessK+0x92>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 80055ea:	4b41      	ldr	r3, [pc, #260]	; (80056f0 <TSL_ecs_ProcessK+0x170>)
 80055ec:	695b      	ldr	r3, [r3, #20]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d003      	beq.n	80055fe <TSL_ecs_ProcessK+0x7e>
      {
        pobj++; // Next object
 80055f6:	6a3b      	ldr	r3, [r7, #32]
 80055f8:	3308      	adds	r3, #8
 80055fa:	623b      	str	r3, [r7, #32]
        continue; // Stop processing of current object
 80055fc:	e062      	b.n	80056c4 <TSL_ecs_ProcessK+0x144>
      }
      nb_channels = 1;
 80055fe:	231e      	movs	r3, #30
 8005600:	18fb      	adds	r3, r7, r3
 8005602:	2201      	movs	r2, #1
 8005604:	801a      	strh	r2, [r3, #0]
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 8005606:	4b3a      	ldr	r3, [pc, #232]	; (80056f0 <TSL_ecs_ProcessK+0x170>)
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	61bb      	str	r3, [r7, #24]
      pFunc_SetStateCalibration = &TSL_tkey_SetStateCalibration;
 800560e:	4b39      	ldr	r3, [pc, #228]	; (80056f4 <TSL_ecs_ProcessK+0x174>)
 8005610:	617b      	str	r3, [r7, #20]
      pFunc_SetStateCalibration = &TSL_linrot_SetStateCalibration;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return;
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d066      	beq.n	80056e6 <TSL_ecs_ProcessK+0x166>

    // Calculate the new reference + rest for all channels
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8005618:	2326      	movs	r3, #38	; 0x26
 800561a:	18fb      	adds	r3, r7, r3
 800561c:	2200      	movs	r2, #0
 800561e:	701a      	strb	r2, [r3, #0]
 8005620:	e044      	b.n	80056ac <TSL_ecs_ProcessK+0x12c>
    {
      ECS_meas = TSL_acq_ComputeMeas(p_Ch->Ref, p_Ch->Delta);
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	889a      	ldrh	r2, [r3, #4]
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	2108      	movs	r1, #8
 800562a:	5e5b      	ldrsh	r3, [r3, r1]
 800562c:	0019      	movs	r1, r3
 800562e:	0010      	movs	r0, r2
 8005630:	f7ff fe82 	bl	8005338 <TSL_acq_ComputeMeas>
 8005634:	0003      	movs	r3, r0
 8005636:	60fb      	str	r3, [r7, #12]
      ECS_meas <<= 8;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	021b      	lsls	r3, r3, #8
 800563c:	60fb      	str	r3, [r7, #12]

      ECS_ref = (uint32_t)(p_Ch->Ref);
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	889b      	ldrh	r3, [r3, #4]
 8005642:	60bb      	str	r3, [r7, #8]
      ECS_ref <<= 8;
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	021b      	lsls	r3, r3, #8
 8005648:	60bb      	str	r3, [r7, #8]
      ECS_ref += p_Ch->RefRest;
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	799b      	ldrb	r3, [r3, #6]
 800564e:	001a      	movs	r2, r3
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	189b      	adds	r3, r3, r2
 8005654:	60bb      	str	r3, [r7, #8]
      ECS_ref *= Kcoeff_comp;
 8005656:	2312      	movs	r3, #18
 8005658:	18fb      	adds	r3, r7, r3
 800565a:	881a      	ldrh	r2, [r3, #0]
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	4353      	muls	r3, r2
 8005660:	60bb      	str	r3, [r7, #8]
      ECS_ref += (Kcoeff * ECS_meas);
 8005662:	1cbb      	adds	r3, r7, #2
 8005664:	881b      	ldrh	r3, [r3, #0]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	4353      	muls	r3, r2
 800566a:	68ba      	ldr	r2, [r7, #8]
 800566c:	18d3      	adds	r3, r2, r3
 800566e:	60bb      	str	r3, [r7, #8]

      p_Ch->RefRest = (TSL_tRefRest_T)((ECS_ref >> 8) & 0xFF);
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	0a1b      	lsrs	r3, r3, #8
 8005674:	b2da      	uxtb	r2, r3
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	719a      	strb	r2, [r3, #6]
      p_Ch->Ref = (TSL_tRef_T)(ECS_ref >> 16);
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	0c1b      	lsrs	r3, r3, #16
 800567e:	b29a      	uxth	r2, r3
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	809a      	strh	r2, [r3, #4]

      // Go in Calibration state in the Reference is out of Range
      if (TSL_acq_TestReferenceOutOfRange(p_Ch) == TSL_TRUE)
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	0018      	movs	r0, r3
 8005688:	f7ff fe78 	bl	800537c <TSL_acq_TestReferenceOutOfRange>
 800568c:	0003      	movs	r3, r0
 800568e:	2b01      	cmp	r3, #1
 8005690:	d102      	bne.n	8005698 <TSL_ecs_ProcessK+0x118>
      {
        pFunc_SetStateCalibration(0);
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	2000      	movs	r0, #0
 8005696:	4798      	blx	r3
      }

      p_Ch++; // Next channel
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	330c      	adds	r3, #12
 800569c:	61bb      	str	r3, [r7, #24]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 800569e:	2326      	movs	r3, #38	; 0x26
 80056a0:	18fb      	adds	r3, r7, r3
 80056a2:	781a      	ldrb	r2, [r3, #0]
 80056a4:	2326      	movs	r3, #38	; 0x26
 80056a6:	18fb      	adds	r3, r7, r3
 80056a8:	3201      	adds	r2, #1
 80056aa:	701a      	strb	r2, [r3, #0]
 80056ac:	2326      	movs	r3, #38	; 0x26
 80056ae:	18fb      	adds	r3, r7, r3
 80056b0:	781b      	ldrb	r3, [r3, #0]
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	221e      	movs	r2, #30
 80056b6:	18ba      	adds	r2, r7, r2
 80056b8:	8812      	ldrh	r2, [r2, #0]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d8b1      	bhi.n	8005622 <TSL_ecs_ProcessK+0xa2>
    }

    pobj++; // Next object
 80056be:	6a3b      	ldr	r3, [r7, #32]
 80056c0:	3308      	adds	r3, #8
 80056c2:	623b      	str	r3, [r7, #32]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80056c4:	2327      	movs	r3, #39	; 0x27
 80056c6:	18fb      	adds	r3, r7, r3
 80056c8:	781a      	ldrb	r2, [r3, #0]
 80056ca:	2327      	movs	r3, #39	; 0x27
 80056cc:	18fb      	adds	r3, r7, r3
 80056ce:	3201      	adds	r2, #1
 80056d0:	701a      	strb	r2, [r3, #0]
 80056d2:	2327      	movs	r3, #39	; 0x27
 80056d4:	18fb      	adds	r3, r7, r3
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	b29a      	uxth	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	889b      	ldrh	r3, [r3, #4]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d200      	bcs.n	80056e4 <TSL_ecs_ProcessK+0x164>
 80056e2:	e774      	b.n	80055ce <TSL_ecs_ProcessK+0x4e>
 80056e4:	e000      	b.n	80056e8 <TSL_ecs_ProcessK+0x168>
    if (p_Ch == 0) return;
 80056e6:	46c0      	nop			; (mov r8, r8)

  } // for all objects

}
 80056e8:	46bd      	mov	sp, r7
 80056ea:	b00a      	add	sp, #40	; 0x28
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	46c0      	nop			; (mov r8, r8)
 80056f0:	2000048c 	.word	0x2000048c
 80056f4:	08005c6d 	.word	0x08005c6d

080056f8 <TSL_ecs_Process>:
  * An optional delay is added after the ECS condition (all sensors in Release state) is reached.
  * @param[in] objgrp Pointer to the objects group to process
  * @retval Status
  */
TSL_Status_enum_T TSL_ecs_Process(TSL_ObjectGroup_T *objgrp)
{
 80056f8:	b590      	push	{r4, r7, lr}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  TSL_tKCoeff_T MyKcoeff;
  TSL_Status_enum_T retval;

  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	88db      	ldrh	r3, [r3, #6]
 8005704:	001a      	movs	r2, r3
 8005706:	2301      	movs	r3, #1
 8005708:	4013      	ands	r3, r2
 800570a:	d020      	beq.n	800574e <TSL_ecs_Process+0x56>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	88db      	ldrh	r3, [r3, #6]
 8005710:	001a      	movs	r2, r3
 8005712:	233e      	movs	r3, #62	; 0x3e
 8005714:	4013      	ands	r3, r2
 8005716:	d11a      	bne.n	800574e <TSL_ecs_Process+0x56>
  {
#if TSLPRM_ECS_DELAY > 0
    if (!objgrp->ECS_wait)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	7a9b      	ldrb	r3, [r3, #10]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d11c      	bne.n	800575a <TSL_ecs_Process+0x62>
    {
      disableInterrupts();
 8005720:	4b2c      	ldr	r3, [pc, #176]	; (80057d4 <TSL_ecs_Process+0xdc>)
 8005722:	4a2c      	ldr	r2, [pc, #176]	; (80057d4 <TSL_ecs_Process+0xdc>)
 8005724:	6812      	ldr	r2, [r2, #0]
 8005726:	2102      	movs	r1, #2
 8005728:	438a      	bics	r2, r1
 800572a:	601a      	str	r2, [r3, #0]
      objgrp->ECS_start_time = TSL_Globals.Tick_ms; // Save the current time
 800572c:	4b2a      	ldr	r3, [pc, #168]	; (80057d8 <TSL_ecs_Process+0xe0>)
 800572e:	881a      	ldrh	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	819a      	strh	r2, [r3, #12]
      enableInterrupts();
 8005734:	4b27      	ldr	r3, [pc, #156]	; (80057d4 <TSL_ecs_Process+0xdc>)
 8005736:	4a27      	ldr	r2, [pc, #156]	; (80057d4 <TSL_ecs_Process+0xdc>)
 8005738:	6812      	ldr	r2, [r2, #0]
 800573a:	2102      	movs	r1, #2
 800573c:	430a      	orrs	r2, r1
 800573e:	601a      	str	r2, [r3, #0]
      objgrp->ECS_wait = 1;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	729a      	strb	r2, [r3, #10]
      objgrp->ECS_exec = 0;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	725a      	strb	r2, [r3, #9]
    if (!objgrp->ECS_wait)
 800574c:	e005      	b.n	800575a <TSL_ecs_Process+0x62>
#endif
  }
  else
  {
#if TSLPRM_ECS_DELAY > 0
    objgrp->ECS_wait = 0;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	729a      	strb	r2, [r3, #10]
#endif
    objgrp->ECS_exec = 0;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	725a      	strb	r2, [r3, #9]
  }

#if TSLPRM_ECS_DELAY > 0
  if (objgrp->ECS_wait && (!objgrp->ECS_exec))
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	7a9b      	ldrb	r3, [r3, #10]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d011      	beq.n	8005786 <TSL_ecs_Process+0x8e>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	7a5b      	ldrb	r3, [r3, #9]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d10d      	bne.n	8005786 <TSL_ecs_Process+0x8e>
  {
    // Execute the ECS only when the delay has elapsed
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &objgrp->ECS_start_time) == TSL_STATUS_OK)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	330c      	adds	r3, #12
 800576e:	001a      	movs	r2, r3
 8005770:	23fa      	movs	r3, #250	; 0xfa
 8005772:	005b      	lsls	r3, r3, #1
 8005774:	0011      	movs	r1, r2
 8005776:	0018      	movs	r0, r3
 8005778:	f000 f930 	bl	80059dc <TSL_tim_CheckDelay_ms>
 800577c:	1e03      	subs	r3, r0, #0
 800577e:	d102      	bne.n	8005786 <TSL_ecs_Process+0x8e>
    {
      objgrp->ECS_exec = 1;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	725a      	strb	r2, [r3, #9]
    }
  }
#endif

  if (objgrp->ECS_exec)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	7a5b      	ldrb	r3, [r3, #9]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d016      	beq.n	80057bc <TSL_ecs_Process+0xc4>
  {
    // Calculate the K coefficient
    MyKcoeff = TSL_ecs_CalcK(objgrp, TSLPRM_ECS_K_SLOW, TSLPRM_ECS_K_FAST);
 800578e:	230c      	movs	r3, #12
 8005790:	18fc      	adds	r4, r7, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2214      	movs	r2, #20
 8005796:	210a      	movs	r1, #10
 8005798:	0018      	movs	r0, r3
 800579a:	f7ff fe1d 	bl	80053d8 <TSL_ecs_CalcK>
 800579e:	0003      	movs	r3, r0
 80057a0:	8023      	strh	r3, [r4, #0]
    // Process the objects
    TSL_ecs_ProcessK(objgrp, MyKcoeff);
 80057a2:	230c      	movs	r3, #12
 80057a4:	18fb      	adds	r3, r7, r3
 80057a6:	881a      	ldrh	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	0011      	movs	r1, r2
 80057ac:	0018      	movs	r0, r3
 80057ae:	f7ff fee7 	bl	8005580 <TSL_ecs_ProcessK>
    retval = TSL_STATUS_OK;
 80057b2:	230f      	movs	r3, #15
 80057b4:	18fb      	adds	r3, r7, r3
 80057b6:	2200      	movs	r2, #0
 80057b8:	701a      	strb	r2, [r3, #0]
 80057ba:	e003      	b.n	80057c4 <TSL_ecs_Process+0xcc>
  }
  else
  {
    retval = TSL_STATUS_BUSY;
 80057bc:	230f      	movs	r3, #15
 80057be:	18fb      	adds	r3, r7, r3
 80057c0:	2201      	movs	r2, #1
 80057c2:	701a      	strb	r2, [r3, #0]
  }

  return retval;
 80057c4:	230f      	movs	r3, #15
 80057c6:	18fb      	adds	r3, r7, r3
 80057c8:	781b      	ldrb	r3, [r3, #0]
}
 80057ca:	0018      	movs	r0, r3
 80057cc:	46bd      	mov	sp, r7
 80057ce:	b005      	add	sp, #20
 80057d0:	bd90      	pop	{r4, r7, pc}
 80057d2:	46c0      	nop			; (mov r8, r8)
 80057d4:	e000e010 	.word	0xe000e010
 80057d8:	2000048c 	.word	0x2000048c

080057dc <TSL_obj_GroupInit>:
  * @brief Initialize a group of Objects
  * @param[in] objgrp  Pointer to the group of objects
  * @retval None
  */
void TSL_obj_GroupInit(TSL_ObjectGroup_T *objgrp)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b086      	sub	sp, #24
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 80057e4:	230e      	movs	r3, #14
 80057e6:	18fb      	adds	r3, r7, r3
 80057e8:	2200      	movs	r2, #0
 80057ea:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80057f8:	2317      	movs	r3, #23
 80057fa:	18fb      	adds	r3, r7, r3
 80057fc:	2200      	movs	r2, #0
 80057fe:	701a      	strb	r2, [r3, #0]
 8005800:	e034      	b.n	800586c <TSL_obj_GroupInit+0x90>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	0018      	movs	r0, r3
 8005806:	f000 f8a5 	bl	8005954 <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	2b11      	cmp	r3, #17
 8005810:	d000      	beq.n	8005814 <TSL_obj_GroupInit+0x38>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 8005812:	e021      	b.n	8005858 <TSL_obj_GroupInit+0x7c>
        TSL_Params.p_TKeyMT->Init();
 8005814:	4b1e      	ldr	r3, [pc, #120]	; (8005890 <TSL_obj_GroupInit+0xb4>)
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4798      	blx	r3
        if (TSL_Globals.This_TKey->p_Data->Change)
 800581c:	4b1d      	ldr	r3, [pc, #116]	; (8005894 <TSL_obj_GroupInit+0xb8>)
 800581e:	695b      	ldr	r3, [r3, #20]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	789b      	ldrb	r3, [r3, #2]
 8005824:	2240      	movs	r2, #64	; 0x40
 8005826:	4013      	ands	r3, r2
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b00      	cmp	r3, #0
 800582c:	d002      	beq.n	8005834 <TSL_obj_GroupInit+0x58>
          objgrp->Change = TSL_STATE_CHANGED;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2201      	movs	r2, #1
 8005832:	721a      	strb	r2, [r3, #8]
        objgrp_state_mask |= TSL_Params.p_TKeySM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 8005834:	4b16      	ldr	r3, [pc, #88]	; (8005890 <TSL_obj_GroupInit+0xb4>)
 8005836:	689a      	ldr	r2, [r3, #8]
 8005838:	4b16      	ldr	r3, [pc, #88]	; (8005894 <TSL_obj_GroupInit+0xb8>)
 800583a:	695b      	ldr	r3, [r3, #20]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	00db      	lsls	r3, r3, #3
 8005842:	18d3      	adds	r3, r2, r3
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	b299      	uxth	r1, r3
 8005848:	230e      	movs	r3, #14
 800584a:	18fb      	adds	r3, r7, r3
 800584c:	220e      	movs	r2, #14
 800584e:	18ba      	adds	r2, r7, r2
 8005850:	8812      	ldrh	r2, [r2, #0]
 8005852:	430a      	orrs	r2, r1
 8005854:	801a      	strh	r2, [r3, #0]
        break;
 8005856:	46c0      	nop			; (mov r8, r8)
    }

    pobj++; // Next object
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	3308      	adds	r3, #8
 800585c:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800585e:	2317      	movs	r3, #23
 8005860:	18fb      	adds	r3, r7, r3
 8005862:	781a      	ldrb	r2, [r3, #0]
 8005864:	2317      	movs	r3, #23
 8005866:	18fb      	adds	r3, r7, r3
 8005868:	3201      	adds	r2, #1
 800586a:	701a      	strb	r2, [r3, #0]
 800586c:	2317      	movs	r3, #23
 800586e:	18fb      	adds	r3, r7, r3
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	b29a      	uxth	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	889b      	ldrh	r3, [r3, #4]
 8005878:	429a      	cmp	r2, r3
 800587a:	d3c2      	bcc.n	8005802 <TSL_obj_GroupInit+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	220e      	movs	r2, #14
 8005880:	18ba      	adds	r2, r7, r2
 8005882:	8812      	ldrh	r2, [r2, #0]
 8005884:	80da      	strh	r2, [r3, #6]
}
 8005886:	46c0      	nop			; (mov r8, r8)
 8005888:	46bd      	mov	sp, r7
 800588a:	b006      	add	sp, #24
 800588c:	bd80      	pop	{r7, pc}
 800588e:	46c0      	nop			; (mov r8, r8)
 8005890:	20000018 	.word	0x20000018
 8005894:	2000048c 	.word	0x2000048c

08005898 <TSL_obj_GroupProcess>:
  * @brief Process the state machine on a group of Objects
  * @param[in] objgrp  Pointer to the group of objects to process
  * @retval None
  */
void TSL_obj_GroupProcess(TSL_ObjectGroup_T *objgrp)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 80058a0:	230e      	movs	r3, #14
 80058a2:	18fb      	adds	r3, r7, r3
 80058a4:	2200      	movs	r2, #0
 80058a6:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80058b4:	2317      	movs	r3, #23
 80058b6:	18fb      	adds	r3, r7, r3
 80058b8:	2200      	movs	r2, #0
 80058ba:	701a      	strb	r2, [r3, #0]
 80058bc:	e034      	b.n	8005928 <TSL_obj_GroupProcess+0x90>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	0018      	movs	r0, r3
 80058c2:	f000 f847 	bl	8005954 <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	2b11      	cmp	r3, #17
 80058cc:	d000      	beq.n	80058d0 <TSL_obj_GroupProcess+0x38>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 80058ce:	e021      	b.n	8005914 <TSL_obj_GroupProcess+0x7c>
        TSL_Params.p_TKeyMT->Process();
 80058d0:	4b1e      	ldr	r3, [pc, #120]	; (800594c <TSL_obj_GroupProcess+0xb4>)
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	4798      	blx	r3
        if (TSL_Globals.This_TKey->p_Data->Change)
 80058d8:	4b1d      	ldr	r3, [pc, #116]	; (8005950 <TSL_obj_GroupProcess+0xb8>)
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	789b      	ldrb	r3, [r3, #2]
 80058e0:	2240      	movs	r2, #64	; 0x40
 80058e2:	4013      	ands	r3, r2
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d002      	beq.n	80058f0 <TSL_obj_GroupProcess+0x58>
          objgrp->Change = TSL_STATE_CHANGED;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2201      	movs	r2, #1
 80058ee:	721a      	strb	r2, [r3, #8]
        objgrp_state_mask |= TSL_Params.p_TKeySM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 80058f0:	4b16      	ldr	r3, [pc, #88]	; (800594c <TSL_obj_GroupProcess+0xb4>)
 80058f2:	689a      	ldr	r2, [r3, #8]
 80058f4:	4b16      	ldr	r3, [pc, #88]	; (8005950 <TSL_obj_GroupProcess+0xb8>)
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	00db      	lsls	r3, r3, #3
 80058fe:	18d3      	adds	r3, r2, r3
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	b299      	uxth	r1, r3
 8005904:	230e      	movs	r3, #14
 8005906:	18fb      	adds	r3, r7, r3
 8005908:	220e      	movs	r2, #14
 800590a:	18ba      	adds	r2, r7, r2
 800590c:	8812      	ldrh	r2, [r2, #0]
 800590e:	430a      	orrs	r2, r1
 8005910:	801a      	strh	r2, [r3, #0]
        break;
 8005912:	46c0      	nop			; (mov r8, r8)
    }

    pobj++; // Next object
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	3308      	adds	r3, #8
 8005918:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800591a:	2317      	movs	r3, #23
 800591c:	18fb      	adds	r3, r7, r3
 800591e:	781a      	ldrb	r2, [r3, #0]
 8005920:	2317      	movs	r3, #23
 8005922:	18fb      	adds	r3, r7, r3
 8005924:	3201      	adds	r2, #1
 8005926:	701a      	strb	r2, [r3, #0]
 8005928:	2317      	movs	r3, #23
 800592a:	18fb      	adds	r3, r7, r3
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	b29a      	uxth	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	889b      	ldrh	r3, [r3, #4]
 8005934:	429a      	cmp	r2, r3
 8005936:	d3c2      	bcc.n	80058be <TSL_obj_GroupProcess+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	220e      	movs	r2, #14
 800593c:	18ba      	adds	r2, r7, r2
 800593e:	8812      	ldrh	r2, [r2, #0]
 8005940:	80da      	strh	r2, [r3, #6]
}
 8005942:	46c0      	nop			; (mov r8, r8)
 8005944:	46bd      	mov	sp, r7
 8005946:	b006      	add	sp, #24
 8005948:	bd80      	pop	{r7, pc}
 800594a:	46c0      	nop			; (mov r8, r8)
 800594c:	20000018 	.word	0x20000018
 8005950:	2000048c 	.word	0x2000048c

08005954 <TSL_obj_SetGlobalObj>:
  * @brief Set the global object variable
  * @param[in] pobj  Pointer to the object to process
  * @retval None
  */
void TSL_obj_SetGlobalObj(CONST TSL_Object_T *pobj)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b082      	sub	sp, #8
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]

  TSL_Globals.This_Obj = pobj;
 800595c:	4b08      	ldr	r3, [pc, #32]	; (8005980 <TSL_obj_SetGlobalObj+0x2c>)
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	60da      	str	r2, [r3, #12]

  switch (pobj->Type)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	781b      	ldrb	r3, [r3, #0]
 8005966:	3b10      	subs	r3, #16
 8005968:	2b01      	cmp	r3, #1
 800596a:	d804      	bhi.n	8005976 <TSL_obj_SetGlobalObj+0x22>
  {
#if TSLPRM_TOTAL_TKEYS > 0
    case TSL_OBJ_TOUCHKEY:
    case TSL_OBJ_TOUCHKEYB:
      TSL_Globals.This_TKey = (TSL_TouchKey_T *)pobj->Elmt;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	4b03      	ldr	r3, [pc, #12]	; (8005980 <TSL_obj_SetGlobalObj+0x2c>)
 8005972:	615a      	str	r2, [r3, #20]
      break;
 8005974:	e000      	b.n	8005978 <TSL_obj_SetGlobalObj+0x24>
    case TSL_OBJ_ROTARYB:
      TSL_Globals.This_LinRot = (TSL_LinRot_T *)pobj->Elmt;
      break;
#endif
    default:
      break;
 8005976:	46c0      	nop			; (mov r8, r8)
  }
}
 8005978:	46c0      	nop			; (mov r8, r8)
 800597a:	46bd      	mov	sp, r7
 800597c:	b002      	add	sp, #8
 800597e:	bd80      	pop	{r7, pc}
 8005980:	2000048c 	.word	0x2000048c

08005984 <TSL_tim_ProcessIT>:
  * @brief  Management of the timing module interrupt service routine.
  * @param  None
  * @retval None
  */
void TSL_tim_ProcessIT(void)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	af00      	add	r7, sp, #0
  static TSL_tTick_ms_T count_1s = 0;

  // Count 1 global tick every xxx ms (defined by TSLPRM_TICK_FREQ parameter)
  TSL_Globals.Tick_ms++;
 8005988:	4b11      	ldr	r3, [pc, #68]	; (80059d0 <TSL_tim_ProcessIT+0x4c>)
 800598a:	881b      	ldrh	r3, [r3, #0]
 800598c:	3301      	adds	r3, #1
 800598e:	b29a      	uxth	r2, r3
 8005990:	4b0f      	ldr	r3, [pc, #60]	; (80059d0 <TSL_tim_ProcessIT+0x4c>)
 8005992:	801a      	strh	r2, [r3, #0]

  // Check if 1 second has elapsed
  count_1s++;
 8005994:	4b0f      	ldr	r3, [pc, #60]	; (80059d4 <TSL_tim_ProcessIT+0x50>)
 8005996:	881b      	ldrh	r3, [r3, #0]
 8005998:	3301      	adds	r3, #1
 800599a:	b29a      	uxth	r2, r3
 800599c:	4b0d      	ldr	r3, [pc, #52]	; (80059d4 <TSL_tim_ProcessIT+0x50>)
 800599e:	801a      	strh	r2, [r3, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 80059a0:	4b0c      	ldr	r3, [pc, #48]	; (80059d4 <TSL_tim_ProcessIT+0x50>)
 80059a2:	881b      	ldrh	r3, [r3, #0]
 80059a4:	4a0c      	ldr	r2, [pc, #48]	; (80059d8 <TSL_tim_ProcessIT+0x54>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d90f      	bls.n	80059ca <TSL_tim_ProcessIT+0x46>
  {
    TSL_Globals.Tick_sec++; // 1 global tick every second
 80059aa:	4b09      	ldr	r3, [pc, #36]	; (80059d0 <TSL_tim_ProcessIT+0x4c>)
 80059ac:	789b      	ldrb	r3, [r3, #2]
 80059ae:	3301      	adds	r3, #1
 80059b0:	b2da      	uxtb	r2, r3
 80059b2:	4b07      	ldr	r3, [pc, #28]	; (80059d0 <TSL_tim_ProcessIT+0x4c>)
 80059b4:	709a      	strb	r2, [r3, #2]
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
 80059b6:	4b06      	ldr	r3, [pc, #24]	; (80059d0 <TSL_tim_ProcessIT+0x4c>)
 80059b8:	789b      	ldrb	r3, [r3, #2]
 80059ba:	2b3f      	cmp	r3, #63	; 0x3f
 80059bc:	d902      	bls.n	80059c4 <TSL_tim_ProcessIT+0x40>
    {
      TSL_Globals.Tick_sec = 0;
 80059be:	4b04      	ldr	r3, [pc, #16]	; (80059d0 <TSL_tim_ProcessIT+0x4c>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	709a      	strb	r2, [r3, #2]
    }
    count_1s = 0;
 80059c4:	4b03      	ldr	r3, [pc, #12]	; (80059d4 <TSL_tim_ProcessIT+0x50>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	801a      	strh	r2, [r3, #0]
  }
}
 80059ca:	46c0      	nop			; (mov r8, r8)
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	2000048c 	.word	0x2000048c
 80059d4:	20000044 	.word	0x20000044
 80059d8:	000003e7 	.word	0x000003e7

080059dc <TSL_tim_CheckDelay_ms>:
  * @param[in] delay_ms  Delay in ms
  * @param[in] last_tick Variable holding the last tick value
  * @retval Status
  */
TSL_Status_enum_T TSL_tim_CheckDelay_ms(TSL_tTick_ms_T delay_ms, __IO TSL_tTick_ms_T *last_tick)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	0002      	movs	r2, r0
 80059e4:	6039      	str	r1, [r7, #0]
 80059e6:	1dbb      	adds	r3, r7, #6
 80059e8:	801a      	strh	r2, [r3, #0]
  TSL_tTick_ms_T tick;
  TSL_tTick_ms_T diff;

  disableInterrupts();
 80059ea:	4b29      	ldr	r3, [pc, #164]	; (8005a90 <TSL_tim_CheckDelay_ms+0xb4>)
 80059ec:	4a28      	ldr	r2, [pc, #160]	; (8005a90 <TSL_tim_CheckDelay_ms+0xb4>)
 80059ee:	6812      	ldr	r2, [r2, #0]
 80059f0:	2102      	movs	r1, #2
 80059f2:	438a      	bics	r2, r1
 80059f4:	601a      	str	r2, [r3, #0]

  tick = TSL_Globals.Tick_ms;
 80059f6:	230c      	movs	r3, #12
 80059f8:	18fb      	adds	r3, r7, r3
 80059fa:	4a26      	ldr	r2, [pc, #152]	; (8005a94 <TSL_tim_CheckDelay_ms+0xb8>)
 80059fc:	8812      	ldrh	r2, [r2, #0]
 80059fe:	801a      	strh	r2, [r3, #0]

  if (delay_ms == 0)
 8005a00:	1dbb      	adds	r3, r7, #6
 8005a02:	881b      	ldrh	r3, [r3, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d107      	bne.n	8005a18 <TSL_tim_CheckDelay_ms+0x3c>
  {
    enableInterrupts();
 8005a08:	4b21      	ldr	r3, [pc, #132]	; (8005a90 <TSL_tim_CheckDelay_ms+0xb4>)
 8005a0a:	4a21      	ldr	r2, [pc, #132]	; (8005a90 <TSL_tim_CheckDelay_ms+0xb4>)
 8005a0c:	6812      	ldr	r2, [r2, #0]
 8005a0e:	2102      	movs	r1, #2
 8005a10:	430a      	orrs	r2, r1
 8005a12:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_ERROR;
 8005a14:	2302      	movs	r3, #2
 8005a16:	e037      	b.n	8005a88 <TSL_tim_CheckDelay_ms+0xac>
  }

  // Counter Roll-over management
  if (tick >= *last_tick)
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	881b      	ldrh	r3, [r3, #0]
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	220c      	movs	r2, #12
 8005a20:	18ba      	adds	r2, r7, r2
 8005a22:	8812      	ldrh	r2, [r2, #0]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d30a      	bcc.n	8005a3e <TSL_tim_CheckDelay_ms+0x62>
  {
    diff = tick - *last_tick;
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	881b      	ldrh	r3, [r3, #0]
 8005a2c:	b29a      	uxth	r2, r3
 8005a2e:	230e      	movs	r3, #14
 8005a30:	18fb      	adds	r3, r7, r3
 8005a32:	210c      	movs	r1, #12
 8005a34:	1879      	adds	r1, r7, r1
 8005a36:	8809      	ldrh	r1, [r1, #0]
 8005a38:	1a8a      	subs	r2, r1, r2
 8005a3a:	801a      	strh	r2, [r3, #0]
 8005a3c:	e009      	b.n	8005a52 <TSL_tim_CheckDelay_ms+0x76>
  }
  else
  {
    diff = (0xFFFF - *last_tick) + tick + 1;
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	881b      	ldrh	r3, [r3, #0]
 8005a42:	b29a      	uxth	r2, r3
 8005a44:	230e      	movs	r3, #14
 8005a46:	18fb      	adds	r3, r7, r3
 8005a48:	210c      	movs	r1, #12
 8005a4a:	1879      	adds	r1, r7, r1
 8005a4c:	8809      	ldrh	r1, [r1, #0]
 8005a4e:	1a8a      	subs	r2, r1, r2
 8005a50:	801a      	strh	r2, [r3, #0]
#endif
#if (TSLPRM_TICK_FREQ == 500)
  if (diff >= (TSL_tTick_ms_T)(delay_ms >> 1)) // Divide by 2 for 2ms tick
#endif
#if (TSLPRM_TICK_FREQ == 1000)
  if (diff >= (TSL_tTick_ms_T)delay_ms) // Direct value for 1ms tick
 8005a52:	230e      	movs	r3, #14
 8005a54:	18fa      	adds	r2, r7, r3
 8005a56:	1dbb      	adds	r3, r7, #6
 8005a58:	8812      	ldrh	r2, [r2, #0]
 8005a5a:	881b      	ldrh	r3, [r3, #0]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d30c      	bcc.n	8005a7a <TSL_tim_CheckDelay_ms+0x9e>
#if (TSLPRM_TICK_FREQ == 2000)
  if (diff >= (TSL_tTick_ms_T)(delay_ms << 1)) // Multiply by 2 for 0.5ms tick
#endif
  {
    // Save current time
    *last_tick = tick;
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	220c      	movs	r2, #12
 8005a64:	18ba      	adds	r2, r7, r2
 8005a66:	8812      	ldrh	r2, [r2, #0]
 8005a68:	801a      	strh	r2, [r3, #0]
    enableInterrupts();
 8005a6a:	4b09      	ldr	r3, [pc, #36]	; (8005a90 <TSL_tim_CheckDelay_ms+0xb4>)
 8005a6c:	4a08      	ldr	r2, [pc, #32]	; (8005a90 <TSL_tim_CheckDelay_ms+0xb4>)
 8005a6e:	6812      	ldr	r2, [r2, #0]
 8005a70:	2102      	movs	r1, #2
 8005a72:	430a      	orrs	r2, r1
 8005a74:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_OK;
 8005a76:	2300      	movs	r3, #0
 8005a78:	e006      	b.n	8005a88 <TSL_tim_CheckDelay_ms+0xac>
  }

  enableInterrupts();
 8005a7a:	4b05      	ldr	r3, [pc, #20]	; (8005a90 <TSL_tim_CheckDelay_ms+0xb4>)
 8005a7c:	4a04      	ldr	r2, [pc, #16]	; (8005a90 <TSL_tim_CheckDelay_ms+0xb4>)
 8005a7e:	6812      	ldr	r2, [r2, #0]
 8005a80:	2102      	movs	r1, #2
 8005a82:	430a      	orrs	r2, r1
 8005a84:	601a      	str	r2, [r3, #0]
  return TSL_STATUS_BUSY;
 8005a86:	2301      	movs	r3, #1

}
 8005a88:	0018      	movs	r0, r3
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	b004      	add	sp, #16
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	e000e010 	.word	0xe000e010
 8005a94:	2000048c 	.word	0x2000048c

08005a98 <TSL_tim_CheckDelay_sec>:
  * @param[in] delay_sec  Delay in seconds
  * @param[in] last_tick Variable holding the last tick value
  * @retval Status
  */
TSL_Status_enum_T TSL_tim_CheckDelay_sec(TSL_tTick_sec_T delay_sec, __IO TSL_tTick_sec_T *last_tick)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	0002      	movs	r2, r0
 8005aa0:	6039      	str	r1, [r7, #0]
 8005aa2:	1dfb      	adds	r3, r7, #7
 8005aa4:	701a      	strb	r2, [r3, #0]
  TSL_tTick_sec_T tick;
  TSL_tTick_sec_T diff;

  disableInterrupts();
 8005aa6:	4b2a      	ldr	r3, [pc, #168]	; (8005b50 <TSL_tim_CheckDelay_sec+0xb8>)
 8005aa8:	4a29      	ldr	r2, [pc, #164]	; (8005b50 <TSL_tim_CheckDelay_sec+0xb8>)
 8005aaa:	6812      	ldr	r2, [r2, #0]
 8005aac:	2102      	movs	r1, #2
 8005aae:	438a      	bics	r2, r1
 8005ab0:	601a      	str	r2, [r3, #0]

  tick = TSL_Globals.Tick_sec;
 8005ab2:	230e      	movs	r3, #14
 8005ab4:	18fb      	adds	r3, r7, r3
 8005ab6:	4a27      	ldr	r2, [pc, #156]	; (8005b54 <TSL_tim_CheckDelay_sec+0xbc>)
 8005ab8:	7892      	ldrb	r2, [r2, #2]
 8005aba:	701a      	strb	r2, [r3, #0]

  if (delay_sec == 0)
 8005abc:	1dfb      	adds	r3, r7, #7
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d107      	bne.n	8005ad4 <TSL_tim_CheckDelay_sec+0x3c>
  {
    enableInterrupts();
 8005ac4:	4b22      	ldr	r3, [pc, #136]	; (8005b50 <TSL_tim_CheckDelay_sec+0xb8>)
 8005ac6:	4a22      	ldr	r2, [pc, #136]	; (8005b50 <TSL_tim_CheckDelay_sec+0xb8>)
 8005ac8:	6812      	ldr	r2, [r2, #0]
 8005aca:	2102      	movs	r1, #2
 8005acc:	430a      	orrs	r2, r1
 8005ace:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_ERROR;
 8005ad0:	2302      	movs	r3, #2
 8005ad2:	e039      	b.n	8005b48 <TSL_tim_CheckDelay_sec+0xb0>
  }

  // Counter Roll-over management
  if (tick >= *last_tick)
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	220e      	movs	r2, #14
 8005adc:	18ba      	adds	r2, r7, r2
 8005ade:	7812      	ldrb	r2, [r2, #0]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d30a      	bcc.n	8005afa <TSL_tim_CheckDelay_sec+0x62>
  {
    diff = (TSL_tTick_sec_T)(tick - *last_tick);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	b2da      	uxtb	r2, r3
 8005aea:	230f      	movs	r3, #15
 8005aec:	18fb      	adds	r3, r7, r3
 8005aee:	210e      	movs	r1, #14
 8005af0:	1879      	adds	r1, r7, r1
 8005af2:	7809      	ldrb	r1, [r1, #0]
 8005af4:	1a8a      	subs	r2, r1, r2
 8005af6:	701a      	strb	r2, [r3, #0]
 8005af8:	e00b      	b.n	8005b12 <TSL_tim_CheckDelay_sec+0x7a>
  }
  else
  {
    diff = (TSL_tTick_sec_T)((63 - *last_tick) + tick + 1); // DTO counter is on 6 bits
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	781b      	ldrb	r3, [r3, #0]
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	220e      	movs	r2, #14
 8005b02:	18ba      	adds	r2, r7, r2
 8005b04:	7812      	ldrb	r2, [r2, #0]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	b2da      	uxtb	r2, r3
 8005b0a:	230f      	movs	r3, #15
 8005b0c:	18fb      	adds	r3, r7, r3
 8005b0e:	3240      	adds	r2, #64	; 0x40
 8005b10:	701a      	strb	r2, [r3, #0]
  }

  if (diff >= delay_sec)
 8005b12:	230f      	movs	r3, #15
 8005b14:	18fa      	adds	r2, r7, r3
 8005b16:	1dfb      	adds	r3, r7, #7
 8005b18:	7812      	ldrb	r2, [r2, #0]
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d30c      	bcc.n	8005b3a <TSL_tim_CheckDelay_sec+0xa2>
  {
    // Save current time
    *last_tick = tick;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	220e      	movs	r2, #14
 8005b24:	18ba      	adds	r2, r7, r2
 8005b26:	7812      	ldrb	r2, [r2, #0]
 8005b28:	701a      	strb	r2, [r3, #0]
    enableInterrupts();
 8005b2a:	4b09      	ldr	r3, [pc, #36]	; (8005b50 <TSL_tim_CheckDelay_sec+0xb8>)
 8005b2c:	4a08      	ldr	r2, [pc, #32]	; (8005b50 <TSL_tim_CheckDelay_sec+0xb8>)
 8005b2e:	6812      	ldr	r2, [r2, #0]
 8005b30:	2102      	movs	r1, #2
 8005b32:	430a      	orrs	r2, r1
 8005b34:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_OK;
 8005b36:	2300      	movs	r3, #0
 8005b38:	e006      	b.n	8005b48 <TSL_tim_CheckDelay_sec+0xb0>
  }

  enableInterrupts();
 8005b3a:	4b05      	ldr	r3, [pc, #20]	; (8005b50 <TSL_tim_CheckDelay_sec+0xb8>)
 8005b3c:	4a04      	ldr	r2, [pc, #16]	; (8005b50 <TSL_tim_CheckDelay_sec+0xb8>)
 8005b3e:	6812      	ldr	r2, [r2, #0]
 8005b40:	2102      	movs	r1, #2
 8005b42:	430a      	orrs	r2, r1
 8005b44:	601a      	str	r2, [r3, #0]
  return TSL_STATUS_BUSY;
 8005b46:	2301      	movs	r3, #1

}
 8005b48:	0018      	movs	r0, r3
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	b004      	add	sp, #16
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	e000e010 	.word	0xe000e010
 8005b54:	2000048c 	.word	0x2000048c

08005b58 <TSL_tkey_Init>:
  * @brief  Init parameters with default values from configuration file
  * @param  None
  * @retval None
  */
void TSL_tkey_Init(void)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	af00      	add	r7, sp, #0
  // Thresholds
#if TSLPRM_USE_PROX > 0
  THIS_PROXIN_TH    = TSLPRM_TKEY_PROX_IN_TH;
 8005b5c:	4b1b      	ldr	r3, [pc, #108]	; (8005bcc <TSL_tkey_Init+0x74>)
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	2214      	movs	r2, #20
 8005b64:	701a      	strb	r2, [r3, #0]
  THIS_PROXOUT_TH   = TSLPRM_TKEY_PROX_OUT_TH;
 8005b66:	4b19      	ldr	r3, [pc, #100]	; (8005bcc <TSL_tkey_Init+0x74>)
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	220f      	movs	r2, #15
 8005b6e:	705a      	strb	r2, [r3, #1]
#endif
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8005b70:	4b16      	ldr	r3, [pc, #88]	; (8005bcc <TSL_tkey_Init+0x74>)
 8005b72:	695b      	ldr	r3, [r3, #20]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	221e      	movs	r2, #30
 8005b78:	709a      	strb	r2, [r3, #2]
  THIS_DETECTOUT_TH = TSLPRM_TKEY_DETECT_OUT_TH;
 8005b7a:	4b14      	ldr	r3, [pc, #80]	; (8005bcc <TSL_tkey_Init+0x74>)
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	2216      	movs	r2, #22
 8005b82:	70da      	strb	r2, [r3, #3]
  THIS_CALIB_TH     = TSLPRM_TKEY_CALIB_TH;
 8005b84:	4b11      	ldr	r3, [pc, #68]	; (8005bcc <TSL_tkey_Init+0x74>)
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	2205      	movs	r2, #5
 8005b8c:	711a      	strb	r2, [r3, #4]

  // Debounce counters
  THIS_COUNTER_DEB_CALIB   = TSLPRM_DEBOUNCE_CALIB;
 8005b8e:	4b0f      	ldr	r3, [pc, #60]	; (8005bcc <TSL_tkey_Init+0x74>)
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	2203      	movs	r2, #3
 8005b96:	715a      	strb	r2, [r3, #5]
#if TSLPRM_USE_PROX > 0
  THIS_COUNTER_DEB_PROX    = TSLPRM_DEBOUNCE_PROX;
 8005b98:	4b0c      	ldr	r3, [pc, #48]	; (8005bcc <TSL_tkey_Init+0x74>)
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	2203      	movs	r2, #3
 8005ba0:	719a      	strb	r2, [r3, #6]
#endif
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 8005ba2:	4b0a      	ldr	r3, [pc, #40]	; (8005bcc <TSL_tkey_Init+0x74>)
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	2203      	movs	r2, #3
 8005baa:	71da      	strb	r2, [r3, #7]
  THIS_COUNTER_DEB_RELEASE = TSLPRM_DEBOUNCE_RELEASE;
 8005bac:	4b07      	ldr	r3, [pc, #28]	; (8005bcc <TSL_tkey_Init+0x74>)
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	2203      	movs	r2, #3
 8005bb4:	721a      	strb	r2, [r3, #8]
  THIS_COUNTER_DEB_ERROR   = TSLPRM_DEBOUNCE_ERROR;
 8005bb6:	4b05      	ldr	r3, [pc, #20]	; (8005bcc <TSL_tkey_Init+0x74>)
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	2203      	movs	r2, #3
 8005bbe:	725a      	strb	r2, [r3, #9]

  // Initial state
  TSL_tkey_SetStateCalibration(TSLPRM_CALIB_DELAY);
 8005bc0:	2000      	movs	r0, #0
 8005bc2:	f000 f853 	bl	8005c6c <TSL_tkey_SetStateCalibration>
}
 8005bc6:	46c0      	nop			; (mov r8, r8)
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	2000048c 	.word	0x2000048c

08005bd0 <TSL_tkey_Process>:
  * @brief  Process the State Machine
  * @param  None
  * @retval None
  */
void TSL_tkey_Process(void)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
  TSL_StateId_enum_T prev_state_id;

  if ((THIS_DATA_READY != 0) || (THIS_STATEID == TSL_STATEID_OFF))
 8005bd6:	4b23      	ldr	r3, [pc, #140]	; (8005c64 <TSL_tkey_Process+0x94>)
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	2201      	movs	r2, #1
 8005be0:	4013      	ands	r3, r2
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d105      	bne.n	8005bf4 <TSL_tkey_Process+0x24>
 8005be8:	4b1e      	ldr	r3, [pc, #120]	; (8005c64 <TSL_tkey_Process+0x94>)
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	781b      	ldrb	r3, [r3, #0]
 8005bf0:	2b13      	cmp	r3, #19
 8005bf2:	d132      	bne.n	8005c5a <TSL_tkey_Process+0x8a>
  {

    THIS_DATA_READY = TSL_DATA_NOT_READY; // The new data is processed
 8005bf4:	4b1b      	ldr	r3, [pc, #108]	; (8005c64 <TSL_tkey_Process+0x94>)
 8005bf6:	695b      	ldr	r3, [r3, #20]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	781a      	ldrb	r2, [r3, #0]
 8005bfc:	2101      	movs	r1, #1
 8005bfe:	438a      	bics	r2, r1
 8005c00:	701a      	strb	r2, [r3, #0]

    prev_state_id = THIS_STATEID;
 8005c02:	4b18      	ldr	r3, [pc, #96]	; (8005c64 <TSL_tkey_Process+0x94>)
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	1dfb      	adds	r3, r7, #7
 8005c0a:	7812      	ldrb	r2, [r2, #0]
 8005c0c:	701a      	strb	r2, [r3, #0]
      TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateFunc();
    }
#endif

#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
    if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 8005c0e:	4b15      	ldr	r3, [pc, #84]	; (8005c64 <TSL_tkey_Process+0x94>)
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	2b11      	cmp	r3, #17
 8005c16:	d109      	bne.n	8005c2c <TSL_tkey_Process+0x5c>
    {
      // Launch the TSL_Params state function
      TSL_Params.p_TKeySM[THIS_STATEID].StateFunc();
 8005c18:	4b13      	ldr	r3, [pc, #76]	; (8005c68 <TSL_tkey_Process+0x98>)
 8005c1a:	689a      	ldr	r2, [r3, #8]
 8005c1c:	4b11      	ldr	r3, [pc, #68]	; (8005c64 <TSL_tkey_Process+0x94>)
 8005c1e:	695b      	ldr	r3, [r3, #20]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	00db      	lsls	r3, r3, #3
 8005c26:	18d3      	adds	r3, r2, r3
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	4798      	blx	r3
    }
#endif

    // Check if the new state has changed
    if (THIS_STATEID == prev_state_id)
 8005c2c:	4b0d      	ldr	r3, [pc, #52]	; (8005c64 <TSL_tkey_Process+0x94>)
 8005c2e:	695b      	ldr	r3, [r3, #20]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	1dfa      	adds	r2, r7, #7
 8005c36:	7812      	ldrb	r2, [r2, #0]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d107      	bne.n	8005c4c <TSL_tkey_Process+0x7c>
    {
      THIS_CHANGE = TSL_STATE_NOT_CHANGED;
 8005c3c:	4b09      	ldr	r3, [pc, #36]	; (8005c64 <TSL_tkey_Process+0x94>)
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	789a      	ldrb	r2, [r3, #2]
 8005c44:	2140      	movs	r1, #64	; 0x40
 8005c46:	438a      	bics	r2, r1
 8005c48:	709a      	strb	r2, [r3, #2]
      THIS_STATEID = TSL_STATEID_DETECT;
    }
#endif

  }
}
 8005c4a:	e006      	b.n	8005c5a <TSL_tkey_Process+0x8a>
      THIS_CHANGE = TSL_STATE_CHANGED;
 8005c4c:	4b05      	ldr	r3, [pc, #20]	; (8005c64 <TSL_tkey_Process+0x94>)
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	789a      	ldrb	r2, [r3, #2]
 8005c54:	2140      	movs	r1, #64	; 0x40
 8005c56:	430a      	orrs	r2, r1
 8005c58:	709a      	strb	r2, [r3, #2]
}
 8005c5a:	46c0      	nop			; (mov r8, r8)
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	b002      	add	sp, #8
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	46c0      	nop			; (mov r8, r8)
 8005c64:	2000048c 	.word	0x2000048c
 8005c68:	20000018 	.word	0x20000018

08005c6c <TSL_tkey_SetStateCalibration>:
  * @brief  Go in Calibration state
  * @param[in] delay Delay before calibration starts (stabilization of noise filter)
  * @retval None
  */
void TSL_tkey_SetStateCalibration(TSL_tCounter_T delay)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	0002      	movs	r2, r0
 8005c74:	1dfb      	adds	r3, r7, #7
 8005c76:	701a      	strb	r2, [r3, #0]
  THIS_STATEID = TSL_STATEID_CALIB;
 8005c78:	4b1e      	ldr	r3, [pc, #120]	; (8005cf4 <TSL_tkey_SetStateCalibration+0x88>)
 8005c7a:	695b      	ldr	r3, [r3, #20]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	701a      	strb	r2, [r3, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8005c82:	4b1c      	ldr	r3, [pc, #112]	; (8005cf4 <TSL_tkey_SetStateCalibration+0x88>)
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	789a      	ldrb	r2, [r3, #2]
 8005c8a:	2140      	movs	r1, #64	; 0x40
 8005c8c:	430a      	orrs	r2, r1
 8005c8e:	709a      	strb	r2, [r3, #2]
  THIS_OBJ_STATUS = TSL_OBJ_STATUS_ON;
 8005c90:	4b18      	ldr	r3, [pc, #96]	; (8005cf4 <TSL_tkey_SetStateCalibration+0x88>)
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	781a      	ldrb	r2, [r3, #0]
 8005c98:	2118      	movs	r1, #24
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	701a      	strb	r2, [r3, #0]

  switch (TSL_Params.NbCalibSamples)
 8005c9e:	4b16      	ldr	r3, [pc, #88]	; (8005cf8 <TSL_tkey_SetStateCalibration+0x8c>)
 8005ca0:	889b      	ldrh	r3, [r3, #4]
 8005ca2:	2b04      	cmp	r3, #4
 8005ca4:	d002      	beq.n	8005cac <TSL_tkey_SetStateCalibration+0x40>
 8005ca6:	2b10      	cmp	r3, #16
 8005ca8:	d004      	beq.n	8005cb4 <TSL_tkey_SetStateCalibration+0x48>
 8005caa:	e007      	b.n	8005cbc <TSL_tkey_SetStateCalibration+0x50>
  {
    case 4:
      CalibDiv = 2;
 8005cac:	4b13      	ldr	r3, [pc, #76]	; (8005cfc <TSL_tkey_SetStateCalibration+0x90>)
 8005cae:	2202      	movs	r2, #2
 8005cb0:	801a      	strh	r2, [r3, #0]
      break;
 8005cb2:	e00a      	b.n	8005cca <TSL_tkey_SetStateCalibration+0x5e>
    case 16:
      CalibDiv = 4;
 8005cb4:	4b11      	ldr	r3, [pc, #68]	; (8005cfc <TSL_tkey_SetStateCalibration+0x90>)
 8005cb6:	2204      	movs	r2, #4
 8005cb8:	801a      	strh	r2, [r3, #0]
      break;
 8005cba:	e006      	b.n	8005cca <TSL_tkey_SetStateCalibration+0x5e>
    default:
      TSL_Params.NbCalibSamples =  8;
 8005cbc:	4b0e      	ldr	r3, [pc, #56]	; (8005cf8 <TSL_tkey_SetStateCalibration+0x8c>)
 8005cbe:	2208      	movs	r2, #8
 8005cc0:	809a      	strh	r2, [r3, #4]
      CalibDiv = 3;
 8005cc2:	4b0e      	ldr	r3, [pc, #56]	; (8005cfc <TSL_tkey_SetStateCalibration+0x90>)
 8005cc4:	2203      	movs	r2, #3
 8005cc6:	801a      	strh	r2, [r3, #0]
      break;
 8005cc8:	46c0      	nop			; (mov r8, r8)
  }

  // If a noise filter is used, the counter must be initialized to a value
  // different from 0 in order to stabilize the filter.
  THIS_COUNTER_DEB = (TSL_tCounter_T)(delay + (TSL_tCounter_T)TSL_Params.NbCalibSamples);
 8005cca:	4b0a      	ldr	r3, [pc, #40]	; (8005cf4 <TSL_tkey_SetStateCalibration+0x88>)
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a09      	ldr	r2, [pc, #36]	; (8005cf8 <TSL_tkey_SetStateCalibration+0x8c>)
 8005cd2:	8892      	ldrh	r2, [r2, #4]
 8005cd4:	b2d1      	uxtb	r1, r2
 8005cd6:	1dfa      	adds	r2, r7, #7
 8005cd8:	7812      	ldrb	r2, [r2, #0]
 8005cda:	188a      	adds	r2, r1, r2
 8005cdc:	b2d2      	uxtb	r2, r2
 8005cde:	705a      	strb	r2, [r3, #1]
  THIS_REF = 0;
 8005ce0:	4b04      	ldr	r3, [pc, #16]	; (8005cf4 <TSL_tkey_SetStateCalibration+0x88>)
 8005ce2:	695b      	ldr	r3, [r3, #20]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	809a      	strh	r2, [r3, #4]
}
 8005cea:	46c0      	nop			; (mov r8, r8)
 8005cec:	46bd      	mov	sp, r7
 8005cee:	b002      	add	sp, #8
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	46c0      	nop			; (mov r8, r8)
 8005cf4:	2000048c 	.word	0x2000048c
 8005cf8:	20000018 	.word	0x20000018
 8005cfc:	20000046 	.word	0x20000046

08005d00 <TSL_tkey_GetStateMask>:
  * @brief  Return the current state mask
  * @param  None
  * @retval State mask
  */
TSL_StateMask_enum_T TSL_tkey_GetStateMask(void)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b082      	sub	sp, #8
 8005d04:	af00      	add	r7, sp, #0
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;
 8005d06:	1dfb      	adds	r3, r7, #7
 8005d08:	2200      	movs	r2, #0
 8005d0a:	701a      	strb	r2, [r3, #0]
    state_mask = TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateMask;
  }
#endif

#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
  if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 8005d0c:	4b0a      	ldr	r3, [pc, #40]	; (8005d38 <TSL_tkey_GetStateMask+0x38>)
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	781b      	ldrb	r3, [r3, #0]
 8005d12:	2b11      	cmp	r3, #17
 8005d14:	d10a      	bne.n	8005d2c <TSL_tkey_GetStateMask+0x2c>
  {
    state_mask = TSL_Params.p_TKeySM[THIS_STATEID].StateMask;
 8005d16:	4b09      	ldr	r3, [pc, #36]	; (8005d3c <TSL_tkey_GetStateMask+0x3c>)
 8005d18:	689a      	ldr	r2, [r3, #8]
 8005d1a:	4b07      	ldr	r3, [pc, #28]	; (8005d38 <TSL_tkey_GetStateMask+0x38>)
 8005d1c:	695b      	ldr	r3, [r3, #20]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	18d2      	adds	r2, r2, r3
 8005d26:	1dfb      	adds	r3, r7, #7
 8005d28:	7812      	ldrb	r2, [r2, #0]
 8005d2a:	701a      	strb	r2, [r3, #0]
  }
#endif

  return state_mask;
 8005d2c:	1dfb      	adds	r3, r7, #7
 8005d2e:	781b      	ldrb	r3, [r3, #0]
}
 8005d30:	0018      	movs	r0, r3
 8005d32:	46bd      	mov	sp, r7
 8005d34:	b002      	add	sp, #8
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	2000048c 	.word	0x2000048c
 8005d3c:	20000018 	.word	0x20000018

08005d40 <TSL_tkey_DebReleaseProxStateProcess>:
  * @brief  Debounce Release processing (previous state = Proximity)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseProxStateProcess(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8005d44:	4b1e      	ldr	r3, [pc, #120]	; (8005dc0 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8005d46:	695b      	ldr	r3, [r3, #20]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	781b      	ldrb	r3, [r3, #0]
 8005d4c:	075b      	lsls	r3, r3, #29
 8005d4e:	0f9b      	lsrs	r3, r3, #30
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	001a      	movs	r2, r3
 8005d54:	2302      	movs	r3, #2
 8005d56:	4013      	ands	r3, r2
 8005d58:	d005      	beq.n	8005d66 <TSL_tkey_DebReleaseProxStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_PROX; // Go back to the previous state
 8005d5a:	4b19      	ldr	r3, [pc, #100]	; (8005dc0 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8005d5c:	695b      	ldr	r3, [r3, #20]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2206      	movs	r2, #6
 8005d62:	701a      	strb	r2, [r3, #0]
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
      // else stay in Debounce Release
    }
  }
}
 8005d64:	e029      	b.n	8005dba <TSL_tkey_DebReleaseProxStateProcess+0x7a>
    if (THIS_DELTA > THIS_PROXOUT_TH)
 8005d66:	4b16      	ldr	r3, [pc, #88]	; (8005dc0 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	2208      	movs	r2, #8
 8005d6e:	5e9b      	ldrsh	r3, [r3, r2]
 8005d70:	001a      	movs	r2, r3
 8005d72:	4b13      	ldr	r3, [pc, #76]	; (8005dc0 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8005d74:	695b      	ldr	r3, [r3, #20]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	785b      	ldrb	r3, [r3, #1]
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	dd05      	ble.n	8005d8a <TSL_tkey_DebReleaseProxStateProcess+0x4a>
      THIS_STATEID = TSL_STATEID_PROX; // Go back to the previous state
 8005d7e:	4b10      	ldr	r3, [pc, #64]	; (8005dc0 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2206      	movs	r2, #6
 8005d86:	701a      	strb	r2, [r3, #0]
}
 8005d88:	e017      	b.n	8005dba <TSL_tkey_DebReleaseProxStateProcess+0x7a>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8005d8a:	4b0d      	ldr	r3, [pc, #52]	; (8005dc0 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	785b      	ldrb	r3, [r3, #1]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d006      	beq.n	8005da4 <TSL_tkey_DebReleaseProxStateProcess+0x64>
 8005d96:	4b0a      	ldr	r3, [pc, #40]	; (8005dc0 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	785a      	ldrb	r2, [r3, #1]
 8005d9e:	3a01      	subs	r2, #1
 8005da0:	b2d2      	uxtb	r2, r2
 8005da2:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8005da4:	4b06      	ldr	r3, [pc, #24]	; (8005dc0 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8005da6:	695b      	ldr	r3, [r3, #20]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	785b      	ldrb	r3, [r3, #1]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d104      	bne.n	8005dba <TSL_tkey_DebReleaseProxStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8005db0:	4b03      	ldr	r3, [pc, #12]	; (8005dc0 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2202      	movs	r2, #2
 8005db8:	701a      	strb	r2, [r3, #0]
}
 8005dba:	46c0      	nop			; (mov r8, r8)
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	2000048c 	.word	0x2000048c

08005dc4 <TSL_tkey_DebReleaseDetectStateProcess>:
  * @brief  Debounce Release processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseDetectStateProcess(void)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8005dc8:	4b27      	ldr	r3, [pc, #156]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005dca:	695b      	ldr	r3, [r3, #20]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	075b      	lsls	r3, r3, #29
 8005dd2:	0f9b      	lsrs	r3, r3, #30
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	001a      	movs	r2, r3
 8005dd8:	2302      	movs	r3, #2
 8005dda:	4013      	ands	r3, r2
 8005ddc:	d005      	beq.n	8005dea <TSL_tkey_DebReleaseDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_DETECT; // Go back to the previous state
 8005dde:	4b22      	ldr	r3, [pc, #136]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	220a      	movs	r2, #10
 8005de6:	701a      	strb	r2, [r3, #0]
 8005de8:	e03b      	b.n	8005e62 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8005dea:	4b1f      	ldr	r3, [pc, #124]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	2208      	movs	r2, #8
 8005df2:	5e9b      	ldrsh	r3, [r3, r2]
 8005df4:	001a      	movs	r2, r3
 8005df6:	4b1c      	ldr	r3, [pc, #112]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005df8:	695b      	ldr	r3, [r3, #20]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	78db      	ldrb	r3, [r3, #3]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	dd05      	ble.n	8005e0e <TSL_tkey_DebReleaseDetectStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_DETECT;
 8005e02:	4b19      	ldr	r3, [pc, #100]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	220a      	movs	r2, #10
 8005e0a:	701a      	strb	r2, [r3, #0]
 8005e0c:	e029      	b.n	8005e62 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
    }
    else
    {
#if TSLPRM_USE_PROX > 0
      if (THIS_DELTA > THIS_PROXOUT_TH)
 8005e0e:	4b16      	ldr	r3, [pc, #88]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	2208      	movs	r2, #8
 8005e16:	5e9b      	ldrsh	r3, [r3, r2]
 8005e18:	001a      	movs	r2, r3
 8005e1a:	4b13      	ldr	r3, [pc, #76]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	785b      	ldrb	r3, [r3, #1]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	dd05      	ble.n	8005e32 <TSL_tkey_DebReleaseDetectStateProcess+0x6e>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8005e26:	4b10      	ldr	r3, [pc, #64]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2206      	movs	r2, #6
 8005e2e:	701a      	strb	r2, [r3, #0]
        return;
 8005e30:	e017      	b.n	8005e62 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8005e32:	4b0d      	ldr	r3, [pc, #52]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005e34:	695b      	ldr	r3, [r3, #20]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	785b      	ldrb	r3, [r3, #1]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d006      	beq.n	8005e4c <TSL_tkey_DebReleaseDetectStateProcess+0x88>
 8005e3e:	4b0a      	ldr	r3, [pc, #40]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	785a      	ldrb	r2, [r3, #1]
 8005e46:	3a01      	subs	r2, #1
 8005e48:	b2d2      	uxtb	r2, r2
 8005e4a:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8005e4c:	4b06      	ldr	r3, [pc, #24]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005e4e:	695b      	ldr	r3, [r3, #20]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	785b      	ldrb	r3, [r3, #1]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d104      	bne.n	8005e62 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 8005e58:	4b03      	ldr	r3, [pc, #12]	; (8005e68 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8005e5a:	695b      	ldr	r3, [r3, #20]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2202      	movs	r2, #2
 8005e60:	701a      	strb	r2, [r3, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	46c0      	nop			; (mov r8, r8)
 8005e68:	2000048c 	.word	0x2000048c

08005e6c <TSL_tkey_DebReleaseTouchStateProcess>:
  * Same as Debounce Release Detect processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseTouchStateProcess(void)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8005e70:	4b27      	ldr	r3, [pc, #156]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	075b      	lsls	r3, r3, #29
 8005e7a:	0f9b      	lsrs	r3, r3, #30
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	001a      	movs	r2, r3
 8005e80:	2302      	movs	r3, #2
 8005e82:	4013      	ands	r3, r2
 8005e84:	d005      	beq.n	8005e92 <TSL_tkey_DebReleaseTouchStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_TOUCH; // Go back to the previous state
 8005e86:	4b22      	ldr	r3, [pc, #136]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	220c      	movs	r2, #12
 8005e8e:	701a      	strb	r2, [r3, #0]
 8005e90:	e03b      	b.n	8005f0a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8005e92:	4b1f      	ldr	r3, [pc, #124]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005e94:	695b      	ldr	r3, [r3, #20]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	2208      	movs	r2, #8
 8005e9a:	5e9b      	ldrsh	r3, [r3, r2]
 8005e9c:	001a      	movs	r2, r3
 8005e9e:	4b1c      	ldr	r3, [pc, #112]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	78db      	ldrb	r3, [r3, #3]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	dd05      	ble.n	8005eb6 <TSL_tkey_DebReleaseTouchStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_TOUCH;
 8005eaa:	4b19      	ldr	r3, [pc, #100]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	220c      	movs	r2, #12
 8005eb2:	701a      	strb	r2, [r3, #0]
 8005eb4:	e029      	b.n	8005f0a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
    }
    else
    {
#if TSLPRM_USE_PROX > 0
      if (THIS_DELTA > THIS_PROXOUT_TH)
 8005eb6:	4b16      	ldr	r3, [pc, #88]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	2208      	movs	r2, #8
 8005ebe:	5e9b      	ldrsh	r3, [r3, r2]
 8005ec0:	001a      	movs	r2, r3
 8005ec2:	4b13      	ldr	r3, [pc, #76]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005ec4:	695b      	ldr	r3, [r3, #20]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	785b      	ldrb	r3, [r3, #1]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	dd05      	ble.n	8005eda <TSL_tkey_DebReleaseTouchStateProcess+0x6e>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8005ece:	4b10      	ldr	r3, [pc, #64]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2206      	movs	r2, #6
 8005ed6:	701a      	strb	r2, [r3, #0]
        return;
 8005ed8:	e017      	b.n	8005f0a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8005eda:	4b0d      	ldr	r3, [pc, #52]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005edc:	695b      	ldr	r3, [r3, #20]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	785b      	ldrb	r3, [r3, #1]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d006      	beq.n	8005ef4 <TSL_tkey_DebReleaseTouchStateProcess+0x88>
 8005ee6:	4b0a      	ldr	r3, [pc, #40]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	785a      	ldrb	r2, [r3, #1]
 8005eee:	3a01      	subs	r2, #1
 8005ef0:	b2d2      	uxtb	r2, r2
 8005ef2:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8005ef4:	4b06      	ldr	r3, [pc, #24]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005ef6:	695b      	ldr	r3, [r3, #20]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	785b      	ldrb	r3, [r3, #1]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d104      	bne.n	8005f0a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 8005f00:	4b03      	ldr	r3, [pc, #12]	; (8005f10 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	2202      	movs	r2, #2
 8005f08:	701a      	strb	r2, [r3, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	46c0      	nop			; (mov r8, r8)
 8005f10:	2000048c 	.word	0x2000048c

08005f14 <TSL_tkey_ReleaseStateProcess>:
  * @brief  Release state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_ReleaseStateProcess(void)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8005f18:	4b4d      	ldr	r3, [pc, #308]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	075b      	lsls	r3, r3, #29
 8005f22:	0f9b      	lsrs	r3, r3, #30
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	001a      	movs	r2, r3
 8005f28:	2302      	movs	r3, #2
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	d019      	beq.n	8005f62 <TSL_tkey_ReleaseStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8005f2e:	4b48      	ldr	r3, [pc, #288]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	4b46      	ldr	r3, [pc, #280]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	7a5b      	ldrb	r3, [r3, #9]
 8005f3c:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8005f3e:	4b44      	ldr	r3, [pc, #272]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	785b      	ldrb	r3, [r3, #1]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d105      	bne.n	8005f56 <TSL_tkey_ReleaseStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8005f4a:	4b41      	ldr	r3, [pc, #260]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	220d      	movs	r2, #13
 8005f52:	701a      	strb	r2, [r3, #0]
 8005f54:	e079      	b.n	800604a <TSL_tkey_ReleaseStateProcess+0x136>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_RELEASE;
 8005f56:	4b3e      	ldr	r3, [pc, #248]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	220f      	movs	r2, #15
 8005f5e:	701a      	strb	r2, [r3, #0]
 8005f60:	e073      	b.n	800604a <TSL_tkey_ReleaseStateProcess+0x136>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8005f62:	4b3b      	ldr	r3, [pc, #236]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f64:	695b      	ldr	r3, [r3, #20]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	2208      	movs	r2, #8
 8005f6a:	5e9b      	ldrsh	r3, [r3, r2]
 8005f6c:	001a      	movs	r2, r3
 8005f6e:	4b38      	ldr	r3, [pc, #224]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	789b      	ldrb	r3, [r3, #2]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	db1b      	blt.n	8005fb2 <TSL_tkey_ReleaseStateProcess+0x9e>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8005f7a:	4b35      	ldr	r3, [pc, #212]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	4b33      	ldr	r3, [pc, #204]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f82:	695b      	ldr	r3, [r3, #20]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	79db      	ldrb	r3, [r3, #7]
 8005f88:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8005f8a:	4b31      	ldr	r3, [pc, #196]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	785b      	ldrb	r3, [r3, #1]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d107      	bne.n	8005fa6 <TSL_tkey_ReleaseStateProcess+0x92>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 8005f96:	4b2e      	ldr	r3, [pc, #184]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005f98:	695b      	ldr	r3, [r3, #20]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	220a      	movs	r2, #10
 8005f9e:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 8005fa0:	f000 fd2c 	bl	80069fc <TSL_tkey_DTOGetTime>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8005fa4:	e051      	b.n	800604a <TSL_tkey_ReleaseStateProcess+0x136>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8005fa6:	4b2a      	ldr	r3, [pc, #168]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005fa8:	695b      	ldr	r3, [r3, #20]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	220b      	movs	r2, #11
 8005fae:	701a      	strb	r2, [r3, #0]
      return;
 8005fb0:	e04b      	b.n	800604a <TSL_tkey_ReleaseStateProcess+0x136>
    }

#if TSLPRM_USE_PROX > 0
    if (THIS_DELTA >= THIS_PROXIN_TH)
 8005fb2:	4b27      	ldr	r3, [pc, #156]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	2208      	movs	r2, #8
 8005fba:	5e9b      	ldrsh	r3, [r3, r2]
 8005fbc:	001a      	movs	r2, r3
 8005fbe:	4b24      	ldr	r3, [pc, #144]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005fc0:	695b      	ldr	r3, [r3, #20]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	db1b      	blt.n	8006002 <TSL_tkey_ReleaseStateProcess+0xee>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8005fca:	4b21      	ldr	r3, [pc, #132]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	4b1f      	ldr	r3, [pc, #124]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005fd2:	695b      	ldr	r3, [r3, #20]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	799b      	ldrb	r3, [r3, #6]
 8005fd8:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8005fda:	4b1d      	ldr	r3, [pc, #116]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	785b      	ldrb	r3, [r3, #1]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d107      	bne.n	8005ff6 <TSL_tkey_ReleaseStateProcess+0xe2>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8005fe6:	4b1a      	ldr	r3, [pc, #104]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	2206      	movs	r2, #6
 8005fee:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 8005ff0:	f000 fd04 	bl	80069fc <TSL_tkey_DTOGetTime>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX;
      }
      return;
 8005ff4:	e029      	b.n	800604a <TSL_tkey_ReleaseStateProcess+0x136>
        THIS_STATEID = TSL_STATEID_DEB_PROX;
 8005ff6:	4b16      	ldr	r3, [pc, #88]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2207      	movs	r2, #7
 8005ffe:	701a      	strb	r2, [r3, #0]
      return;
 8006000:	e023      	b.n	800604a <TSL_tkey_ReleaseStateProcess+0x136>
    }
#endif

    // Check delta for re-calibration
    // Warning: the threshold value is inverted in the macro
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8006002:	4b13      	ldr	r3, [pc, #76]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	2208      	movs	r2, #8
 800600a:	5e9b      	ldrsh	r3, [r3, r2]
 800600c:	001a      	movs	r2, r3
 800600e:	4b10      	ldr	r3, [pc, #64]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8006010:	695b      	ldr	r3, [r3, #20]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	791b      	ldrb	r3, [r3, #4]
 8006016:	425b      	negs	r3, r3
 8006018:	429a      	cmp	r2, r3
 800601a:	dc16      	bgt.n	800604a <TSL_tkey_ReleaseStateProcess+0x136>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 800601c:	4b0c      	ldr	r3, [pc, #48]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	4b0b      	ldr	r3, [pc, #44]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	795b      	ldrb	r3, [r3, #5]
 800602a:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 800602c:	4b08      	ldr	r3, [pc, #32]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 800602e:	695b      	ldr	r3, [r3, #20]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	785b      	ldrb	r3, [r3, #1]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d103      	bne.n	8006040 <TSL_tkey_ReleaseStateProcess+0x12c>
      {
        TSL_tkey_SetStateCalibration(0);
 8006038:	2000      	movs	r0, #0
 800603a:	f7ff fe17 	bl	8005c6c <TSL_tkey_SetStateCalibration>
 800603e:	e004      	b.n	800604a <TSL_tkey_ReleaseStateProcess+0x136>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 8006040:	4b03      	ldr	r3, [pc, #12]	; (8006050 <TSL_tkey_ReleaseStateProcess+0x13c>)
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2201      	movs	r2, #1
 8006048:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	46c0      	nop			; (mov r8, r8)
 8006050:	2000048c 	.word	0x2000048c

08006054 <TSL_tkey_DebCalibrationStateProcess>:
  * @brief  Debounce Calibration processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebCalibrationStateProcess(void)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8006058:	4b1e      	ldr	r3, [pc, #120]	; (80060d4 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 800605a:	695b      	ldr	r3, [r3, #20]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	075b      	lsls	r3, r3, #29
 8006062:	0f9b      	lsrs	r3, r3, #30
 8006064:	b2db      	uxtb	r3, r3
 8006066:	001a      	movs	r2, r3
 8006068:	2302      	movs	r3, #2
 800606a:	4013      	ands	r3, r2
 800606c:	d005      	beq.n	800607a <TSL_tkey_DebCalibrationStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE; // Go back to the previous state
 800606e:	4b19      	ldr	r3, [pc, #100]	; (80060d4 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2202      	movs	r2, #2
 8006076:	701a      	strb	r2, [r3, #0]
    else // Go back to previous state
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
  }
}
 8006078:	e028      	b.n	80060cc <TSL_tkey_DebCalibrationStateProcess+0x78>
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 800607a:	4b16      	ldr	r3, [pc, #88]	; (80060d4 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 800607c:	695b      	ldr	r3, [r3, #20]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	2208      	movs	r2, #8
 8006082:	5e9b      	ldrsh	r3, [r3, r2]
 8006084:	001a      	movs	r2, r3
 8006086:	4b13      	ldr	r3, [pc, #76]	; (80060d4 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	791b      	ldrb	r3, [r3, #4]
 800608e:	425b      	negs	r3, r3
 8006090:	429a      	cmp	r2, r3
 8006092:	dc16      	bgt.n	80060c2 <TSL_tkey_DebCalibrationStateProcess+0x6e>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8006094:	4b0f      	ldr	r3, [pc, #60]	; (80060d4 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	785b      	ldrb	r3, [r3, #1]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d006      	beq.n	80060ae <TSL_tkey_DebCalibrationStateProcess+0x5a>
 80060a0:	4b0c      	ldr	r3, [pc, #48]	; (80060d4 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	785a      	ldrb	r2, [r3, #1]
 80060a8:	3a01      	subs	r2, #1
 80060aa:	b2d2      	uxtb	r2, r2
 80060ac:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80060ae:	4b09      	ldr	r3, [pc, #36]	; (80060d4 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	785b      	ldrb	r3, [r3, #1]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d108      	bne.n	80060cc <TSL_tkey_DebCalibrationStateProcess+0x78>
        TSL_tkey_SetStateCalibration(0);
 80060ba:	2000      	movs	r0, #0
 80060bc:	f7ff fdd6 	bl	8005c6c <TSL_tkey_SetStateCalibration>
}
 80060c0:	e004      	b.n	80060cc <TSL_tkey_DebCalibrationStateProcess+0x78>
      THIS_STATEID = TSL_STATEID_RELEASE;
 80060c2:	4b04      	ldr	r3, [pc, #16]	; (80060d4 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2202      	movs	r2, #2
 80060ca:	701a      	strb	r2, [r3, #0]
}
 80060cc:	46c0      	nop			; (mov r8, r8)
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	46c0      	nop			; (mov r8, r8)
 80060d4:	2000048c 	.word	0x2000048c

080060d8 <TSL_tkey_CalibrationStateProcess>:
  * @brief  Calibration state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_CalibrationStateProcess(void)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
    THIS_COUNTER_DEB--;
    return; // Skip the sample
  }
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80060de:	4b4f      	ldr	r3, [pc, #316]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	075b      	lsls	r3, r3, #29
 80060e8:	0f9b      	lsrs	r3, r3, #30
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	001a      	movs	r2, r3
 80060ee:	2302      	movs	r3, #2
 80060f0:	4013      	ands	r3, r2
 80060f2:	d019      	beq.n	8006128 <TSL_tkey_CalibrationStateProcess+0x50>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 80060f4:	4b49      	ldr	r3, [pc, #292]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	4b48      	ldr	r3, [pc, #288]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	7a5b      	ldrb	r3, [r3, #9]
 8006102:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8006104:	4b45      	ldr	r3, [pc, #276]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 8006106:	695b      	ldr	r3, [r3, #20]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	785b      	ldrb	r3, [r3, #1]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d105      	bne.n	800611c <TSL_tkey_CalibrationStateProcess+0x44>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8006110:	4b42      	ldr	r3, [pc, #264]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 8006112:	695b      	ldr	r3, [r3, #20]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	220d      	movs	r2, #13
 8006118:	701a      	strb	r2, [r3, #0]
 800611a:	e07b      	b.n	8006214 <TSL_tkey_CalibrationStateProcess+0x13c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_CALIB;
 800611c:	4b3f      	ldr	r3, [pc, #252]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 800611e:	695b      	ldr	r3, [r3, #20]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	220e      	movs	r2, #14
 8006124:	701a      	strb	r2, [r3, #0]
 8006126:	e075      	b.n	8006214 <TSL_tkey_CalibrationStateProcess+0x13c>
  else // Acquisition is OK or has NOISE
  {

    // Get the new measure or Calculate it
#if TSLPRM_USE_MEAS > 0
    new_meas = THIS_MEAS;
 8006128:	4b3c      	ldr	r3, [pc, #240]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 800612a:	695b      	ldr	r3, [r3, #20]
 800612c:	689a      	ldr	r2, [r3, #8]
 800612e:	1dbb      	adds	r3, r7, #6
 8006130:	8952      	ldrh	r2, [r2, #10]
 8006132:	801a      	strh	r2, [r3, #0]
#else // Calculate it
    new_meas = TSL_acq_ComputeMeas(THIS_REF, THIS_DELTA);
#endif

    // Verify the first Reference value
    if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 8006134:	4b39      	ldr	r3, [pc, #228]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 8006136:	695b      	ldr	r3, [r3, #20]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	785a      	ldrb	r2, [r3, #1]
 800613c:	4b38      	ldr	r3, [pc, #224]	; (8006220 <TSL_tkey_CalibrationStateProcess+0x148>)
 800613e:	889b      	ldrh	r3, [r3, #4]
 8006140:	b2db      	uxtb	r3, r3
 8006142:	429a      	cmp	r2, r3
 8006144:	d117      	bne.n	8006176 <TSL_tkey_CalibrationStateProcess+0x9e>
    {
      if (TSL_acq_TestFirstReferenceIsValid(THIS_CHANNEL_DATA, new_meas))
 8006146:	4b35      	ldr	r3, [pc, #212]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	689a      	ldr	r2, [r3, #8]
 800614c:	1dbb      	adds	r3, r7, #6
 800614e:	881b      	ldrh	r3, [r3, #0]
 8006150:	0019      	movs	r1, r3
 8006152:	0010      	movs	r0, r2
 8006154:	f7ff f91b 	bl	800538e <TSL_acq_TestFirstReferenceIsValid>
 8006158:	1e03      	subs	r3, r0, #0
 800615a:	d006      	beq.n	800616a <TSL_tkey_CalibrationStateProcess+0x92>
      {
        THIS_REF = new_meas;
 800615c:	4b2f      	ldr	r3, [pc, #188]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	1dba      	adds	r2, r7, #6
 8006164:	8812      	ldrh	r2, [r2, #0]
 8006166:	809a      	strh	r2, [r3, #4]
 8006168:	e024      	b.n	80061b4 <TSL_tkey_CalibrationStateProcess+0xdc>
      }
      else
      {
        THIS_REF = 0;
 800616a:	4b2c      	ldr	r3, [pc, #176]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 800616c:	695b      	ldr	r3, [r3, #20]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	2200      	movs	r2, #0
 8006172:	809a      	strh	r2, [r3, #4]
        return;
 8006174:	e04e      	b.n	8006214 <TSL_tkey_CalibrationStateProcess+0x13c>
      }
    }
    else
    {
      // Add the measure in temporary Reference
      THIS_REF += new_meas;
 8006176:	4b29      	ldr	r3, [pc, #164]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	689a      	ldr	r2, [r3, #8]
 800617c:	4b27      	ldr	r3, [pc, #156]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	8899      	ldrh	r1, [r3, #4]
 8006184:	1dbb      	adds	r3, r7, #6
 8006186:	881b      	ldrh	r3, [r3, #0]
 8006188:	18cb      	adds	r3, r1, r3
 800618a:	b29b      	uxth	r3, r3
 800618c:	8093      	strh	r3, [r2, #4]

      // Check reference overflow
      if (THIS_REF < new_meas)
 800618e:	4b23      	ldr	r3, [pc, #140]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	889b      	ldrh	r3, [r3, #4]
 8006196:	1dba      	adds	r2, r7, #6
 8006198:	8812      	ldrh	r2, [r2, #0]
 800619a:	429a      	cmp	r2, r3
 800619c:	d90a      	bls.n	80061b4 <TSL_tkey_CalibrationStateProcess+0xdc>
      {
        THIS_REF = 0; // Suppress the bad reference
 800619e:	4b1f      	ldr	r3, [pc, #124]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80061a0:	695b      	ldr	r3, [r3, #20]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	2200      	movs	r2, #0
 80061a6:	809a      	strh	r2, [r3, #4]
        THIS_STATEID = TSL_STATEID_ERROR;
 80061a8:	4b1c      	ldr	r3, [pc, #112]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	220d      	movs	r2, #13
 80061b0:	701a      	strb	r2, [r3, #0]
        return;
 80061b2:	e02f      	b.n	8006214 <TSL_tkey_CalibrationStateProcess+0x13c>
      }
    }

    // Check that we have all the needed measurements
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80061b4:	4b19      	ldr	r3, [pc, #100]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80061b6:	695b      	ldr	r3, [r3, #20]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	785b      	ldrb	r3, [r3, #1]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d006      	beq.n	80061ce <TSL_tkey_CalibrationStateProcess+0xf6>
 80061c0:	4b16      	ldr	r3, [pc, #88]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80061c2:	695b      	ldr	r3, [r3, #20]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	785a      	ldrb	r2, [r3, #1]
 80061c8:	3a01      	subs	r2, #1
 80061ca:	b2d2      	uxtb	r2, r2
 80061cc:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 80061ce:	4b13      	ldr	r3, [pc, #76]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80061d0:	695b      	ldr	r3, [r3, #20]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	785b      	ldrb	r3, [r3, #1]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d11c      	bne.n	8006214 <TSL_tkey_CalibrationStateProcess+0x13c>
    {
      // Divide temporary Reference by the number of samples
      THIS_REF >>= CalibDiv;
 80061da:	4b10      	ldr	r3, [pc, #64]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	689a      	ldr	r2, [r3, #8]
 80061e0:	4b0e      	ldr	r3, [pc, #56]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	889b      	ldrh	r3, [r3, #4]
 80061e8:	0019      	movs	r1, r3
 80061ea:	4b0e      	ldr	r3, [pc, #56]	; (8006224 <TSL_tkey_CalibrationStateProcess+0x14c>)
 80061ec:	881b      	ldrh	r3, [r3, #0]
 80061ee:	4119      	asrs	r1, r3
 80061f0:	000b      	movs	r3, r1
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	8093      	strh	r3, [r2, #4]
      THIS_REFREST = 0;
 80061f6:	4b09      	ldr	r3, [pc, #36]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	2200      	movs	r2, #0
 80061fe:	719a      	strb	r2, [r3, #6]
      THIS_DELTA = 0;
 8006200:	4b06      	ldr	r3, [pc, #24]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 8006202:	695b      	ldr	r3, [r3, #20]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	2200      	movs	r2, #0
 8006208:	811a      	strh	r2, [r3, #8]
      THIS_STATEID = TSL_STATEID_RELEASE;
 800620a:	4b04      	ldr	r3, [pc, #16]	; (800621c <TSL_tkey_CalibrationStateProcess+0x144>)
 800620c:	695b      	ldr	r3, [r3, #20]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2202      	movs	r2, #2
 8006212:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8006214:	46bd      	mov	sp, r7
 8006216:	b002      	add	sp, #8
 8006218:	bd80      	pop	{r7, pc}
 800621a:	46c0      	nop			; (mov r8, r8)
 800621c:	2000048c 	.word	0x2000048c
 8006220:	20000018 	.word	0x20000018
 8006224:	20000046 	.word	0x20000046

08006228 <TSL_tkey_DebProxStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebProxStateProcess(void)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 800622c:	4b33      	ldr	r3, [pc, #204]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 800622e:	695b      	ldr	r3, [r3, #20]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	075b      	lsls	r3, r3, #29
 8006236:	0f9b      	lsrs	r3, r3, #30
 8006238:	b2db      	uxtb	r3, r3
 800623a:	001a      	movs	r2, r3
 800623c:	2302      	movs	r3, #2
 800623e:	4013      	ands	r3, r2
 8006240:	d005      	beq.n	800624e <TSL_tkey_DebProxStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 8006242:	4b2e      	ldr	r3, [pc, #184]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 8006244:	695b      	ldr	r3, [r3, #20]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2202      	movs	r2, #2
 800624a:	701a      	strb	r2, [r3, #0]
 800624c:	e053      	b.n	80062f6 <TSL_tkey_DebProxStateProcess+0xce>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 800624e:	4b2b      	ldr	r3, [pc, #172]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	2208      	movs	r2, #8
 8006256:	5e9b      	ldrsh	r3, [r3, r2]
 8006258:	001a      	movs	r2, r3
 800625a:	4b28      	ldr	r3, [pc, #160]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 800625c:	695b      	ldr	r3, [r3, #20]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	789b      	ldrb	r3, [r3, #2]
 8006262:	429a      	cmp	r2, r3
 8006264:	db1b      	blt.n	800629e <TSL_tkey_DebProxStateProcess+0x76>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8006266:	4b25      	ldr	r3, [pc, #148]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	4b23      	ldr	r3, [pc, #140]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	79db      	ldrb	r3, [r3, #7]
 8006274:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8006276:	4b21      	ldr	r3, [pc, #132]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 8006278:	695b      	ldr	r3, [r3, #20]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	785b      	ldrb	r3, [r3, #1]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d107      	bne.n	8006292 <TSL_tkey_DebProxStateProcess+0x6a>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 8006282:	4b1e      	ldr	r3, [pc, #120]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 8006284:	695b      	ldr	r3, [r3, #20]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	220a      	movs	r2, #10
 800628a:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 800628c:	f000 fbb6 	bl	80069fc <TSL_tkey_DTOGetTime>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8006290:	e031      	b.n	80062f6 <TSL_tkey_DebProxStateProcess+0xce>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8006292:	4b1a      	ldr	r3, [pc, #104]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	220b      	movs	r2, #11
 800629a:	701a      	strb	r2, [r3, #0]
      return;
 800629c:	e02b      	b.n	80062f6 <TSL_tkey_DebProxStateProcess+0xce>
    }

    if (THIS_DELTA >= THIS_PROXIN_TH)
 800629e:	4b17      	ldr	r3, [pc, #92]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 80062a0:	695b      	ldr	r3, [r3, #20]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	2208      	movs	r2, #8
 80062a6:	5e9b      	ldrsh	r3, [r3, r2]
 80062a8:	001a      	movs	r2, r3
 80062aa:	4b14      	ldr	r3, [pc, #80]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	781b      	ldrb	r3, [r3, #0]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	db1a      	blt.n	80062ec <TSL_tkey_DebProxStateProcess+0xc4>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80062b6:	4b11      	ldr	r3, [pc, #68]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	785b      	ldrb	r3, [r3, #1]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d006      	beq.n	80062d0 <TSL_tkey_DebProxStateProcess+0xa8>
 80062c2:	4b0e      	ldr	r3, [pc, #56]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	785a      	ldrb	r2, [r3, #1]
 80062ca:	3a01      	subs	r2, #1
 80062cc:	b2d2      	uxtb	r2, r2
 80062ce:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80062d0:	4b0a      	ldr	r3, [pc, #40]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 80062d2:	695b      	ldr	r3, [r3, #20]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	785b      	ldrb	r3, [r3, #1]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10c      	bne.n	80062f6 <TSL_tkey_DebProxStateProcess+0xce>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 80062dc:	4b07      	ldr	r3, [pc, #28]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 80062de:	695b      	ldr	r3, [r3, #20]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2206      	movs	r2, #6
 80062e4:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 80062e6:	f000 fb89 	bl	80069fc <TSL_tkey_DTOGetTime>
 80062ea:	e004      	b.n	80062f6 <TSL_tkey_DebProxStateProcess+0xce>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 80062ec:	4b03      	ldr	r3, [pc, #12]	; (80062fc <TSL_tkey_DebProxStateProcess+0xd4>)
 80062ee:	695b      	ldr	r3, [r3, #20]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	2202      	movs	r2, #2
 80062f4:	701a      	strb	r2, [r3, #0]
    }
  }
}
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	46c0      	nop			; (mov r8, r8)
 80062fc:	2000048c 	.word	0x2000048c

08006300 <TSL_tkey_DebProxDetectStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebProxDetectStateProcess(void)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8006304:	4b32      	ldr	r3, [pc, #200]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 8006306:	695b      	ldr	r3, [r3, #20]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	075b      	lsls	r3, r3, #29
 800630e:	0f9b      	lsrs	r3, r3, #30
 8006310:	b2db      	uxtb	r3, r3
 8006312:	001a      	movs	r2, r3
 8006314:	2302      	movs	r3, #2
 8006316:	4013      	ands	r3, r2
 8006318:	d005      	beq.n	8006326 <TSL_tkey_DebProxDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_DETECT;
 800631a:	4b2d      	ldr	r3, [pc, #180]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 800631c:	695b      	ldr	r3, [r3, #20]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	220a      	movs	r2, #10
 8006322:	701a      	strb	r2, [r3, #0]
 8006324:	e051      	b.n	80063ca <TSL_tkey_DebProxDetectStateProcess+0xca>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8006326:	4b2a      	ldr	r3, [pc, #168]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 8006328:	695b      	ldr	r3, [r3, #20]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	2208      	movs	r2, #8
 800632e:	5e9b      	ldrsh	r3, [r3, r2]
 8006330:	001a      	movs	r2, r3
 8006332:	4b27      	ldr	r3, [pc, #156]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 8006334:	695b      	ldr	r3, [r3, #20]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	78db      	ldrb	r3, [r3, #3]
 800633a:	429a      	cmp	r2, r3
 800633c:	dd05      	ble.n	800634a <TSL_tkey_DebProxDetectStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_DETECT;
 800633e:	4b24      	ldr	r3, [pc, #144]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 8006340:	695b      	ldr	r3, [r3, #20]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	220a      	movs	r2, #10
 8006346:	701a      	strb	r2, [r3, #0]
      return;
 8006348:	e03f      	b.n	80063ca <TSL_tkey_DebProxDetectStateProcess+0xca>
    }

    if (THIS_DELTA > THIS_PROXOUT_TH)
 800634a:	4b21      	ldr	r3, [pc, #132]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	2208      	movs	r2, #8
 8006352:	5e9b      	ldrsh	r3, [r3, r2]
 8006354:	001a      	movs	r2, r3
 8006356:	4b1e      	ldr	r3, [pc, #120]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 8006358:	695b      	ldr	r3, [r3, #20]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	785b      	ldrb	r3, [r3, #1]
 800635e:	429a      	cmp	r2, r3
 8006360:	dd1a      	ble.n	8006398 <TSL_tkey_DebProxDetectStateProcess+0x98>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8006362:	4b1b      	ldr	r3, [pc, #108]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	785b      	ldrb	r3, [r3, #1]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d006      	beq.n	800637c <TSL_tkey_DebProxDetectStateProcess+0x7c>
 800636e:	4b18      	ldr	r3, [pc, #96]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	785a      	ldrb	r2, [r3, #1]
 8006376:	3a01      	subs	r2, #1
 8006378:	b2d2      	uxtb	r2, r2
 800637a:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 800637c:	4b14      	ldr	r3, [pc, #80]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	785b      	ldrb	r3, [r3, #1]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d120      	bne.n	80063ca <TSL_tkey_DebProxDetectStateProcess+0xca>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8006388:	4b11      	ldr	r3, [pc, #68]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 800638a:	695b      	ldr	r3, [r3, #20]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	2206      	movs	r2, #6
 8006390:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 8006392:	f000 fb33 	bl	80069fc <TSL_tkey_DTOGetTime>
 8006396:	e018      	b.n	80063ca <TSL_tkey_DebProxDetectStateProcess+0xca>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8006398:	4b0d      	ldr	r3, [pc, #52]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 800639a:	695b      	ldr	r3, [r3, #20]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	4b0c      	ldr	r3, [pc, #48]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	7a1b      	ldrb	r3, [r3, #8]
 80063a6:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 80063a8:	4b09      	ldr	r3, [pc, #36]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	785b      	ldrb	r3, [r3, #1]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d105      	bne.n	80063c0 <TSL_tkey_DebProxDetectStateProcess+0xc0>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 80063b4:	4b06      	ldr	r3, [pc, #24]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 80063b6:	695b      	ldr	r3, [r3, #20]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2202      	movs	r2, #2
 80063bc:	701a      	strb	r2, [r3, #0]
 80063be:	e004      	b.n	80063ca <TSL_tkey_DebProxDetectStateProcess+0xca>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 80063c0:	4b03      	ldr	r3, [pc, #12]	; (80063d0 <TSL_tkey_DebProxDetectStateProcess+0xd0>)
 80063c2:	695b      	ldr	r3, [r3, #20]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	2204      	movs	r2, #4
 80063c8:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	46c0      	nop			; (mov r8, r8)
 80063d0:	2000048c 	.word	0x2000048c

080063d4 <TSL_tkey_DebProxTouchStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Touch)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebProxTouchStateProcess(void)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80063d8:	4b32      	ldr	r3, [pc, #200]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 80063da:	695b      	ldr	r3, [r3, #20]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	075b      	lsls	r3, r3, #29
 80063e2:	0f9b      	lsrs	r3, r3, #30
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	001a      	movs	r2, r3
 80063e8:	2302      	movs	r3, #2
 80063ea:	4013      	ands	r3, r2
 80063ec:	d005      	beq.n	80063fa <TSL_tkey_DebProxTouchStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_TOUCH;
 80063ee:	4b2d      	ldr	r3, [pc, #180]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 80063f0:	695b      	ldr	r3, [r3, #20]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	220c      	movs	r2, #12
 80063f6:	701a      	strb	r2, [r3, #0]
 80063f8:	e051      	b.n	800649e <TSL_tkey_DebProxTouchStateProcess+0xca>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 80063fa:	4b2a      	ldr	r3, [pc, #168]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	2208      	movs	r2, #8
 8006402:	5e9b      	ldrsh	r3, [r3, r2]
 8006404:	001a      	movs	r2, r3
 8006406:	4b27      	ldr	r3, [pc, #156]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 8006408:	695b      	ldr	r3, [r3, #20]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	78db      	ldrb	r3, [r3, #3]
 800640e:	429a      	cmp	r2, r3
 8006410:	dd05      	ble.n	800641e <TSL_tkey_DebProxTouchStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_TOUCH;
 8006412:	4b24      	ldr	r3, [pc, #144]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	220c      	movs	r2, #12
 800641a:	701a      	strb	r2, [r3, #0]
      return;
 800641c:	e03f      	b.n	800649e <TSL_tkey_DebProxTouchStateProcess+0xca>
    }

    if (THIS_DELTA > THIS_PROXOUT_TH)
 800641e:	4b21      	ldr	r3, [pc, #132]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 8006420:	695b      	ldr	r3, [r3, #20]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	2208      	movs	r2, #8
 8006426:	5e9b      	ldrsh	r3, [r3, r2]
 8006428:	001a      	movs	r2, r3
 800642a:	4b1e      	ldr	r3, [pc, #120]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 800642c:	695b      	ldr	r3, [r3, #20]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	785b      	ldrb	r3, [r3, #1]
 8006432:	429a      	cmp	r2, r3
 8006434:	dd1a      	ble.n	800646c <TSL_tkey_DebProxTouchStateProcess+0x98>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8006436:	4b1b      	ldr	r3, [pc, #108]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	785b      	ldrb	r3, [r3, #1]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d006      	beq.n	8006450 <TSL_tkey_DebProxTouchStateProcess+0x7c>
 8006442:	4b18      	ldr	r3, [pc, #96]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 8006444:	695b      	ldr	r3, [r3, #20]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	785a      	ldrb	r2, [r3, #1]
 800644a:	3a01      	subs	r2, #1
 800644c:	b2d2      	uxtb	r2, r2
 800644e:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8006450:	4b14      	ldr	r3, [pc, #80]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 8006452:	695b      	ldr	r3, [r3, #20]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	785b      	ldrb	r3, [r3, #1]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d120      	bne.n	800649e <TSL_tkey_DebProxTouchStateProcess+0xca>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 800645c:	4b11      	ldr	r3, [pc, #68]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2206      	movs	r2, #6
 8006464:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 8006466:	f000 fac9 	bl	80069fc <TSL_tkey_DTOGetTime>
 800646a:	e018      	b.n	800649e <TSL_tkey_DebProxTouchStateProcess+0xca>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 800646c:	4b0d      	ldr	r3, [pc, #52]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 800646e:	695b      	ldr	r3, [r3, #20]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	4b0c      	ldr	r3, [pc, #48]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	7a1b      	ldrb	r3, [r3, #8]
 800647a:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 800647c:	4b09      	ldr	r3, [pc, #36]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	785b      	ldrb	r3, [r3, #1]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d105      	bne.n	8006494 <TSL_tkey_DebProxTouchStateProcess+0xc0>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 8006488:	4b06      	ldr	r3, [pc, #24]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 800648a:	695b      	ldr	r3, [r3, #20]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2202      	movs	r2, #2
 8006490:	701a      	strb	r2, [r3, #0]
 8006492:	e004      	b.n	800649e <TSL_tkey_DebProxTouchStateProcess+0xca>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8006494:	4b03      	ldr	r3, [pc, #12]	; (80064a4 <TSL_tkey_DebProxTouchStateProcess+0xd0>)
 8006496:	695b      	ldr	r3, [r3, #20]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2205      	movs	r2, #5
 800649c:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	46c0      	nop			; (mov r8, r8)
 80064a4:	2000048c 	.word	0x2000048c

080064a8 <TSL_tkey_ProxStateProcess>:
  * @brief  Proximity state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_ProxStateProcess(void)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80064ae:	4b4a      	ldr	r3, [pc, #296]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	075b      	lsls	r3, r3, #29
 80064b8:	0f9b      	lsrs	r3, r3, #30
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	001a      	movs	r2, r3
 80064be:	2302      	movs	r3, #2
 80064c0:	4013      	ands	r3, r2
 80064c2:	d019      	beq.n	80064f8 <TSL_tkey_ProxStateProcess+0x50>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 80064c4:	4b44      	ldr	r3, [pc, #272]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 80064c6:	695b      	ldr	r3, [r3, #20]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	4b43      	ldr	r3, [pc, #268]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 80064cc:	695b      	ldr	r3, [r3, #20]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	7a5b      	ldrb	r3, [r3, #9]
 80064d2:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 80064d4:	4b40      	ldr	r3, [pc, #256]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 80064d6:	695b      	ldr	r3, [r3, #20]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	785b      	ldrb	r3, [r3, #1]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d105      	bne.n	80064ec <TSL_tkey_ProxStateProcess+0x44>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 80064e0:	4b3d      	ldr	r3, [pc, #244]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 80064e2:	695b      	ldr	r3, [r3, #20]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	220d      	movs	r2, #13
 80064e8:	701a      	strb	r2, [r3, #0]
 80064ea:	e071      	b.n	80065d0 <TSL_tkey_ProxStateProcess+0x128>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_PROX;
 80064ec:	4b3a      	ldr	r3, [pc, #232]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2210      	movs	r2, #16
 80064f4:	701a      	strb	r2, [r3, #0]
 80064f6:	e06b      	b.n	80065d0 <TSL_tkey_ProxStateProcess+0x128>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 80064f8:	4b37      	ldr	r3, [pc, #220]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 80064fa:	695b      	ldr	r3, [r3, #20]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	2208      	movs	r2, #8
 8006500:	5e9b      	ldrsh	r3, [r3, r2]
 8006502:	001a      	movs	r2, r3
 8006504:	4b34      	ldr	r3, [pc, #208]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	789b      	ldrb	r3, [r3, #2]
 800650c:	429a      	cmp	r2, r3
 800650e:	db1b      	blt.n	8006548 <TSL_tkey_ProxStateProcess+0xa0>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8006510:	4b31      	ldr	r3, [pc, #196]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 8006512:	695b      	ldr	r3, [r3, #20]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	4b30      	ldr	r3, [pc, #192]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	79db      	ldrb	r3, [r3, #7]
 800651e:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8006520:	4b2d      	ldr	r3, [pc, #180]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 8006522:	695b      	ldr	r3, [r3, #20]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	785b      	ldrb	r3, [r3, #1]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d107      	bne.n	800653c <TSL_tkey_ProxStateProcess+0x94>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 800652c:	4b2a      	ldr	r3, [pc, #168]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 800652e:	695b      	ldr	r3, [r3, #20]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	220a      	movs	r2, #10
 8006534:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 8006536:	f000 fa61 	bl	80069fc <TSL_tkey_DTOGetTime>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 800653a:	e049      	b.n	80065d0 <TSL_tkey_ProxStateProcess+0x128>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 800653c:	4b26      	ldr	r3, [pc, #152]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	220b      	movs	r2, #11
 8006544:	701a      	strb	r2, [r3, #0]
      return;
 8006546:	e043      	b.n	80065d0 <TSL_tkey_ProxStateProcess+0x128>
    }

    if (THIS_DELTA <= THIS_PROXOUT_TH)
 8006548:	4b23      	ldr	r3, [pc, #140]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 800654a:	695b      	ldr	r3, [r3, #20]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	2208      	movs	r2, #8
 8006550:	5e9b      	ldrsh	r3, [r3, r2]
 8006552:	001a      	movs	r2, r3
 8006554:	4b20      	ldr	r3, [pc, #128]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 8006556:	695b      	ldr	r3, [r3, #20]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	785b      	ldrb	r3, [r3, #1]
 800655c:	429a      	cmp	r2, r3
 800655e:	dc19      	bgt.n	8006594 <TSL_tkey_ProxStateProcess+0xec>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8006560:	4b1d      	ldr	r3, [pc, #116]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 8006562:	695b      	ldr	r3, [r3, #20]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	4b1c      	ldr	r3, [pc, #112]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 8006568:	695b      	ldr	r3, [r3, #20]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	7a1b      	ldrb	r3, [r3, #8]
 800656e:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8006570:	4b19      	ldr	r3, [pc, #100]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 8006572:	695b      	ldr	r3, [r3, #20]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	785b      	ldrb	r3, [r3, #1]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d105      	bne.n	8006588 <TSL_tkey_ProxStateProcess+0xe0>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 800657c:	4b16      	ldr	r3, [pc, #88]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 800657e:	695b      	ldr	r3, [r3, #20]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2202      	movs	r2, #2
 8006584:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_PROX;
      }
      return;
 8006586:	e023      	b.n	80065d0 <TSL_tkey_ProxStateProcess+0x128>
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_PROX;
 8006588:	4b13      	ldr	r3, [pc, #76]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 800658a:	695b      	ldr	r3, [r3, #20]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2203      	movs	r2, #3
 8006590:	701a      	strb	r2, [r3, #0]
      return;
 8006592:	e01d      	b.n	80065d0 <TSL_tkey_ProxStateProcess+0x128>
    // Stay in Proximity state
#if TSLPRM_DTO > 0
    //------------------------------------
    // Detection Time Out (DTO) processing
    //------------------------------------
    if ((TSL_Params.DTO > 1) && (TSL_Params.DTO < 64))
 8006594:	4b11      	ldr	r3, [pc, #68]	; (80065dc <TSL_tkey_ProxStateProcess+0x134>)
 8006596:	799b      	ldrb	r3, [r3, #6]
 8006598:	2b01      	cmp	r3, #1
 800659a:	d919      	bls.n	80065d0 <TSL_tkey_ProxStateProcess+0x128>
 800659c:	4b0f      	ldr	r3, [pc, #60]	; (80065dc <TSL_tkey_ProxStateProcess+0x134>)
 800659e:	799b      	ldrb	r3, [r3, #6]
 80065a0:	2b3f      	cmp	r3, #63	; 0x3f
 80065a2:	d815      	bhi.n	80065d0 <TSL_tkey_ProxStateProcess+0x128>
    {
      tick_detected = THIS_COUNTER_DTO; // Get the detected time previously saved
 80065a4:	4b0c      	ldr	r3, [pc, #48]	; (80065d8 <TSL_tkey_ProxStateProcess+0x130>)
 80065a6:	695b      	ldr	r3, [r3, #20]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	789b      	ldrb	r3, [r3, #2]
 80065ac:	069b      	lsls	r3, r3, #26
 80065ae:	0e9b      	lsrs	r3, r3, #26
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	001a      	movs	r2, r3
 80065b4:	1dfb      	adds	r3, r7, #7
 80065b6:	701a      	strb	r2, [r3, #0]
      // Enter in calibration state if the DTO duration has elapsed
      if (TSL_tim_CheckDelay_sec(TSL_Params.DTO, &tick_detected) == TSL_STATUS_OK)
 80065b8:	4b08      	ldr	r3, [pc, #32]	; (80065dc <TSL_tkey_ProxStateProcess+0x134>)
 80065ba:	799b      	ldrb	r3, [r3, #6]
 80065bc:	1dfa      	adds	r2, r7, #7
 80065be:	0011      	movs	r1, r2
 80065c0:	0018      	movs	r0, r3
 80065c2:	f7ff fa69 	bl	8005a98 <TSL_tim_CheckDelay_sec>
 80065c6:	1e03      	subs	r3, r0, #0
 80065c8:	d102      	bne.n	80065d0 <TSL_tkey_ProxStateProcess+0x128>
      {
        TSL_tkey_SetStateCalibration(0);
 80065ca:	2000      	movs	r0, #0
 80065cc:	f7ff fb4e 	bl	8005c6c <TSL_tkey_SetStateCalibration>
      }
    }
#endif

  }
}
 80065d0:	46bd      	mov	sp, r7
 80065d2:	b002      	add	sp, #8
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	46c0      	nop			; (mov r8, r8)
 80065d8:	2000048c 	.word	0x2000048c
 80065dc:	20000018 	.word	0x20000018

080065e0 <TSL_tkey_DebDetectStateProcess>:
  * @brief  Debounce Detect processing (previous state = Release or Proximity)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebDetectStateProcess(void)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80065e4:	4b33      	ldr	r3, [pc, #204]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 80065e6:	695b      	ldr	r3, [r3, #20]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	781b      	ldrb	r3, [r3, #0]
 80065ec:	075b      	lsls	r3, r3, #29
 80065ee:	0f9b      	lsrs	r3, r3, #30
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	001a      	movs	r2, r3
 80065f4:	2302      	movs	r3, #2
 80065f6:	4013      	ands	r3, r2
 80065f8:	d005      	beq.n	8006606 <TSL_tkey_DebDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 80065fa:	4b2e      	ldr	r3, [pc, #184]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2202      	movs	r2, #2
 8006602:	701a      	strb	r2, [r3, #0]
#else
      THIS_STATEID = TSL_STATEID_RELEASE;
#endif
    }
  }
}
 8006604:	e053      	b.n	80066ae <TSL_tkey_DebDetectStateProcess+0xce>
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8006606:	4b2b      	ldr	r3, [pc, #172]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 8006608:	695b      	ldr	r3, [r3, #20]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	2208      	movs	r2, #8
 800660e:	5e9b      	ldrsh	r3, [r3, r2]
 8006610:	001a      	movs	r2, r3
 8006612:	4b28      	ldr	r3, [pc, #160]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 8006614:	695b      	ldr	r3, [r3, #20]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	789b      	ldrb	r3, [r3, #2]
 800661a:	429a      	cmp	r2, r3
 800661c:	db1a      	blt.n	8006654 <TSL_tkey_DebDetectStateProcess+0x74>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800661e:	4b25      	ldr	r3, [pc, #148]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 8006620:	695b      	ldr	r3, [r3, #20]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	785b      	ldrb	r3, [r3, #1]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d006      	beq.n	8006638 <TSL_tkey_DebDetectStateProcess+0x58>
 800662a:	4b22      	ldr	r3, [pc, #136]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	785a      	ldrb	r2, [r3, #1]
 8006632:	3a01      	subs	r2, #1
 8006634:	b2d2      	uxtb	r2, r2
 8006636:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8006638:	4b1e      	ldr	r3, [pc, #120]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 800663a:	695b      	ldr	r3, [r3, #20]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	785b      	ldrb	r3, [r3, #1]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d134      	bne.n	80066ae <TSL_tkey_DebDetectStateProcess+0xce>
        THIS_STATEID = TSL_STATEID_DETECT;
 8006644:	4b1b      	ldr	r3, [pc, #108]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 8006646:	695b      	ldr	r3, [r3, #20]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	220a      	movs	r2, #10
 800664c:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 800664e:	f000 f9d5 	bl	80069fc <TSL_tkey_DTOGetTime>
}
 8006652:	e02c      	b.n	80066ae <TSL_tkey_DebDetectStateProcess+0xce>
      if (THIS_DELTA >= THIS_PROXIN_TH)
 8006654:	4b17      	ldr	r3, [pc, #92]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 8006656:	695b      	ldr	r3, [r3, #20]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	2208      	movs	r2, #8
 800665c:	5e9b      	ldrsh	r3, [r3, r2]
 800665e:	001a      	movs	r2, r3
 8006660:	4b14      	ldr	r3, [pc, #80]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 8006662:	695b      	ldr	r3, [r3, #20]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	429a      	cmp	r2, r3
 800666a:	db1b      	blt.n	80066a4 <TSL_tkey_DebDetectStateProcess+0xc4>
        THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 800666c:	4b11      	ldr	r3, [pc, #68]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 800666e:	695b      	ldr	r3, [r3, #20]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	4b10      	ldr	r3, [pc, #64]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	799b      	ldrb	r3, [r3, #6]
 800667a:	7053      	strb	r3, [r2, #1]
        if (THIS_COUNTER_DEB == 0)
 800667c:	4b0d      	ldr	r3, [pc, #52]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 800667e:	695b      	ldr	r3, [r3, #20]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	785b      	ldrb	r3, [r3, #1]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d107      	bne.n	8006698 <TSL_tkey_DebDetectStateProcess+0xb8>
          THIS_STATEID = TSL_STATEID_PROX;
 8006688:	4b0a      	ldr	r3, [pc, #40]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 800668a:	695b      	ldr	r3, [r3, #20]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2206      	movs	r2, #6
 8006690:	701a      	strb	r2, [r3, #0]
          DTO_GET_TIME; // Take current time for DTO processing
 8006692:	f000 f9b3 	bl	80069fc <TSL_tkey_DTOGetTime>
}
 8006696:	e00a      	b.n	80066ae <TSL_tkey_DebDetectStateProcess+0xce>
          THIS_STATEID = TSL_STATEID_DEB_PROX;
 8006698:	4b06      	ldr	r3, [pc, #24]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 800669a:	695b      	ldr	r3, [r3, #20]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	2207      	movs	r2, #7
 80066a0:	701a      	strb	r2, [r3, #0]
}
 80066a2:	e004      	b.n	80066ae <TSL_tkey_DebDetectStateProcess+0xce>
        THIS_STATEID = TSL_STATEID_RELEASE;
 80066a4:	4b03      	ldr	r3, [pc, #12]	; (80066b4 <TSL_tkey_DebDetectStateProcess+0xd4>)
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2202      	movs	r2, #2
 80066ac:	701a      	strb	r2, [r3, #0]
}
 80066ae:	46c0      	nop			; (mov r8, r8)
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}
 80066b4:	2000048c 	.word	0x2000048c

080066b8 <TSL_tkey_DetectStateProcess>:
  * @brief  Detect state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DetectStateProcess(void)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80066be:	4b4b      	ldr	r3, [pc, #300]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	075b      	lsls	r3, r3, #29
 80066c8:	0f9b      	lsrs	r3, r3, #30
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	001a      	movs	r2, r3
 80066ce:	2302      	movs	r3, #2
 80066d0:	4013      	ands	r3, r2
 80066d2:	d019      	beq.n	8006708 <TSL_tkey_DetectStateProcess+0x50>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 80066d4:	4b45      	ldr	r3, [pc, #276]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80066d6:	695b      	ldr	r3, [r3, #20]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	4b44      	ldr	r3, [pc, #272]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80066dc:	695b      	ldr	r3, [r3, #20]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	7a5b      	ldrb	r3, [r3, #9]
 80066e2:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 80066e4:	4b41      	ldr	r3, [pc, #260]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80066e6:	695b      	ldr	r3, [r3, #20]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	785b      	ldrb	r3, [r3, #1]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d105      	bne.n	80066fc <TSL_tkey_DetectStateProcess+0x44>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 80066f0:	4b3e      	ldr	r3, [pc, #248]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	220d      	movs	r2, #13
 80066f8:	701a      	strb	r2, [r3, #0]
 80066fa:	e073      	b.n	80067e4 <TSL_tkey_DetectStateProcess+0x12c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_DETECT;
 80066fc:	4b3b      	ldr	r3, [pc, #236]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80066fe:	695b      	ldr	r3, [r3, #20]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	2211      	movs	r2, #17
 8006704:	701a      	strb	r2, [r3, #0]
 8006706:	e06d      	b.n	80067e4 <TSL_tkey_DetectStateProcess+0x12c>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8006708:	4b38      	ldr	r3, [pc, #224]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 800670a:	695b      	ldr	r3, [r3, #20]
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	2208      	movs	r2, #8
 8006710:	5e9b      	ldrsh	r3, [r3, r2]
 8006712:	001a      	movs	r2, r3
 8006714:	4b35      	ldr	r3, [pc, #212]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 8006716:	695b      	ldr	r3, [r3, #20]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	78db      	ldrb	r3, [r3, #3]
 800671c:	429a      	cmp	r2, r3
 800671e:	dd1e      	ble.n	800675e <TSL_tkey_DetectStateProcess+0xa6>
      TEST_DELTA_NEGATIVE;
#if TSLPRM_DTO > 0
      //------------------------------------
      // Detection Time Out (DTO) processing
      //------------------------------------
      if ((TSL_Params.DTO > 1) && (TSL_Params.DTO < 64))
 8006720:	4b33      	ldr	r3, [pc, #204]	; (80067f0 <TSL_tkey_DetectStateProcess+0x138>)
 8006722:	799b      	ldrb	r3, [r3, #6]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d95c      	bls.n	80067e2 <TSL_tkey_DetectStateProcess+0x12a>
 8006728:	4b31      	ldr	r3, [pc, #196]	; (80067f0 <TSL_tkey_DetectStateProcess+0x138>)
 800672a:	799b      	ldrb	r3, [r3, #6]
 800672c:	2b3f      	cmp	r3, #63	; 0x3f
 800672e:	d858      	bhi.n	80067e2 <TSL_tkey_DetectStateProcess+0x12a>
      {
        tick_detected = THIS_COUNTER_DTO; // Get the detected time previously saved
 8006730:	4b2e      	ldr	r3, [pc, #184]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 8006732:	695b      	ldr	r3, [r3, #20]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	789b      	ldrb	r3, [r3, #2]
 8006738:	069b      	lsls	r3, r3, #26
 800673a:	0e9b      	lsrs	r3, r3, #26
 800673c:	b2db      	uxtb	r3, r3
 800673e:	001a      	movs	r2, r3
 8006740:	1dfb      	adds	r3, r7, #7
 8006742:	701a      	strb	r2, [r3, #0]
        // Enter in calibration state if the DTO duration has elapsed
        if (TSL_tim_CheckDelay_sec(TSL_Params.DTO, &tick_detected) == TSL_STATUS_OK)
 8006744:	4b2a      	ldr	r3, [pc, #168]	; (80067f0 <TSL_tkey_DetectStateProcess+0x138>)
 8006746:	799b      	ldrb	r3, [r3, #6]
 8006748:	1dfa      	adds	r2, r7, #7
 800674a:	0011      	movs	r1, r2
 800674c:	0018      	movs	r0, r3
 800674e:	f7ff f9a3 	bl	8005a98 <TSL_tim_CheckDelay_sec>
 8006752:	1e03      	subs	r3, r0, #0
 8006754:	d145      	bne.n	80067e2 <TSL_tkey_DetectStateProcess+0x12a>
        {
          TSL_tkey_SetStateCalibration(0);
 8006756:	2000      	movs	r0, #0
 8006758:	f7ff fa88 	bl	8005c6c <TSL_tkey_SetStateCalibration>
        }
      }
#endif
      return; // Normal operation, stay in Detect state
 800675c:	e041      	b.n	80067e2 <TSL_tkey_DetectStateProcess+0x12a>
    }

#if TSLPRM_USE_PROX > 0
    if (THIS_DELTA > THIS_PROXOUT_TH)
 800675e:	4b23      	ldr	r3, [pc, #140]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 8006760:	695b      	ldr	r3, [r3, #20]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	2208      	movs	r2, #8
 8006766:	5e9b      	ldrsh	r3, [r3, r2]
 8006768:	001a      	movs	r2, r3
 800676a:	4b20      	ldr	r3, [pc, #128]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 800676c:	695b      	ldr	r3, [r3, #20]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	785b      	ldrb	r3, [r3, #1]
 8006772:	429a      	cmp	r2, r3
 8006774:	dd1b      	ble.n	80067ae <TSL_tkey_DetectStateProcess+0xf6>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8006776:	4b1d      	ldr	r3, [pc, #116]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	4b1b      	ldr	r3, [pc, #108]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 800677e:	695b      	ldr	r3, [r3, #20]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	799b      	ldrb	r3, [r3, #6]
 8006784:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8006786:	4b19      	ldr	r3, [pc, #100]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	785b      	ldrb	r3, [r3, #1]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d107      	bne.n	80067a2 <TSL_tkey_DetectStateProcess+0xea>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8006792:	4b16      	ldr	r3, [pc, #88]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 8006794:	695b      	ldr	r3, [r3, #20]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2206      	movs	r2, #6
 800679a:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 800679c:	f000 f92e 	bl	80069fc <TSL_tkey_DTOGetTime>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX_DETECT;
      }
      return;
 80067a0:	e020      	b.n	80067e4 <TSL_tkey_DetectStateProcess+0x12c>
        THIS_STATEID = TSL_STATEID_DEB_PROX_DETECT;
 80067a2:	4b12      	ldr	r3, [pc, #72]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	2208      	movs	r2, #8
 80067aa:	701a      	strb	r2, [r3, #0]
      return;
 80067ac:	e01a      	b.n	80067e4 <TSL_tkey_DetectStateProcess+0x12c>
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 80067ae:	4b0f      	ldr	r3, [pc, #60]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	4b0d      	ldr	r3, [pc, #52]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80067b6:	695b      	ldr	r3, [r3, #20]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	7a1b      	ldrb	r3, [r3, #8]
 80067bc:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 80067be:	4b0b      	ldr	r3, [pc, #44]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80067c0:	695b      	ldr	r3, [r3, #20]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	785b      	ldrb	r3, [r3, #1]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d105      	bne.n	80067d6 <TSL_tkey_DetectStateProcess+0x11e>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 80067ca:	4b08      	ldr	r3, [pc, #32]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80067cc:	695b      	ldr	r3, [r3, #20]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2202      	movs	r2, #2
 80067d2:	701a      	strb	r2, [r3, #0]
 80067d4:	e006      	b.n	80067e4 <TSL_tkey_DetectStateProcess+0x12c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 80067d6:	4b05      	ldr	r3, [pc, #20]	; (80067ec <TSL_tkey_DetectStateProcess+0x134>)
 80067d8:	695b      	ldr	r3, [r3, #20]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2204      	movs	r2, #4
 80067de:	701a      	strb	r2, [r3, #0]
 80067e0:	e000      	b.n	80067e4 <TSL_tkey_DetectStateProcess+0x12c>
      return; // Normal operation, stay in Detect state
 80067e2:	46c0      	nop			; (mov r8, r8)
    }

  }
}
 80067e4:	46bd      	mov	sp, r7
 80067e6:	b002      	add	sp, #8
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	46c0      	nop			; (mov r8, r8)
 80067ec:	2000048c 	.word	0x2000048c
 80067f0:	20000018 	.word	0x20000018

080067f4 <TSL_tkey_TouchStateProcess>:
  * Same as Detect state
  * @param  None
  * @retval None
  */
void TSL_tkey_TouchStateProcess(void)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b082      	sub	sp, #8
 80067f8:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80067fa:	4b4b      	ldr	r3, [pc, #300]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 80067fc:	695b      	ldr	r3, [r3, #20]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	075b      	lsls	r3, r3, #29
 8006804:	0f9b      	lsrs	r3, r3, #30
 8006806:	b2db      	uxtb	r3, r3
 8006808:	001a      	movs	r2, r3
 800680a:	2302      	movs	r3, #2
 800680c:	4013      	ands	r3, r2
 800680e:	d019      	beq.n	8006844 <TSL_tkey_TouchStateProcess+0x50>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8006810:	4b45      	ldr	r3, [pc, #276]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 8006812:	695b      	ldr	r3, [r3, #20]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	4b44      	ldr	r3, [pc, #272]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 8006818:	695b      	ldr	r3, [r3, #20]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	7a5b      	ldrb	r3, [r3, #9]
 800681e:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8006820:	4b41      	ldr	r3, [pc, #260]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	785b      	ldrb	r3, [r3, #1]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d105      	bne.n	8006838 <TSL_tkey_TouchStateProcess+0x44>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 800682c:	4b3e      	ldr	r3, [pc, #248]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	220d      	movs	r2, #13
 8006834:	701a      	strb	r2, [r3, #0]
 8006836:	e073      	b.n	8006920 <TSL_tkey_TouchStateProcess+0x12c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_TOUCH;
 8006838:	4b3b      	ldr	r3, [pc, #236]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 800683a:	695b      	ldr	r3, [r3, #20]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2212      	movs	r2, #18
 8006840:	701a      	strb	r2, [r3, #0]
 8006842:	e06d      	b.n	8006920 <TSL_tkey_TouchStateProcess+0x12c>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8006844:	4b38      	ldr	r3, [pc, #224]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 8006846:	695b      	ldr	r3, [r3, #20]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	2208      	movs	r2, #8
 800684c:	5e9b      	ldrsh	r3, [r3, r2]
 800684e:	001a      	movs	r2, r3
 8006850:	4b35      	ldr	r3, [pc, #212]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 8006852:	695b      	ldr	r3, [r3, #20]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	78db      	ldrb	r3, [r3, #3]
 8006858:	429a      	cmp	r2, r3
 800685a:	dd1e      	ble.n	800689a <TSL_tkey_TouchStateProcess+0xa6>
      TEST_DELTA_NEGATIVE;
#if TSLPRM_DTO > 0
      //------------------------------------
      // Detection Time Out (DTO) processing
      //------------------------------------
      if ((TSL_Params.DTO > 1) && (TSL_Params.DTO < 64))
 800685c:	4b33      	ldr	r3, [pc, #204]	; (800692c <TSL_tkey_TouchStateProcess+0x138>)
 800685e:	799b      	ldrb	r3, [r3, #6]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d95c      	bls.n	800691e <TSL_tkey_TouchStateProcess+0x12a>
 8006864:	4b31      	ldr	r3, [pc, #196]	; (800692c <TSL_tkey_TouchStateProcess+0x138>)
 8006866:	799b      	ldrb	r3, [r3, #6]
 8006868:	2b3f      	cmp	r3, #63	; 0x3f
 800686a:	d858      	bhi.n	800691e <TSL_tkey_TouchStateProcess+0x12a>
      {
        tick_detected = THIS_COUNTER_DTO; // Get the detected time previously saved
 800686c:	4b2e      	ldr	r3, [pc, #184]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 800686e:	695b      	ldr	r3, [r3, #20]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	789b      	ldrb	r3, [r3, #2]
 8006874:	069b      	lsls	r3, r3, #26
 8006876:	0e9b      	lsrs	r3, r3, #26
 8006878:	b2db      	uxtb	r3, r3
 800687a:	001a      	movs	r2, r3
 800687c:	1dfb      	adds	r3, r7, #7
 800687e:	701a      	strb	r2, [r3, #0]
        // Enter in calibration state if the DTO duration has elapsed
        if (TSL_tim_CheckDelay_sec(TSL_Params.DTO, &tick_detected) == TSL_STATUS_OK)
 8006880:	4b2a      	ldr	r3, [pc, #168]	; (800692c <TSL_tkey_TouchStateProcess+0x138>)
 8006882:	799b      	ldrb	r3, [r3, #6]
 8006884:	1dfa      	adds	r2, r7, #7
 8006886:	0011      	movs	r1, r2
 8006888:	0018      	movs	r0, r3
 800688a:	f7ff f905 	bl	8005a98 <TSL_tim_CheckDelay_sec>
 800688e:	1e03      	subs	r3, r0, #0
 8006890:	d145      	bne.n	800691e <TSL_tkey_TouchStateProcess+0x12a>
        {
          TSL_tkey_SetStateCalibration(0);
 8006892:	2000      	movs	r0, #0
 8006894:	f7ff f9ea 	bl	8005c6c <TSL_tkey_SetStateCalibration>
        }
      }
#endif
      return; // Normal operation, stay in Touch state
 8006898:	e041      	b.n	800691e <TSL_tkey_TouchStateProcess+0x12a>
    }

#if TSLPRM_USE_PROX > 0
    if (THIS_DELTA > THIS_PROXOUT_TH)
 800689a:	4b23      	ldr	r3, [pc, #140]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	2208      	movs	r2, #8
 80068a2:	5e9b      	ldrsh	r3, [r3, r2]
 80068a4:	001a      	movs	r2, r3
 80068a6:	4b20      	ldr	r3, [pc, #128]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 80068a8:	695b      	ldr	r3, [r3, #20]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	785b      	ldrb	r3, [r3, #1]
 80068ae:	429a      	cmp	r2, r3
 80068b0:	dd1b      	ble.n	80068ea <TSL_tkey_TouchStateProcess+0xf6>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 80068b2:	4b1d      	ldr	r3, [pc, #116]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	4b1b      	ldr	r3, [pc, #108]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 80068ba:	695b      	ldr	r3, [r3, #20]
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	799b      	ldrb	r3, [r3, #6]
 80068c0:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 80068c2:	4b19      	ldr	r3, [pc, #100]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 80068c4:	695b      	ldr	r3, [r3, #20]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	785b      	ldrb	r3, [r3, #1]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d107      	bne.n	80068de <TSL_tkey_TouchStateProcess+0xea>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 80068ce:	4b16      	ldr	r3, [pc, #88]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2206      	movs	r2, #6
 80068d6:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 80068d8:	f000 f890 	bl	80069fc <TSL_tkey_DTOGetTime>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX_TOUCH;
      }
      return;
 80068dc:	e020      	b.n	8006920 <TSL_tkey_TouchStateProcess+0x12c>
        THIS_STATEID = TSL_STATEID_DEB_PROX_TOUCH;
 80068de:	4b12      	ldr	r3, [pc, #72]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 80068e0:	695b      	ldr	r3, [r3, #20]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2209      	movs	r2, #9
 80068e6:	701a      	strb	r2, [r3, #0]
      return;
 80068e8:	e01a      	b.n	8006920 <TSL_tkey_TouchStateProcess+0x12c>
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 80068ea:	4b0f      	ldr	r3, [pc, #60]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	4b0d      	ldr	r3, [pc, #52]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 80068f2:	695b      	ldr	r3, [r3, #20]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	7a1b      	ldrb	r3, [r3, #8]
 80068f8:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 80068fa:	4b0b      	ldr	r3, [pc, #44]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 80068fc:	695b      	ldr	r3, [r3, #20]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	785b      	ldrb	r3, [r3, #1]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d105      	bne.n	8006912 <TSL_tkey_TouchStateProcess+0x11e>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8006906:	4b08      	ldr	r3, [pc, #32]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 8006908:	695b      	ldr	r3, [r3, #20]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2202      	movs	r2, #2
 800690e:	701a      	strb	r2, [r3, #0]
 8006910:	e006      	b.n	8006920 <TSL_tkey_TouchStateProcess+0x12c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8006912:	4b05      	ldr	r3, [pc, #20]	; (8006928 <TSL_tkey_TouchStateProcess+0x134>)
 8006914:	695b      	ldr	r3, [r3, #20]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2205      	movs	r2, #5
 800691a:	701a      	strb	r2, [r3, #0]
 800691c:	e000      	b.n	8006920 <TSL_tkey_TouchStateProcess+0x12c>
      return; // Normal operation, stay in Touch state
 800691e:	46c0      	nop			; (mov r8, r8)
    }

  }
}
 8006920:	46bd      	mov	sp, r7
 8006922:	b002      	add	sp, #8
 8006924:	bd80      	pop	{r7, pc}
 8006926:	46c0      	nop			; (mov r8, r8)
 8006928:	2000048c 	.word	0x2000048c
 800692c:	20000018 	.word	0x20000018

08006930 <TSL_tkey_DebErrorStateProcess>:
  * @brief  Debounce error state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebErrorStateProcess(void)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b082      	sub	sp, #8
 8006934:	af00      	add	r7, sp, #0
  volatile TSL_StateMask_enum_T mask;

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8006936:	4b30      	ldr	r3, [pc, #192]	; (80069f8 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8006938:	695b      	ldr	r3, [r3, #20]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	075b      	lsls	r3, r3, #29
 8006940:	0f9b      	lsrs	r3, r3, #30
 8006942:	b2db      	uxtb	r3, r3
 8006944:	001a      	movs	r2, r3
 8006946:	2302      	movs	r3, #2
 8006948:	4013      	ands	r3, r2
 800694a:	d018      	beq.n	800697e <TSL_tkey_DebErrorStateProcess+0x4e>
  {
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800694c:	4b2a      	ldr	r3, [pc, #168]	; (80069f8 <TSL_tkey_DebErrorStateProcess+0xc8>)
 800694e:	695b      	ldr	r3, [r3, #20]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	785b      	ldrb	r3, [r3, #1]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d006      	beq.n	8006966 <TSL_tkey_DebErrorStateProcess+0x36>
 8006958:	4b27      	ldr	r3, [pc, #156]	; (80069f8 <TSL_tkey_DebErrorStateProcess+0xc8>)
 800695a:	695b      	ldr	r3, [r3, #20]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	785a      	ldrb	r2, [r3, #1]
 8006960:	3a01      	subs	r2, #1
 8006962:	b2d2      	uxtb	r2, r2
 8006964:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8006966:	4b24      	ldr	r3, [pc, #144]	; (80069f8 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8006968:	695b      	ldr	r3, [r3, #20]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	785b      	ldrb	r3, [r3, #1]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d13d      	bne.n	80069ee <TSL_tkey_DebErrorStateProcess+0xbe>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8006972:	4b21      	ldr	r3, [pc, #132]	; (80069f8 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	220d      	movs	r2, #13
 800697a:	701a      	strb	r2, [r3, #0]
      default:
        TSL_tkey_SetStateCalibration(0);
        break;
    }
  }
}
 800697c:	e037      	b.n	80069ee <TSL_tkey_DebErrorStateProcess+0xbe>
    mask = TSL_tkey_GetStateMask();
 800697e:	f7ff f9bf 	bl	8005d00 <TSL_tkey_GetStateMask>
 8006982:	0003      	movs	r3, r0
 8006984:	001a      	movs	r2, r3
 8006986:	1dfb      	adds	r3, r7, #7
 8006988:	701a      	strb	r2, [r3, #0]
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 800698a:	1dfb      	adds	r3, r7, #7
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	b2db      	uxtb	r3, r3
 8006990:	225f      	movs	r2, #95	; 0x5f
 8006992:	4013      	ands	r3, r2
 8006994:	b2da      	uxtb	r2, r3
 8006996:	1dfb      	adds	r3, r7, #7
 8006998:	701a      	strb	r2, [r3, #0]
    switch (mask)
 800699a:	1dfb      	adds	r3, r7, #7
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	d00e      	beq.n	80069c2 <TSL_tkey_DebErrorStateProcess+0x92>
 80069a4:	dc02      	bgt.n	80069ac <TSL_tkey_DebErrorStateProcess+0x7c>
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d005      	beq.n	80069b6 <TSL_tkey_DebErrorStateProcess+0x86>
 80069aa:	e01c      	b.n	80069e6 <TSL_tkey_DebErrorStateProcess+0xb6>
 80069ac:	2b04      	cmp	r3, #4
 80069ae:	d00e      	beq.n	80069ce <TSL_tkey_DebErrorStateProcess+0x9e>
 80069b0:	2b08      	cmp	r3, #8
 80069b2:	d012      	beq.n	80069da <TSL_tkey_DebErrorStateProcess+0xaa>
 80069b4:	e017      	b.n	80069e6 <TSL_tkey_DebErrorStateProcess+0xb6>
        THIS_STATEID = TSL_STATEID_RELEASE;
 80069b6:	4b10      	ldr	r3, [pc, #64]	; (80069f8 <TSL_tkey_DebErrorStateProcess+0xc8>)
 80069b8:	695b      	ldr	r3, [r3, #20]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2202      	movs	r2, #2
 80069be:	701a      	strb	r2, [r3, #0]
        break;
 80069c0:	e015      	b.n	80069ee <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_PROX;
 80069c2:	4b0d      	ldr	r3, [pc, #52]	; (80069f8 <TSL_tkey_DebErrorStateProcess+0xc8>)
 80069c4:	695b      	ldr	r3, [r3, #20]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2206      	movs	r2, #6
 80069ca:	701a      	strb	r2, [r3, #0]
        break;
 80069cc:	e00f      	b.n	80069ee <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_DETECT;
 80069ce:	4b0a      	ldr	r3, [pc, #40]	; (80069f8 <TSL_tkey_DebErrorStateProcess+0xc8>)
 80069d0:	695b      	ldr	r3, [r3, #20]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	220a      	movs	r2, #10
 80069d6:	701a      	strb	r2, [r3, #0]
        break;
 80069d8:	e009      	b.n	80069ee <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_TOUCH;
 80069da:	4b07      	ldr	r3, [pc, #28]	; (80069f8 <TSL_tkey_DebErrorStateProcess+0xc8>)
 80069dc:	695b      	ldr	r3, [r3, #20]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	220c      	movs	r2, #12
 80069e2:	701a      	strb	r2, [r3, #0]
        break;
 80069e4:	e003      	b.n	80069ee <TSL_tkey_DebErrorStateProcess+0xbe>
        TSL_tkey_SetStateCalibration(0);
 80069e6:	2000      	movs	r0, #0
 80069e8:	f7ff f940 	bl	8005c6c <TSL_tkey_SetStateCalibration>
        break;
 80069ec:	46c0      	nop			; (mov r8, r8)
}
 80069ee:	46c0      	nop			; (mov r8, r8)
 80069f0:	46bd      	mov	sp, r7
 80069f2:	b002      	add	sp, #8
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	46c0      	nop			; (mov r8, r8)
 80069f8:	2000048c 	.word	0x2000048c

080069fc <TSL_tkey_DTOGetTime>:
  * @brief  Get the current time in second and affect it to the DTO counter (Private)
  * @param  None
  * @retval None
  */
void TSL_tkey_DTOGetTime(void)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	af00      	add	r7, sp, #0
  disableInterrupts();
 8006a00:	4b10      	ldr	r3, [pc, #64]	; (8006a44 <TSL_tkey_DTOGetTime+0x48>)
 8006a02:	4a10      	ldr	r2, [pc, #64]	; (8006a44 <TSL_tkey_DTOGetTime+0x48>)
 8006a04:	6812      	ldr	r2, [r2, #0]
 8006a06:	2102      	movs	r1, #2
 8006a08:	438a      	bics	r2, r1
 8006a0a:	601a      	str	r2, [r3, #0]
  THIS_COUNTER_DTO = (TSL_tCounter_T)TSL_Globals.Tick_sec;
 8006a0c:	4b0e      	ldr	r3, [pc, #56]	; (8006a48 <TSL_tkey_DTOGetTime+0x4c>)
 8006a0e:	695b      	ldr	r3, [r3, #20]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a0d      	ldr	r2, [pc, #52]	; (8006a48 <TSL_tkey_DTOGetTime+0x4c>)
 8006a14:	7892      	ldrb	r2, [r2, #2]
 8006a16:	1c11      	adds	r1, r2, #0
 8006a18:	223f      	movs	r2, #63	; 0x3f
 8006a1a:	400a      	ands	r2, r1
 8006a1c:	b2d2      	uxtb	r2, r2
 8006a1e:	213f      	movs	r1, #63	; 0x3f
 8006a20:	400a      	ands	r2, r1
 8006a22:	0010      	movs	r0, r2
 8006a24:	789a      	ldrb	r2, [r3, #2]
 8006a26:	213f      	movs	r1, #63	; 0x3f
 8006a28:	438a      	bics	r2, r1
 8006a2a:	1c11      	adds	r1, r2, #0
 8006a2c:	1c02      	adds	r2, r0, #0
 8006a2e:	430a      	orrs	r2, r1
 8006a30:	709a      	strb	r2, [r3, #2]
  enableInterrupts();
 8006a32:	4b04      	ldr	r3, [pc, #16]	; (8006a44 <TSL_tkey_DTOGetTime+0x48>)
 8006a34:	4a03      	ldr	r2, [pc, #12]	; (8006a44 <TSL_tkey_DTOGetTime+0x48>)
 8006a36:	6812      	ldr	r2, [r2, #0]
 8006a38:	2102      	movs	r1, #2
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	601a      	str	r2, [r3, #0]
}
 8006a3e:	46c0      	nop			; (mov r8, r8)
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	e000e010 	.word	0xe000e010
 8006a48:	2000048c 	.word	0x2000048c

08006a4c <dcf77_init>:

//--------------------------------------------------------------
// init vom DCF-77 Modul
//--------------------------------------------------------------
void dcf77_init(void)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	af00      	add	r7, sp, #0
  // init vom Timer
  P_init_TIM();
 8006a50:	f000 f88c 	bl	8006b6c <P_init_TIM>

  // init vom Exti-Pin
  P_init_EXTI();
 8006a54:	f000 f8c4 	bl	8006be0 <P_init_EXTI>

  // init P_on-pin
  P_init_PON();
 8006a58:	f000 f8f6 	bl	8006c48 <P_init_PON>

  dcf77_1ms_value=0;
 8006a5c:	4b19      	ldr	r3, [pc, #100]	; (8006ac4 <dcf77_init+0x78>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	601a      	str	r2, [r3, #0]
  dcf77_ms_counter=0;
 8006a62:	4b19      	ldr	r3, [pc, #100]	; (8006ac8 <dcf77_init+0x7c>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	601a      	str	r2, [r3, #0]

  dcf77_int.mode=M77_Init;
 8006a68:	4b18      	ldr	r3, [pc, #96]	; (8006acc <dcf77_init+0x80>)
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	701a      	strb	r2, [r3, #0]
  dcf77_int.ok=0;
 8006a6e:	4b17      	ldr	r3, [pc, #92]	; (8006acc <dcf77_init+0x80>)
 8006a70:	2200      	movs	r2, #0
 8006a72:	705a      	strb	r2, [r3, #1]
  dcf77_int.min=0;
 8006a74:	4b15      	ldr	r3, [pc, #84]	; (8006acc <dcf77_init+0x80>)
 8006a76:	2200      	movs	r2, #0
 8006a78:	709a      	strb	r2, [r3, #2]
  dcf77_int.std=0;
 8006a7a:	4b14      	ldr	r3, [pc, #80]	; (8006acc <dcf77_init+0x80>)
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	70da      	strb	r2, [r3, #3]
  dcf77_int.tag=0;
 8006a80:	4b12      	ldr	r3, [pc, #72]	; (8006acc <dcf77_init+0x80>)
 8006a82:	2200      	movs	r2, #0
 8006a84:	711a      	strb	r2, [r3, #4]
  dcf77_int.monat=0;
 8006a86:	4b11      	ldr	r3, [pc, #68]	; (8006acc <dcf77_init+0x80>)
 8006a88:	2200      	movs	r2, #0
 8006a8a:	715a      	strb	r2, [r3, #5]
  dcf77_int.jahr=0;
 8006a8c:	4b0f      	ldr	r3, [pc, #60]	; (8006acc <dcf77_init+0x80>)
 8006a8e:	2200      	movs	r2, #0
 8006a90:	719a      	strb	r2, [r3, #6]

  DCF77_TIME.sek=0;
 8006a92:	4b0f      	ldr	r3, [pc, #60]	; (8006ad0 <dcf77_init+0x84>)
 8006a94:	2200      	movs	r2, #0
 8006a96:	701a      	strb	r2, [r3, #0]
  DCF77_TIME.min=0;
 8006a98:	4b0d      	ldr	r3, [pc, #52]	; (8006ad0 <dcf77_init+0x84>)
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	705a      	strb	r2, [r3, #1]
  DCF77_TIME.std=0;
 8006a9e:	4b0c      	ldr	r3, [pc, #48]	; (8006ad0 <dcf77_init+0x84>)
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	709a      	strb	r2, [r3, #2]
  DCF77_TIME.tag=0;
 8006aa4:	4b0a      	ldr	r3, [pc, #40]	; (8006ad0 <dcf77_init+0x84>)
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	70da      	strb	r2, [r3, #3]
  DCF77_TIME.monat=0;
 8006aaa:	4b09      	ldr	r3, [pc, #36]	; (8006ad0 <dcf77_init+0x84>)
 8006aac:	2200      	movs	r2, #0
 8006aae:	711a      	strb	r2, [r3, #4]
  DCF77_TIME.jahr=0;
 8006ab0:	4b07      	ldr	r3, [pc, #28]	; (8006ad0 <dcf77_init+0x84>)
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	715a      	strb	r2, [r3, #5]

  // Timer enable
  HAL_TIM_Base_Start_IT(&htim21);
 8006ab6:	4b07      	ldr	r3, [pc, #28]	; (8006ad4 <dcf77_init+0x88>)
 8006ab8:	0018      	movs	r0, r3
 8006aba:	f7fd fbb0 	bl	800421e <HAL_TIM_Base_Start_IT>
}
 8006abe:	46c0      	nop			; (mov r8, r8)
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	20000048 	.word	0x20000048
 8006ac8:	2000004c 	.word	0x2000004c
 8006acc:	200004a4 	.word	0x200004a4
 8006ad0:	200004ac 	.word	0x200004ac
 8006ad4:	200004b4 	.word	0x200004b4

08006ad8 <dcf77_deinit>:

void dcf77_deinit(void)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	af00      	add	r7, sp, #0
	HAL_TIM_Base_MspDeInit(&htim21);
 8006adc:	4b06      	ldr	r3, [pc, #24]	; (8006af8 <dcf77_deinit+0x20>)
 8006ade:	0018      	movs	r0, r3
 8006ae0:	f002 f8fa 	bl	8008cd8 <HAL_TIM_Base_MspDeInit>
	HAL_GPIO_WritePin(GPIOB, DCF77_PON_PB5, GPIO_PIN_SET);
 8006ae4:	4b05      	ldr	r3, [pc, #20]	; (8006afc <dcf77_deinit+0x24>)
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	2120      	movs	r1, #32
 8006aea:	0018      	movs	r0, r3
 8006aec:	f7fc f8a1 	bl	8002c32 <HAL_GPIO_WritePin>
}
 8006af0:	46c0      	nop			; (mov r8, r8)
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	46c0      	nop			; (mov r8, r8)
 8006af8:	200004b4 	.word	0x200004b4
 8006afc:	50000400 	.word	0x50000400

08006b00 <dcf77_read_time>:
//   DCF77_READING    = signal wird empfangen, warte auf uhrzeit
//   DCF77_TIME_ERROR = fehler beim empfang
//   DCF77_TIME_OK    = ok, Uhrzeit steht in "DCF77_TIME"
//--------------------------------------------------------------
DCF77_Status_t dcf77_read_time(void)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b082      	sub	sp, #8
 8006b04:	af00      	add	r7, sp, #0
  DCF77_Status_t ret_wert=DCF77_NO_SIGNAL;
 8006b06:	1dfb      	adds	r3, r7, #7
 8006b08:	2200      	movs	r2, #0
 8006b0a:	701a      	strb	r2, [r3, #0]

  if(dcf77_int.ok==1) {
 8006b0c:	4b16      	ldr	r3, [pc, #88]	; (8006b68 <dcf77_read_time+0x68>)
 8006b0e:	785b      	ldrb	r3, [r3, #1]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d103      	bne.n	8006b1c <dcf77_read_time+0x1c>
    ret_wert=DCF77_TIME_OK;
 8006b14:	1dfb      	adds	r3, r7, #7
 8006b16:	2204      	movs	r2, #4
 8006b18:	701a      	strb	r2, [r3, #0]
 8006b1a:	e01e      	b.n	8006b5a <dcf77_read_time+0x5a>
  }
  else {
    if((dcf77_int.mode==M77_Init) || (dcf77_int.mode==M77_Wait4Signal)) {
 8006b1c:	4b12      	ldr	r3, [pc, #72]	; (8006b68 <dcf77_read_time+0x68>)
 8006b1e:	781b      	ldrb	r3, [r3, #0]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d003      	beq.n	8006b2c <dcf77_read_time+0x2c>
 8006b24:	4b10      	ldr	r3, [pc, #64]	; (8006b68 <dcf77_read_time+0x68>)
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d103      	bne.n	8006b34 <dcf77_read_time+0x34>
      ret_wert=DCF77_NO_SIGNAL;
 8006b2c:	1dfb      	adds	r3, r7, #7
 8006b2e:	2200      	movs	r2, #0
 8006b30:	701a      	strb	r2, [r3, #0]
 8006b32:	e012      	b.n	8006b5a <dcf77_read_time+0x5a>
    }
    else if(dcf77_int.mode==M77_Error) {
 8006b34:	4b0c      	ldr	r3, [pc, #48]	; (8006b68 <dcf77_read_time+0x68>)
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	2b06      	cmp	r3, #6
 8006b3a:	d103      	bne.n	8006b44 <dcf77_read_time+0x44>
      ret_wert=DCF77_TIME_ERROR;
 8006b3c:	1dfb      	adds	r3, r7, #7
 8006b3e:	2203      	movs	r2, #3
 8006b40:	701a      	strb	r2, [r3, #0]
 8006b42:	e00a      	b.n	8006b5a <dcf77_read_time+0x5a>
    }
    else if(dcf77_int.mode==M77_Wait4Sync) {
 8006b44:	4b08      	ldr	r3, [pc, #32]	; (8006b68 <dcf77_read_time+0x68>)
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d103      	bne.n	8006b54 <dcf77_read_time+0x54>
      ret_wert=DCF77_WAIT_SYNC;
 8006b4c:	1dfb      	adds	r3, r7, #7
 8006b4e:	2201      	movs	r2, #1
 8006b50:	701a      	strb	r2, [r3, #0]
 8006b52:	e002      	b.n	8006b5a <dcf77_read_time+0x5a>
    }
    else {
      ret_wert=DCF77_READING;
 8006b54:	1dfb      	adds	r3, r7, #7
 8006b56:	2202      	movs	r2, #2
 8006b58:	701a      	strb	r2, [r3, #0]
    }
  }

  return(ret_wert);
 8006b5a:	1dfb      	adds	r3, r7, #7
 8006b5c:	781b      	ldrb	r3, [r3, #0]
}
 8006b5e:	0018      	movs	r0, r3
 8006b60:	46bd      	mov	sp, r7
 8006b62:	b002      	add	sp, #8
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	46c0      	nop			; (mov r8, r8)
 8006b68:	200004a4 	.word	0x200004a4

08006b6c <P_init_TIM>:

//--------------------------------------------------------------
// interne Funktion zum init vom Timer
//--------------------------------------------------------------
void P_init_TIM(void)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig;

	htim21.Instance = TIM21;
 8006b72:	4b17      	ldr	r3, [pc, #92]	; (8006bd0 <P_init_TIM+0x64>)
 8006b74:	4a17      	ldr	r2, [pc, #92]	; (8006bd4 <P_init_TIM+0x68>)
 8006b76:	601a      	str	r2, [r3, #0]
	htim21.Init.Prescaler = 0;
 8006b78:	4b15      	ldr	r3, [pc, #84]	; (8006bd0 <P_init_TIM+0x64>)
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	605a      	str	r2, [r3, #4]
	htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b7e:	4b14      	ldr	r3, [pc, #80]	; (8006bd0 <P_init_TIM+0x64>)
 8006b80:	2200      	movs	r2, #0
 8006b82:	609a      	str	r2, [r3, #8]
	htim21.Init.Period = 31999;
 8006b84:	4b12      	ldr	r3, [pc, #72]	; (8006bd0 <P_init_TIM+0x64>)
 8006b86:	4a14      	ldr	r2, [pc, #80]	; (8006bd8 <P_init_TIM+0x6c>)
 8006b88:	60da      	str	r2, [r3, #12]
	htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b8a:	4b11      	ldr	r3, [pc, #68]	; (8006bd0 <P_init_TIM+0x64>)
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8006b90:	4b0f      	ldr	r3, [pc, #60]	; (8006bd0 <P_init_TIM+0x64>)
 8006b92:	0018      	movs	r0, r3
 8006b94:	f7fd fb17 	bl	80041c6 <HAL_TIM_Base_Init>
 8006b98:	1e03      	subs	r3, r0, #0
 8006b9a:	d004      	beq.n	8006ba6 <P_init_TIM+0x3a>
	{
	  _Error_Handler(__FILE__, __LINE__);
 8006b9c:	4b0f      	ldr	r3, [pc, #60]	; (8006bdc <P_init_TIM+0x70>)
 8006b9e:	2188      	movs	r1, #136	; 0x88
 8006ba0:	0018      	movs	r0, r3
 8006ba2:	f001 f9e7 	bl	8007f74 <_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006ba6:	003b      	movs	r3, r7
 8006ba8:	2280      	movs	r2, #128	; 0x80
 8006baa:	0152      	lsls	r2, r2, #5
 8006bac:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8006bae:	003a      	movs	r2, r7
 8006bb0:	4b07      	ldr	r3, [pc, #28]	; (8006bd0 <P_init_TIM+0x64>)
 8006bb2:	0011      	movs	r1, r2
 8006bb4:	0018      	movs	r0, r3
 8006bb6:	f7fd fd2b 	bl	8004610 <HAL_TIM_ConfigClockSource>
 8006bba:	1e03      	subs	r3, r0, #0
 8006bbc:	d004      	beq.n	8006bc8 <P_init_TIM+0x5c>
	{
	_Error_Handler(__FILE__, __LINE__);
 8006bbe:	4b07      	ldr	r3, [pc, #28]	; (8006bdc <P_init_TIM+0x70>)
 8006bc0:	218e      	movs	r1, #142	; 0x8e
 8006bc2:	0018      	movs	r0, r3
 8006bc4:	f001 f9d6 	bl	8007f74 <_Error_Handler>
	}
}
 8006bc8:	46c0      	nop			; (mov r8, r8)
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	b004      	add	sp, #16
 8006bce:	bd80      	pop	{r7, pc}
 8006bd0:	200004b4 	.word	0x200004b4
 8006bd4:	40010800 	.word	0x40010800
 8006bd8:	00007cff 	.word	0x00007cff
 8006bdc:	080091b4 	.word	0x080091b4

08006be0 <P_init_EXTI>:

//--------------------------------------------------------------
// interne Funktion zum init vom Ext-Interrupt
//--------------------------------------------------------------
void P_init_EXTI(void)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b086      	sub	sp, #24
 8006be4:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8006be6:	4b15      	ldr	r3, [pc, #84]	; (8006c3c <P_init_EXTI+0x5c>)
 8006be8:	4a14      	ldr	r2, [pc, #80]	; (8006c3c <P_init_EXTI+0x5c>)
 8006bea:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006bec:	2102      	movs	r1, #2
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	62da      	str	r2, [r3, #44]	; 0x2c
 8006bf2:	4b12      	ldr	r3, [pc, #72]	; (8006c3c <P_init_EXTI+0x5c>)
 8006bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf6:	2202      	movs	r2, #2
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	603b      	str	r3, [r7, #0]
 8006bfc:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin : PB4 */
	GPIO_InitStruct.Pin = DCF77_PIN;
 8006bfe:	1d3b      	adds	r3, r7, #4
 8006c00:	2210      	movs	r2, #16
 8006c02:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006c04:	1d3b      	adds	r3, r7, #4
 8006c06:	4a0e      	ldr	r2, [pc, #56]	; (8006c40 <P_init_EXTI+0x60>)
 8006c08:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006c0a:	1d3b      	adds	r3, r7, #4
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006c10:	1d3b      	adds	r3, r7, #4
 8006c12:	2201      	movs	r2, #1
 8006c14:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(DCF77_PORT, &GPIO_InitStruct);
 8006c16:	1d3b      	adds	r3, r7, #4
 8006c18:	4a0a      	ldr	r2, [pc, #40]	; (8006c44 <P_init_EXTI+0x64>)
 8006c1a:	0019      	movs	r1, r3
 8006c1c:	0010      	movs	r0, r2
 8006c1e:	f7fb fe75 	bl	800290c <HAL_GPIO_Init>


	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8006c22:	2200      	movs	r2, #0
 8006c24:	2100      	movs	r1, #0
 8006c26:	2007      	movs	r0, #7
 8006c28:	f7fb fa84 	bl	8002134 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8006c2c:	2007      	movs	r0, #7
 8006c2e:	f7fb fa97 	bl	8002160 <HAL_NVIC_EnableIRQ>
}
 8006c32:	46c0      	nop			; (mov r8, r8)
 8006c34:	46bd      	mov	sp, r7
 8006c36:	b006      	add	sp, #24
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	46c0      	nop			; (mov r8, r8)
 8006c3c:	40021000 	.word	0x40021000
 8006c40:	10310000 	.word	0x10310000
 8006c44:	50000400 	.word	0x50000400

08006c48 <P_init_PON>:


void P_init_PON(void)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b086      	sub	sp, #24
 8006c4c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8006c4e:	4b18      	ldr	r3, [pc, #96]	; (8006cb0 <P_init_PON+0x68>)
 8006c50:	4a17      	ldr	r2, [pc, #92]	; (8006cb0 <P_init_PON+0x68>)
 8006c52:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006c54:	2102      	movs	r1, #2
 8006c56:	430a      	orrs	r2, r1
 8006c58:	62da      	str	r2, [r3, #44]	; 0x2c
 8006c5a:	4b15      	ldr	r3, [pc, #84]	; (8006cb0 <P_init_PON+0x68>)
 8006c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c5e:	2202      	movs	r2, #2
 8006c60:	4013      	ands	r3, r2
 8006c62:	603b      	str	r3, [r7, #0]
 8006c64:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin : PB4 */
	GPIO_InitStruct.Pin = DCF77_PON_PB5;
 8006c66:	1d3b      	adds	r3, r7, #4
 8006c68:	2220      	movs	r2, #32
 8006c6a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c6c:	1d3b      	adds	r3, r7, #4
 8006c6e:	2201      	movs	r2, #1
 8006c70:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c72:	1d3b      	adds	r3, r7, #4
 8006c74:	2200      	movs	r2, #0
 8006c76:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c78:	1d3b      	adds	r3, r7, #4
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c7e:	1d3b      	adds	r3, r7, #4
 8006c80:	4a0c      	ldr	r2, [pc, #48]	; (8006cb4 <P_init_PON+0x6c>)
 8006c82:	0019      	movs	r1, r3
 8006c84:	0010      	movs	r0, r2
 8006c86:	f7fb fe41 	bl	800290c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(GPIOB, DCF77_PON_PB5, GPIO_PIN_SET);
 8006c8a:	4b0a      	ldr	r3, [pc, #40]	; (8006cb4 <P_init_PON+0x6c>)
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	2120      	movs	r1, #32
 8006c90:	0018      	movs	r0, r3
 8006c92:	f7fb ffce 	bl	8002c32 <HAL_GPIO_WritePin>

	HAL_Delay(200);
 8006c96:	20c8      	movs	r0, #200	; 0xc8
 8006c98:	f7fa fcba 	bl	8001610 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOB, DCF77_PON_PB5, GPIO_PIN_RESET);
 8006c9c:	4b05      	ldr	r3, [pc, #20]	; (8006cb4 <P_init_PON+0x6c>)
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	2120      	movs	r1, #32
 8006ca2:	0018      	movs	r0, r3
 8006ca4:	f7fb ffc5 	bl	8002c32 <HAL_GPIO_WritePin>
}
 8006ca8:	46c0      	nop			; (mov r8, r8)
 8006caa:	46bd      	mov	sp, r7
 8006cac:	b006      	add	sp, #24
 8006cae:	bd80      	pop	{r7, pc}
 8006cb0:	40021000 	.word	0x40021000
 8006cb4:	50000400 	.word	0x50000400

08006cb8 <P_Store_Value>:

//--------------------------------------------------------------
// bearbeite ein bit der uhrzeit
//--------------------------------------------------------------
void P_Store_Value(uint8_t value, uint8_t pos)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	0002      	movs	r2, r0
 8006cc0:	1dfb      	adds	r3, r7, #7
 8006cc2:	701a      	strb	r2, [r3, #0]
 8006cc4:	1dbb      	adds	r3, r7, #6
 8006cc6:	1c0a      	adds	r2, r1, #0
 8006cc8:	701a      	strb	r2, [r3, #0]
  static uint8_t bytewert=0;

  switch(pos) {
 8006cca:	1dbb      	adds	r3, r7, #6
 8006ccc:	781b      	ldrb	r3, [r3, #0]
 8006cce:	3b15      	subs	r3, #21
 8006cd0:	2b25      	cmp	r3, #37	; 0x25
 8006cd2:	d900      	bls.n	8006cd6 <P_Store_Value+0x1e>
 8006cd4:	e201      	b.n	80070da <P_Store_Value+0x422>
 8006cd6:	009a      	lsls	r2, r3, #2
 8006cd8:	4bd0      	ldr	r3, [pc, #832]	; (800701c <P_Store_Value+0x364>)
 8006cda:	18d3      	adds	r3, r2, r3
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	469f      	mov	pc, r3
    // minuten
    case 21 : if(value==1) bytewert+=1;break;
 8006ce0:	1dfb      	adds	r3, r7, #7
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d000      	beq.n	8006cea <P_Store_Value+0x32>
 8006ce8:	e1c2      	b.n	8007070 <P_Store_Value+0x3b8>
 8006cea:	4bcd      	ldr	r3, [pc, #820]	; (8007020 <P_Store_Value+0x368>)
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	3301      	adds	r3, #1
 8006cf0:	b2da      	uxtb	r2, r3
 8006cf2:	4bcb      	ldr	r3, [pc, #812]	; (8007020 <P_Store_Value+0x368>)
 8006cf4:	701a      	strb	r2, [r3, #0]
 8006cf6:	e1bb      	b.n	8007070 <P_Store_Value+0x3b8>
    case 22 : if(value==1) bytewert+=2;break;
 8006cf8:	1dfb      	adds	r3, r7, #7
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d000      	beq.n	8006d02 <P_Store_Value+0x4a>
 8006d00:	e1b8      	b.n	8007074 <P_Store_Value+0x3bc>
 8006d02:	4bc7      	ldr	r3, [pc, #796]	; (8007020 <P_Store_Value+0x368>)
 8006d04:	781b      	ldrb	r3, [r3, #0]
 8006d06:	3302      	adds	r3, #2
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	4bc5      	ldr	r3, [pc, #788]	; (8007020 <P_Store_Value+0x368>)
 8006d0c:	701a      	strb	r2, [r3, #0]
 8006d0e:	e1b1      	b.n	8007074 <P_Store_Value+0x3bc>
    case 23 : if(value==1) bytewert+=4;break;
 8006d10:	1dfb      	adds	r3, r7, #7
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d000      	beq.n	8006d1a <P_Store_Value+0x62>
 8006d18:	e1ae      	b.n	8007078 <P_Store_Value+0x3c0>
 8006d1a:	4bc1      	ldr	r3, [pc, #772]	; (8007020 <P_Store_Value+0x368>)
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	3304      	adds	r3, #4
 8006d20:	b2da      	uxtb	r2, r3
 8006d22:	4bbf      	ldr	r3, [pc, #764]	; (8007020 <P_Store_Value+0x368>)
 8006d24:	701a      	strb	r2, [r3, #0]
 8006d26:	e1a7      	b.n	8007078 <P_Store_Value+0x3c0>
    case 24 : if(value==1) bytewert+=8;break;
 8006d28:	1dfb      	adds	r3, r7, #7
 8006d2a:	781b      	ldrb	r3, [r3, #0]
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d000      	beq.n	8006d32 <P_Store_Value+0x7a>
 8006d30:	e1a4      	b.n	800707c <P_Store_Value+0x3c4>
 8006d32:	4bbb      	ldr	r3, [pc, #748]	; (8007020 <P_Store_Value+0x368>)
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	3308      	adds	r3, #8
 8006d38:	b2da      	uxtb	r2, r3
 8006d3a:	4bb9      	ldr	r3, [pc, #740]	; (8007020 <P_Store_Value+0x368>)
 8006d3c:	701a      	strb	r2, [r3, #0]
 8006d3e:	e19d      	b.n	800707c <P_Store_Value+0x3c4>
    case 25 : if(value==1) bytewert+=10;break;
 8006d40:	1dfb      	adds	r3, r7, #7
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d000      	beq.n	8006d4a <P_Store_Value+0x92>
 8006d48:	e19a      	b.n	8007080 <P_Store_Value+0x3c8>
 8006d4a:	4bb5      	ldr	r3, [pc, #724]	; (8007020 <P_Store_Value+0x368>)
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	330a      	adds	r3, #10
 8006d50:	b2da      	uxtb	r2, r3
 8006d52:	4bb3      	ldr	r3, [pc, #716]	; (8007020 <P_Store_Value+0x368>)
 8006d54:	701a      	strb	r2, [r3, #0]
 8006d56:	e193      	b.n	8007080 <P_Store_Value+0x3c8>
    case 26 : if(value==1) bytewert+=20;break;
 8006d58:	1dfb      	adds	r3, r7, #7
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d000      	beq.n	8006d62 <P_Store_Value+0xaa>
 8006d60:	e190      	b.n	8007084 <P_Store_Value+0x3cc>
 8006d62:	4baf      	ldr	r3, [pc, #700]	; (8007020 <P_Store_Value+0x368>)
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	3314      	adds	r3, #20
 8006d68:	b2da      	uxtb	r2, r3
 8006d6a:	4bad      	ldr	r3, [pc, #692]	; (8007020 <P_Store_Value+0x368>)
 8006d6c:	701a      	strb	r2, [r3, #0]
 8006d6e:	e189      	b.n	8007084 <P_Store_Value+0x3cc>
    case 27 :
      if(value==1) bytewert+=40;
 8006d70:	1dfb      	adds	r3, r7, #7
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d105      	bne.n	8006d84 <P_Store_Value+0xcc>
 8006d78:	4ba9      	ldr	r3, [pc, #676]	; (8007020 <P_Store_Value+0x368>)
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	3328      	adds	r3, #40	; 0x28
 8006d7e:	b2da      	uxtb	r2, r3
 8006d80:	4ba7      	ldr	r3, [pc, #668]	; (8007020 <P_Store_Value+0x368>)
 8006d82:	701a      	strb	r2, [r3, #0]
      dcf77_int.min=bytewert;
 8006d84:	4ba6      	ldr	r3, [pc, #664]	; (8007020 <P_Store_Value+0x368>)
 8006d86:	781a      	ldrb	r2, [r3, #0]
 8006d88:	4ba6      	ldr	r3, [pc, #664]	; (8007024 <P_Store_Value+0x36c>)
 8006d8a:	709a      	strb	r2, [r3, #2]
      bytewert=0;
 8006d8c:	4ba4      	ldr	r3, [pc, #656]	; (8007020 <P_Store_Value+0x368>)
 8006d8e:	2200      	movs	r2, #0
 8006d90:	701a      	strb	r2, [r3, #0]
      break;
 8006d92:	e1a2      	b.n	80070da <P_Store_Value+0x422>
    // stunden
    case 29 : if(value==1) bytewert+=1;break;
 8006d94:	1dfb      	adds	r3, r7, #7
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d000      	beq.n	8006d9e <P_Store_Value+0xe6>
 8006d9c:	e174      	b.n	8007088 <P_Store_Value+0x3d0>
 8006d9e:	4ba0      	ldr	r3, [pc, #640]	; (8007020 <P_Store_Value+0x368>)
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	3301      	adds	r3, #1
 8006da4:	b2da      	uxtb	r2, r3
 8006da6:	4b9e      	ldr	r3, [pc, #632]	; (8007020 <P_Store_Value+0x368>)
 8006da8:	701a      	strb	r2, [r3, #0]
 8006daa:	e16d      	b.n	8007088 <P_Store_Value+0x3d0>
    case 30 : if(value==1) bytewert+=2;break;
 8006dac:	1dfb      	adds	r3, r7, #7
 8006dae:	781b      	ldrb	r3, [r3, #0]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d000      	beq.n	8006db6 <P_Store_Value+0xfe>
 8006db4:	e16a      	b.n	800708c <P_Store_Value+0x3d4>
 8006db6:	4b9a      	ldr	r3, [pc, #616]	; (8007020 <P_Store_Value+0x368>)
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	3302      	adds	r3, #2
 8006dbc:	b2da      	uxtb	r2, r3
 8006dbe:	4b98      	ldr	r3, [pc, #608]	; (8007020 <P_Store_Value+0x368>)
 8006dc0:	701a      	strb	r2, [r3, #0]
 8006dc2:	e163      	b.n	800708c <P_Store_Value+0x3d4>
    case 31 : if(value==1) bytewert+=4;break;
 8006dc4:	1dfb      	adds	r3, r7, #7
 8006dc6:	781b      	ldrb	r3, [r3, #0]
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d000      	beq.n	8006dce <P_Store_Value+0x116>
 8006dcc:	e160      	b.n	8007090 <P_Store_Value+0x3d8>
 8006dce:	4b94      	ldr	r3, [pc, #592]	; (8007020 <P_Store_Value+0x368>)
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	3304      	adds	r3, #4
 8006dd4:	b2da      	uxtb	r2, r3
 8006dd6:	4b92      	ldr	r3, [pc, #584]	; (8007020 <P_Store_Value+0x368>)
 8006dd8:	701a      	strb	r2, [r3, #0]
 8006dda:	e159      	b.n	8007090 <P_Store_Value+0x3d8>
    case 32 : if(value==1) bytewert+=8;break;
 8006ddc:	1dfb      	adds	r3, r7, #7
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d000      	beq.n	8006de6 <P_Store_Value+0x12e>
 8006de4:	e156      	b.n	8007094 <P_Store_Value+0x3dc>
 8006de6:	4b8e      	ldr	r3, [pc, #568]	; (8007020 <P_Store_Value+0x368>)
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	3308      	adds	r3, #8
 8006dec:	b2da      	uxtb	r2, r3
 8006dee:	4b8c      	ldr	r3, [pc, #560]	; (8007020 <P_Store_Value+0x368>)
 8006df0:	701a      	strb	r2, [r3, #0]
 8006df2:	e14f      	b.n	8007094 <P_Store_Value+0x3dc>
    case 33 : if(value==1) bytewert+=10;break;
 8006df4:	1dfb      	adds	r3, r7, #7
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d000      	beq.n	8006dfe <P_Store_Value+0x146>
 8006dfc:	e14c      	b.n	8007098 <P_Store_Value+0x3e0>
 8006dfe:	4b88      	ldr	r3, [pc, #544]	; (8007020 <P_Store_Value+0x368>)
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	330a      	adds	r3, #10
 8006e04:	b2da      	uxtb	r2, r3
 8006e06:	4b86      	ldr	r3, [pc, #536]	; (8007020 <P_Store_Value+0x368>)
 8006e08:	701a      	strb	r2, [r3, #0]
 8006e0a:	e145      	b.n	8007098 <P_Store_Value+0x3e0>
    case 34 :
      if(value==1) bytewert+=20;
 8006e0c:	1dfb      	adds	r3, r7, #7
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d105      	bne.n	8006e20 <P_Store_Value+0x168>
 8006e14:	4b82      	ldr	r3, [pc, #520]	; (8007020 <P_Store_Value+0x368>)
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	3314      	adds	r3, #20
 8006e1a:	b2da      	uxtb	r2, r3
 8006e1c:	4b80      	ldr	r3, [pc, #512]	; (8007020 <P_Store_Value+0x368>)
 8006e1e:	701a      	strb	r2, [r3, #0]
      dcf77_int.std=bytewert;
 8006e20:	4b7f      	ldr	r3, [pc, #508]	; (8007020 <P_Store_Value+0x368>)
 8006e22:	781a      	ldrb	r2, [r3, #0]
 8006e24:	4b7f      	ldr	r3, [pc, #508]	; (8007024 <P_Store_Value+0x36c>)
 8006e26:	70da      	strb	r2, [r3, #3]
      bytewert=0;
 8006e28:	4b7d      	ldr	r3, [pc, #500]	; (8007020 <P_Store_Value+0x368>)
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	701a      	strb	r2, [r3, #0]
      break;
 8006e2e:	e154      	b.n	80070da <P_Store_Value+0x422>
    // tag
    case 36 : if(value==1) bytewert+=1;break;
 8006e30:	1dfb      	adds	r3, r7, #7
 8006e32:	781b      	ldrb	r3, [r3, #0]
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d000      	beq.n	8006e3a <P_Store_Value+0x182>
 8006e38:	e130      	b.n	800709c <P_Store_Value+0x3e4>
 8006e3a:	4b79      	ldr	r3, [pc, #484]	; (8007020 <P_Store_Value+0x368>)
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	3301      	adds	r3, #1
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	4b77      	ldr	r3, [pc, #476]	; (8007020 <P_Store_Value+0x368>)
 8006e44:	701a      	strb	r2, [r3, #0]
 8006e46:	e129      	b.n	800709c <P_Store_Value+0x3e4>
    case 37 : if(value==1) bytewert+=2;break;
 8006e48:	1dfb      	adds	r3, r7, #7
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d000      	beq.n	8006e52 <P_Store_Value+0x19a>
 8006e50:	e126      	b.n	80070a0 <P_Store_Value+0x3e8>
 8006e52:	4b73      	ldr	r3, [pc, #460]	; (8007020 <P_Store_Value+0x368>)
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	3302      	adds	r3, #2
 8006e58:	b2da      	uxtb	r2, r3
 8006e5a:	4b71      	ldr	r3, [pc, #452]	; (8007020 <P_Store_Value+0x368>)
 8006e5c:	701a      	strb	r2, [r3, #0]
 8006e5e:	e11f      	b.n	80070a0 <P_Store_Value+0x3e8>
    case 38 : if(value==1) bytewert+=4;break;
 8006e60:	1dfb      	adds	r3, r7, #7
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d000      	beq.n	8006e6a <P_Store_Value+0x1b2>
 8006e68:	e11c      	b.n	80070a4 <P_Store_Value+0x3ec>
 8006e6a:	4b6d      	ldr	r3, [pc, #436]	; (8007020 <P_Store_Value+0x368>)
 8006e6c:	781b      	ldrb	r3, [r3, #0]
 8006e6e:	3304      	adds	r3, #4
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	4b6b      	ldr	r3, [pc, #428]	; (8007020 <P_Store_Value+0x368>)
 8006e74:	701a      	strb	r2, [r3, #0]
 8006e76:	e115      	b.n	80070a4 <P_Store_Value+0x3ec>
    case 39 : if(value==1) bytewert+=8;break;
 8006e78:	1dfb      	adds	r3, r7, #7
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d000      	beq.n	8006e82 <P_Store_Value+0x1ca>
 8006e80:	e112      	b.n	80070a8 <P_Store_Value+0x3f0>
 8006e82:	4b67      	ldr	r3, [pc, #412]	; (8007020 <P_Store_Value+0x368>)
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	3308      	adds	r3, #8
 8006e88:	b2da      	uxtb	r2, r3
 8006e8a:	4b65      	ldr	r3, [pc, #404]	; (8007020 <P_Store_Value+0x368>)
 8006e8c:	701a      	strb	r2, [r3, #0]
 8006e8e:	e10b      	b.n	80070a8 <P_Store_Value+0x3f0>
    case 40 : if(value==1) bytewert+=10;break;
 8006e90:	1dfb      	adds	r3, r7, #7
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d000      	beq.n	8006e9a <P_Store_Value+0x1e2>
 8006e98:	e108      	b.n	80070ac <P_Store_Value+0x3f4>
 8006e9a:	4b61      	ldr	r3, [pc, #388]	; (8007020 <P_Store_Value+0x368>)
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	330a      	adds	r3, #10
 8006ea0:	b2da      	uxtb	r2, r3
 8006ea2:	4b5f      	ldr	r3, [pc, #380]	; (8007020 <P_Store_Value+0x368>)
 8006ea4:	701a      	strb	r2, [r3, #0]
 8006ea6:	e101      	b.n	80070ac <P_Store_Value+0x3f4>
    case 41 :
      if(value==1) bytewert+=20;
 8006ea8:	1dfb      	adds	r3, r7, #7
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d105      	bne.n	8006ebc <P_Store_Value+0x204>
 8006eb0:	4b5b      	ldr	r3, [pc, #364]	; (8007020 <P_Store_Value+0x368>)
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	3314      	adds	r3, #20
 8006eb6:	b2da      	uxtb	r2, r3
 8006eb8:	4b59      	ldr	r3, [pc, #356]	; (8007020 <P_Store_Value+0x368>)
 8006eba:	701a      	strb	r2, [r3, #0]
      dcf77_int.tag=bytewert;
 8006ebc:	4b58      	ldr	r3, [pc, #352]	; (8007020 <P_Store_Value+0x368>)
 8006ebe:	781a      	ldrb	r2, [r3, #0]
 8006ec0:	4b58      	ldr	r3, [pc, #352]	; (8007024 <P_Store_Value+0x36c>)
 8006ec2:	711a      	strb	r2, [r3, #4]
      bytewert=0;
 8006ec4:	4b56      	ldr	r3, [pc, #344]	; (8007020 <P_Store_Value+0x368>)
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	701a      	strb	r2, [r3, #0]
      break;
 8006eca:	e106      	b.n	80070da <P_Store_Value+0x422>
    // monat
    case 45 : if(value==1) bytewert+=1;break;
 8006ecc:	1dfb      	adds	r3, r7, #7
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d000      	beq.n	8006ed6 <P_Store_Value+0x21e>
 8006ed4:	e0ec      	b.n	80070b0 <P_Store_Value+0x3f8>
 8006ed6:	4b52      	ldr	r3, [pc, #328]	; (8007020 <P_Store_Value+0x368>)
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	3301      	adds	r3, #1
 8006edc:	b2da      	uxtb	r2, r3
 8006ede:	4b50      	ldr	r3, [pc, #320]	; (8007020 <P_Store_Value+0x368>)
 8006ee0:	701a      	strb	r2, [r3, #0]
 8006ee2:	e0e5      	b.n	80070b0 <P_Store_Value+0x3f8>
    case 46 : if(value==1) bytewert+=2;break;
 8006ee4:	1dfb      	adds	r3, r7, #7
 8006ee6:	781b      	ldrb	r3, [r3, #0]
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d000      	beq.n	8006eee <P_Store_Value+0x236>
 8006eec:	e0e2      	b.n	80070b4 <P_Store_Value+0x3fc>
 8006eee:	4b4c      	ldr	r3, [pc, #304]	; (8007020 <P_Store_Value+0x368>)
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	3302      	adds	r3, #2
 8006ef4:	b2da      	uxtb	r2, r3
 8006ef6:	4b4a      	ldr	r3, [pc, #296]	; (8007020 <P_Store_Value+0x368>)
 8006ef8:	701a      	strb	r2, [r3, #0]
 8006efa:	e0db      	b.n	80070b4 <P_Store_Value+0x3fc>
    case 47 : if(value==1) bytewert+=4;break;
 8006efc:	1dfb      	adds	r3, r7, #7
 8006efe:	781b      	ldrb	r3, [r3, #0]
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d000      	beq.n	8006f06 <P_Store_Value+0x24e>
 8006f04:	e0d8      	b.n	80070b8 <P_Store_Value+0x400>
 8006f06:	4b46      	ldr	r3, [pc, #280]	; (8007020 <P_Store_Value+0x368>)
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	3304      	adds	r3, #4
 8006f0c:	b2da      	uxtb	r2, r3
 8006f0e:	4b44      	ldr	r3, [pc, #272]	; (8007020 <P_Store_Value+0x368>)
 8006f10:	701a      	strb	r2, [r3, #0]
 8006f12:	e0d1      	b.n	80070b8 <P_Store_Value+0x400>
    case 48 : if(value==1) bytewert+=8;break;
 8006f14:	1dfb      	adds	r3, r7, #7
 8006f16:	781b      	ldrb	r3, [r3, #0]
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d000      	beq.n	8006f1e <P_Store_Value+0x266>
 8006f1c:	e0ce      	b.n	80070bc <P_Store_Value+0x404>
 8006f1e:	4b40      	ldr	r3, [pc, #256]	; (8007020 <P_Store_Value+0x368>)
 8006f20:	781b      	ldrb	r3, [r3, #0]
 8006f22:	3308      	adds	r3, #8
 8006f24:	b2da      	uxtb	r2, r3
 8006f26:	4b3e      	ldr	r3, [pc, #248]	; (8007020 <P_Store_Value+0x368>)
 8006f28:	701a      	strb	r2, [r3, #0]
 8006f2a:	e0c7      	b.n	80070bc <P_Store_Value+0x404>
    case 49 :
      if(value==1) bytewert+=10;
 8006f2c:	1dfb      	adds	r3, r7, #7
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d105      	bne.n	8006f40 <P_Store_Value+0x288>
 8006f34:	4b3a      	ldr	r3, [pc, #232]	; (8007020 <P_Store_Value+0x368>)
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	330a      	adds	r3, #10
 8006f3a:	b2da      	uxtb	r2, r3
 8006f3c:	4b38      	ldr	r3, [pc, #224]	; (8007020 <P_Store_Value+0x368>)
 8006f3e:	701a      	strb	r2, [r3, #0]
      dcf77_int.monat=bytewert;
 8006f40:	4b37      	ldr	r3, [pc, #220]	; (8007020 <P_Store_Value+0x368>)
 8006f42:	781a      	ldrb	r2, [r3, #0]
 8006f44:	4b37      	ldr	r3, [pc, #220]	; (8007024 <P_Store_Value+0x36c>)
 8006f46:	715a      	strb	r2, [r3, #5]
      bytewert=0;
 8006f48:	4b35      	ldr	r3, [pc, #212]	; (8007020 <P_Store_Value+0x368>)
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	701a      	strb	r2, [r3, #0]
      break;
 8006f4e:	e0c4      	b.n	80070da <P_Store_Value+0x422>
    // jahr
    case 50 : if(value==1) bytewert+=1;break;
 8006f50:	1dfb      	adds	r3, r7, #7
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d000      	beq.n	8006f5a <P_Store_Value+0x2a2>
 8006f58:	e0b2      	b.n	80070c0 <P_Store_Value+0x408>
 8006f5a:	4b31      	ldr	r3, [pc, #196]	; (8007020 <P_Store_Value+0x368>)
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	3301      	adds	r3, #1
 8006f60:	b2da      	uxtb	r2, r3
 8006f62:	4b2f      	ldr	r3, [pc, #188]	; (8007020 <P_Store_Value+0x368>)
 8006f64:	701a      	strb	r2, [r3, #0]
 8006f66:	e0ab      	b.n	80070c0 <P_Store_Value+0x408>
    case 51 : if(value==1) bytewert+=2;break;
 8006f68:	1dfb      	adds	r3, r7, #7
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d000      	beq.n	8006f72 <P_Store_Value+0x2ba>
 8006f70:	e0a8      	b.n	80070c4 <P_Store_Value+0x40c>
 8006f72:	4b2b      	ldr	r3, [pc, #172]	; (8007020 <P_Store_Value+0x368>)
 8006f74:	781b      	ldrb	r3, [r3, #0]
 8006f76:	3302      	adds	r3, #2
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	4b29      	ldr	r3, [pc, #164]	; (8007020 <P_Store_Value+0x368>)
 8006f7c:	701a      	strb	r2, [r3, #0]
 8006f7e:	e0a1      	b.n	80070c4 <P_Store_Value+0x40c>
    case 52 : if(value==1) bytewert+=4;break;
 8006f80:	1dfb      	adds	r3, r7, #7
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d000      	beq.n	8006f8a <P_Store_Value+0x2d2>
 8006f88:	e09e      	b.n	80070c8 <P_Store_Value+0x410>
 8006f8a:	4b25      	ldr	r3, [pc, #148]	; (8007020 <P_Store_Value+0x368>)
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	3304      	adds	r3, #4
 8006f90:	b2da      	uxtb	r2, r3
 8006f92:	4b23      	ldr	r3, [pc, #140]	; (8007020 <P_Store_Value+0x368>)
 8006f94:	701a      	strb	r2, [r3, #0]
 8006f96:	e097      	b.n	80070c8 <P_Store_Value+0x410>
    case 53 : if(value==1) bytewert+=8;break;
 8006f98:	1dfb      	adds	r3, r7, #7
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d000      	beq.n	8006fa2 <P_Store_Value+0x2ea>
 8006fa0:	e094      	b.n	80070cc <P_Store_Value+0x414>
 8006fa2:	4b1f      	ldr	r3, [pc, #124]	; (8007020 <P_Store_Value+0x368>)
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	3308      	adds	r3, #8
 8006fa8:	b2da      	uxtb	r2, r3
 8006faa:	4b1d      	ldr	r3, [pc, #116]	; (8007020 <P_Store_Value+0x368>)
 8006fac:	701a      	strb	r2, [r3, #0]
 8006fae:	e08d      	b.n	80070cc <P_Store_Value+0x414>
    case 54 : if(value==1) bytewert+=10;break;
 8006fb0:	1dfb      	adds	r3, r7, #7
 8006fb2:	781b      	ldrb	r3, [r3, #0]
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d000      	beq.n	8006fba <P_Store_Value+0x302>
 8006fb8:	e08a      	b.n	80070d0 <P_Store_Value+0x418>
 8006fba:	4b19      	ldr	r3, [pc, #100]	; (8007020 <P_Store_Value+0x368>)
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	330a      	adds	r3, #10
 8006fc0:	b2da      	uxtb	r2, r3
 8006fc2:	4b17      	ldr	r3, [pc, #92]	; (8007020 <P_Store_Value+0x368>)
 8006fc4:	701a      	strb	r2, [r3, #0]
 8006fc6:	e083      	b.n	80070d0 <P_Store_Value+0x418>
    case 55 : if(value==1) bytewert+=20;break;
 8006fc8:	1dfb      	adds	r3, r7, #7
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d000      	beq.n	8006fd2 <P_Store_Value+0x31a>
 8006fd0:	e080      	b.n	80070d4 <P_Store_Value+0x41c>
 8006fd2:	4b13      	ldr	r3, [pc, #76]	; (8007020 <P_Store_Value+0x368>)
 8006fd4:	781b      	ldrb	r3, [r3, #0]
 8006fd6:	3314      	adds	r3, #20
 8006fd8:	b2da      	uxtb	r2, r3
 8006fda:	4b11      	ldr	r3, [pc, #68]	; (8007020 <P_Store_Value+0x368>)
 8006fdc:	701a      	strb	r2, [r3, #0]
 8006fde:	e079      	b.n	80070d4 <P_Store_Value+0x41c>
    case 56 : if(value==1) bytewert+=40;break;
 8006fe0:	1dfb      	adds	r3, r7, #7
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d000      	beq.n	8006fea <P_Store_Value+0x332>
 8006fe8:	e076      	b.n	80070d8 <P_Store_Value+0x420>
 8006fea:	4b0d      	ldr	r3, [pc, #52]	; (8007020 <P_Store_Value+0x368>)
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	3328      	adds	r3, #40	; 0x28
 8006ff0:	b2da      	uxtb	r2, r3
 8006ff2:	4b0b      	ldr	r3, [pc, #44]	; (8007020 <P_Store_Value+0x368>)
 8006ff4:	701a      	strb	r2, [r3, #0]
 8006ff6:	e06f      	b.n	80070d8 <P_Store_Value+0x420>
    case 57 :
      if(value==1) bytewert+=80;
 8006ff8:	1dfb      	adds	r3, r7, #7
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d105      	bne.n	800700c <P_Store_Value+0x354>
 8007000:	4b07      	ldr	r3, [pc, #28]	; (8007020 <P_Store_Value+0x368>)
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	3350      	adds	r3, #80	; 0x50
 8007006:	b2da      	uxtb	r2, r3
 8007008:	4b05      	ldr	r3, [pc, #20]	; (8007020 <P_Store_Value+0x368>)
 800700a:	701a      	strb	r2, [r3, #0]
      dcf77_int.jahr=bytewert;
 800700c:	4b04      	ldr	r3, [pc, #16]	; (8007020 <P_Store_Value+0x368>)
 800700e:	781a      	ldrb	r2, [r3, #0]
 8007010:	4b04      	ldr	r3, [pc, #16]	; (8007024 <P_Store_Value+0x36c>)
 8007012:	719a      	strb	r2, [r3, #6]
      bytewert=0;
 8007014:	4b02      	ldr	r3, [pc, #8]	; (8007020 <P_Store_Value+0x368>)
 8007016:	2200      	movs	r2, #0
 8007018:	701a      	strb	r2, [r3, #0]
      break;
 800701a:	e05e      	b.n	80070da <P_Store_Value+0x422>
 800701c:	08009294 	.word	0x08009294
 8007020:	20000050 	.word	0x20000050
 8007024:	200004a4 	.word	0x200004a4
    // ende
    case 58 :
      bytewert=0;
 8007028:	4b2e      	ldr	r3, [pc, #184]	; (80070e4 <P_Store_Value+0x42c>)
 800702a:	2200      	movs	r2, #0
 800702c:	701a      	strb	r2, [r3, #0]
      dcf77_ms_counter=0; // syncronisiere sek_counter
 800702e:	4b2e      	ldr	r3, [pc, #184]	; (80070e8 <P_Store_Value+0x430>)
 8007030:	2200      	movs	r2, #0
 8007032:	601a      	str	r2, [r3, #0]
      DCF77_TIME.sek=0;
 8007034:	4b2d      	ldr	r3, [pc, #180]	; (80070ec <P_Store_Value+0x434>)
 8007036:	2200      	movs	r2, #0
 8007038:	701a      	strb	r2, [r3, #0]
      DCF77_TIME.min=dcf77_int.min;
 800703a:	4b2d      	ldr	r3, [pc, #180]	; (80070f0 <P_Store_Value+0x438>)
 800703c:	789a      	ldrb	r2, [r3, #2]
 800703e:	4b2b      	ldr	r3, [pc, #172]	; (80070ec <P_Store_Value+0x434>)
 8007040:	705a      	strb	r2, [r3, #1]
      DCF77_TIME.std=dcf77_int.std;
 8007042:	4b2b      	ldr	r3, [pc, #172]	; (80070f0 <P_Store_Value+0x438>)
 8007044:	78da      	ldrb	r2, [r3, #3]
 8007046:	4b29      	ldr	r3, [pc, #164]	; (80070ec <P_Store_Value+0x434>)
 8007048:	709a      	strb	r2, [r3, #2]
      DCF77_TIME.tag=dcf77_int.tag;
 800704a:	4b29      	ldr	r3, [pc, #164]	; (80070f0 <P_Store_Value+0x438>)
 800704c:	791a      	ldrb	r2, [r3, #4]
 800704e:	4b27      	ldr	r3, [pc, #156]	; (80070ec <P_Store_Value+0x434>)
 8007050:	70da      	strb	r2, [r3, #3]
      DCF77_TIME.monat=dcf77_int.monat;
 8007052:	4b27      	ldr	r3, [pc, #156]	; (80070f0 <P_Store_Value+0x438>)
 8007054:	795a      	ldrb	r2, [r3, #5]
 8007056:	4b25      	ldr	r3, [pc, #148]	; (80070ec <P_Store_Value+0x434>)
 8007058:	711a      	strb	r2, [r3, #4]
      DCF77_TIME.jahr=dcf77_int.jahr;
 800705a:	4b25      	ldr	r3, [pc, #148]	; (80070f0 <P_Store_Value+0x438>)
 800705c:	799a      	ldrb	r2, [r3, #6]
 800705e:	4b23      	ldr	r3, [pc, #140]	; (80070ec <P_Store_Value+0x434>)
 8007060:	715a      	strb	r2, [r3, #5]
      dcf77_int.mode=M77_Ready;
 8007062:	4b23      	ldr	r3, [pc, #140]	; (80070f0 <P_Store_Value+0x438>)
 8007064:	2205      	movs	r2, #5
 8007066:	701a      	strb	r2, [r3, #0]
      dcf77_int.ok=1; // set flag
 8007068:	4b21      	ldr	r3, [pc, #132]	; (80070f0 <P_Store_Value+0x438>)
 800706a:	2201      	movs	r2, #1
 800706c:	705a      	strb	r2, [r3, #1]
      break;
 800706e:	e034      	b.n	80070da <P_Store_Value+0x422>
    case 21 : if(value==1) bytewert+=1;break;
 8007070:	46c0      	nop			; (mov r8, r8)
 8007072:	e032      	b.n	80070da <P_Store_Value+0x422>
    case 22 : if(value==1) bytewert+=2;break;
 8007074:	46c0      	nop			; (mov r8, r8)
 8007076:	e030      	b.n	80070da <P_Store_Value+0x422>
    case 23 : if(value==1) bytewert+=4;break;
 8007078:	46c0      	nop			; (mov r8, r8)
 800707a:	e02e      	b.n	80070da <P_Store_Value+0x422>
    case 24 : if(value==1) bytewert+=8;break;
 800707c:	46c0      	nop			; (mov r8, r8)
 800707e:	e02c      	b.n	80070da <P_Store_Value+0x422>
    case 25 : if(value==1) bytewert+=10;break;
 8007080:	46c0      	nop			; (mov r8, r8)
 8007082:	e02a      	b.n	80070da <P_Store_Value+0x422>
    case 26 : if(value==1) bytewert+=20;break;
 8007084:	46c0      	nop			; (mov r8, r8)
 8007086:	e028      	b.n	80070da <P_Store_Value+0x422>
    case 29 : if(value==1) bytewert+=1;break;
 8007088:	46c0      	nop			; (mov r8, r8)
 800708a:	e026      	b.n	80070da <P_Store_Value+0x422>
    case 30 : if(value==1) bytewert+=2;break;
 800708c:	46c0      	nop			; (mov r8, r8)
 800708e:	e024      	b.n	80070da <P_Store_Value+0x422>
    case 31 : if(value==1) bytewert+=4;break;
 8007090:	46c0      	nop			; (mov r8, r8)
 8007092:	e022      	b.n	80070da <P_Store_Value+0x422>
    case 32 : if(value==1) bytewert+=8;break;
 8007094:	46c0      	nop			; (mov r8, r8)
 8007096:	e020      	b.n	80070da <P_Store_Value+0x422>
    case 33 : if(value==1) bytewert+=10;break;
 8007098:	46c0      	nop			; (mov r8, r8)
 800709a:	e01e      	b.n	80070da <P_Store_Value+0x422>
    case 36 : if(value==1) bytewert+=1;break;
 800709c:	46c0      	nop			; (mov r8, r8)
 800709e:	e01c      	b.n	80070da <P_Store_Value+0x422>
    case 37 : if(value==1) bytewert+=2;break;
 80070a0:	46c0      	nop			; (mov r8, r8)
 80070a2:	e01a      	b.n	80070da <P_Store_Value+0x422>
    case 38 : if(value==1) bytewert+=4;break;
 80070a4:	46c0      	nop			; (mov r8, r8)
 80070a6:	e018      	b.n	80070da <P_Store_Value+0x422>
    case 39 : if(value==1) bytewert+=8;break;
 80070a8:	46c0      	nop			; (mov r8, r8)
 80070aa:	e016      	b.n	80070da <P_Store_Value+0x422>
    case 40 : if(value==1) bytewert+=10;break;
 80070ac:	46c0      	nop			; (mov r8, r8)
 80070ae:	e014      	b.n	80070da <P_Store_Value+0x422>
    case 45 : if(value==1) bytewert+=1;break;
 80070b0:	46c0      	nop			; (mov r8, r8)
 80070b2:	e012      	b.n	80070da <P_Store_Value+0x422>
    case 46 : if(value==1) bytewert+=2;break;
 80070b4:	46c0      	nop			; (mov r8, r8)
 80070b6:	e010      	b.n	80070da <P_Store_Value+0x422>
    case 47 : if(value==1) bytewert+=4;break;
 80070b8:	46c0      	nop			; (mov r8, r8)
 80070ba:	e00e      	b.n	80070da <P_Store_Value+0x422>
    case 48 : if(value==1) bytewert+=8;break;
 80070bc:	46c0      	nop			; (mov r8, r8)
 80070be:	e00c      	b.n	80070da <P_Store_Value+0x422>
    case 50 : if(value==1) bytewert+=1;break;
 80070c0:	46c0      	nop			; (mov r8, r8)
 80070c2:	e00a      	b.n	80070da <P_Store_Value+0x422>
    case 51 : if(value==1) bytewert+=2;break;
 80070c4:	46c0      	nop			; (mov r8, r8)
 80070c6:	e008      	b.n	80070da <P_Store_Value+0x422>
    case 52 : if(value==1) bytewert+=4;break;
 80070c8:	46c0      	nop			; (mov r8, r8)
 80070ca:	e006      	b.n	80070da <P_Store_Value+0x422>
    case 53 : if(value==1) bytewert+=8;break;
 80070cc:	46c0      	nop			; (mov r8, r8)
 80070ce:	e004      	b.n	80070da <P_Store_Value+0x422>
    case 54 : if(value==1) bytewert+=10;break;
 80070d0:	46c0      	nop			; (mov r8, r8)
 80070d2:	e002      	b.n	80070da <P_Store_Value+0x422>
    case 55 : if(value==1) bytewert+=20;break;
 80070d4:	46c0      	nop			; (mov r8, r8)
 80070d6:	e000      	b.n	80070da <P_Store_Value+0x422>
    case 56 : if(value==1) bytewert+=40;break;
 80070d8:	46c0      	nop			; (mov r8, r8)
  }
}
 80070da:	46c0      	nop			; (mov r8, r8)
 80070dc:	46bd      	mov	sp, r7
 80070de:	b002      	add	sp, #8
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	46c0      	nop			; (mov r8, r8)
 80070e4:	20000050 	.word	0x20000050
 80070e8:	2000004c 	.word	0x2000004c
 80070ec:	200004ac 	.word	0x200004ac
 80070f0:	200004a4 	.word	0x200004a4

080070f4 <HAL_TIM_PeriodElapsedCallback>:

//--------------------------------------------------------------
// ISR (Timer-21) [1ms]
//--------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b082      	sub	sp, #8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
    dcf77_ms_counter++;
 80070fc:	4b36      	ldr	r3, [pc, #216]	; (80071d8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	1c5a      	adds	r2, r3, #1
 8007102:	4b35      	ldr	r3, [pc, #212]	; (80071d8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8007104:	601a      	str	r2, [r3, #0]
    if(dcf77_ms_counter>=1000) {
 8007106:	4b34      	ldr	r3, [pc, #208]	; (80071d8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a34      	ldr	r2, [pc, #208]	; (80071dc <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d90c      	bls.n	800712a <HAL_TIM_PeriodElapsedCallback+0x36>
      dcf77_ms_counter=0;
 8007110:	4b31      	ldr	r3, [pc, #196]	; (80071d8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8007112:	2200      	movs	r2, #0
 8007114:	601a      	str	r2, [r3, #0]
      if(DCF77_TIME.sek<59) DCF77_TIME.sek++;
 8007116:	4b32      	ldr	r3, [pc, #200]	; (80071e0 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	2b3a      	cmp	r3, #58	; 0x3a
 800711c:	d805      	bhi.n	800712a <HAL_TIM_PeriodElapsedCallback+0x36>
 800711e:	4b30      	ldr	r3, [pc, #192]	; (80071e0 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8007120:	781b      	ldrb	r3, [r3, #0]
 8007122:	3301      	adds	r3, #1
 8007124:	b2da      	uxtb	r2, r3
 8007126:	4b2e      	ldr	r3, [pc, #184]	; (80071e0 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8007128:	701a      	strb	r2, [r3, #0]
    }

    dcf77_1ms_value++;
 800712a:	4b2e      	ldr	r3, [pc, #184]	; (80071e4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	1c5a      	adds	r2, r3, #1
 8007130:	4b2c      	ldr	r3, [pc, #176]	; (80071e4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8007132:	601a      	str	r2, [r3, #0]
    if(dcf77_int.mode==M77_Init) {
 8007134:	4b2c      	ldr	r3, [pc, #176]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d106      	bne.n	800714a <HAL_TIM_PeriodElapsedCallback+0x56>
      dcf77_1ms_value=0;
 800713c:	4b29      	ldr	r3, [pc, #164]	; (80071e4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800713e:	2200      	movs	r2, #0
 8007140:	601a      	str	r2, [r3, #0]
      dcf77_int.mode=M77_Wait4Signal;
 8007142:	4b29      	ldr	r3, [pc, #164]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8007144:	2201      	movs	r2, #1
 8007146:	701a      	strb	r2, [r3, #0]
      if(dcf77_1ms_value>DCF77_TIMOUT) dcf77_int.mode=M77_Error;
    }
    else if(dcf77_int.mode==M77_Error) {
      dcf77_int.ok=0;
    }
}
 8007148:	e041      	b.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
    else if(dcf77_int.mode==M77_Wait4Signal) {
 800714a:	4b27      	ldr	r3, [pc, #156]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800714c:	781b      	ldrb	r3, [r3, #0]
 800714e:	2b01      	cmp	r3, #1
 8007150:	d03d      	beq.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
    else if(dcf77_int.mode==M77_Wait4Sync) {
 8007152:	4b25      	ldr	r3, [pc, #148]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8007154:	781b      	ldrb	r3, [r3, #0]
 8007156:	2b02      	cmp	r3, #2
 8007158:	d10b      	bne.n	8007172 <HAL_TIM_PeriodElapsedCallback+0x7e>
      if(dcf77_1ms_value>DCF77_SYNC) {
 800715a:	4b22      	ldr	r3, [pc, #136]	; (80071e4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a23      	ldr	r2, [pc, #140]	; (80071ec <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d934      	bls.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
        dcf77_1ms_value=0;
 8007164:	4b1f      	ldr	r3, [pc, #124]	; (80071e4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8007166:	2200      	movs	r2, #0
 8007168:	601a      	str	r2, [r3, #0]
        dcf77_int.mode=M77_SyncOk;
 800716a:	4b1f      	ldr	r3, [pc, #124]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800716c:	2203      	movs	r2, #3
 800716e:	701a      	strb	r2, [r3, #0]
}
 8007170:	e02d      	b.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
    else if(dcf77_int.mode==M77_SyncOk) {
 8007172:	4b1d      	ldr	r3, [pc, #116]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	2b03      	cmp	r3, #3
 8007178:	d108      	bne.n	800718c <HAL_TIM_PeriodElapsedCallback+0x98>
      if(dcf77_1ms_value>DCF77_TIMOUT) dcf77_int.mode=M77_Error;
 800717a:	4b1a      	ldr	r3, [pc, #104]	; (80071e4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a1c      	ldr	r2, [pc, #112]	; (80071f0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d924      	bls.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
 8007184:	4b18      	ldr	r3, [pc, #96]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8007186:	2206      	movs	r2, #6
 8007188:	701a      	strb	r2, [r3, #0]
}
 800718a:	e020      	b.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
    else if(dcf77_int.mode==M77_Wait4Time) {
 800718c:	4b16      	ldr	r3, [pc, #88]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	2b04      	cmp	r3, #4
 8007192:	d108      	bne.n	80071a6 <HAL_TIM_PeriodElapsedCallback+0xb2>
      if(dcf77_1ms_value>DCF77_TIMOUT) dcf77_int.mode=M77_Error;
 8007194:	4b13      	ldr	r3, [pc, #76]	; (80071e4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a15      	ldr	r2, [pc, #84]	; (80071f0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d917      	bls.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
 800719e:	4b12      	ldr	r3, [pc, #72]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80071a0:	2206      	movs	r2, #6
 80071a2:	701a      	strb	r2, [r3, #0]
}
 80071a4:	e013      	b.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
    else if(dcf77_int.mode==M77_Ready) {
 80071a6:	4b10      	ldr	r3, [pc, #64]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	2b05      	cmp	r3, #5
 80071ac:	d108      	bne.n	80071c0 <HAL_TIM_PeriodElapsedCallback+0xcc>
      if(dcf77_1ms_value>DCF77_TIMOUT) dcf77_int.mode=M77_Error;
 80071ae:	4b0d      	ldr	r3, [pc, #52]	; (80071e4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a0f      	ldr	r2, [pc, #60]	; (80071f0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d90a      	bls.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
 80071b8:	4b0b      	ldr	r3, [pc, #44]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80071ba:	2206      	movs	r2, #6
 80071bc:	701a      	strb	r2, [r3, #0]
}
 80071be:	e006      	b.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
    else if(dcf77_int.mode==M77_Error) {
 80071c0:	4b09      	ldr	r3, [pc, #36]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80071c2:	781b      	ldrb	r3, [r3, #0]
 80071c4:	2b06      	cmp	r3, #6
 80071c6:	d102      	bne.n	80071ce <HAL_TIM_PeriodElapsedCallback+0xda>
      dcf77_int.ok=0;
 80071c8:	4b07      	ldr	r3, [pc, #28]	; (80071e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80071ca:	2200      	movs	r2, #0
 80071cc:	705a      	strb	r2, [r3, #1]
}
 80071ce:	46c0      	nop			; (mov r8, r8)
 80071d0:	46bd      	mov	sp, r7
 80071d2:	b002      	add	sp, #8
 80071d4:	bd80      	pop	{r7, pc}
 80071d6:	46c0      	nop			; (mov r8, r8)
 80071d8:	2000004c 	.word	0x2000004c
 80071dc:	000003e7 	.word	0x000003e7
 80071e0:	200004ac 	.word	0x200004ac
 80071e4:	20000048 	.word	0x20000048
 80071e8:	200004a4 	.word	0x200004a4
 80071ec:	000005dc 	.word	0x000005dc
 80071f0:	000009c4 	.word	0x000009c4

080071f4 <HAL_GPIO_EXTI_Callback>:

//--------------------------------------------------------------
// ISR (Exti-0) [Lo+Hi-Flanke]
//--------------------------------------------------------------
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	0002      	movs	r2, r0
 80071fc:	1dbb      	adds	r3, r7, #6
 80071fe:	801a      	strh	r2, [r3, #0]
  uint32_t wert, signal_value=0;
 8007200:	2300      	movs	r3, #0
 8007202:	60fb      	str	r3, [r7, #12]
  static uint8_t pos=0;

    wert=HAL_GPIO_ReadPin(DCF77_PORT, DCF77_PIN);
 8007204:	4b33      	ldr	r3, [pc, #204]	; (80072d4 <HAL_GPIO_EXTI_Callback+0xe0>)
 8007206:	2110      	movs	r1, #16
 8007208:	0018      	movs	r0, r3
 800720a:	f7fb fcf5 	bl	8002bf8 <HAL_GPIO_ReadPin>
 800720e:	0003      	movs	r3, r0
 8007210:	60bb      	str	r3, [r7, #8]
    if(wert==GPIO_PIN_RESET) {
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d140      	bne.n	800729a <HAL_GPIO_EXTI_Callback+0xa6>
      // hi Flanke
      signal_value=dcf77_1ms_value;
 8007218:	4b2f      	ldr	r3, [pc, #188]	; (80072d8 <HAL_GPIO_EXTI_Callback+0xe4>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	60fb      	str	r3, [r7, #12]
      if(dcf77_int.mode==M77_Wait4Time) {
 800721e:	4b2f      	ldr	r3, [pc, #188]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	2b04      	cmp	r3, #4
 8007224:	d152      	bne.n	80072cc <HAL_GPIO_EXTI_Callback+0xd8>
        if((signal_value>=DCF77_LO_MIN) && (signal_value<=DCF77_LO_MAX)) {
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2b4a      	cmp	r3, #74	; 0x4a
 800722a:	d916      	bls.n	800725a <HAL_GPIO_EXTI_Callback+0x66>
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2bae      	cmp	r3, #174	; 0xae
 8007230:	d813      	bhi.n	800725a <HAL_GPIO_EXTI_Callback+0x66>
          P_Store_Value(0,pos);
 8007232:	4b2b      	ldr	r3, [pc, #172]	; (80072e0 <HAL_GPIO_EXTI_Callback+0xec>)
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	0019      	movs	r1, r3
 8007238:	2000      	movs	r0, #0
 800723a:	f7ff fd3d 	bl	8006cb8 <P_Store_Value>
          pos++;
 800723e:	4b28      	ldr	r3, [pc, #160]	; (80072e0 <HAL_GPIO_EXTI_Callback+0xec>)
 8007240:	781b      	ldrb	r3, [r3, #0]
 8007242:	3301      	adds	r3, #1
 8007244:	b2da      	uxtb	r2, r3
 8007246:	4b26      	ldr	r3, [pc, #152]	; (80072e0 <HAL_GPIO_EXTI_Callback+0xec>)
 8007248:	701a      	strb	r2, [r3, #0]
          if(dcf77_int.mode==M77_Ready) dcf77_int.mode=M77_Wait4Sync;
 800724a:	4b24      	ldr	r3, [pc, #144]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	2b05      	cmp	r3, #5
 8007250:	d13c      	bne.n	80072cc <HAL_GPIO_EXTI_Callback+0xd8>
 8007252:	4b22      	ldr	r3, [pc, #136]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 8007254:	2202      	movs	r2, #2
 8007256:	701a      	strb	r2, [r3, #0]
 8007258:	e038      	b.n	80072cc <HAL_GPIO_EXTI_Callback+0xd8>
        }
        else if((signal_value>=DCF77_HI_MIN) && (signal_value<=DCF77_HI_MAX)) {
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2bae      	cmp	r3, #174	; 0xae
 800725e:	d918      	bls.n	8007292 <HAL_GPIO_EXTI_Callback+0x9e>
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	238c      	movs	r3, #140	; 0x8c
 8007264:	005b      	lsls	r3, r3, #1
 8007266:	429a      	cmp	r2, r3
 8007268:	d813      	bhi.n	8007292 <HAL_GPIO_EXTI_Callback+0x9e>
          P_Store_Value(1,pos);
 800726a:	4b1d      	ldr	r3, [pc, #116]	; (80072e0 <HAL_GPIO_EXTI_Callback+0xec>)
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	0019      	movs	r1, r3
 8007270:	2001      	movs	r0, #1
 8007272:	f7ff fd21 	bl	8006cb8 <P_Store_Value>
          pos++;
 8007276:	4b1a      	ldr	r3, [pc, #104]	; (80072e0 <HAL_GPIO_EXTI_Callback+0xec>)
 8007278:	781b      	ldrb	r3, [r3, #0]
 800727a:	3301      	adds	r3, #1
 800727c:	b2da      	uxtb	r2, r3
 800727e:	4b18      	ldr	r3, [pc, #96]	; (80072e0 <HAL_GPIO_EXTI_Callback+0xec>)
 8007280:	701a      	strb	r2, [r3, #0]
          if(dcf77_int.mode==M77_Ready) dcf77_int.mode=M77_Wait4Sync;
 8007282:	4b16      	ldr	r3, [pc, #88]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	2b05      	cmp	r3, #5
 8007288:	d120      	bne.n	80072cc <HAL_GPIO_EXTI_Callback+0xd8>
 800728a:	4b14      	ldr	r3, [pc, #80]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 800728c:	2202      	movs	r2, #2
 800728e:	701a      	strb	r2, [r3, #0]
 8007290:	e01c      	b.n	80072cc <HAL_GPIO_EXTI_Callback+0xd8>
        }
        else dcf77_int.mode=M77_Error;
 8007292:	4b12      	ldr	r3, [pc, #72]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 8007294:	2206      	movs	r2, #6
 8007296:	701a      	strb	r2, [r3, #0]
        pos=0;
        dcf77_int.mode=M77_Wait4Time;
      }
      if((dcf77_int.mode==M77_Wait4Signal) || (dcf77_int.mode==M77_Error)) dcf77_int.mode=M77_Wait4Sync;
    }
}
 8007298:	e018      	b.n	80072cc <HAL_GPIO_EXTI_Callback+0xd8>
      dcf77_1ms_value=0;
 800729a:	4b0f      	ldr	r3, [pc, #60]	; (80072d8 <HAL_GPIO_EXTI_Callback+0xe4>)
 800729c:	2200      	movs	r2, #0
 800729e:	601a      	str	r2, [r3, #0]
      if(dcf77_int.mode==M77_SyncOk) {
 80072a0:	4b0e      	ldr	r3, [pc, #56]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 80072a2:	781b      	ldrb	r3, [r3, #0]
 80072a4:	2b03      	cmp	r3, #3
 80072a6:	d105      	bne.n	80072b4 <HAL_GPIO_EXTI_Callback+0xc0>
        pos=0;
 80072a8:	4b0d      	ldr	r3, [pc, #52]	; (80072e0 <HAL_GPIO_EXTI_Callback+0xec>)
 80072aa:	2200      	movs	r2, #0
 80072ac:	701a      	strb	r2, [r3, #0]
        dcf77_int.mode=M77_Wait4Time;
 80072ae:	4b0b      	ldr	r3, [pc, #44]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 80072b0:	2204      	movs	r2, #4
 80072b2:	701a      	strb	r2, [r3, #0]
      if((dcf77_int.mode==M77_Wait4Signal) || (dcf77_int.mode==M77_Error)) dcf77_int.mode=M77_Wait4Sync;
 80072b4:	4b09      	ldr	r3, [pc, #36]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d003      	beq.n	80072c4 <HAL_GPIO_EXTI_Callback+0xd0>
 80072bc:	4b07      	ldr	r3, [pc, #28]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	2b06      	cmp	r3, #6
 80072c2:	d103      	bne.n	80072cc <HAL_GPIO_EXTI_Callback+0xd8>
 80072c4:	4b05      	ldr	r3, [pc, #20]	; (80072dc <HAL_GPIO_EXTI_Callback+0xe8>)
 80072c6:	2202      	movs	r2, #2
 80072c8:	701a      	strb	r2, [r3, #0]
}
 80072ca:	e7ff      	b.n	80072cc <HAL_GPIO_EXTI_Callback+0xd8>
 80072cc:	46c0      	nop			; (mov r8, r8)
 80072ce:	46bd      	mov	sp, r7
 80072d0:	b004      	add	sp, #16
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	50000400 	.word	0x50000400
 80072d8:	20000048 	.word	0x20000048
 80072dc:	200004a4 	.word	0x200004a4
 80072e0:	20000051 	.word	0x20000051

080072e4 <led_init>:
static char led_active = 0;
static enum eLedColor eColor;
static enum eLedType eType;

void led_init(void)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b08c      	sub	sp, #48	; 0x30
 80072e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

  // GPIO Ports Clock Enable -------------------------------------------------
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80072ea:	4b52      	ldr	r3, [pc, #328]	; (8007434 <led_init+0x150>)
 80072ec:	4a51      	ldr	r2, [pc, #324]	; (8007434 <led_init+0x150>)
 80072ee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80072f0:	2101      	movs	r1, #1
 80072f2:	430a      	orrs	r2, r1
 80072f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80072f6:	4b4f      	ldr	r3, [pc, #316]	; (8007434 <led_init+0x150>)
 80072f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072fa:	2201      	movs	r2, #1
 80072fc:	4013      	ands	r3, r2
 80072fe:	60bb      	str	r3, [r7, #8]
 8007300:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007302:	4b4c      	ldr	r3, [pc, #304]	; (8007434 <led_init+0x150>)
 8007304:	4a4b      	ldr	r2, [pc, #300]	; (8007434 <led_init+0x150>)
 8007306:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007308:	2102      	movs	r1, #2
 800730a:	430a      	orrs	r2, r1
 800730c:	62da      	str	r2, [r3, #44]	; 0x2c
 800730e:	4b49      	ldr	r3, [pc, #292]	; (8007434 <led_init+0x150>)
 8007310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007312:	2202      	movs	r2, #2
 8007314:	4013      	ands	r3, r2
 8007316:	607b      	str	r3, [r7, #4]
 8007318:	687b      	ldr	r3, [r7, #4]

  // TIM 2 -------------------------------------------------------------------
  __HAL_RCC_TIM2_CLK_ENABLE();
 800731a:	4b46      	ldr	r3, [pc, #280]	; (8007434 <led_init+0x150>)
 800731c:	4a45      	ldr	r2, [pc, #276]	; (8007434 <led_init+0x150>)
 800731e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007320:	2101      	movs	r1, #1
 8007322:	430a      	orrs	r2, r1
 8007324:	639a      	str	r2, [r3, #56]	; 0x38

  // PWM Timer init  ---------------------------------------------------------
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 8007326:	4b44      	ldr	r3, [pc, #272]	; (8007438 <led_init+0x154>)
 8007328:	2280      	movs	r2, #128	; 0x80
 800732a:	05d2      	lsls	r2, r2, #23
 800732c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800732e:	4b42      	ldr	r3, [pc, #264]	; (8007438 <led_init+0x154>)
 8007330:	2200      	movs	r2, #0
 8007332:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007334:	4b40      	ldr	r3, [pc, #256]	; (8007438 <led_init+0x154>)
 8007336:	2200      	movs	r2, #0
 8007338:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = PERIOD;
 800733a:	4b3f      	ldr	r3, [pc, #252]	; (8007438 <led_init+0x154>)
 800733c:	4a3f      	ldr	r2, [pc, #252]	; (800743c <led_init+0x158>)
 800733e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007340:	4b3d      	ldr	r3, [pc, #244]	; (8007438 <led_init+0x154>)
 8007342:	2200      	movs	r2, #0
 8007344:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007346:	4b3c      	ldr	r3, [pc, #240]	; (8007438 <led_init+0x154>)
 8007348:	0018      	movs	r0, r3
 800734a:	f7fc ff3c 	bl	80041c6 <HAL_TIM_Base_Init>
 800734e:	1e03      	subs	r3, r0, #0
 8007350:	d004      	beq.n	800735c <led_init+0x78>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007352:	4b3b      	ldr	r3, [pc, #236]	; (8007440 <led_init+0x15c>)
 8007354:	2146      	movs	r1, #70	; 0x46
 8007356:	0018      	movs	r0, r3
 8007358:	f000 fe0c 	bl	8007f74 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800735c:	230c      	movs	r3, #12
 800735e:	18fb      	adds	r3, r7, r3
 8007360:	2260      	movs	r2, #96	; 0x60
 8007362:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8007364:	230c      	movs	r3, #12
 8007366:	18fb      	adds	r3, r7, r3
 8007368:	2200      	movs	r2, #0
 800736a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800736c:	230c      	movs	r3, #12
 800736e:	18fb      	adds	r3, r7, r3
 8007370:	2200      	movs	r2, #0
 8007372:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007374:	230c      	movs	r3, #12
 8007376:	18fb      	adds	r3, r7, r3
 8007378:	2200      	movs	r2, #0
 800737a:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800737c:	230c      	movs	r3, #12
 800737e:	18f9      	adds	r1, r7, r3
 8007380:	4b2d      	ldr	r3, [pc, #180]	; (8007438 <led_init+0x154>)
 8007382:	2200      	movs	r2, #0
 8007384:	0018      	movs	r0, r3
 8007386:	f7fd f88b 	bl	80044a0 <HAL_TIM_PWM_ConfigChannel>
 800738a:	1e03      	subs	r3, r0, #0
 800738c:	d004      	beq.n	8007398 <led_init+0xb4>
  {
    _Error_Handler(__FILE__, __LINE__);
 800738e:	4b2c      	ldr	r3, [pc, #176]	; (8007440 <led_init+0x15c>)
 8007390:	214f      	movs	r1, #79	; 0x4f
 8007392:	0018      	movs	r0, r3
 8007394:	f000 fdee 	bl	8007f74 <_Error_Handler>
  }

  sConfigOC.Pulse = 0;
 8007398:	230c      	movs	r3, #12
 800739a:	18fb      	adds	r3, r7, r3
 800739c:	2200      	movs	r2, #0
 800739e:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80073a0:	230c      	movs	r3, #12
 80073a2:	18f9      	adds	r1, r7, r3
 80073a4:	4b24      	ldr	r3, [pc, #144]	; (8007438 <led_init+0x154>)
 80073a6:	2204      	movs	r2, #4
 80073a8:	0018      	movs	r0, r3
 80073aa:	f7fd f879 	bl	80044a0 <HAL_TIM_PWM_ConfigChannel>
 80073ae:	1e03      	subs	r3, r0, #0
 80073b0:	d004      	beq.n	80073bc <led_init+0xd8>
  {
    _Error_Handler(__FILE__, __LINE__);
 80073b2:	4b23      	ldr	r3, [pc, #140]	; (8007440 <led_init+0x15c>)
 80073b4:	2155      	movs	r1, #85	; 0x55
 80073b6:	0018      	movs	r0, r3
 80073b8:	f000 fddc 	bl	8007f74 <_Error_Handler>

	 /**TIM2 GPIO Configuration
	 PA15     ------> TIM2_CH1
	 PB3     ------> TIM2_CH2
	 */
	 GPIO_InitStruct.Pin = LED_RED_PA15;
 80073bc:	231c      	movs	r3, #28
 80073be:	18fb      	adds	r3, r7, r3
 80073c0:	2280      	movs	r2, #128	; 0x80
 80073c2:	0212      	lsls	r2, r2, #8
 80073c4:	601a      	str	r2, [r3, #0]
	 GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073c6:	231c      	movs	r3, #28
 80073c8:	18fb      	adds	r3, r7, r3
 80073ca:	2202      	movs	r2, #2
 80073cc:	605a      	str	r2, [r3, #4]
	 GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80073ce:	231c      	movs	r3, #28
 80073d0:	18fb      	adds	r3, r7, r3
 80073d2:	2202      	movs	r2, #2
 80073d4:	609a      	str	r2, [r3, #8]
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073d6:	231c      	movs	r3, #28
 80073d8:	18fb      	adds	r3, r7, r3
 80073da:	2203      	movs	r2, #3
 80073dc:	60da      	str	r2, [r3, #12]
	 GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 80073de:	231c      	movs	r3, #28
 80073e0:	18fb      	adds	r3, r7, r3
 80073e2:	2205      	movs	r2, #5
 80073e4:	611a      	str	r2, [r3, #16]
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073e6:	231c      	movs	r3, #28
 80073e8:	18fa      	adds	r2, r7, r3
 80073ea:	23a0      	movs	r3, #160	; 0xa0
 80073ec:	05db      	lsls	r3, r3, #23
 80073ee:	0011      	movs	r1, r2
 80073f0:	0018      	movs	r0, r3
 80073f2:	f7fb fa8b 	bl	800290c <HAL_GPIO_Init>

	 GPIO_InitStruct.Pin = LED_GREEN_PB3;
 80073f6:	231c      	movs	r3, #28
 80073f8:	18fb      	adds	r3, r7, r3
 80073fa:	2208      	movs	r2, #8
 80073fc:	601a      	str	r2, [r3, #0]
	 GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073fe:	231c      	movs	r3, #28
 8007400:	18fb      	adds	r3, r7, r3
 8007402:	2202      	movs	r2, #2
 8007404:	605a      	str	r2, [r3, #4]
	 GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007406:	231c      	movs	r3, #28
 8007408:	18fb      	adds	r3, r7, r3
 800740a:	2202      	movs	r2, #2
 800740c:	609a      	str	r2, [r3, #8]
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800740e:	231c      	movs	r3, #28
 8007410:	18fb      	adds	r3, r7, r3
 8007412:	2203      	movs	r2, #3
 8007414:	60da      	str	r2, [r3, #12]
	 GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8007416:	231c      	movs	r3, #28
 8007418:	18fb      	adds	r3, r7, r3
 800741a:	2202      	movs	r2, #2
 800741c:	611a      	str	r2, [r3, #16]
	 HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800741e:	231c      	movs	r3, #28
 8007420:	18fb      	adds	r3, r7, r3
 8007422:	4a08      	ldr	r2, [pc, #32]	; (8007444 <led_init+0x160>)
 8007424:	0019      	movs	r1, r3
 8007426:	0010      	movs	r0, r2
 8007428:	f7fb fa70 	bl	800290c <HAL_GPIO_Init>
}
 800742c:	46c0      	nop			; (mov r8, r8)
 800742e:	46bd      	mov	sp, r7
 8007430:	b00c      	add	sp, #48	; 0x30
 8007432:	bd80      	pop	{r7, pc}
 8007434:	40021000 	.word	0x40021000
 8007438:	20000054 	.word	0x20000054
 800743c:	00007cff 	.word	0x00007cff
 8007440:	080091c4 	.word	0x080091c4
 8007444:	50000400 	.word	0x50000400

08007448 <led_start>:


void led_start()
{
 8007448:	b580      	push	{r7, lr}
 800744a:	af00      	add	r7, sp, #0
	led_stop();
 800744c:	f000 f832 	bl	80074b4 <led_stop>
	if(eColor==eRed||eColor==eOrange)
 8007450:	4b15      	ldr	r3, [pc, #84]	; (80074a8 <led_start+0x60>)
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	2b01      	cmp	r3, #1
 8007456:	d003      	beq.n	8007460 <led_start+0x18>
 8007458:	4b13      	ldr	r3, [pc, #76]	; (80074a8 <led_start+0x60>)
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	2b02      	cmp	r3, #2
 800745e:	d10b      	bne.n	8007478 <led_start+0x30>
	{
		if(HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)
 8007460:	4b12      	ldr	r3, [pc, #72]	; (80074ac <led_start+0x64>)
 8007462:	2100      	movs	r1, #0
 8007464:	0018      	movs	r0, r3
 8007466:	f7fc fef3 	bl	8004250 <HAL_TIM_PWM_Start>
 800746a:	1e03      	subs	r3, r0, #0
 800746c:	d004      	beq.n	8007478 <led_start+0x30>
		{
		  /* Starting Error */
			_Error_Handler(__FILE__, __LINE__);
 800746e:	4b10      	ldr	r3, [pc, #64]	; (80074b0 <led_start+0x68>)
 8007470:	2174      	movs	r1, #116	; 0x74
 8007472:	0018      	movs	r0, r3
 8007474:	f000 fd7e 	bl	8007f74 <_Error_Handler>
		}
	}

	if(eColor==eGreen||eColor==eOrange)
 8007478:	4b0b      	ldr	r3, [pc, #44]	; (80074a8 <led_start+0x60>)
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d003      	beq.n	8007488 <led_start+0x40>
 8007480:	4b09      	ldr	r3, [pc, #36]	; (80074a8 <led_start+0x60>)
 8007482:	781b      	ldrb	r3, [r3, #0]
 8007484:	2b02      	cmp	r3, #2
 8007486:	d10b      	bne.n	80074a0 <led_start+0x58>
	{
		if(HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2) != HAL_OK)
 8007488:	4b08      	ldr	r3, [pc, #32]	; (80074ac <led_start+0x64>)
 800748a:	2104      	movs	r1, #4
 800748c:	0018      	movs	r0, r3
 800748e:	f7fc fedf 	bl	8004250 <HAL_TIM_PWM_Start>
 8007492:	1e03      	subs	r3, r0, #0
 8007494:	d004      	beq.n	80074a0 <led_start+0x58>
		{
		  /* Starting Error */
		_Error_Handler(__FILE__, __LINE__);
 8007496:	4b06      	ldr	r3, [pc, #24]	; (80074b0 <led_start+0x68>)
 8007498:	217d      	movs	r1, #125	; 0x7d
 800749a:	0018      	movs	r0, r3
 800749c:	f000 fd6a 	bl	8007f74 <_Error_Handler>
		}
	}
}
 80074a0:	46c0      	nop			; (mov r8, r8)
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	46c0      	nop			; (mov r8, r8)
 80074a8:	2000008d 	.word	0x2000008d
 80074ac:	20000054 	.word	0x20000054
 80074b0:	080091c4 	.word	0x080091c4

080074b4 <led_stop>:

void led_stop()
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	af00      	add	r7, sp, #0
	if(HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1) != HAL_OK)
 80074b8:	4b0d      	ldr	r3, [pc, #52]	; (80074f0 <led_stop+0x3c>)
 80074ba:	2100      	movs	r1, #0
 80074bc:	0018      	movs	r0, r3
 80074be:	f7fc fee1 	bl	8004284 <HAL_TIM_PWM_Stop>
 80074c2:	1e03      	subs	r3, r0, #0
 80074c4:	d004      	beq.n	80074d0 <led_stop+0x1c>
	{
	  /* Starting Error */
		_Error_Handler(__FILE__, __LINE__);
 80074c6:	4b0b      	ldr	r3, [pc, #44]	; (80074f4 <led_stop+0x40>)
 80074c8:	2187      	movs	r1, #135	; 0x87
 80074ca:	0018      	movs	r0, r3
 80074cc:	f000 fd52 	bl	8007f74 <_Error_Handler>
	}

	if(HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2) != HAL_OK)
 80074d0:	4b07      	ldr	r3, [pc, #28]	; (80074f0 <led_stop+0x3c>)
 80074d2:	2104      	movs	r1, #4
 80074d4:	0018      	movs	r0, r3
 80074d6:	f7fc fed5 	bl	8004284 <HAL_TIM_PWM_Stop>
 80074da:	1e03      	subs	r3, r0, #0
 80074dc:	d004      	beq.n	80074e8 <led_stop+0x34>
	{
	  /* Starting Error */
	_Error_Handler(__FILE__, __LINE__);
 80074de:	4b05      	ldr	r3, [pc, #20]	; (80074f4 <led_stop+0x40>)
 80074e0:	218d      	movs	r1, #141	; 0x8d
 80074e2:	0018      	movs	r0, r3
 80074e4:	f000 fd46 	bl	8007f74 <_Error_Handler>
	}
}
 80074e8:	46c0      	nop			; (mov r8, r8)
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	46c0      	nop			; (mov r8, r8)
 80074f0:	20000054 	.word	0x20000054
 80074f4:	080091c4 	.word	0x080091c4

080074f8 <led_change_color>:

void led_change_color(uint8_t red_percent, uint8_t green_percent)
{
 80074f8:	b590      	push	{r4, r7, lr}
 80074fa:	b089      	sub	sp, #36	; 0x24
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	0002      	movs	r2, r0
 8007500:	1dfb      	adds	r3, r7, #7
 8007502:	701a      	strb	r2, [r3, #0]
 8007504:	1dbb      	adds	r3, r7, #6
 8007506:	1c0a      	adds	r2, r1, #0
 8007508:	701a      	strb	r2, [r3, #0]
	TIM_OC_InitTypeDef sConfigOC;

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800750a:	230c      	movs	r3, #12
 800750c:	18fb      	adds	r3, r7, r3
 800750e:	2260      	movs	r2, #96	; 0x60
 8007510:	601a      	str	r2, [r3, #0]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007512:	230c      	movs	r3, #12
 8007514:	18fb      	adds	r3, r7, r3
 8007516:	2200      	movs	r2, #0
 8007518:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800751a:	230c      	movs	r3, #12
 800751c:	18fb      	adds	r3, r7, r3
 800751e:	2200      	movs	r2, #0
 8007520:	60da      	str	r2, [r3, #12]

	float period = PERIOD;
 8007522:	4b36      	ldr	r3, [pc, #216]	; (80075fc <led_change_color+0x104>)
 8007524:	61fb      	str	r3, [r7, #28]

	if(eColor==eRed||eColor==eOrange)
 8007526:	4b36      	ldr	r3, [pc, #216]	; (8007600 <led_change_color+0x108>)
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	2b01      	cmp	r3, #1
 800752c:	d003      	beq.n	8007536 <led_change_color+0x3e>
 800752e:	4b34      	ldr	r3, [pc, #208]	; (8007600 <led_change_color+0x108>)
 8007530:	781b      	ldrb	r3, [r3, #0]
 8007532:	2b02      	cmp	r3, #2
 8007534:	d129      	bne.n	800758a <led_change_color+0x92>
	{
		// LED RED
		sConfigOC.Pulse = (period * (float) red_percent) / 100.0;
 8007536:	1dfb      	adds	r3, r7, #7
 8007538:	781b      	ldrb	r3, [r3, #0]
 800753a:	0018      	movs	r0, r3
 800753c:	f7f8 ffae 	bl	800049c <__aeabi_ui2f>
 8007540:	1c03      	adds	r3, r0, #0
 8007542:	69f9      	ldr	r1, [r7, #28]
 8007544:	1c18      	adds	r0, r3, #0
 8007546:	f7f8 fe89 	bl	800025c <__aeabi_fmul>
 800754a:	1c03      	adds	r3, r0, #0
 800754c:	1c18      	adds	r0, r3, #0
 800754e:	f7f9 fe69 	bl	8001224 <__aeabi_f2d>
 8007552:	2200      	movs	r2, #0
 8007554:	4b2b      	ldr	r3, [pc, #172]	; (8007604 <led_change_color+0x10c>)
 8007556:	f7f8 ffe7 	bl	8000528 <__aeabi_ddiv>
 800755a:	0003      	movs	r3, r0
 800755c:	000c      	movs	r4, r1
 800755e:	0018      	movs	r0, r3
 8007560:	0021      	movs	r1, r4
 8007562:	f7f8 fe5d 	bl	8000220 <__aeabi_d2uiz>
 8007566:	0002      	movs	r2, r0
 8007568:	230c      	movs	r3, #12
 800756a:	18fb      	adds	r3, r7, r3
 800756c:	605a      	str	r2, [r3, #4]
		if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800756e:	230c      	movs	r3, #12
 8007570:	18f9      	adds	r1, r7, r3
 8007572:	4b25      	ldr	r3, [pc, #148]	; (8007608 <led_change_color+0x110>)
 8007574:	2200      	movs	r2, #0
 8007576:	0018      	movs	r0, r3
 8007578:	f7fc ff92 	bl	80044a0 <HAL_TIM_PWM_ConfigChannel>
 800757c:	1e03      	subs	r3, r0, #0
 800757e:	d004      	beq.n	800758a <led_change_color+0x92>
		{
			_Error_Handler(__FILE__, __LINE__);
 8007580:	4b22      	ldr	r3, [pc, #136]	; (800760c <led_change_color+0x114>)
 8007582:	21a1      	movs	r1, #161	; 0xa1
 8007584:	0018      	movs	r0, r3
 8007586:	f000 fcf5 	bl	8007f74 <_Error_Handler>
		}
	}

	if(eColor==eGreen||eColor==eOrange)
 800758a:	4b1d      	ldr	r3, [pc, #116]	; (8007600 <led_change_color+0x108>)
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d003      	beq.n	800759a <led_change_color+0xa2>
 8007592:	4b1b      	ldr	r3, [pc, #108]	; (8007600 <led_change_color+0x108>)
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	2b02      	cmp	r3, #2
 8007598:	d129      	bne.n	80075ee <led_change_color+0xf6>
	{
		// LED GREEN
		sConfigOC.Pulse = (period * (float) green_percent) / 100.0;
 800759a:	1dbb      	adds	r3, r7, #6
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	0018      	movs	r0, r3
 80075a0:	f7f8 ff7c 	bl	800049c <__aeabi_ui2f>
 80075a4:	1c03      	adds	r3, r0, #0
 80075a6:	69f9      	ldr	r1, [r7, #28]
 80075a8:	1c18      	adds	r0, r3, #0
 80075aa:	f7f8 fe57 	bl	800025c <__aeabi_fmul>
 80075ae:	1c03      	adds	r3, r0, #0
 80075b0:	1c18      	adds	r0, r3, #0
 80075b2:	f7f9 fe37 	bl	8001224 <__aeabi_f2d>
 80075b6:	2200      	movs	r2, #0
 80075b8:	4b12      	ldr	r3, [pc, #72]	; (8007604 <led_change_color+0x10c>)
 80075ba:	f7f8 ffb5 	bl	8000528 <__aeabi_ddiv>
 80075be:	0003      	movs	r3, r0
 80075c0:	000c      	movs	r4, r1
 80075c2:	0018      	movs	r0, r3
 80075c4:	0021      	movs	r1, r4
 80075c6:	f7f8 fe2b 	bl	8000220 <__aeabi_d2uiz>
 80075ca:	0002      	movs	r2, r0
 80075cc:	230c      	movs	r3, #12
 80075ce:	18fb      	adds	r3, r7, r3
 80075d0:	605a      	str	r2, [r3, #4]
		if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80075d2:	230c      	movs	r3, #12
 80075d4:	18f9      	adds	r1, r7, r3
 80075d6:	4b0c      	ldr	r3, [pc, #48]	; (8007608 <led_change_color+0x110>)
 80075d8:	2204      	movs	r2, #4
 80075da:	0018      	movs	r0, r3
 80075dc:	f7fc ff60 	bl	80044a0 <HAL_TIM_PWM_ConfigChannel>
 80075e0:	1e03      	subs	r3, r0, #0
 80075e2:	d004      	beq.n	80075ee <led_change_color+0xf6>
		{
			_Error_Handler(__FILE__, __LINE__);
 80075e4:	4b09      	ldr	r3, [pc, #36]	; (800760c <led_change_color+0x114>)
 80075e6:	21ab      	movs	r1, #171	; 0xab
 80075e8:	0018      	movs	r0, r3
 80075ea:	f000 fcc3 	bl	8007f74 <_Error_Handler>
		}
	}

	led_start();
 80075ee:	f7ff ff2b 	bl	8007448 <led_start>
}
 80075f2:	46c0      	nop			; (mov r8, r8)
 80075f4:	46bd      	mov	sp, r7
 80075f6:	b009      	add	sp, #36	; 0x24
 80075f8:	bd90      	pop	{r4, r7, pc}
 80075fa:	46c0      	nop			; (mov r8, r8)
 80075fc:	46f9fe00 	.word	0x46f9fe00
 8007600:	2000008d 	.word	0x2000008d
 8007604:	40590000 	.word	0x40590000
 8007608:	20000054 	.word	0x20000054
 800760c:	080091c4 	.word	0x080091c4

08007610 <led_enable>:
		led_change_color(htim, (uint8_t) red_percent_actual, (uint8_t) green_percent_actual);
		HAL_Delay(1); // 1ms steps
	}
} */
void led_enable(enum eLedType eLType, enum eLedColor eLColor)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b082      	sub	sp, #8
 8007614:	af00      	add	r7, sp, #0
 8007616:	0002      	movs	r2, r0
 8007618:	1dfb      	adds	r3, r7, #7
 800761a:	701a      	strb	r2, [r3, #0]
 800761c:	1dbb      	adds	r3, r7, #6
 800761e:	1c0a      	adds	r2, r1, #0
 8007620:	701a      	strb	r2, [r3, #0]
	led_active = 1;
 8007622:	4b16      	ldr	r3, [pc, #88]	; (800767c <led_enable+0x6c>)
 8007624:	2201      	movs	r2, #1
 8007626:	701a      	strb	r2, [r3, #0]
	eType = eLType;
 8007628:	4b15      	ldr	r3, [pc, #84]	; (8007680 <led_enable+0x70>)
 800762a:	1dfa      	adds	r2, r7, #7
 800762c:	7812      	ldrb	r2, [r2, #0]
 800762e:	701a      	strb	r2, [r3, #0]
	eColor = eLColor;
 8007630:	4b14      	ldr	r3, [pc, #80]	; (8007684 <led_enable+0x74>)
 8007632:	1dba      	adds	r2, r7, #6
 8007634:	7812      	ldrb	r2, [r2, #0]
 8007636:	701a      	strb	r2, [r3, #0]

	// Led steady operated
	if(eType == eSteady)
 8007638:	4b11      	ldr	r3, [pc, #68]	; (8007680 <led_enable+0x70>)
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d119      	bne.n	8007674 <led_enable+0x64>
	{
		if(eColor==eGreen) led_change_color(0, 100);
 8007640:	4b10      	ldr	r3, [pc, #64]	; (8007684 <led_enable+0x74>)
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d104      	bne.n	8007652 <led_enable+0x42>
 8007648:	2164      	movs	r1, #100	; 0x64
 800764a:	2000      	movs	r0, #0
 800764c:	f7ff ff54 	bl	80074f8 <led_change_color>
		else if(eColor==eRed) led_change_color(100, 0);
		else if(eColor==eOrange) led_change_color(100, 100);
	}
}
 8007650:	e010      	b.n	8007674 <led_enable+0x64>
		else if(eColor==eRed) led_change_color(100, 0);
 8007652:	4b0c      	ldr	r3, [pc, #48]	; (8007684 <led_enable+0x74>)
 8007654:	781b      	ldrb	r3, [r3, #0]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d104      	bne.n	8007664 <led_enable+0x54>
 800765a:	2100      	movs	r1, #0
 800765c:	2064      	movs	r0, #100	; 0x64
 800765e:	f7ff ff4b 	bl	80074f8 <led_change_color>
}
 8007662:	e007      	b.n	8007674 <led_enable+0x64>
		else if(eColor==eOrange) led_change_color(100, 100);
 8007664:	4b07      	ldr	r3, [pc, #28]	; (8007684 <led_enable+0x74>)
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	2b02      	cmp	r3, #2
 800766a:	d103      	bne.n	8007674 <led_enable+0x64>
 800766c:	2164      	movs	r1, #100	; 0x64
 800766e:	2064      	movs	r0, #100	; 0x64
 8007670:	f7ff ff42 	bl	80074f8 <led_change_color>
}
 8007674:	46c0      	nop			; (mov r8, r8)
 8007676:	46bd      	mov	sp, r7
 8007678:	b002      	add	sp, #8
 800767a:	bd80      	pop	{r7, pc}
 800767c:	2000008c 	.word	0x2000008c
 8007680:	2000008e 	.word	0x2000008e
 8007684:	2000008d 	.word	0x2000008d

08007688 <led_disable>:

void led_disable(void)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	af00      	add	r7, sp, #0
	led_active = 0;
 800768c:	4b03      	ldr	r3, [pc, #12]	; (800769c <led_disable+0x14>)
 800768e:	2200      	movs	r2, #0
 8007690:	701a      	strb	r2, [r3, #0]
	led_stop();
 8007692:	f7ff ff0f 	bl	80074b4 <led_stop>
}
 8007696:	46c0      	nop			; (mov r8, r8)
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}
 800769c:	2000008c 	.word	0x2000008c

080076a0 <LED_ProcessIT>:

// will be called every 1 ms
void LED_ProcessIT(void)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	af00      	add	r7, sp, #0
	static int i=0;
	static int cnt=0;
	static char flag_10ms;
	static char direction=1;

	if(led_active && eType == eFlash)
 80076a4:	4b42      	ldr	r3, [pc, #264]	; (80077b0 <LED_ProcessIT+0x110>)
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d100      	bne.n	80076ae <LED_ProcessIT+0xe>
 80076ac:	e06f      	b.n	800778e <LED_ProcessIT+0xee>
 80076ae:	4b41      	ldr	r3, [pc, #260]	; (80077b4 <LED_ProcessIT+0x114>)
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d000      	beq.n	80076b8 <LED_ProcessIT+0x18>
 80076b6:	e06a      	b.n	800778e <LED_ProcessIT+0xee>
	{
		cnt++;
 80076b8:	4b3f      	ldr	r3, [pc, #252]	; (80077b8 <LED_ProcessIT+0x118>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	1c5a      	adds	r2, r3, #1
 80076be:	4b3e      	ldr	r3, [pc, #248]	; (80077b8 <LED_ProcessIT+0x118>)
 80076c0:	601a      	str	r2, [r3, #0]
		if(cnt>=15) // changed to 15ms flags
 80076c2:	4b3d      	ldr	r3, [pc, #244]	; (80077b8 <LED_ProcessIT+0x118>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2b0e      	cmp	r3, #14
 80076c8:	dd06      	ble.n	80076d8 <LED_ProcessIT+0x38>
		{
			flag_10ms = 1;
 80076ca:	4b3c      	ldr	r3, [pc, #240]	; (80077bc <LED_ProcessIT+0x11c>)
 80076cc:	2201      	movs	r2, #1
 80076ce:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 80076d0:	4b39      	ldr	r3, [pc, #228]	; (80077b8 <LED_ProcessIT+0x118>)
 80076d2:	2200      	movs	r2, #0
 80076d4:	601a      	str	r2, [r3, #0]
 80076d6:	e002      	b.n	80076de <LED_ProcessIT+0x3e>
		}
		else
		{
			flag_10ms = 0;
 80076d8:	4b38      	ldr	r3, [pc, #224]	; (80077bc <LED_ProcessIT+0x11c>)
 80076da:	2200      	movs	r2, #0
 80076dc:	701a      	strb	r2, [r3, #0]
		}

		if(flag_10ms && led_active)
 80076de:	4b37      	ldr	r3, [pc, #220]	; (80077bc <LED_ProcessIT+0x11c>)
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d060      	beq.n	80077a8 <LED_ProcessIT+0x108>
 80076e6:	4b32      	ldr	r3, [pc, #200]	; (80077b0 <LED_ProcessIT+0x110>)
 80076e8:	781b      	ldrb	r3, [r3, #0]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d05c      	beq.n	80077a8 <LED_ProcessIT+0x108>
		{
			if(direction==1)
 80076ee:	4b34      	ldr	r3, [pc, #208]	; (80077c0 <LED_ProcessIT+0x120>)
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d112      	bne.n	800771c <LED_ProcessIT+0x7c>
			{
				if(i<100) i++;
 80076f6:	4b33      	ldr	r3, [pc, #204]	; (80077c4 <LED_ProcessIT+0x124>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2b63      	cmp	r3, #99	; 0x63
 80076fc:	dc05      	bgt.n	800770a <LED_ProcessIT+0x6a>
 80076fe:	4b31      	ldr	r3, [pc, #196]	; (80077c4 <LED_ProcessIT+0x124>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	1c5a      	adds	r2, r3, #1
 8007704:	4b2f      	ldr	r3, [pc, #188]	; (80077c4 <LED_ProcessIT+0x124>)
 8007706:	601a      	str	r2, [r3, #0]
 8007708:	e01a      	b.n	8007740 <LED_ProcessIT+0xa0>
				else
				{
					i--;
 800770a:	4b2e      	ldr	r3, [pc, #184]	; (80077c4 <LED_ProcessIT+0x124>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	1e5a      	subs	r2, r3, #1
 8007710:	4b2c      	ldr	r3, [pc, #176]	; (80077c4 <LED_ProcessIT+0x124>)
 8007712:	601a      	str	r2, [r3, #0]
					direction=0;
 8007714:	4b2a      	ldr	r3, [pc, #168]	; (80077c0 <LED_ProcessIT+0x120>)
 8007716:	2200      	movs	r2, #0
 8007718:	701a      	strb	r2, [r3, #0]
 800771a:	e011      	b.n	8007740 <LED_ProcessIT+0xa0>
				}
			}
			else
			{
				if(i>0) i--;
 800771c:	4b29      	ldr	r3, [pc, #164]	; (80077c4 <LED_ProcessIT+0x124>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	dd05      	ble.n	8007730 <LED_ProcessIT+0x90>
 8007724:	4b27      	ldr	r3, [pc, #156]	; (80077c4 <LED_ProcessIT+0x124>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	1e5a      	subs	r2, r3, #1
 800772a:	4b26      	ldr	r3, [pc, #152]	; (80077c4 <LED_ProcessIT+0x124>)
 800772c:	601a      	str	r2, [r3, #0]
 800772e:	e007      	b.n	8007740 <LED_ProcessIT+0xa0>
				else
				{
					i++;
 8007730:	4b24      	ldr	r3, [pc, #144]	; (80077c4 <LED_ProcessIT+0x124>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	1c5a      	adds	r2, r3, #1
 8007736:	4b23      	ldr	r3, [pc, #140]	; (80077c4 <LED_ProcessIT+0x124>)
 8007738:	601a      	str	r2, [r3, #0]
					direction=1;
 800773a:	4b21      	ldr	r3, [pc, #132]	; (80077c0 <LED_ProcessIT+0x120>)
 800773c:	2201      	movs	r2, #1
 800773e:	701a      	strb	r2, [r3, #0]
				}
			}

			if(eColor==eGreen) led_change_color(0, i);
 8007740:	4b21      	ldr	r3, [pc, #132]	; (80077c8 <LED_ProcessIT+0x128>)
 8007742:	781b      	ldrb	r3, [r3, #0]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d107      	bne.n	8007758 <LED_ProcessIT+0xb8>
 8007748:	4b1e      	ldr	r3, [pc, #120]	; (80077c4 <LED_ProcessIT+0x124>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	b2db      	uxtb	r3, r3
 800774e:	0019      	movs	r1, r3
 8007750:	2000      	movs	r0, #0
 8007752:	f7ff fed1 	bl	80074f8 <led_change_color>
		if(flag_10ms && led_active)
 8007756:	e027      	b.n	80077a8 <LED_ProcessIT+0x108>
			else if(eColor==eRed) led_change_color(i, 0);
 8007758:	4b1b      	ldr	r3, [pc, #108]	; (80077c8 <LED_ProcessIT+0x128>)
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	2b01      	cmp	r3, #1
 800775e:	d107      	bne.n	8007770 <LED_ProcessIT+0xd0>
 8007760:	4b18      	ldr	r3, [pc, #96]	; (80077c4 <LED_ProcessIT+0x124>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	b2db      	uxtb	r3, r3
 8007766:	2100      	movs	r1, #0
 8007768:	0018      	movs	r0, r3
 800776a:	f7ff fec5 	bl	80074f8 <led_change_color>
		if(flag_10ms && led_active)
 800776e:	e01b      	b.n	80077a8 <LED_ProcessIT+0x108>
			else if(eColor==eOrange) led_change_color(i, i);
 8007770:	4b15      	ldr	r3, [pc, #84]	; (80077c8 <LED_ProcessIT+0x128>)
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	2b02      	cmp	r3, #2
 8007776:	d117      	bne.n	80077a8 <LED_ProcessIT+0x108>
 8007778:	4b12      	ldr	r3, [pc, #72]	; (80077c4 <LED_ProcessIT+0x124>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	b2da      	uxtb	r2, r3
 800777e:	4b11      	ldr	r3, [pc, #68]	; (80077c4 <LED_ProcessIT+0x124>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	b2db      	uxtb	r3, r3
 8007784:	0019      	movs	r1, r3
 8007786:	0010      	movs	r0, r2
 8007788:	f7ff feb6 	bl	80074f8 <led_change_color>
		if(flag_10ms && led_active)
 800778c:	e00c      	b.n	80077a8 <LED_ProcessIT+0x108>
		}
	}
	else
	{
		i=0;
 800778e:	4b0d      	ldr	r3, [pc, #52]	; (80077c4 <LED_ProcessIT+0x124>)
 8007790:	2200      	movs	r2, #0
 8007792:	601a      	str	r2, [r3, #0]
		cnt=0;
 8007794:	4b08      	ldr	r3, [pc, #32]	; (80077b8 <LED_ProcessIT+0x118>)
 8007796:	2200      	movs	r2, #0
 8007798:	601a      	str	r2, [r3, #0]
		direction=0;
 800779a:	4b09      	ldr	r3, [pc, #36]	; (80077c0 <LED_ProcessIT+0x120>)
 800779c:	2200      	movs	r2, #0
 800779e:	701a      	strb	r2, [r3, #0]
		flag_10ms=0;
 80077a0:	4b06      	ldr	r3, [pc, #24]	; (80077bc <LED_ProcessIT+0x11c>)
 80077a2:	2200      	movs	r2, #0
 80077a4:	701a      	strb	r2, [r3, #0]
	}
}
 80077a6:	e000      	b.n	80077aa <LED_ProcessIT+0x10a>
		if(flag_10ms && led_active)
 80077a8:	46c0      	nop			; (mov r8, r8)
}
 80077aa:	46c0      	nop			; (mov r8, r8)
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	2000008c 	.word	0x2000008c
 80077b4:	2000008e 	.word	0x2000008e
 80077b8:	20000090 	.word	0x20000090
 80077bc:	20000094 	.word	0x20000094
 80077c0:	20000000 	.word	0x20000000
 80077c4:	20000098 	.word	0x20000098
 80077c8:	2000008d 	.word	0x2000008d

080077cc <main>:
void MX_TSC_Init(void);
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                

int main(void)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b092      	sub	sp, #72	; 0x48
 80077d0:	af00      	add	r7, sp, #0
	/* Variables declaration---------------------------------------------------*/
	RTC_DateTypeDef date;
	char printerContent[12] = {0};
 80077d2:	2338      	movs	r3, #56	; 0x38
 80077d4:	18fb      	adds	r3, r7, r3
 80077d6:	0018      	movs	r0, r3
 80077d8:	230c      	movs	r3, #12
 80077da:	001a      	movs	r2, r3
 80077dc:	2100      	movs	r1, #0
 80077de:	f001 fc91 	bl	8009104 <memset>
	char help;

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80077e2:	f7f9 fecd 	bl	8001580 <HAL_Init>

	// Set Clock
	SystemClock_Awake();
 80077e6:	f000 fa47 	bl	8007c78 <SystemClock_Awake>

	// Init RTC
	rtc_init();
 80077ea:	f001 f94d 	bl	8008a88 <rtc_init>

	// STATE MACHINE
	switch(state)
 80077ee:	4beb      	ldr	r3, [pc, #940]	; (8007b9c <main+0x3d0>)
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	2b04      	cmp	r3, #4
 80077f4:	d900      	bls.n	80077f8 <main+0x2c>
 80077f6:	e1f8      	b.n	8007bea <main+0x41e>
 80077f8:	009a      	lsls	r2, r3, #2
 80077fa:	4be9      	ldr	r3, [pc, #932]	; (8007ba0 <main+0x3d4>)
 80077fc:	18d3      	adds	r3, r2, r3
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	469f      	mov	pc, r3
	{
		case eAwake:
			maintimer_sec = 0;
 8007802:	4be8      	ldr	r3, [pc, #928]	; (8007ba4 <main+0x3d8>)
 8007804:	2200      	movs	r2, #0
 8007806:	601a      	str	r2, [r3, #0]
			power_init();
 8007808:	f000 fbba 	bl	8007f80 <power_init>
			tp_power_on();
 800780c:	f000 fbe2 	bl	8007fd4 <tp_power_on>
			led_init();
 8007810:	f7ff fd68 	bl	80072e4 <led_init>
			MX_TSC_Init();
 8007814:	f000 fb64 	bl	8007ee0 <MX_TSC_Init>
			tsl_user_Init();
 8007818:	f001 fb72 	bl	8008f00 <tsl_user_Init>

			led_enable(eSteady,eGreen);
 800781c:	2100      	movs	r1, #0
 800781e:	2000      	movs	r0, #0
 8007820:	f7ff fef6 	bl	8007610 <led_enable>

			while(LINEAR_DETECT==0)
 8007824:	e012      	b.n	800784c <main+0x80>
			{
				tsl_user_Exec();
 8007826:	f001 fb7f 	bl	8008f28 <tsl_user_Exec>
				if(maintimer_sec>= 30)
 800782a:	4bde      	ldr	r3, [pc, #888]	; (8007ba4 <main+0x3d8>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2b1d      	cmp	r3, #29
 8007830:	d903      	bls.n	800783a <main+0x6e>
				{
					state = eSleep;
 8007832:	4bda      	ldr	r3, [pc, #872]	; (8007b9c <main+0x3d0>)
 8007834:	2201      	movs	r2, #1
 8007836:	701a      	strb	r2, [r3, #0]
					break;
 8007838:	e00e      	b.n	8007858 <main+0x8c>
				}
				if(LINEAR_DETECT!=0)
 800783a:	4bdb      	ldr	r3, [pc, #876]	; (8007ba8 <main+0x3dc>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	2b0a      	cmp	r3, #10
 8007842:	d103      	bne.n	800784c <main+0x80>
				{
					state = ePrint;
 8007844:	4bd5      	ldr	r3, [pc, #852]	; (8007b9c <main+0x3d0>)
 8007846:	2204      	movs	r2, #4
 8007848:	701a      	strb	r2, [r3, #0]
					break;
 800784a:	e005      	b.n	8007858 <main+0x8c>
			while(LINEAR_DETECT==0)
 800784c:	4bd6      	ldr	r3, [pc, #856]	; (8007ba8 <main+0x3dc>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	2b0a      	cmp	r3, #10
 8007854:	d1e7      	bne.n	8007826 <main+0x5a>
				}

			}
			break;
 8007856:	e1cd      	b.n	8007bf4 <main+0x428>
 8007858:	e1cc      	b.n	8007bf4 <main+0x428>

		case ePrint:

			maintimer_sec = 0;
 800785a:	4bd2      	ldr	r3, [pc, #840]	; (8007ba4 <main+0x3d8>)
 800785c:	2200      	movs	r2, #0
 800785e:	601a      	str	r2, [r3, #0]
			power_init();
 8007860:	f000 fb8e 	bl	8007f80 <power_init>
			tp_power_on();
 8007864:	f000 fbb6 	bl	8007fd4 <tp_power_on>
			led_init();
 8007868:	f7ff fd3c 	bl	80072e4 <led_init>
			printer_init();
 800786c:	f000 fc2c 	bl	80080c8 <printer_init>

			mot_power_on();
 8007870:	f000 fbca 	bl	8008008 <mot_power_on>

			led_enable(eFlash,eGreen);
 8007874:	2100      	movs	r1, #0
 8007876:	2001      	movs	r0, #1
 8007878:	f7ff feca 	bl	8007610 <led_enable>

			date = rtc_get_date();
 800787c:	f001 f972 	bl	8008b64 <rtc_get_date>
 8007880:	0003      	movs	r3, r0
 8007882:	001a      	movs	r2, r3
 8007884:	2344      	movs	r3, #68	; 0x44
 8007886:	18fb      	adds	r3, r7, r3
 8007888:	601a      	str	r2, [r3, #0]

			help = date.Date/10;
 800788a:	2344      	movs	r3, #68	; 0x44
 800788c:	18fb      	adds	r3, r7, r3
 800788e:	789b      	ldrb	r3, [r3, #2]
 8007890:	210a      	movs	r1, #10
 8007892:	0018      	movs	r0, r3
 8007894:	f7f8 fc38 	bl	8000108 <__udivsi3>
 8007898:	0003      	movs	r3, r0
 800789a:	b2da      	uxtb	r2, r3
 800789c:	2337      	movs	r3, #55	; 0x37
 800789e:	18fb      	adds	r3, r7, r3
 80078a0:	701a      	strb	r2, [r3, #0]
			itoa(help,&help,10);
 80078a2:	2337      	movs	r3, #55	; 0x37
 80078a4:	18fb      	adds	r3, r7, r3
 80078a6:	781b      	ldrb	r3, [r3, #0]
 80078a8:	0018      	movs	r0, r3
 80078aa:	2337      	movs	r3, #55	; 0x37
 80078ac:	18fb      	adds	r3, r7, r3
 80078ae:	220a      	movs	r2, #10
 80078b0:	0019      	movs	r1, r3
 80078b2:	f001 fc23 	bl	80090fc <itoa>
			printerContent[1] = help;
 80078b6:	2337      	movs	r3, #55	; 0x37
 80078b8:	18fb      	adds	r3, r7, r3
 80078ba:	781a      	ldrb	r2, [r3, #0]
 80078bc:	2338      	movs	r3, #56	; 0x38
 80078be:	18fb      	adds	r3, r7, r3
 80078c0:	705a      	strb	r2, [r3, #1]

			help = date.Date%10;
 80078c2:	2344      	movs	r3, #68	; 0x44
 80078c4:	18fb      	adds	r3, r7, r3
 80078c6:	789b      	ldrb	r3, [r3, #2]
 80078c8:	210a      	movs	r1, #10
 80078ca:	0018      	movs	r0, r3
 80078cc:	f7f8 fca2 	bl	8000214 <__aeabi_uidivmod>
 80078d0:	000b      	movs	r3, r1
 80078d2:	b2da      	uxtb	r2, r3
 80078d4:	2337      	movs	r3, #55	; 0x37
 80078d6:	18fb      	adds	r3, r7, r3
 80078d8:	701a      	strb	r2, [r3, #0]
			itoa(help,&help,10);
 80078da:	2337      	movs	r3, #55	; 0x37
 80078dc:	18fb      	adds	r3, r7, r3
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	0018      	movs	r0, r3
 80078e2:	2337      	movs	r3, #55	; 0x37
 80078e4:	18fb      	adds	r3, r7, r3
 80078e6:	220a      	movs	r2, #10
 80078e8:	0019      	movs	r1, r3
 80078ea:	f001 fc07 	bl	80090fc <itoa>
			printerContent[2] = help;
 80078ee:	2337      	movs	r3, #55	; 0x37
 80078f0:	18fb      	adds	r3, r7, r3
 80078f2:	781a      	ldrb	r2, [r3, #0]
 80078f4:	2338      	movs	r3, #56	; 0x38
 80078f6:	18fb      	adds	r3, r7, r3
 80078f8:	709a      	strb	r2, [r3, #2]

			printerContent[3] = "-";
 80078fa:	4bac      	ldr	r3, [pc, #688]	; (8007bac <main+0x3e0>)
 80078fc:	b2da      	uxtb	r2, r3
 80078fe:	2338      	movs	r3, #56	; 0x38
 8007900:	18fb      	adds	r3, r7, r3
 8007902:	70da      	strb	r2, [r3, #3]

			help = date.Month/10;
 8007904:	2344      	movs	r3, #68	; 0x44
 8007906:	18fb      	adds	r3, r7, r3
 8007908:	785b      	ldrb	r3, [r3, #1]
 800790a:	210a      	movs	r1, #10
 800790c:	0018      	movs	r0, r3
 800790e:	f7f8 fbfb 	bl	8000108 <__udivsi3>
 8007912:	0003      	movs	r3, r0
 8007914:	b2da      	uxtb	r2, r3
 8007916:	2337      	movs	r3, #55	; 0x37
 8007918:	18fb      	adds	r3, r7, r3
 800791a:	701a      	strb	r2, [r3, #0]
			itoa(help,&help,10);
 800791c:	2337      	movs	r3, #55	; 0x37
 800791e:	18fb      	adds	r3, r7, r3
 8007920:	781b      	ldrb	r3, [r3, #0]
 8007922:	0018      	movs	r0, r3
 8007924:	2337      	movs	r3, #55	; 0x37
 8007926:	18fb      	adds	r3, r7, r3
 8007928:	220a      	movs	r2, #10
 800792a:	0019      	movs	r1, r3
 800792c:	f001 fbe6 	bl	80090fc <itoa>
			printerContent[4] = help;
 8007930:	2337      	movs	r3, #55	; 0x37
 8007932:	18fb      	adds	r3, r7, r3
 8007934:	781a      	ldrb	r2, [r3, #0]
 8007936:	2338      	movs	r3, #56	; 0x38
 8007938:	18fb      	adds	r3, r7, r3
 800793a:	711a      	strb	r2, [r3, #4]

			help = date.Month%10;
 800793c:	2344      	movs	r3, #68	; 0x44
 800793e:	18fb      	adds	r3, r7, r3
 8007940:	785b      	ldrb	r3, [r3, #1]
 8007942:	210a      	movs	r1, #10
 8007944:	0018      	movs	r0, r3
 8007946:	f7f8 fc65 	bl	8000214 <__aeabi_uidivmod>
 800794a:	000b      	movs	r3, r1
 800794c:	b2da      	uxtb	r2, r3
 800794e:	2337      	movs	r3, #55	; 0x37
 8007950:	18fb      	adds	r3, r7, r3
 8007952:	701a      	strb	r2, [r3, #0]
			itoa(help,&help,10);
 8007954:	2337      	movs	r3, #55	; 0x37
 8007956:	18fb      	adds	r3, r7, r3
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	0018      	movs	r0, r3
 800795c:	2337      	movs	r3, #55	; 0x37
 800795e:	18fb      	adds	r3, r7, r3
 8007960:	220a      	movs	r2, #10
 8007962:	0019      	movs	r1, r3
 8007964:	f001 fbca 	bl	80090fc <itoa>
			printerContent[5] = help;
 8007968:	2337      	movs	r3, #55	; 0x37
 800796a:	18fb      	adds	r3, r7, r3
 800796c:	781a      	ldrb	r2, [r3, #0]
 800796e:	2338      	movs	r3, #56	; 0x38
 8007970:	18fb      	adds	r3, r7, r3
 8007972:	715a      	strb	r2, [r3, #5]

			printerContent[6] = "-";
 8007974:	4b8d      	ldr	r3, [pc, #564]	; (8007bac <main+0x3e0>)
 8007976:	b2da      	uxtb	r2, r3
 8007978:	2338      	movs	r3, #56	; 0x38
 800797a:	18fb      	adds	r3, r7, r3
 800797c:	719a      	strb	r2, [r3, #6]
			printerContent[7] = "2"; // What is with 22nd century?
 800797e:	4b8c      	ldr	r3, [pc, #560]	; (8007bb0 <main+0x3e4>)
 8007980:	b2da      	uxtb	r2, r3
 8007982:	2338      	movs	r3, #56	; 0x38
 8007984:	18fb      	adds	r3, r7, r3
 8007986:	71da      	strb	r2, [r3, #7]
			printerContent[8] = "0";
 8007988:	4b8a      	ldr	r3, [pc, #552]	; (8007bb4 <main+0x3e8>)
 800798a:	b2da      	uxtb	r2, r3
 800798c:	2338      	movs	r3, #56	; 0x38
 800798e:	18fb      	adds	r3, r7, r3
 8007990:	721a      	strb	r2, [r3, #8]

			help = date.Year/10;
 8007992:	2344      	movs	r3, #68	; 0x44
 8007994:	18fb      	adds	r3, r7, r3
 8007996:	78db      	ldrb	r3, [r3, #3]
 8007998:	210a      	movs	r1, #10
 800799a:	0018      	movs	r0, r3
 800799c:	f7f8 fbb4 	bl	8000108 <__udivsi3>
 80079a0:	0003      	movs	r3, r0
 80079a2:	b2da      	uxtb	r2, r3
 80079a4:	2337      	movs	r3, #55	; 0x37
 80079a6:	18fb      	adds	r3, r7, r3
 80079a8:	701a      	strb	r2, [r3, #0]
			itoa(help,&help,10);
 80079aa:	2337      	movs	r3, #55	; 0x37
 80079ac:	18fb      	adds	r3, r7, r3
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	0018      	movs	r0, r3
 80079b2:	2337      	movs	r3, #55	; 0x37
 80079b4:	18fb      	adds	r3, r7, r3
 80079b6:	220a      	movs	r2, #10
 80079b8:	0019      	movs	r1, r3
 80079ba:	f001 fb9f 	bl	80090fc <itoa>
			printerContent[9] = help;
 80079be:	2337      	movs	r3, #55	; 0x37
 80079c0:	18fb      	adds	r3, r7, r3
 80079c2:	781a      	ldrb	r2, [r3, #0]
 80079c4:	2338      	movs	r3, #56	; 0x38
 80079c6:	18fb      	adds	r3, r7, r3
 80079c8:	725a      	strb	r2, [r3, #9]

			help = date.Year%10;
 80079ca:	2344      	movs	r3, #68	; 0x44
 80079cc:	18fb      	adds	r3, r7, r3
 80079ce:	78db      	ldrb	r3, [r3, #3]
 80079d0:	210a      	movs	r1, #10
 80079d2:	0018      	movs	r0, r3
 80079d4:	f7f8 fc1e 	bl	8000214 <__aeabi_uidivmod>
 80079d8:	000b      	movs	r3, r1
 80079da:	b2da      	uxtb	r2, r3
 80079dc:	2337      	movs	r3, #55	; 0x37
 80079de:	18fb      	adds	r3, r7, r3
 80079e0:	701a      	strb	r2, [r3, #0]
			itoa(help,&help,10);
 80079e2:	2337      	movs	r3, #55	; 0x37
 80079e4:	18fb      	adds	r3, r7, r3
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	0018      	movs	r0, r3
 80079ea:	2337      	movs	r3, #55	; 0x37
 80079ec:	18fb      	adds	r3, r7, r3
 80079ee:	220a      	movs	r2, #10
 80079f0:	0019      	movs	r1, r3
 80079f2:	f001 fb83 	bl	80090fc <itoa>
			printerContent[10] = help;
 80079f6:	2337      	movs	r3, #55	; 0x37
 80079f8:	18fb      	adds	r3, r7, r3
 80079fa:	781a      	ldrb	r2, [r3, #0]
 80079fc:	2338      	movs	r3, #56	; 0x38
 80079fe:	18fb      	adds	r3, r7, r3
 8007a00:	729a      	strb	r2, [r3, #10]


			printer_print_message(printerContent); // e.g. " 03-09-2018 " testing purpose
 8007a02:	2338      	movs	r3, #56	; 0x38
 8007a04:	18fb      	adds	r3, r7, r3
 8007a06:	0018      	movs	r0, r3
 8007a08:	f000 fc30 	bl	800826c <printer_print_message>


			while(printer_get_printer_status()!=0)
 8007a0c:	46c0      	nop			; (mov r8, r8)
 8007a0e:	f000 fc49 	bl	80082a4 <printer_get_printer_status>
 8007a12:	1e03      	subs	r3, r0, #0
 8007a14:	d1fb      	bne.n	8007a0e <main+0x242>
			{
			  // Printer is busy
			}
			mot_power_on();
 8007a16:	f000 faf7 	bl	8008008 <mot_power_on>

			printer_drive_to_next_label();
 8007a1a:	f000 fef7 	bl	800880c <printer_drive_to_next_label>

			mot_power_off();
 8007a1e:	f000 faff 	bl	8008020 <mot_power_off>

			state = eAwake;
 8007a22:	4b5e      	ldr	r3, [pc, #376]	; (8007b9c <main+0x3d0>)
 8007a24:	2200      	movs	r2, #0
 8007a26:	701a      	strb	r2, [r3, #0]
			break;
 8007a28:	e0e4      	b.n	8007bf4 <main+0x428>


		case eSleep: // deactivate everything except RTC, TSC, TODO
			power_deact_all_periph_for_sleep();
 8007a2a:	f000 fb05 	bl	8008038 <power_deact_all_periph_for_sleep>

			HAL_SuspendTick();
 8007a2e:	f7f9 fe07 	bl	8001640 <HAL_SuspendTick>

			HAL_RCC_DeInit(); // TODO check if RTC gets an error because of this
 8007a32:	f7fb f945 	bl	8002cc0 <HAL_RCC_DeInit>

			SystemClock_Sleep();
 8007a36:	f000 f9bf 	bl	8007db8 <SystemClock_Sleep>

			MX_TSC_Init();
 8007a3a:	f000 fa51 	bl	8007ee0 <MX_TSC_Init>
			tsl_user_Init();
 8007a3e:	f001 fa5f 	bl	8008f00 <tsl_user_Init>
			HAL_SuspendTick();
			HAL_PWREx_EnableLowPowerRunMode();*/

			while(1)
			{
				tsl_user_Exec();
 8007a42:	f001 fa71 	bl	8008f28 <tsl_user_Exec>

				if(LINEAR_DETECT!=0)
 8007a46:	4b58      	ldr	r3, [pc, #352]	; (8007ba8 <main+0x3dc>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	2b0a      	cmp	r3, #10
 8007a4e:	d1f8      	bne.n	8007a42 <main+0x276>
				{
					state = eAwake;
 8007a50:	4b52      	ldr	r3, [pc, #328]	; (8007b9c <main+0x3d0>)
 8007a52:	2200      	movs	r2, #0
 8007a54:	701a      	strb	r2, [r3, #0]
					break;
 8007a56:	46c0      	nop			; (mov r8, r8)
			}

			// Disable Low Power Mode
			//HAL_PWREx_DisableLowPowerRunMode();
			//HAL_SuspendTick();
			HAL_RCC_DeInit();
 8007a58:	f7fb f932 	bl	8002cc0 <HAL_RCC_DeInit>
			SystemClock_Awake();
 8007a5c:	f000 f90c 	bl	8007c78 <SystemClock_Awake>

			break;
 8007a60:	e0c8      	b.n	8007bf4 <main+0x428>

		case eGetTimeActive:
			maintimer_sec = 0;
 8007a62:	4b50      	ldr	r3, [pc, #320]	; (8007ba4 <main+0x3d8>)
 8007a64:	2200      	movs	r2, #0
 8007a66:	601a      	str	r2, [r3, #0]
			power_init();
 8007a68:	f000 fa8a 	bl	8007f80 <power_init>
			tp_power_on();
 8007a6c:	f000 fab2 	bl	8007fd4 <tp_power_on>
			led_init();
 8007a70:	f7ff fc38 	bl	80072e4 <led_init>

			led_enable(eFlash,eOrange);
 8007a74:	2102      	movs	r1, #2
 8007a76:	2001      	movs	r0, #1
 8007a78:	f7ff fdca 	bl	8007610 <led_enable>

			if(ePreviousState!=eGetTimePassive)
 8007a7c:	4b4e      	ldr	r3, [pc, #312]	; (8007bb8 <main+0x3ec>)
 8007a7e:	781b      	ldrb	r3, [r3, #0]
 8007a80:	2b02      	cmp	r3, #2
 8007a82:	d001      	beq.n	8007a88 <main+0x2bc>
			{
				dcf77_init();
 8007a84:	f7fe ffe2 	bl	8006a4c <dcf77_init>
			}

			while(1)
			{
				if(dcf77_read_time()==DCF77_TIME_OK)
 8007a88:	f7ff f83a 	bl	8006b00 <dcf77_read_time>
 8007a8c:	0003      	movs	r3, r0
 8007a8e:	2b04      	cmp	r3, #4
 8007a90:	d134      	bne.n	8007afc <main+0x330>
				{
					RTC_TimeTypeDef sTime;
					RTC_DateTypeDef sDate;

					sTime.Hours =		DCF77_TIME.std;
 8007a92:	4b4a      	ldr	r3, [pc, #296]	; (8007bbc <main+0x3f0>)
 8007a94:	789a      	ldrb	r2, [r3, #2]
 8007a96:	2320      	movs	r3, #32
 8007a98:	18fb      	adds	r3, r7, r3
 8007a9a:	701a      	strb	r2, [r3, #0]
					sTime.Minutes = 	DCF77_TIME.min;
 8007a9c:	4b47      	ldr	r3, [pc, #284]	; (8007bbc <main+0x3f0>)
 8007a9e:	785a      	ldrb	r2, [r3, #1]
 8007aa0:	2320      	movs	r3, #32
 8007aa2:	18fb      	adds	r3, r7, r3
 8007aa4:	705a      	strb	r2, [r3, #1]
					sTime.Seconds = 	DCF77_TIME.sek;
 8007aa6:	4b45      	ldr	r3, [pc, #276]	; (8007bbc <main+0x3f0>)
 8007aa8:	781a      	ldrb	r2, [r3, #0]
 8007aaa:	2320      	movs	r3, #32
 8007aac:	18fb      	adds	r3, r7, r3
 8007aae:	709a      	strb	r2, [r3, #2]
					sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007ab0:	2320      	movs	r3, #32
 8007ab2:	18fb      	adds	r3, r7, r3
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	60da      	str	r2, [r3, #12]
					sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007ab8:	2320      	movs	r3, #32
 8007aba:	18fb      	adds	r3, r7, r3
 8007abc:	2200      	movs	r2, #0
 8007abe:	611a      	str	r2, [r3, #16]

					//sDate.WeekDay = 0;
					sDate.Month = 	DCF77_TIME.monat;
 8007ac0:	4b3e      	ldr	r3, [pc, #248]	; (8007bbc <main+0x3f0>)
 8007ac2:	791a      	ldrb	r2, [r3, #4]
 8007ac4:	231c      	movs	r3, #28
 8007ac6:	18fb      	adds	r3, r7, r3
 8007ac8:	705a      	strb	r2, [r3, #1]
					sDate.Date = 	DCF77_TIME.tag;
 8007aca:	4b3c      	ldr	r3, [pc, #240]	; (8007bbc <main+0x3f0>)
 8007acc:	78da      	ldrb	r2, [r3, #3]
 8007ace:	231c      	movs	r3, #28
 8007ad0:	18fb      	adds	r3, r7, r3
 8007ad2:	709a      	strb	r2, [r3, #2]
					sDate.Year = 	DCF77_TIME.jahr;
 8007ad4:	4b39      	ldr	r3, [pc, #228]	; (8007bbc <main+0x3f0>)
 8007ad6:	795a      	ldrb	r2, [r3, #5]
 8007ad8:	231c      	movs	r3, #28
 8007ada:	18fb      	adds	r3, r7, r3
 8007adc:	70da      	strb	r2, [r3, #3]

					rtc_set_time_date(&sTime,&sDate);
 8007ade:	231c      	movs	r3, #28
 8007ae0:	18fa      	adds	r2, r7, r3
 8007ae2:	2320      	movs	r3, #32
 8007ae4:	18fb      	adds	r3, r7, r3
 8007ae6:	0011      	movs	r1, r2
 8007ae8:	0018      	movs	r0, r3
 8007aea:	f001 f877 	bl	8008bdc <rtc_set_time_date>

					state = eAwake;
 8007aee:	4b2b      	ldr	r3, [pc, #172]	; (8007b9c <main+0x3d0>)
 8007af0:	2200      	movs	r2, #0
 8007af2:	701a      	strb	r2, [r3, #0]
					dcf77_deinit();
 8007af4:	f7fe fff0 	bl	8006ad8 <dcf77_deinit>
					break;
 8007af8:	46c0      	nop			; (mov r8, r8)
 8007afa:	e006      	b.n	8007b0a <main+0x33e>
				}
				if(maintimer_sec>=120) // If after 2 minutes the time didn't get go to get time passive mode
 8007afc:	4b29      	ldr	r3, [pc, #164]	; (8007ba4 <main+0x3d8>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2b77      	cmp	r3, #119	; 0x77
 8007b02:	d9c1      	bls.n	8007a88 <main+0x2bc>
				{
					state = eGetTimePassive;
 8007b04:	4b25      	ldr	r3, [pc, #148]	; (8007b9c <main+0x3d0>)
 8007b06:	2202      	movs	r2, #2
 8007b08:	701a      	strb	r2, [r3, #0]
					break;
				}

			}
			led_disable();
 8007b0a:	f7ff fdbd 	bl	8007688 <led_disable>
			break;
 8007b0e:	e071      	b.n	8007bf4 <main+0x428>

		case eGetTimePassive:
			maintimer_sec = 0;
 8007b10:	4b24      	ldr	r3, [pc, #144]	; (8007ba4 <main+0x3d8>)
 8007b12:	2200      	movs	r2, #0
 8007b14:	601a      	str	r2, [r3, #0]

			if(ePreviousState != eGetTimeActive)
 8007b16:	4b28      	ldr	r3, [pc, #160]	; (8007bb8 <main+0x3ec>)
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	2b03      	cmp	r3, #3
 8007b1c:	d001      	beq.n	8007b22 <main+0x356>
			{
				dcf77_init();
 8007b1e:	f7fe ff95 	bl	8006a4c <dcf77_init>
			}

			MX_TSC_Init();
 8007b22:	f000 f9dd 	bl	8007ee0 <MX_TSC_Init>
			tsl_user_Init();
 8007b26:	f001 f9eb 	bl	8008f00 <tsl_user_Init>

			while(1)
			{
				tsl_user_Exec();
 8007b2a:	f001 f9fd 	bl	8008f28 <tsl_user_Exec>
				if(dcf77_read_time()==DCF77_TIME_OK)
 8007b2e:	f7fe ffe7 	bl	8006b00 <dcf77_read_time>
 8007b32:	0003      	movs	r3, r0
 8007b34:	2b04      	cmp	r3, #4
 8007b36:	d143      	bne.n	8007bc0 <main+0x3f4>
				{
					RTC_TimeTypeDef sTime;
					RTC_DateTypeDef sDate;

					sTime.Hours =		DCF77_TIME.std;
 8007b38:	4b20      	ldr	r3, [pc, #128]	; (8007bbc <main+0x3f0>)
 8007b3a:	789a      	ldrb	r2, [r3, #2]
 8007b3c:	2308      	movs	r3, #8
 8007b3e:	18fb      	adds	r3, r7, r3
 8007b40:	701a      	strb	r2, [r3, #0]
					sTime.Minutes = 	DCF77_TIME.min;
 8007b42:	4b1e      	ldr	r3, [pc, #120]	; (8007bbc <main+0x3f0>)
 8007b44:	785a      	ldrb	r2, [r3, #1]
 8007b46:	2308      	movs	r3, #8
 8007b48:	18fb      	adds	r3, r7, r3
 8007b4a:	705a      	strb	r2, [r3, #1]
					sTime.Seconds = 	DCF77_TIME.sek;
 8007b4c:	4b1b      	ldr	r3, [pc, #108]	; (8007bbc <main+0x3f0>)
 8007b4e:	781a      	ldrb	r2, [r3, #0]
 8007b50:	2308      	movs	r3, #8
 8007b52:	18fb      	adds	r3, r7, r3
 8007b54:	709a      	strb	r2, [r3, #2]
					sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007b56:	2308      	movs	r3, #8
 8007b58:	18fb      	adds	r3, r7, r3
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	60da      	str	r2, [r3, #12]
					sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007b5e:	2308      	movs	r3, #8
 8007b60:	18fb      	adds	r3, r7, r3
 8007b62:	2200      	movs	r2, #0
 8007b64:	611a      	str	r2, [r3, #16]

					//sDate.WeekDay = 0;
					sDate.Month = 	DCF77_TIME.monat;
 8007b66:	4b15      	ldr	r3, [pc, #84]	; (8007bbc <main+0x3f0>)
 8007b68:	791a      	ldrb	r2, [r3, #4]
 8007b6a:	1d3b      	adds	r3, r7, #4
 8007b6c:	705a      	strb	r2, [r3, #1]
					sDate.Date = 	DCF77_TIME.tag;
 8007b6e:	4b13      	ldr	r3, [pc, #76]	; (8007bbc <main+0x3f0>)
 8007b70:	78da      	ldrb	r2, [r3, #3]
 8007b72:	1d3b      	adds	r3, r7, #4
 8007b74:	709a      	strb	r2, [r3, #2]
					sDate.Year = 	DCF77_TIME.jahr;
 8007b76:	4b11      	ldr	r3, [pc, #68]	; (8007bbc <main+0x3f0>)
 8007b78:	795a      	ldrb	r2, [r3, #5]
 8007b7a:	1d3b      	adds	r3, r7, #4
 8007b7c:	70da      	strb	r2, [r3, #3]

					rtc_set_time_date(&sTime,&sDate);
 8007b7e:	1d3a      	adds	r2, r7, #4
 8007b80:	2308      	movs	r3, #8
 8007b82:	18fb      	adds	r3, r7, r3
 8007b84:	0011      	movs	r1, r2
 8007b86:	0018      	movs	r0, r3
 8007b88:	f001 f828 	bl	8008bdc <rtc_set_time_date>

					state = eSleep;
 8007b8c:	4b03      	ldr	r3, [pc, #12]	; (8007b9c <main+0x3d0>)
 8007b8e:	2201      	movs	r2, #1
 8007b90:	701a      	strb	r2, [r3, #0]
					dcf77_deinit();
 8007b92:	f7fe ffa1 	bl	8006ad8 <dcf77_deinit>
					break;
 8007b96:	46c0      	nop			; (mov r8, r8)
 8007b98:	e026      	b.n	8007be8 <main+0x41c>
 8007b9a:	46c0      	nop			; (mov r8, r8)
 8007b9c:	20000001 	.word	0x20000001
 8007ba0:	0800932c 	.word	0x0800932c
 8007ba4:	2000009c 	.word	0x2000009c
 8007ba8:	08009854 	.word	0x08009854
 8007bac:	080091d4 	.word	0x080091d4
 8007bb0:	080091d8 	.word	0x080091d8
 8007bb4:	080091dc 	.word	0x080091dc
 8007bb8:	200004ec 	.word	0x200004ec
 8007bbc:	200004ac 	.word	0x200004ac
				}
				if(maintimer_sec>=1200) // after 20 mins go sleep
 8007bc0:	4b0f      	ldr	r3, [pc, #60]	; (8007c00 <main+0x434>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a0f      	ldr	r2, [pc, #60]	; (8007c04 <main+0x438>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d905      	bls.n	8007bd6 <main+0x40a>
				{
					state = eSleep;
 8007bca:	4b0f      	ldr	r3, [pc, #60]	; (8007c08 <main+0x43c>)
 8007bcc:	2201      	movs	r2, #1
 8007bce:	701a      	strb	r2, [r3, #0]
					dcf77_deinit();
 8007bd0:	f7fe ff82 	bl	8006ad8 <dcf77_deinit>
					break;
 8007bd4:	e008      	b.n	8007be8 <main+0x41c>
				}
				if(LINEAR_DETECT!=0)
 8007bd6:	4b0d      	ldr	r3, [pc, #52]	; (8007c0c <main+0x440>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	2b0a      	cmp	r3, #10
 8007bde:	d1a4      	bne.n	8007b2a <main+0x35e>
				{
					state = eGetTimeActive;
 8007be0:	4b09      	ldr	r3, [pc, #36]	; (8007c08 <main+0x43c>)
 8007be2:	2203      	movs	r2, #3
 8007be4:	701a      	strb	r2, [r3, #0]
				tsl_user_Exec();
 8007be6:	e7a0      	b.n	8007b2a <main+0x35e>
				}
			}

			break;
 8007be8:	e004      	b.n	8007bf4 <main+0x428>


		default:
		  led_enable(eSteady,eRed);
 8007bea:	2101      	movs	r1, #1
 8007bec:	2000      	movs	r0, #0
 8007bee:	f7ff fd0f 	bl	8007610 <led_enable>
		  break;
 8007bf2:	46c0      	nop			; (mov r8, r8)
 8007bf4:	2300      	movs	r3, #0

	}
}
 8007bf6:	0018      	movs	r0, r3
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	b012      	add	sp, #72	; 0x48
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	46c0      	nop			; (mov r8, r8)
 8007c00:	2000009c 	.word	0x2000009c
 8007c04:	000004af 	.word	0x000004af
 8007c08:	20000001 	.word	0x20000001
 8007c0c:	08009854 	.word	0x08009854

08007c10 <MAIN_TimerIT>:



void MAIN_TimerIT(void)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	af00      	add	r7, sp, #0
	static int cnt=0;
	static enum eState eOldState;

	cnt++;
 8007c14:	4b12      	ldr	r3, [pc, #72]	; (8007c60 <MAIN_TimerIT+0x50>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	1c5a      	adds	r2, r3, #1
 8007c1a:	4b11      	ldr	r3, [pc, #68]	; (8007c60 <MAIN_TimerIT+0x50>)
 8007c1c:	601a      	str	r2, [r3, #0]
	if(cnt>=1000)
 8007c1e:	4b10      	ldr	r3, [pc, #64]	; (8007c60 <MAIN_TimerIT+0x50>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a10      	ldr	r2, [pc, #64]	; (8007c64 <MAIN_TimerIT+0x54>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	dd07      	ble.n	8007c38 <MAIN_TimerIT+0x28>
	{
		maintimer_sec++;
 8007c28:	4b0f      	ldr	r3, [pc, #60]	; (8007c68 <MAIN_TimerIT+0x58>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	1c5a      	adds	r2, r3, #1
 8007c2e:	4b0e      	ldr	r3, [pc, #56]	; (8007c68 <MAIN_TimerIT+0x58>)
 8007c30:	601a      	str	r2, [r3, #0]
		cnt = 0;
 8007c32:	4b0b      	ldr	r3, [pc, #44]	; (8007c60 <MAIN_TimerIT+0x50>)
 8007c34:	2200      	movs	r2, #0
 8007c36:	601a      	str	r2, [r3, #0]
	}

	if(eOldState!=state)
 8007c38:	4b0c      	ldr	r3, [pc, #48]	; (8007c6c <MAIN_TimerIT+0x5c>)
 8007c3a:	781a      	ldrb	r2, [r3, #0]
 8007c3c:	4b0c      	ldr	r3, [pc, #48]	; (8007c70 <MAIN_TimerIT+0x60>)
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d006      	beq.n	8007c52 <MAIN_TimerIT+0x42>
	{
		maintimer_sec = 0;
 8007c44:	4b08      	ldr	r3, [pc, #32]	; (8007c68 <MAIN_TimerIT+0x58>)
 8007c46:	2200      	movs	r2, #0
 8007c48:	601a      	str	r2, [r3, #0]
		ePreviousState = eOldState;
 8007c4a:	4b08      	ldr	r3, [pc, #32]	; (8007c6c <MAIN_TimerIT+0x5c>)
 8007c4c:	781a      	ldrb	r2, [r3, #0]
 8007c4e:	4b09      	ldr	r3, [pc, #36]	; (8007c74 <MAIN_TimerIT+0x64>)
 8007c50:	701a      	strb	r2, [r3, #0]
	}

	eOldState = state;
 8007c52:	4b07      	ldr	r3, [pc, #28]	; (8007c70 <MAIN_TimerIT+0x60>)
 8007c54:	781a      	ldrb	r2, [r3, #0]
 8007c56:	4b05      	ldr	r3, [pc, #20]	; (8007c6c <MAIN_TimerIT+0x5c>)
 8007c58:	701a      	strb	r2, [r3, #0]
}
 8007c5a:	46c0      	nop			; (mov r8, r8)
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	200000a0 	.word	0x200000a0
 8007c64:	000003e7 	.word	0x000003e7
 8007c68:	2000009c 	.word	0x2000009c
 8007c6c:	200000a4 	.word	0x200000a4
 8007c70:	20000001 	.word	0x20000001
 8007c74:	200004ec 	.word	0x200004ec

08007c78 <SystemClock_Awake>:

void SystemClock_Awake(void)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b09c      	sub	sp, #112	; 0x70
 8007c7c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Configure the main internal regulator output voltage
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007c7e:	4b4a      	ldr	r3, [pc, #296]	; (8007da8 <SystemClock_Awake+0x130>)
 8007c80:	4a49      	ldr	r2, [pc, #292]	; (8007da8 <SystemClock_Awake+0x130>)
 8007c82:	6812      	ldr	r2, [r2, #0]
 8007c84:	4949      	ldr	r1, [pc, #292]	; (8007dac <SystemClock_Awake+0x134>)
 8007c86:	400a      	ands	r2, r1
 8007c88:	2180      	movs	r1, #128	; 0x80
 8007c8a:	0109      	lsls	r1, r1, #4
 8007c8c:	430a      	orrs	r2, r1
 8007c8e:	601a      	str	r2, [r3, #0]

  /**Configure LSE Drive Capability
  	    */
  	  HAL_PWR_EnableBkUpAccess();
 8007c90:	f7fb f808 	bl	8002ca4 <HAL_PWR_EnableBkUpAccess>

  	  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8007c94:	4b46      	ldr	r3, [pc, #280]	; (8007db0 <SystemClock_Awake+0x138>)
 8007c96:	4a46      	ldr	r2, [pc, #280]	; (8007db0 <SystemClock_Awake+0x138>)
 8007c98:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007c9a:	4944      	ldr	r1, [pc, #272]	; (8007dac <SystemClock_Awake+0x134>)
 8007c9c:	400a      	ands	r2, r1
 8007c9e:	651a      	str	r2, [r3, #80]	; 0x50

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;;
 8007ca0:	2338      	movs	r3, #56	; 0x38
 8007ca2:	18fb      	adds	r3, r7, r3
 8007ca4:	2206      	movs	r2, #6
 8007ca6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007ca8:	2338      	movs	r3, #56	; 0x38
 8007caa:	18fb      	adds	r3, r7, r3
 8007cac:	2201      	movs	r2, #1
 8007cae:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8007cb0:	2338      	movs	r3, #56	; 0x38
 8007cb2:	18fb      	adds	r3, r7, r3
 8007cb4:	2280      	movs	r2, #128	; 0x80
 8007cb6:	0052      	lsls	r2, r2, #1
 8007cb8:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8007cba:	2338      	movs	r3, #56	; 0x38
 8007cbc:	18fb      	adds	r3, r7, r3
 8007cbe:	2210      	movs	r2, #16
 8007cc0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007cc2:	2338      	movs	r3, #56	; 0x38
 8007cc4:	18fb      	adds	r3, r7, r3
 8007cc6:	2202      	movs	r2, #2
 8007cc8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007cca:	2338      	movs	r3, #56	; 0x38
 8007ccc:	18fb      	adds	r3, r7, r3
 8007cce:	2200      	movs	r2, #0
 8007cd0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8007cd2:	2338      	movs	r3, #56	; 0x38
 8007cd4:	18fb      	adds	r3, r7, r3
 8007cd6:	2280      	movs	r2, #128	; 0x80
 8007cd8:	02d2      	lsls	r2, r2, #11
 8007cda:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8007cdc:	2338      	movs	r3, #56	; 0x38
 8007cde:	18fb      	adds	r3, r7, r3
 8007ce0:	2280      	movs	r2, #128	; 0x80
 8007ce2:	03d2      	lsls	r2, r2, #15
 8007ce4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007ce6:	2338      	movs	r3, #56	; 0x38
 8007ce8:	18fb      	adds	r3, r7, r3
 8007cea:	0018      	movs	r0, r3
 8007cec:	f7fb f838 	bl	8002d60 <HAL_RCC_OscConfig>
 8007cf0:	1e03      	subs	r3, r0, #0
 8007cf2:	d006      	beq.n	8007d02 <SystemClock_Awake+0x8a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007cf4:	23c2      	movs	r3, #194	; 0xc2
 8007cf6:	005a      	lsls	r2, r3, #1
 8007cf8:	4b2e      	ldr	r3, [pc, #184]	; (8007db4 <SystemClock_Awake+0x13c>)
 8007cfa:	0011      	movs	r1, r2
 8007cfc:	0018      	movs	r0, r3
 8007cfe:	f000 f939 	bl	8007f74 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007d02:	2324      	movs	r3, #36	; 0x24
 8007d04:	18fb      	adds	r3, r7, r3
 8007d06:	220f      	movs	r2, #15
 8007d08:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007d0a:	2324      	movs	r3, #36	; 0x24
 8007d0c:	18fb      	adds	r3, r7, r3
 8007d0e:	2203      	movs	r2, #3
 8007d10:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007d12:	2324      	movs	r3, #36	; 0x24
 8007d14:	18fb      	adds	r3, r7, r3
 8007d16:	2200      	movs	r2, #0
 8007d18:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007d1a:	2324      	movs	r3, #36	; 0x24
 8007d1c:	18fb      	adds	r3, r7, r3
 8007d1e:	2200      	movs	r2, #0
 8007d20:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007d22:	2324      	movs	r3, #36	; 0x24
 8007d24:	18fb      	adds	r3, r7, r3
 8007d26:	2200      	movs	r2, #0
 8007d28:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8007d2a:	2324      	movs	r3, #36	; 0x24
 8007d2c:	18fb      	adds	r3, r7, r3
 8007d2e:	2101      	movs	r1, #1
 8007d30:	0018      	movs	r0, r3
 8007d32:	f7fb fbb7 	bl	80034a4 <HAL_RCC_ClockConfig>
 8007d36:	1e03      	subs	r3, r0, #0
 8007d38:	d006      	beq.n	8007d48 <SystemClock_Awake+0xd0>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007d3a:	23c9      	movs	r3, #201	; 0xc9
 8007d3c:	005a      	lsls	r2, r3, #1
 8007d3e:	4b1d      	ldr	r3, [pc, #116]	; (8007db4 <SystemClock_Awake+0x13c>)
 8007d40:	0011      	movs	r1, r2
 8007d42:	0018      	movs	r0, r3
 8007d44:	f000 f916 	bl	8007f74 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007d48:	1d3b      	adds	r3, r7, #4
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8007d4e:	1d3b      	adds	r3, r7, #4
 8007d50:	2280      	movs	r2, #128	; 0x80
 8007d52:	0252      	lsls	r2, r2, #9
 8007d54:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007d56:	1d3b      	adds	r3, r7, #4
 8007d58:	0018      	movs	r0, r3
 8007d5a:	f7fb fd9d 	bl	8003898 <HAL_RCCEx_PeriphCLKConfig>
 8007d5e:	1e03      	subs	r3, r0, #0
 8007d60:	d007      	beq.n	8007d72 <SystemClock_Awake+0xfa>
  {
	  _Error_Handler(__FILE__, __LINE__);
 8007d62:	239a      	movs	r3, #154	; 0x9a
 8007d64:	33ff      	adds	r3, #255	; 0xff
 8007d66:	001a      	movs	r2, r3
 8007d68:	4b12      	ldr	r3, [pc, #72]	; (8007db4 <SystemClock_Awake+0x13c>)
 8007d6a:	0011      	movs	r1, r2
 8007d6c:	0018      	movs	r0, r3
 8007d6e:	f000 f901 	bl	8007f74 <_Error_Handler>
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8007d72:	f7fb fd2f 	bl	80037d4 <HAL_RCC_GetHCLKFreq>
 8007d76:	0002      	movs	r2, r0
 8007d78:	23fa      	movs	r3, #250	; 0xfa
 8007d7a:	0099      	lsls	r1, r3, #2
 8007d7c:	0010      	movs	r0, r2
 8007d7e:	f7f8 f9c3 	bl	8000108 <__udivsi3>
 8007d82:	0003      	movs	r3, r0
 8007d84:	0018      	movs	r0, r3
 8007d86:	f7fa fa0b 	bl	80021a0 <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8007d8a:	2004      	movs	r0, #4
 8007d8c:	f7fa fa16 	bl	80021bc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8007d90:	2301      	movs	r3, #1
 8007d92:	425b      	negs	r3, r3
 8007d94:	2200      	movs	r2, #0
 8007d96:	2100      	movs	r1, #0
 8007d98:	0018      	movs	r0, r3
 8007d9a:	f7fa f9cb 	bl	8002134 <HAL_NVIC_SetPriority>
}
 8007d9e:	46c0      	nop			; (mov r8, r8)
 8007da0:	46bd      	mov	sp, r7
 8007da2:	b01c      	add	sp, #112	; 0x70
 8007da4:	bd80      	pop	{r7, pc}
 8007da6:	46c0      	nop			; (mov r8, r8)
 8007da8:	40007000 	.word	0x40007000
 8007dac:	ffffe7ff 	.word	0xffffe7ff
 8007db0:	40021000 	.word	0x40021000
 8007db4:	080091e0 	.word	0x080091e0

08007db8 <SystemClock_Sleep>:


void SystemClock_Sleep(void)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b09c      	sub	sp, #112	; 0x70
 8007dbc:	af00      	add	r7, sp, #0
	  RCC_ClkInitTypeDef RCC_ClkInitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit;

	    /**Configure the main internal regulator output voltage
	    */
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8007dbe:	4b44      	ldr	r3, [pc, #272]	; (8007ed0 <SystemClock_Sleep+0x118>)
 8007dc0:	4a43      	ldr	r2, [pc, #268]	; (8007ed0 <SystemClock_Sleep+0x118>)
 8007dc2:	6812      	ldr	r2, [r2, #0]
 8007dc4:	21c0      	movs	r1, #192	; 0xc0
 8007dc6:	0149      	lsls	r1, r1, #5
 8007dc8:	430a      	orrs	r2, r1
 8007dca:	601a      	str	r2, [r3, #0]

	    /**Configure LSE Drive Capability
	    */
	  HAL_PWR_EnableBkUpAccess();
 8007dcc:	f7fa ff6a 	bl	8002ca4 <HAL_PWR_EnableBkUpAccess>

	  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8007dd0:	4b40      	ldr	r3, [pc, #256]	; (8007ed4 <SystemClock_Sleep+0x11c>)
 8007dd2:	4a40      	ldr	r2, [pc, #256]	; (8007ed4 <SystemClock_Sleep+0x11c>)
 8007dd4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007dd6:	4940      	ldr	r1, [pc, #256]	; (8007ed8 <SystemClock_Sleep+0x120>)
 8007dd8:	400a      	ands	r2, r1
 8007dda:	651a      	str	r2, [r3, #80]	; 0x50

	    /**Initializes the CPU, AHB and APB busses clocks
	    */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI | RCC_OSCILLATORTYPE_LSE;
 8007ddc:	2338      	movs	r3, #56	; 0x38
 8007dde:	18fb      	adds	r3, r7, r3
 8007de0:	2214      	movs	r2, #20
 8007de2:	601a      	str	r2, [r3, #0]
	  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007de4:	2338      	movs	r3, #56	; 0x38
 8007de6:	18fb      	adds	r3, r7, r3
 8007de8:	2201      	movs	r2, #1
 8007dea:	61da      	str	r2, [r3, #28]
	  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8007dec:	2338      	movs	r3, #56	; 0x38
 8007dee:	18fb      	adds	r3, r7, r3
 8007df0:	2280      	movs	r2, #128	; 0x80
 8007df2:	0052      	lsls	r2, r2, #1
 8007df4:	609a      	str	r2, [r3, #8]
	  RCC_OscInitStruct.MSICalibrationValue = 0;
 8007df6:	2338      	movs	r3, #56	; 0x38
 8007df8:	18fb      	adds	r3, r7, r3
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	621a      	str	r2, [r3, #32]
	  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_1;
 8007dfe:	2338      	movs	r3, #56	; 0x38
 8007e00:	18fb      	adds	r3, r7, r3
 8007e02:	2280      	movs	r2, #128	; 0x80
 8007e04:	0192      	lsls	r2, r2, #6
 8007e06:	625a      	str	r2, [r3, #36]	; 0x24
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8007e08:	2338      	movs	r3, #56	; 0x38
 8007e0a:	18fb      	adds	r3, r7, r3
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	629a      	str	r2, [r3, #40]	; 0x28
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007e10:	2338      	movs	r3, #56	; 0x38
 8007e12:	18fb      	adds	r3, r7, r3
 8007e14:	0018      	movs	r0, r3
 8007e16:	f7fa ffa3 	bl	8002d60 <HAL_RCC_OscConfig>
 8007e1a:	1e03      	subs	r3, r0, #0
 8007e1c:	d006      	beq.n	8007e2c <SystemClock_Sleep+0x74>
	  {
	    _Error_Handler(__FILE__, __LINE__);
 8007e1e:	23e2      	movs	r3, #226	; 0xe2
 8007e20:	005a      	lsls	r2, r3, #1
 8007e22:	4b2e      	ldr	r3, [pc, #184]	; (8007edc <SystemClock_Sleep+0x124>)
 8007e24:	0011      	movs	r1, r2
 8007e26:	0018      	movs	r0, r3
 8007e28:	f000 f8a4 	bl	8007f74 <_Error_Handler>
	  }

	    /**Initializes the CPU, AHB and APB busses clocks
	    */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007e2c:	2324      	movs	r3, #36	; 0x24
 8007e2e:	18fb      	adds	r3, r7, r3
 8007e30:	220f      	movs	r2, #15
 8007e32:	601a      	str	r2, [r3, #0]
	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8007e34:	2324      	movs	r3, #36	; 0x24
 8007e36:	18fb      	adds	r3, r7, r3
 8007e38:	2200      	movs	r2, #0
 8007e3a:	605a      	str	r2, [r3, #4]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007e3c:	2324      	movs	r3, #36	; 0x24
 8007e3e:	18fb      	adds	r3, r7, r3
 8007e40:	2200      	movs	r2, #0
 8007e42:	609a      	str	r2, [r3, #8]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007e44:	2324      	movs	r3, #36	; 0x24
 8007e46:	18fb      	adds	r3, r7, r3
 8007e48:	2200      	movs	r2, #0
 8007e4a:	60da      	str	r2, [r3, #12]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007e4c:	2324      	movs	r3, #36	; 0x24
 8007e4e:	18fb      	adds	r3, r7, r3
 8007e50:	2200      	movs	r2, #0
 8007e52:	611a      	str	r2, [r3, #16]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8007e54:	2324      	movs	r3, #36	; 0x24
 8007e56:	18fb      	adds	r3, r7, r3
 8007e58:	2100      	movs	r1, #0
 8007e5a:	0018      	movs	r0, r3
 8007e5c:	f7fb fb22 	bl	80034a4 <HAL_RCC_ClockConfig>
 8007e60:	1e03      	subs	r3, r0, #0
 8007e62:	d006      	beq.n	8007e72 <SystemClock_Sleep+0xba>
	  {
	    _Error_Handler(__FILE__, __LINE__);
 8007e64:	23e9      	movs	r3, #233	; 0xe9
 8007e66:	005a      	lsls	r2, r3, #1
 8007e68:	4b1c      	ldr	r3, [pc, #112]	; (8007edc <SystemClock_Sleep+0x124>)
 8007e6a:	0011      	movs	r1, r2
 8007e6c:	0018      	movs	r0, r3
 8007e6e:	f000 f881 	bl	8007f74 <_Error_Handler>
	  }

	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007e72:	1d3b      	adds	r3, r7, #4
 8007e74:	2220      	movs	r2, #32
 8007e76:	601a      	str	r2, [r3, #0]
	  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8007e78:	1d3b      	adds	r3, r7, #4
 8007e7a:	2280      	movs	r2, #128	; 0x80
 8007e7c:	0252      	lsls	r2, r2, #9
 8007e7e:	605a      	str	r2, [r3, #4]
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007e80:	1d3b      	adds	r3, r7, #4
 8007e82:	0018      	movs	r0, r3
 8007e84:	f7fb fd08 	bl	8003898 <HAL_RCCEx_PeriphCLKConfig>
 8007e88:	1e03      	subs	r3, r0, #0
 8007e8a:	d007      	beq.n	8007e9c <SystemClock_Sleep+0xe4>
	  {
		  _Error_Handler(__FILE__, __LINE__);
 8007e8c:	23da      	movs	r3, #218	; 0xda
 8007e8e:	33ff      	adds	r3, #255	; 0xff
 8007e90:	001a      	movs	r2, r3
 8007e92:	4b12      	ldr	r3, [pc, #72]	; (8007edc <SystemClock_Sleep+0x124>)
 8007e94:	0011      	movs	r1, r2
 8007e96:	0018      	movs	r0, r3
 8007e98:	f000 f86c 	bl	8007f74 <_Error_Handler>
	  }

	    /**Configure the Systick interrupt time
	    */
	  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8007e9c:	f7fb fc9a 	bl	80037d4 <HAL_RCC_GetHCLKFreq>
 8007ea0:	0002      	movs	r2, r0
 8007ea2:	23fa      	movs	r3, #250	; 0xfa
 8007ea4:	0099      	lsls	r1, r3, #2
 8007ea6:	0010      	movs	r0, r2
 8007ea8:	f7f8 f92e 	bl	8000108 <__udivsi3>
 8007eac:	0003      	movs	r3, r0
 8007eae:	0018      	movs	r0, r3
 8007eb0:	f7fa f976 	bl	80021a0 <HAL_SYSTICK_Config>

	    /**Configure the Systick
	    */
	  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8007eb4:	2004      	movs	r0, #4
 8007eb6:	f7fa f981 	bl	80021bc <HAL_SYSTICK_CLKSourceConfig>

	  /* SysTick_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8007eba:	2301      	movs	r3, #1
 8007ebc:	425b      	negs	r3, r3
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	2100      	movs	r1, #0
 8007ec2:	0018      	movs	r0, r3
 8007ec4:	f7fa f936 	bl	8002134 <HAL_NVIC_SetPriority>
}
 8007ec8:	46c0      	nop			; (mov r8, r8)
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	b01c      	add	sp, #112	; 0x70
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	40007000 	.word	0x40007000
 8007ed4:	40021000 	.word	0x40021000
 8007ed8:	ffffe7ff 	.word	0xffffe7ff
 8007edc:	080091e0 	.word	0x080091e0

08007ee0 <MX_TSC_Init>:


/* TSC init function */
void MX_TSC_Init(void)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	af00      	add	r7, sp, #0

  //Configure the TSC peripheral
  htsc.Instance = TSC;
 8007ee4:	4b1f      	ldr	r3, [pc, #124]	; (8007f64 <MX_TSC_Init+0x84>)
 8007ee6:	4a20      	ldr	r2, [pc, #128]	; (8007f68 <MX_TSC_Init+0x88>)
 8007ee8:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_4CYCLES;
 8007eea:	4b1e      	ldr	r3, [pc, #120]	; (8007f64 <MX_TSC_Init+0x84>)
 8007eec:	22c0      	movs	r2, #192	; 0xc0
 8007eee:	0592      	lsls	r2, r2, #22
 8007ef0:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_4CYCLES;
 8007ef2:	4b1c      	ldr	r3, [pc, #112]	; (8007f64 <MX_TSC_Init+0x84>)
 8007ef4:	22c0      	movs	r2, #192	; 0xc0
 8007ef6:	0492      	lsls	r2, r2, #18
 8007ef8:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 8007efa:	4b1a      	ldr	r3, [pc, #104]	; (8007f64 <MX_TSC_Init+0x84>)
 8007efc:	2200      	movs	r2, #0
 8007efe:	60da      	str	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8007f00:	4b18      	ldr	r3, [pc, #96]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f02:	2201      	movs	r2, #1
 8007f04:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 8007f06:	4b17      	ldr	r3, [pc, #92]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f08:	2200      	movs	r2, #0
 8007f0a:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8007f0c:	4b15      	ldr	r3, [pc, #84]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f0e:	2280      	movs	r2, #128	; 0x80
 8007f10:	0192      	lsls	r2, r2, #6
 8007f12:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_16383;
 8007f14:	4b13      	ldr	r3, [pc, #76]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f16:	22c0      	movs	r2, #192	; 0xc0
 8007f18:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8007f1a:	4b12      	ldr	r3, [pc, #72]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8007f20:	4b10      	ldr	r3, [pc, #64]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f22:	2200      	movs	r2, #0
 8007f24:	625a      	str	r2, [r3, #36]	; 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8007f26:	4b0f      	ldr	r3, [pc, #60]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f28:	2200      	movs	r2, #0
 8007f2a:	629a      	str	r2, [r3, #40]	; 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8007f2c:	4b0d      	ldr	r3, [pc, #52]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f2e:	2200      	movs	r2, #0
 8007f30:	62da      	str	r2, [r3, #44]	; 0x2c
  htsc.Init.ChannelIOs = TOUCH_SENS_PA0;
 8007f32:	4b0c      	ldr	r3, [pc, #48]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f34:	2201      	movs	r2, #1
 8007f36:	631a      	str	r2, [r3, #48]	; 0x30
  htsc.Init.ShieldIOs = 0;
 8007f38:	4b0a      	ldr	r3, [pc, #40]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TOUCH_SAMPLE_PA3;
 8007f3e:	4b09      	ldr	r3, [pc, #36]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f40:	2208      	movs	r2, #8
 8007f42:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8007f44:	4b07      	ldr	r3, [pc, #28]	; (8007f64 <MX_TSC_Init+0x84>)
 8007f46:	0018      	movs	r0, r3
 8007f48:	f7fc fea1 	bl	8004c8e <HAL_TSC_Init>
 8007f4c:	1e03      	subs	r3, r0, #0
 8007f4e:	d005      	beq.n	8007f5c <MX_TSC_Init+0x7c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007f50:	4a06      	ldr	r2, [pc, #24]	; (8007f6c <MX_TSC_Init+0x8c>)
 8007f52:	4b07      	ldr	r3, [pc, #28]	; (8007f70 <MX_TSC_Init+0x90>)
 8007f54:	0011      	movs	r1, r2
 8007f56:	0018      	movs	r0, r3
 8007f58:	f000 f80c 	bl	8007f74 <_Error_Handler>
  }

}
 8007f5c:	46c0      	nop			; (mov r8, r8)
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	46c0      	nop			; (mov r8, r8)
 8007f64:	200004f0 	.word	0x200004f0
 8007f68:	40024000 	.word	0x40024000
 8007f6c:	000001ff 	.word	0x000001ff
 8007f70:	080091e0 	.word	0x080091e0

08007f74 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b082      	sub	sp, #8
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8007f7e:	e7fe      	b.n	8007f7e <_Error_Handler+0xa>

08007f80 <power_init>:

/* Private variables ---------------------------------------------------------*/


void power_init(void)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b086      	sub	sp, #24
 8007f84:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

  // GPIO Ports Clock Enable -------------------------------------------------
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f86:	4b11      	ldr	r3, [pc, #68]	; (8007fcc <power_init+0x4c>)
 8007f88:	4a10      	ldr	r2, [pc, #64]	; (8007fcc <power_init+0x4c>)
 8007f8a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	430a      	orrs	r2, r1
 8007f90:	62da      	str	r2, [r3, #44]	; 0x2c
 8007f92:	4b0e      	ldr	r3, [pc, #56]	; (8007fcc <power_init+0x4c>)
 8007f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f96:	2201      	movs	r2, #1
 8007f98:	4013      	ands	r3, r2
 8007f9a:	603b      	str	r3, [r7, #0]
 8007f9c:	683b      	ldr	r3, [r7, #0]


  // Init Pin to control LED/Thermalprinter Power Supply ------------------------------------
  GPIO_InitStruct.Pin = TP_POWER_PA12 | MOT_PWR_PA4;
 8007f9e:	1d3b      	adds	r3, r7, #4
 8007fa0:	4a0b      	ldr	r2, [pc, #44]	; (8007fd0 <power_init+0x50>)
 8007fa2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007fa4:	1d3b      	adds	r3, r7, #4
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007faa:	1d3b      	adds	r3, r7, #4
 8007fac:	2200      	movs	r2, #0
 8007fae:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007fb0:	1d3b      	adds	r3, r7, #4
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007fb6:	1d3a      	adds	r2, r7, #4
 8007fb8:	23a0      	movs	r3, #160	; 0xa0
 8007fba:	05db      	lsls	r3, r3, #23
 8007fbc:	0011      	movs	r1, r2
 8007fbe:	0018      	movs	r0, r3
 8007fc0:	f7fa fca4 	bl	800290c <HAL_GPIO_Init>
}
 8007fc4:	46c0      	nop			; (mov r8, r8)
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	b006      	add	sp, #24
 8007fca:	bd80      	pop	{r7, pc}
 8007fcc:	40021000 	.word	0x40021000
 8007fd0:	00001010 	.word	0x00001010

08007fd4 <tp_power_on>:

void tp_power_on(void)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, TP_POWER_PA12, GPIO_PIN_SET);
 8007fd8:	2380      	movs	r3, #128	; 0x80
 8007fda:	0159      	lsls	r1, r3, #5
 8007fdc:	23a0      	movs	r3, #160	; 0xa0
 8007fde:	05db      	lsls	r3, r3, #23
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	0018      	movs	r0, r3
 8007fe4:	f7fa fe25 	bl	8002c32 <HAL_GPIO_WritePin>
}
 8007fe8:	46c0      	nop			; (mov r8, r8)
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}

08007fee <tp_power_off>:

void tp_power_off(void)
{
 8007fee:	b580      	push	{r7, lr}
 8007ff0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, TP_POWER_PA12, GPIO_PIN_RESET);
 8007ff2:	2380      	movs	r3, #128	; 0x80
 8007ff4:	0159      	lsls	r1, r3, #5
 8007ff6:	23a0      	movs	r3, #160	; 0xa0
 8007ff8:	05db      	lsls	r3, r3, #23
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	0018      	movs	r0, r3
 8007ffe:	f7fa fe18 	bl	8002c32 <HAL_GPIO_WritePin>
}
 8008002:	46c0      	nop			; (mov r8, r8)
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <mot_power_on>:

void mot_power_on(void)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, MOT_PWR_PA4, GPIO_PIN_SET);
 800800c:	23a0      	movs	r3, #160	; 0xa0
 800800e:	05db      	lsls	r3, r3, #23
 8008010:	2201      	movs	r2, #1
 8008012:	2110      	movs	r1, #16
 8008014:	0018      	movs	r0, r3
 8008016:	f7fa fe0c 	bl	8002c32 <HAL_GPIO_WritePin>
}
 800801a:	46c0      	nop			; (mov r8, r8)
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <mot_power_off>:

void mot_power_off(void)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, MOT_PWR_PA4, GPIO_PIN_RESET);
 8008024:	23a0      	movs	r3, #160	; 0xa0
 8008026:	05db      	lsls	r3, r3, #23
 8008028:	2200      	movs	r2, #0
 800802a:	2110      	movs	r1, #16
 800802c:	0018      	movs	r0, r3
 800802e:	f7fa fe00 	bl	8002c32 <HAL_GPIO_WritePin>
}
 8008032:	46c0      	nop			; (mov r8, r8)
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <power_deact_all_periph_for_sleep>:

void power_deact_all_periph_for_sleep(void)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	af00      	add	r7, sp, #0
	mot_power_off();
 800803c:	f7ff fff0 	bl	8008020 <mot_power_off>
	led_disable();
 8008040:	f7ff fb22 	bl	8007688 <led_disable>
	tp_power_off();
 8008044:	f7ff ffd3 	bl	8007fee <tp_power_off>
	dcf77_deinit();
 8008048:	f7fe fd46 	bl	8006ad8 <dcf77_deinit>

	HAL_GPIO_WritePin(GPIOA, STROBE2_PA8, GPIO_PIN_RESET);
 800804c:	2380      	movs	r3, #128	; 0x80
 800804e:	0059      	lsls	r1, r3, #1
 8008050:	23a0      	movs	r3, #160	; 0xa0
 8008052:	05db      	lsls	r3, r3, #23
 8008054:	2200      	movs	r2, #0
 8008056:	0018      	movs	r0, r3
 8008058:	f7fa fdeb 	bl	8002c32 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LATCH_PA9, GPIO_PIN_RESET);
 800805c:	2380      	movs	r3, #128	; 0x80
 800805e:	0099      	lsls	r1, r3, #2
 8008060:	23a0      	movs	r3, #160	; 0xa0
 8008062:	05db      	lsls	r3, r3, #23
 8008064:	2200      	movs	r2, #0
 8008066:	0018      	movs	r0, r3
 8008068:	f7fa fde3 	bl	8002c32 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, STROBE1_PB1, GPIO_PIN_RESET);
 800806c:	4b13      	ldr	r3, [pc, #76]	; (80080bc <power_deact_all_periph_for_sleep+0x84>)
 800806e:	2200      	movs	r2, #0
 8008070:	2102      	movs	r1, #2
 8008072:	0018      	movs	r0, r3
 8008074:	f7fa fddd 	bl	8002c32 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, DCF77_PON_PB5, GPIO_PIN_SET);
 8008078:	4b10      	ldr	r3, [pc, #64]	; (80080bc <power_deact_all_periph_for_sleep+0x84>)
 800807a:	2201      	movs	r2, #1
 800807c:	2120      	movs	r1, #32
 800807e:	0018      	movs	r0, r3
 8008080:	f7fa fdd7 	bl	8002c32 <HAL_GPIO_WritePin>

	__HAL_RCC_GPIOB_CLK_DISABLE();
 8008084:	4b0e      	ldr	r3, [pc, #56]	; (80080c0 <power_deact_all_periph_for_sleep+0x88>)
 8008086:	4a0e      	ldr	r2, [pc, #56]	; (80080c0 <power_deact_all_periph_for_sleep+0x88>)
 8008088:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800808a:	2102      	movs	r1, #2
 800808c:	438a      	bics	r2, r1
 800808e:	62da      	str	r2, [r3, #44]	; 0x2c
	__HAL_RCC_TIM2_CLK_DISABLE();
 8008090:	4b0b      	ldr	r3, [pc, #44]	; (80080c0 <power_deact_all_periph_for_sleep+0x88>)
 8008092:	4a0b      	ldr	r2, [pc, #44]	; (80080c0 <power_deact_all_periph_for_sleep+0x88>)
 8008094:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008096:	2101      	movs	r1, #1
 8008098:	438a      	bics	r2, r1
 800809a:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_RCC_ADC1_CLK_DISABLE();
 800809c:	4b08      	ldr	r3, [pc, #32]	; (80080c0 <power_deact_all_periph_for_sleep+0x88>)
 800809e:	4a08      	ldr	r2, [pc, #32]	; (80080c0 <power_deact_all_periph_for_sleep+0x88>)
 80080a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80080a2:	4908      	ldr	r1, [pc, #32]	; (80080c4 <power_deact_all_periph_for_sleep+0x8c>)
 80080a4:	400a      	ands	r2, r1
 80080a6:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_RCC_DMA1_CLK_DISABLE();
 80080a8:	4b05      	ldr	r3, [pc, #20]	; (80080c0 <power_deact_all_periph_for_sleep+0x88>)
 80080aa:	4a05      	ldr	r2, [pc, #20]	; (80080c0 <power_deact_all_periph_for_sleep+0x88>)
 80080ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80080ae:	2101      	movs	r1, #1
 80080b0:	438a      	bics	r2, r1
 80080b2:	631a      	str	r2, [r3, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
	HAL_GPIO_Init(GPIOC, &GPIO_InitStructure); */



}
 80080b4:	46c0      	nop			; (mov r8, r8)
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
 80080ba:	46c0      	nop			; (mov r8, r8)
 80080bc:	50000400 	.word	0x50000400
 80080c0:	40021000 	.word	0x40021000
 80080c4:	fffffdff 	.word	0xfffffdff

080080c8 <printer_init>:
char* pcPrinterMessage;
uint16_t adc_value_old = 3500u;


void printer_init()
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b088      	sub	sp, #32
 80080cc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

  // GPIO Ports Clock Enable -------------------------------------------------
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80080ce:	4b65      	ldr	r3, [pc, #404]	; (8008264 <printer_init+0x19c>)
 80080d0:	4a64      	ldr	r2, [pc, #400]	; (8008264 <printer_init+0x19c>)
 80080d2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80080d4:	2101      	movs	r1, #1
 80080d6:	430a      	orrs	r2, r1
 80080d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80080da:	4b62      	ldr	r3, [pc, #392]	; (8008264 <printer_init+0x19c>)
 80080dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080de:	2201      	movs	r2, #1
 80080e0:	4013      	ands	r3, r2
 80080e2:	60bb      	str	r3, [r7, #8]
 80080e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80080e6:	4b5f      	ldr	r3, [pc, #380]	; (8008264 <printer_init+0x19c>)
 80080e8:	4a5e      	ldr	r2, [pc, #376]	; (8008264 <printer_init+0x19c>)
 80080ea:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80080ec:	2102      	movs	r1, #2
 80080ee:	430a      	orrs	r2, r1
 80080f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80080f2:	4b5c      	ldr	r3, [pc, #368]	; (8008264 <printer_init+0x19c>)
 80080f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f6:	2202      	movs	r2, #2
 80080f8:	4013      	ands	r3, r2
 80080fa:	607b      	str	r3, [r7, #4]
 80080fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_ADC1_CLK_ENABLE();
 80080fe:	4b59      	ldr	r3, [pc, #356]	; (8008264 <printer_init+0x19c>)
 8008100:	4a58      	ldr	r2, [pc, #352]	; (8008264 <printer_init+0x19c>)
 8008102:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008104:	2180      	movs	r1, #128	; 0x80
 8008106:	0089      	lsls	r1, r1, #2
 8008108:	430a      	orrs	r2, r1
 800810a:	635a      	str	r2, [r3, #52]	; 0x34


  // Init Pins  ------------------------------------
  GPIO_InitStruct.Pin = MOT_AIN1_PA5 | MOT_AIN2_PA6 | MOT_BIN2_PA7 | CLK_PA10 | DATA_PA11;
 800810c:	230c      	movs	r3, #12
 800810e:	18fb      	adds	r3, r7, r3
 8008110:	22ce      	movs	r2, #206	; 0xce
 8008112:	0112      	lsls	r2, r2, #4
 8008114:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008116:	230c      	movs	r3, #12
 8008118:	18fb      	adds	r3, r7, r3
 800811a:	2201      	movs	r2, #1
 800811c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800811e:	230c      	movs	r3, #12
 8008120:	18fb      	adds	r3, r7, r3
 8008122:	2200      	movs	r2, #0
 8008124:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008126:	230c      	movs	r3, #12
 8008128:	18fb      	adds	r3, r7, r3
 800812a:	2203      	movs	r2, #3
 800812c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800812e:	230c      	movs	r3, #12
 8008130:	18fa      	adds	r2, r7, r3
 8008132:	23a0      	movs	r3, #160	; 0xa0
 8008134:	05db      	lsls	r3, r3, #23
 8008136:	0011      	movs	r1, r2
 8008138:	0018      	movs	r0, r3
 800813a:	f7fa fbe7 	bl	800290c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = STROBE2_PA8 |LATCH_PA9;
 800813e:	230c      	movs	r3, #12
 8008140:	18fb      	adds	r3, r7, r3
 8008142:	22c0      	movs	r2, #192	; 0xc0
 8008144:	0092      	lsls	r2, r2, #2
 8008146:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8008148:	230c      	movs	r3, #12
 800814a:	18fb      	adds	r3, r7, r3
 800814c:	2211      	movs	r2, #17
 800814e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008150:	230c      	movs	r3, #12
 8008152:	18fb      	adds	r3, r7, r3
 8008154:	2201      	movs	r2, #1
 8008156:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008158:	230c      	movs	r3, #12
 800815a:	18fb      	adds	r3, r7, r3
 800815c:	2203      	movs	r2, #3
 800815e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008160:	230c      	movs	r3, #12
 8008162:	18fa      	adds	r2, r7, r3
 8008164:	23a0      	movs	r3, #160	; 0xa0
 8008166:	05db      	lsls	r3, r3, #23
 8008168:	0011      	movs	r1, r2
 800816a:	0018      	movs	r0, r3
 800816c:	f7fa fbce 	bl	800290c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOA, STROBE2_PA8, GPIO_PIN_SET);
 8008170:	2380      	movs	r3, #128	; 0x80
 8008172:	0059      	lsls	r1, r3, #1
 8008174:	23a0      	movs	r3, #160	; 0xa0
 8008176:	05db      	lsls	r3, r3, #23
 8008178:	2201      	movs	r2, #1
 800817a:	0018      	movs	r0, r3
 800817c:	f7fa fd59 	bl	8002c32 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LATCH_PA9, GPIO_PIN_SET);
 8008180:	2380      	movs	r3, #128	; 0x80
 8008182:	0099      	lsls	r1, r3, #2
 8008184:	23a0      	movs	r3, #160	; 0xa0
 8008186:	05db      	lsls	r3, r3, #23
 8008188:	2201      	movs	r2, #1
 800818a:	0018      	movs	r0, r3
 800818c:	f7fa fd51 	bl	8002c32 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = MOT_BIN1_PB0;
 8008190:	230c      	movs	r3, #12
 8008192:	18fb      	adds	r3, r7, r3
 8008194:	2201      	movs	r2, #1
 8008196:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008198:	230c      	movs	r3, #12
 800819a:	18fb      	adds	r3, r7, r3
 800819c:	2201      	movs	r2, #1
 800819e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081a0:	230c      	movs	r3, #12
 80081a2:	18fb      	adds	r3, r7, r3
 80081a4:	2200      	movs	r2, #0
 80081a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80081a8:	230c      	movs	r3, #12
 80081aa:	18fb      	adds	r3, r7, r3
 80081ac:	2203      	movs	r2, #3
 80081ae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80081b0:	230c      	movs	r3, #12
 80081b2:	18fb      	adds	r3, r7, r3
 80081b4:	4a2c      	ldr	r2, [pc, #176]	; (8008268 <printer_init+0x1a0>)
 80081b6:	0019      	movs	r1, r3
 80081b8:	0010      	movs	r0, r2
 80081ba:	f7fa fba7 	bl	800290c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = STROBE1_PB1;
 80081be:	230c      	movs	r3, #12
 80081c0:	18fb      	adds	r3, r7, r3
 80081c2:	2202      	movs	r2, #2
 80081c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80081c6:	230c      	movs	r3, #12
 80081c8:	18fb      	adds	r3, r7, r3
 80081ca:	2211      	movs	r2, #17
 80081cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80081ce:	230c      	movs	r3, #12
 80081d0:	18fb      	adds	r3, r7, r3
 80081d2:	2201      	movs	r2, #1
 80081d4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80081d6:	230c      	movs	r3, #12
 80081d8:	18fb      	adds	r3, r7, r3
 80081da:	2203      	movs	r2, #3
 80081dc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80081de:	230c      	movs	r3, #12
 80081e0:	18fb      	adds	r3, r7, r3
 80081e2:	4a21      	ldr	r2, [pc, #132]	; (8008268 <printer_init+0x1a0>)
 80081e4:	0019      	movs	r1, r3
 80081e6:	0010      	movs	r0, r2
 80081e8:	f7fa fb90 	bl	800290c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, STROBE1_PB1, GPIO_PIN_SET);
 80081ec:	4b1e      	ldr	r3, [pc, #120]	; (8008268 <printer_init+0x1a0>)
 80081ee:	2201      	movs	r2, #1
 80081f0:	2102      	movs	r1, #2
 80081f2:	0018      	movs	r0, r3
 80081f4:	f7fa fd1d 	bl	8002c32 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin =  PAPER_SENS_PB6;
 80081f8:	230c      	movs	r3, #12
 80081fa:	18fb      	adds	r3, r7, r3
 80081fc:	2240      	movs	r2, #64	; 0x40
 80081fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008200:	230c      	movs	r3, #12
 8008202:	18fb      	adds	r3, r7, r3
 8008204:	2200      	movs	r2, #0
 8008206:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8008208:	230c      	movs	r3, #12
 800820a:	18fb      	adds	r3, r7, r3
 800820c:	2202      	movs	r2, #2
 800820e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008210:	230c      	movs	r3, #12
 8008212:	18fb      	adds	r3, r7, r3
 8008214:	2200      	movs	r2, #0
 8008216:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008218:	230c      	movs	r3, #12
 800821a:	18fb      	adds	r3, r7, r3
 800821c:	4a12      	ldr	r2, [pc, #72]	; (8008268 <printer_init+0x1a0>)
 800821e:	0019      	movs	r1, r3
 8008220:	0010      	movs	r0, r2
 8008222:	f7fa fb73 	bl	800290c <HAL_GPIO_Init>

  // ADC
  GPIO_InitStruct.Pin = BLACK_MARK_SENS_PA2;
 8008226:	230c      	movs	r3, #12
 8008228:	18fb      	adds	r3, r7, r3
 800822a:	2204      	movs	r2, #4
 800822c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800822e:	230c      	movs	r3, #12
 8008230:	18fb      	adds	r3, r7, r3
 8008232:	2203      	movs	r2, #3
 8008234:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008236:	230c      	movs	r3, #12
 8008238:	18fb      	adds	r3, r7, r3
 800823a:	2200      	movs	r2, #0
 800823c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800823e:	230c      	movs	r3, #12
 8008240:	18fa      	adds	r2, r7, r3
 8008242:	23a0      	movs	r3, #160	; 0xa0
 8008244:	05db      	lsls	r3, r3, #23
 8008246:	0011      	movs	r1, r2
 8008248:	0018      	movs	r0, r3
 800824a:	f7fa fb5f 	bl	800290c <HAL_GPIO_Init>

  DMA_Init();
 800824e:	f000 fbb1 	bl	80089b4 <DMA_Init>
  ADC_Init();
 8008252:	f000 fb47 	bl	80088e4 <ADC_Init>
  DMA_ADC_Init();
 8008256:	f000 fbcb 	bl	80089f0 <DMA_ADC_Init>
}
 800825a:	46c0      	nop			; (mov r8, r8)
 800825c:	46bd      	mov	sp, r7
 800825e:	b008      	add	sp, #32
 8008260:	bd80      	pop	{r7, pc}
 8008262:	46c0      	nop			; (mov r8, r8)
 8008264:	40021000 	.word	0x40021000
 8008268:	50000400 	.word	0x50000400

0800826c <printer_print_message>:


void printer_print_message(char* pcMessage)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]

	if(pcMessage == NULL)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d103      	bne.n	8008282 <printer_print_message+0x16>
	{
		print_flag = 0;
 800827a:	4b08      	ldr	r3, [pc, #32]	; (800829c <printer_print_message+0x30>)
 800827c:	2200      	movs	r2, #0
 800827e:	701a      	strb	r2, [r3, #0]
	{
		pcPrinterMessage = pcMessage;
		printer_prepare_message_for_print();
		print_flag = 1;
	}
}
 8008280:	e007      	b.n	8008292 <printer_print_message+0x26>
		pcPrinterMessage = pcMessage;
 8008282:	4b07      	ldr	r3, [pc, #28]	; (80082a0 <printer_print_message+0x34>)
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	601a      	str	r2, [r3, #0]
		printer_prepare_message_for_print();
 8008288:	f000 fa2a 	bl	80086e0 <printer_prepare_message_for_print>
		print_flag = 1;
 800828c:	4b03      	ldr	r3, [pc, #12]	; (800829c <printer_print_message+0x30>)
 800828e:	2201      	movs	r2, #1
 8008290:	701a      	strb	r2, [r3, #0]
}
 8008292:	46c0      	nop			; (mov r8, r8)
 8008294:	46bd      	mov	sp, r7
 8008296:	b002      	add	sp, #8
 8008298:	bd80      	pop	{r7, pc}
 800829a:	46c0      	nop			; (mov r8, r8)
 800829c:	20000468 	.word	0x20000468
 80082a0:	20000530 	.word	0x20000530

080082a4 <printer_get_printer_status>:

char printer_get_printer_status(void)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	af00      	add	r7, sp, #0
	return print_flag;
 80082a8:	4b02      	ldr	r3, [pc, #8]	; (80082b4 <printer_get_printer_status+0x10>)
 80082aa:	781b      	ldrb	r3, [r3, #0]
}
 80082ac:	0018      	movs	r0, r3
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}
 80082b2:	46c0      	nop			; (mov r8, r8)
 80082b4:	20000468 	.word	0x20000468

080082b8 <PRINTER_Print_ProcessIT>:


void PRINTER_Print_ProcessIT(void)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b084      	sub	sp, #16
 80082bc:	af00      	add	r7, sp, #0
	static int columns;
	static char matrix_value;
	static int timer;
	static enum ePrinterState eState = ePrepare;

	if(print_flag!=0)
 80082be:	4b91      	ldr	r3, [pc, #580]	; (8008504 <PRINTER_Print_ProcessIT+0x24c>)
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d100      	bne.n	80082c8 <PRINTER_Print_ProcessIT+0x10>
 80082c6:	e118      	b.n	80084fa <PRINTER_Print_ProcessIT+0x242>
	{
		// State Machine for printing process
		switch(eState)
 80082c8:	4b8f      	ldr	r3, [pc, #572]	; (8008508 <PRINTER_Print_ProcessIT+0x250>)
 80082ca:	781b      	ldrb	r3, [r3, #0]
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d015      	beq.n	80082fc <PRINTER_Print_ProcessIT+0x44>
 80082d0:	2b02      	cmp	r3, #2
 80082d2:	d100      	bne.n	80082d6 <PRINTER_Print_ProcessIT+0x1e>
 80082d4:	e0e3      	b.n	800849e <PRINTER_Print_ProcessIT+0x1e6>
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d000      	beq.n	80082dc <PRINTER_Print_ProcessIT+0x24>
				print_flag = 0u;
				eState = ePrepare;
				break;

			default:
				break;
 80082da:	e10e      	b.n	80084fa <PRINTER_Print_ProcessIT+0x242>
				rows = 0;
 80082dc:	4b8b      	ldr	r3, [pc, #556]	; (800850c <PRINTER_Print_ProcessIT+0x254>)
 80082de:	2200      	movs	r2, #0
 80082e0:	601a      	str	r2, [r3, #0]
				columns = 0;
 80082e2:	4b8b      	ldr	r3, [pc, #556]	; (8008510 <PRINTER_Print_ProcessIT+0x258>)
 80082e4:	2200      	movs	r2, #0
 80082e6:	601a      	str	r2, [r3, #0]
				matrix_value = 0;
 80082e8:	4b8a      	ldr	r3, [pc, #552]	; (8008514 <PRINTER_Print_ProcessIT+0x25c>)
 80082ea:	2200      	movs	r2, #0
 80082ec:	701a      	strb	r2, [r3, #0]
				timer = 0;
 80082ee:	4b8a      	ldr	r3, [pc, #552]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 80082f0:	2200      	movs	r2, #0
 80082f2:	601a      	str	r2, [r3, #0]
				eState = ePrinting;
 80082f4:	4b84      	ldr	r3, [pc, #528]	; (8008508 <PRINTER_Print_ProcessIT+0x250>)
 80082f6:	2201      	movs	r2, #1
 80082f8:	701a      	strb	r2, [r3, #0]
				break;
 80082fa:	e0fe      	b.n	80084fa <PRINTER_Print_ProcessIT+0x242>
				if(columns < 24) // load data into shift register
 80082fc:	4b84      	ldr	r3, [pc, #528]	; (8008510 <PRINTER_Print_ProcessIT+0x258>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	2b17      	cmp	r3, #23
 8008302:	dc4f      	bgt.n	80083a4 <PRINTER_Print_ProcessIT+0xec>
					matrix_value = matrix_array[rows][columns];
 8008304:	4b81      	ldr	r3, [pc, #516]	; (800850c <PRINTER_Print_ProcessIT+0x254>)
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	4b81      	ldr	r3, [pc, #516]	; (8008510 <PRINTER_Print_ProcessIT+0x258>)
 800830a:	6819      	ldr	r1, [r3, #0]
 800830c:	4883      	ldr	r0, [pc, #524]	; (800851c <PRINTER_Print_ProcessIT+0x264>)
 800830e:	0013      	movs	r3, r2
 8008310:	005b      	lsls	r3, r3, #1
 8008312:	189b      	adds	r3, r3, r2
 8008314:	00db      	lsls	r3, r3, #3
 8008316:	18c3      	adds	r3, r0, r3
 8008318:	5c5a      	ldrb	r2, [r3, r1]
 800831a:	4b7e      	ldr	r3, [pc, #504]	; (8008514 <PRINTER_Print_ProcessIT+0x25c>)
 800831c:	701a      	strb	r2, [r3, #0]
					int shift_bit = 0x80;
 800831e:	2380      	movs	r3, #128	; 0x80
 8008320:	60fb      	str	r3, [r7, #12]
					for(int bit_cnt = 0; bit_cnt < 8; bit_cnt++)
 8008322:	2300      	movs	r3, #0
 8008324:	60bb      	str	r3, [r7, #8]
 8008326:	e034      	b.n	8008392 <PRINTER_Print_ProcessIT+0xda>
						if((matrix_value & shift_bit) != 0x00)
 8008328:	4b7a      	ldr	r3, [pc, #488]	; (8008514 <PRINTER_Print_ProcessIT+0x25c>)
 800832a:	781b      	ldrb	r3, [r3, #0]
 800832c:	001a      	movs	r2, r3
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	4013      	ands	r3, r2
 8008332:	d007      	beq.n	8008344 <PRINTER_Print_ProcessIT+0x8c>
							HAL_GPIO_WritePin(GPIOA, DATA_PA11, GPIO_PIN_SET);
 8008334:	2380      	movs	r3, #128	; 0x80
 8008336:	0119      	lsls	r1, r3, #4
 8008338:	23a0      	movs	r3, #160	; 0xa0
 800833a:	05db      	lsls	r3, r3, #23
 800833c:	2201      	movs	r2, #1
 800833e:	0018      	movs	r0, r3
 8008340:	f7fa fc77 	bl	8002c32 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, CLK_PA10, GPIO_PIN_SET);
 8008344:	2380      	movs	r3, #128	; 0x80
 8008346:	00d9      	lsls	r1, r3, #3
 8008348:	23a0      	movs	r3, #160	; 0xa0
 800834a:	05db      	lsls	r3, r3, #23
 800834c:	2201      	movs	r2, #1
 800834e:	0018      	movs	r0, r3
 8008350:	f7fa fc6f 	bl	8002c32 <HAL_GPIO_WritePin>
						for(int i=0; i<=3; i++) // Need some time
 8008354:	2300      	movs	r3, #0
 8008356:	607b      	str	r3, [r7, #4]
 8008358:	e00a      	b.n	8008370 <PRINTER_Print_ProcessIT+0xb8>
						HAL_GPIO_WritePin(GPIOA, CLK_PA10, GPIO_PIN_RESET);
 800835a:	2380      	movs	r3, #128	; 0x80
 800835c:	00d9      	lsls	r1, r3, #3
 800835e:	23a0      	movs	r3, #160	; 0xa0
 8008360:	05db      	lsls	r3, r3, #23
 8008362:	2200      	movs	r2, #0
 8008364:	0018      	movs	r0, r3
 8008366:	f7fa fc64 	bl	8002c32 <HAL_GPIO_WritePin>
						for(int i=0; i<=3; i++) // Need some time
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	3301      	adds	r3, #1
 800836e:	607b      	str	r3, [r7, #4]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2b03      	cmp	r3, #3
 8008374:	ddf1      	ble.n	800835a <PRINTER_Print_ProcessIT+0xa2>
						HAL_GPIO_WritePin(GPIOA, DATA_PA11, GPIO_PIN_RESET);
 8008376:	2380      	movs	r3, #128	; 0x80
 8008378:	0119      	lsls	r1, r3, #4
 800837a:	23a0      	movs	r3, #160	; 0xa0
 800837c:	05db      	lsls	r3, r3, #23
 800837e:	2200      	movs	r2, #0
 8008380:	0018      	movs	r0, r3
 8008382:	f7fa fc56 	bl	8002c32 <HAL_GPIO_WritePin>
						shift_bit = shift_bit >> 1;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	105b      	asrs	r3, r3, #1
 800838a:	60fb      	str	r3, [r7, #12]
					for(int bit_cnt = 0; bit_cnt < 8; bit_cnt++)
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	3301      	adds	r3, #1
 8008390:	60bb      	str	r3, [r7, #8]
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	2b07      	cmp	r3, #7
 8008396:	ddc7      	ble.n	8008328 <PRINTER_Print_ProcessIT+0x70>
				columns++;
 8008398:	4b5d      	ldr	r3, [pc, #372]	; (8008510 <PRINTER_Print_ProcessIT+0x258>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	1c5a      	adds	r2, r3, #1
 800839e:	4b5c      	ldr	r3, [pc, #368]	; (8008510 <PRINTER_Print_ProcessIT+0x258>)
 80083a0:	601a      	str	r2, [r3, #0]
				break;
 80083a2:	e0a9      	b.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
					if(rows < 40)
 80083a4:	4b59      	ldr	r3, [pc, #356]	; (800850c <PRINTER_Print_ProcessIT+0x254>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2b27      	cmp	r3, #39	; 0x27
 80083aa:	dd00      	ble.n	80083ae <PRINTER_Print_ProcessIT+0xf6>
 80083ac:	e070      	b.n	8008490 <PRINTER_Print_ProcessIT+0x1d8>
						timer++; // increments every 1ms
 80083ae:	4b5a      	ldr	r3, [pc, #360]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	1c5a      	adds	r2, r3, #1
 80083b4:	4b58      	ldr	r3, [pc, #352]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 80083b6:	601a      	str	r2, [r3, #0]
						if(timer<=1) // first  activate thermal head
 80083b8:	4b57      	ldr	r3, [pc, #348]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	2b01      	cmp	r3, #1
 80083be:	dc16      	bgt.n	80083ee <PRINTER_Print_ProcessIT+0x136>
							HAL_GPIO_WritePin(GPIOA, LATCH_PA9, GPIO_PIN_RESET);
 80083c0:	2380      	movs	r3, #128	; 0x80
 80083c2:	0099      	lsls	r1, r3, #2
 80083c4:	23a0      	movs	r3, #160	; 0xa0
 80083c6:	05db      	lsls	r3, r3, #23
 80083c8:	2200      	movs	r2, #0
 80083ca:	0018      	movs	r0, r3
 80083cc:	f7fa fc31 	bl	8002c32 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOB, STROBE1_PB1, GPIO_PIN_RESET);
 80083d0:	4b53      	ldr	r3, [pc, #332]	; (8008520 <PRINTER_Print_ProcessIT+0x268>)
 80083d2:	2200      	movs	r2, #0
 80083d4:	2102      	movs	r1, #2
 80083d6:	0018      	movs	r0, r3
 80083d8:	f7fa fc2b 	bl	8002c32 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOA, STROBE2_PA8, GPIO_PIN_RESET);
 80083dc:	2380      	movs	r3, #128	; 0x80
 80083de:	0059      	lsls	r1, r3, #1
 80083e0:	23a0      	movs	r3, #160	; 0xa0
 80083e2:	05db      	lsls	r3, r3, #23
 80083e4:	2200      	movs	r2, #0
 80083e6:	0018      	movs	r0, r3
 80083e8:	f7fa fc23 	bl	8002c32 <HAL_GPIO_WritePin>
				break;
 80083ec:	e084      	b.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
						else if(timer<=50)
 80083ee:	4b4a      	ldr	r3, [pc, #296]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	2b32      	cmp	r3, #50	; 0x32
 80083f4:	dc00      	bgt.n	80083f8 <PRINTER_Print_ProcessIT+0x140>
 80083f6:	e07f      	b.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
						else if(timer <= 51) // after 40ms deactivate thermal head
 80083f8:	4b47      	ldr	r3, [pc, #284]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	2b33      	cmp	r3, #51	; 0x33
 80083fe:	dc16      	bgt.n	800842e <PRINTER_Print_ProcessIT+0x176>
							HAL_GPIO_WritePin(GPIOB, STROBE1_PB1, GPIO_PIN_SET);
 8008400:	4b47      	ldr	r3, [pc, #284]	; (8008520 <PRINTER_Print_ProcessIT+0x268>)
 8008402:	2201      	movs	r2, #1
 8008404:	2102      	movs	r1, #2
 8008406:	0018      	movs	r0, r3
 8008408:	f7fa fc13 	bl	8002c32 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOA, STROBE2_PA8, GPIO_PIN_SET);
 800840c:	2380      	movs	r3, #128	; 0x80
 800840e:	0059      	lsls	r1, r3, #1
 8008410:	23a0      	movs	r3, #160	; 0xa0
 8008412:	05db      	lsls	r3, r3, #23
 8008414:	2201      	movs	r2, #1
 8008416:	0018      	movs	r0, r3
 8008418:	f7fa fc0b 	bl	8002c32 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(GPIOA, LATCH_PA9, GPIO_PIN_SET);
 800841c:	2380      	movs	r3, #128	; 0x80
 800841e:	0099      	lsls	r1, r3, #2
 8008420:	23a0      	movs	r3, #160	; 0xa0
 8008422:	05db      	lsls	r3, r3, #23
 8008424:	2201      	movs	r2, #1
 8008426:	0018      	movs	r0, r3
 8008428:	f7fa fc03 	bl	8002c32 <HAL_GPIO_WritePin>
				break;
 800842c:	e064      	b.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
						else if(timer<=53)
 800842e:	4b3a      	ldr	r3, [pc, #232]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	2b35      	cmp	r3, #53	; 0x35
 8008434:	dc02      	bgt.n	800843c <PRINTER_Print_ProcessIT+0x184>
							mot_power_on();
 8008436:	f7ff fde7 	bl	8008008 <mot_power_on>
				break;
 800843a:	e05d      	b.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
						else if(timer<=54)
 800843c:	4b36      	ldr	r3, [pc, #216]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2b36      	cmp	r3, #54	; 0x36
 8008442:	dc03      	bgt.n	800844c <PRINTER_Print_ProcessIT+0x194>
							printer_do_step(0u);
 8008444:	2000      	movs	r0, #0
 8008446:	f000 f86d 	bl	8008524 <printer_do_step>
				break;
 800844a:	e055      	b.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
						else if(timer<=60)
 800844c:	4b32      	ldr	r3, [pc, #200]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2b3c      	cmp	r3, #60	; 0x3c
 8008452:	dd51      	ble.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
						else if(timer<=61)
 8008454:	4b30      	ldr	r3, [pc, #192]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	2b3d      	cmp	r3, #61	; 0x3d
 800845a:	dc03      	bgt.n	8008464 <PRINTER_Print_ProcessIT+0x1ac>
							printer_do_step(0u);
 800845c:	2000      	movs	r0, #0
 800845e:	f000 f861 	bl	8008524 <printer_do_step>
				break;
 8008462:	e049      	b.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
						else if(timer<=67)
 8008464:	4b2c      	ldr	r3, [pc, #176]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	2b43      	cmp	r3, #67	; 0x43
 800846a:	dd45      	ble.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
						else if(timer<=68)
 800846c:	4b2a      	ldr	r3, [pc, #168]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2b44      	cmp	r3, #68	; 0x44
 8008472:	dc41      	bgt.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
							mot_power_off();
 8008474:	f7ff fdd4 	bl	8008020 <mot_power_off>
							rows++;
 8008478:	4b24      	ldr	r3, [pc, #144]	; (800850c <PRINTER_Print_ProcessIT+0x254>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	1c5a      	adds	r2, r3, #1
 800847e:	4b23      	ldr	r3, [pc, #140]	; (800850c <PRINTER_Print_ProcessIT+0x254>)
 8008480:	601a      	str	r2, [r3, #0]
							columns = 0;
 8008482:	4b23      	ldr	r3, [pc, #140]	; (8008510 <PRINTER_Print_ProcessIT+0x258>)
 8008484:	2200      	movs	r2, #0
 8008486:	601a      	str	r2, [r3, #0]
							timer=0;
 8008488:	4b23      	ldr	r3, [pc, #140]	; (8008518 <PRINTER_Print_ProcessIT+0x260>)
 800848a:	2200      	movs	r2, #0
 800848c:	601a      	str	r2, [r3, #0]
				break;
 800848e:	e033      	b.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
						rows = 0;
 8008490:	4b1e      	ldr	r3, [pc, #120]	; (800850c <PRINTER_Print_ProcessIT+0x254>)
 8008492:	2200      	movs	r2, #0
 8008494:	601a      	str	r2, [r3, #0]
						eState = eFinish;
 8008496:	4b1c      	ldr	r3, [pc, #112]	; (8008508 <PRINTER_Print_ProcessIT+0x250>)
 8008498:	2202      	movs	r2, #2
 800849a:	701a      	strb	r2, [r3, #0]
				break;
 800849c:	e02c      	b.n	80084f8 <PRINTER_Print_ProcessIT+0x240>
				HAL_GPIO_WritePin(GPIOA, CLK_PA10, GPIO_PIN_RESET);
 800849e:	2380      	movs	r3, #128	; 0x80
 80084a0:	00d9      	lsls	r1, r3, #3
 80084a2:	23a0      	movs	r3, #160	; 0xa0
 80084a4:	05db      	lsls	r3, r3, #23
 80084a6:	2200      	movs	r2, #0
 80084a8:	0018      	movs	r0, r3
 80084aa:	f7fa fbc2 	bl	8002c32 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, DATA_PA11, GPIO_PIN_RESET);
 80084ae:	2380      	movs	r3, #128	; 0x80
 80084b0:	0119      	lsls	r1, r3, #4
 80084b2:	23a0      	movs	r3, #160	; 0xa0
 80084b4:	05db      	lsls	r3, r3, #23
 80084b6:	2200      	movs	r2, #0
 80084b8:	0018      	movs	r0, r3
 80084ba:	f7fa fbba 	bl	8002c32 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, STROBE1_PB1, GPIO_PIN_SET);
 80084be:	4b18      	ldr	r3, [pc, #96]	; (8008520 <PRINTER_Print_ProcessIT+0x268>)
 80084c0:	2201      	movs	r2, #1
 80084c2:	2102      	movs	r1, #2
 80084c4:	0018      	movs	r0, r3
 80084c6:	f7fa fbb4 	bl	8002c32 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, STROBE2_PA8, GPIO_PIN_SET);
 80084ca:	2380      	movs	r3, #128	; 0x80
 80084cc:	0059      	lsls	r1, r3, #1
 80084ce:	23a0      	movs	r3, #160	; 0xa0
 80084d0:	05db      	lsls	r3, r3, #23
 80084d2:	2201      	movs	r2, #1
 80084d4:	0018      	movs	r0, r3
 80084d6:	f7fa fbac 	bl	8002c32 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, LATCH_PA9, GPIO_PIN_SET);
 80084da:	2380      	movs	r3, #128	; 0x80
 80084dc:	0099      	lsls	r1, r3, #2
 80084de:	23a0      	movs	r3, #160	; 0xa0
 80084e0:	05db      	lsls	r3, r3, #23
 80084e2:	2201      	movs	r2, #1
 80084e4:	0018      	movs	r0, r3
 80084e6:	f7fa fba4 	bl	8002c32 <HAL_GPIO_WritePin>
				print_flag = 0u;
 80084ea:	4b06      	ldr	r3, [pc, #24]	; (8008504 <PRINTER_Print_ProcessIT+0x24c>)
 80084ec:	2200      	movs	r2, #0
 80084ee:	701a      	strb	r2, [r3, #0]
				eState = ePrepare;
 80084f0:	4b05      	ldr	r3, [pc, #20]	; (8008508 <PRINTER_Print_ProcessIT+0x250>)
 80084f2:	2200      	movs	r2, #0
 80084f4:	701a      	strb	r2, [r3, #0]
				break;
 80084f6:	e000      	b.n	80084fa <PRINTER_Print_ProcessIT+0x242>
				break;
 80084f8:	46c0      	nop			; (mov r8, r8)
		HAL_GPIO_WritePin(GPIOA, DATA_PA11, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, STROBE1_PB1, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, STROBE2_PA8, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, LATCH_PA9, GPIO_PIN_SET);
	} TODO */
}
 80084fa:	46c0      	nop			; (mov r8, r8)
 80084fc:	46bd      	mov	sp, r7
 80084fe:	b004      	add	sp, #16
 8008500:	bd80      	pop	{r7, pc}
 8008502:	46c0      	nop			; (mov r8, r8)
 8008504:	20000468 	.word	0x20000468
 8008508:	20000469 	.word	0x20000469
 800850c:	2000046c 	.word	0x2000046c
 8008510:	20000470 	.word	0x20000470
 8008514:	20000474 	.word	0x20000474
 8008518:	20000478 	.word	0x20000478
 800851c:	200000a8 	.word	0x200000a8
 8008520:	50000400 	.word	0x50000400

08008524 <printer_do_step>:


void printer_do_step(char cDirection)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b082      	sub	sp, #8
 8008528:	af00      	add	r7, sp, #0
 800852a:	0002      	movs	r2, r0
 800852c:	1dfb      	adds	r3, r7, #7
 800852e:	701a      	strb	r2, [r3, #0]

	static char cstep = 0;

	switch(cstep)
 8008530:	4b58      	ldr	r3, [pc, #352]	; (8008694 <printer_do_step+0x170>)
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	2b01      	cmp	r3, #1
 8008536:	d030      	beq.n	800859a <printer_do_step+0x76>
 8008538:	dc02      	bgt.n	8008540 <printer_do_step+0x1c>
 800853a:	2b00      	cmp	r3, #0
 800853c:	d006      	beq.n	800854c <printer_do_step+0x28>
 800853e:	e0a1      	b.n	8008684 <printer_do_step+0x160>
 8008540:	2b02      	cmp	r3, #2
 8008542:	d051      	beq.n	80085e8 <printer_do_step+0xc4>
 8008544:	2b03      	cmp	r3, #3
 8008546:	d100      	bne.n	800854a <printer_do_step+0x26>
 8008548:	e075      	b.n	8008636 <printer_do_step+0x112>
 800854a:	e09b      	b.n	8008684 <printer_do_step+0x160>
	{
		// Step 1
		case 0:
			HAL_GPIO_WritePin(GPIOA, MOT_AIN1_PA5, GPIO_PIN_RESET);
 800854c:	23a0      	movs	r3, #160	; 0xa0
 800854e:	05db      	lsls	r3, r3, #23
 8008550:	2200      	movs	r2, #0
 8008552:	2120      	movs	r1, #32
 8008554:	0018      	movs	r0, r3
 8008556:	f7fa fb6c 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, MOT_AIN2_PA6, GPIO_PIN_SET);
 800855a:	23a0      	movs	r3, #160	; 0xa0
 800855c:	05db      	lsls	r3, r3, #23
 800855e:	2201      	movs	r2, #1
 8008560:	2140      	movs	r1, #64	; 0x40
 8008562:	0018      	movs	r0, r3
 8008564:	f7fa fb65 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, MOT_BIN1_PB0, GPIO_PIN_SET);
 8008568:	4b4b      	ldr	r3, [pc, #300]	; (8008698 <printer_do_step+0x174>)
 800856a:	2201      	movs	r2, #1
 800856c:	2101      	movs	r1, #1
 800856e:	0018      	movs	r0, r3
 8008570:	f7fa fb5f 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, MOT_BIN2_PA7, GPIO_PIN_RESET);
 8008574:	23a0      	movs	r3, #160	; 0xa0
 8008576:	05db      	lsls	r3, r3, #23
 8008578:	2200      	movs	r2, #0
 800857a:	2180      	movs	r1, #128	; 0x80
 800857c:	0018      	movs	r0, r3
 800857e:	f7fa fb58 	bl	8002c32 <HAL_GPIO_WritePin>
			if(cDirection==1) cstep=1;
 8008582:	1dfb      	adds	r3, r7, #7
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	2b01      	cmp	r3, #1
 8008588:	d103      	bne.n	8008592 <printer_do_step+0x6e>
 800858a:	4b42      	ldr	r3, [pc, #264]	; (8008694 <printer_do_step+0x170>)
 800858c:	2201      	movs	r2, #1
 800858e:	701a      	strb	r2, [r3, #0]
			else cstep=3;
			break;
 8008590:	e07c      	b.n	800868c <printer_do_step+0x168>
			else cstep=3;
 8008592:	4b40      	ldr	r3, [pc, #256]	; (8008694 <printer_do_step+0x170>)
 8008594:	2203      	movs	r2, #3
 8008596:	701a      	strb	r2, [r3, #0]
			break;
 8008598:	e078      	b.n	800868c <printer_do_step+0x168>

		// Step 2
		case 1:
			HAL_GPIO_WritePin(GPIOA, MOT_AIN1_PA5, GPIO_PIN_RESET);
 800859a:	23a0      	movs	r3, #160	; 0xa0
 800859c:	05db      	lsls	r3, r3, #23
 800859e:	2200      	movs	r2, #0
 80085a0:	2120      	movs	r1, #32
 80085a2:	0018      	movs	r0, r3
 80085a4:	f7fa fb45 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, MOT_AIN2_PA6, GPIO_PIN_SET);
 80085a8:	23a0      	movs	r3, #160	; 0xa0
 80085aa:	05db      	lsls	r3, r3, #23
 80085ac:	2201      	movs	r2, #1
 80085ae:	2140      	movs	r1, #64	; 0x40
 80085b0:	0018      	movs	r0, r3
 80085b2:	f7fa fb3e 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, MOT_BIN1_PB0, GPIO_PIN_RESET);
 80085b6:	4b38      	ldr	r3, [pc, #224]	; (8008698 <printer_do_step+0x174>)
 80085b8:	2200      	movs	r2, #0
 80085ba:	2101      	movs	r1, #1
 80085bc:	0018      	movs	r0, r3
 80085be:	f7fa fb38 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, MOT_BIN2_PA7, GPIO_PIN_SET);
 80085c2:	23a0      	movs	r3, #160	; 0xa0
 80085c4:	05db      	lsls	r3, r3, #23
 80085c6:	2201      	movs	r2, #1
 80085c8:	2180      	movs	r1, #128	; 0x80
 80085ca:	0018      	movs	r0, r3
 80085cc:	f7fa fb31 	bl	8002c32 <HAL_GPIO_WritePin>
			if(cDirection==1) cstep=2;
 80085d0:	1dfb      	adds	r3, r7, #7
 80085d2:	781b      	ldrb	r3, [r3, #0]
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d103      	bne.n	80085e0 <printer_do_step+0xbc>
 80085d8:	4b2e      	ldr	r3, [pc, #184]	; (8008694 <printer_do_step+0x170>)
 80085da:	2202      	movs	r2, #2
 80085dc:	701a      	strb	r2, [r3, #0]
			else cstep=0;
			break;
 80085de:	e055      	b.n	800868c <printer_do_step+0x168>
			else cstep=0;
 80085e0:	4b2c      	ldr	r3, [pc, #176]	; (8008694 <printer_do_step+0x170>)
 80085e2:	2200      	movs	r2, #0
 80085e4:	701a      	strb	r2, [r3, #0]
			break;
 80085e6:	e051      	b.n	800868c <printer_do_step+0x168>

		// Step 3
		case 2:
			HAL_GPIO_WritePin(GPIOA, MOT_AIN1_PA5, GPIO_PIN_SET);
 80085e8:	23a0      	movs	r3, #160	; 0xa0
 80085ea:	05db      	lsls	r3, r3, #23
 80085ec:	2201      	movs	r2, #1
 80085ee:	2120      	movs	r1, #32
 80085f0:	0018      	movs	r0, r3
 80085f2:	f7fa fb1e 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, MOT_AIN2_PA6, GPIO_PIN_RESET);
 80085f6:	23a0      	movs	r3, #160	; 0xa0
 80085f8:	05db      	lsls	r3, r3, #23
 80085fa:	2200      	movs	r2, #0
 80085fc:	2140      	movs	r1, #64	; 0x40
 80085fe:	0018      	movs	r0, r3
 8008600:	f7fa fb17 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, MOT_BIN1_PB0, GPIO_PIN_RESET);
 8008604:	4b24      	ldr	r3, [pc, #144]	; (8008698 <printer_do_step+0x174>)
 8008606:	2200      	movs	r2, #0
 8008608:	2101      	movs	r1, #1
 800860a:	0018      	movs	r0, r3
 800860c:	f7fa fb11 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, MOT_BIN2_PA7, GPIO_PIN_SET);
 8008610:	23a0      	movs	r3, #160	; 0xa0
 8008612:	05db      	lsls	r3, r3, #23
 8008614:	2201      	movs	r2, #1
 8008616:	2180      	movs	r1, #128	; 0x80
 8008618:	0018      	movs	r0, r3
 800861a:	f7fa fb0a 	bl	8002c32 <HAL_GPIO_WritePin>
			if(cDirection==1) cstep=3;
 800861e:	1dfb      	adds	r3, r7, #7
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	2b01      	cmp	r3, #1
 8008624:	d103      	bne.n	800862e <printer_do_step+0x10a>
 8008626:	4b1b      	ldr	r3, [pc, #108]	; (8008694 <printer_do_step+0x170>)
 8008628:	2203      	movs	r2, #3
 800862a:	701a      	strb	r2, [r3, #0]
			else cstep=1;
			break;
 800862c:	e02e      	b.n	800868c <printer_do_step+0x168>
			else cstep=1;
 800862e:	4b19      	ldr	r3, [pc, #100]	; (8008694 <printer_do_step+0x170>)
 8008630:	2201      	movs	r2, #1
 8008632:	701a      	strb	r2, [r3, #0]
			break;
 8008634:	e02a      	b.n	800868c <printer_do_step+0x168>

		// Step 4
		case 3:
			HAL_GPIO_WritePin(GPIOA, MOT_AIN1_PA5, GPIO_PIN_SET);
 8008636:	23a0      	movs	r3, #160	; 0xa0
 8008638:	05db      	lsls	r3, r3, #23
 800863a:	2201      	movs	r2, #1
 800863c:	2120      	movs	r1, #32
 800863e:	0018      	movs	r0, r3
 8008640:	f7fa faf7 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, MOT_AIN2_PA6, GPIO_PIN_RESET);
 8008644:	23a0      	movs	r3, #160	; 0xa0
 8008646:	05db      	lsls	r3, r3, #23
 8008648:	2200      	movs	r2, #0
 800864a:	2140      	movs	r1, #64	; 0x40
 800864c:	0018      	movs	r0, r3
 800864e:	f7fa faf0 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, MOT_BIN1_PB0, GPIO_PIN_SET);
 8008652:	4b11      	ldr	r3, [pc, #68]	; (8008698 <printer_do_step+0x174>)
 8008654:	2201      	movs	r2, #1
 8008656:	2101      	movs	r1, #1
 8008658:	0018      	movs	r0, r3
 800865a:	f7fa faea 	bl	8002c32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, MOT_BIN2_PA7, GPIO_PIN_RESET);
 800865e:	23a0      	movs	r3, #160	; 0xa0
 8008660:	05db      	lsls	r3, r3, #23
 8008662:	2200      	movs	r2, #0
 8008664:	2180      	movs	r1, #128	; 0x80
 8008666:	0018      	movs	r0, r3
 8008668:	f7fa fae3 	bl	8002c32 <HAL_GPIO_WritePin>
			if(cDirection==1) cstep=0;
 800866c:	1dfb      	adds	r3, r7, #7
 800866e:	781b      	ldrb	r3, [r3, #0]
 8008670:	2b01      	cmp	r3, #1
 8008672:	d103      	bne.n	800867c <printer_do_step+0x158>
 8008674:	4b07      	ldr	r3, [pc, #28]	; (8008694 <printer_do_step+0x170>)
 8008676:	2200      	movs	r2, #0
 8008678:	701a      	strb	r2, [r3, #0]
			else cstep=2;
			break;
 800867a:	e007      	b.n	800868c <printer_do_step+0x168>
			else cstep=2;
 800867c:	4b05      	ldr	r3, [pc, #20]	; (8008694 <printer_do_step+0x170>)
 800867e:	2202      	movs	r2, #2
 8008680:	701a      	strb	r2, [r3, #0]
			break;
 8008682:	e003      	b.n	800868c <printer_do_step+0x168>

		default:
			cstep = 0;
 8008684:	4b03      	ldr	r3, [pc, #12]	; (8008694 <printer_do_step+0x170>)
 8008686:	2200      	movs	r2, #0
 8008688:	701a      	strb	r2, [r3, #0]
			break;
 800868a:	46c0      	nop			; (mov r8, r8)
	}
}
 800868c:	46c0      	nop			; (mov r8, r8)
 800868e:	46bd      	mov	sp, r7
 8008690:	b002      	add	sp, #8
 8008692:	bd80      	pop	{r7, pc}
 8008694:	2000047c 	.word	0x2000047c
 8008698:	50000400 	.word	0x50000400

0800869c <printer_motor_off>:

void printer_motor_off(void)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, MOT_AIN1_PA5, GPIO_PIN_RESET);
 80086a0:	23a0      	movs	r3, #160	; 0xa0
 80086a2:	05db      	lsls	r3, r3, #23
 80086a4:	2200      	movs	r2, #0
 80086a6:	2120      	movs	r1, #32
 80086a8:	0018      	movs	r0, r3
 80086aa:	f7fa fac2 	bl	8002c32 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, MOT_AIN2_PA6, GPIO_PIN_RESET);
 80086ae:	23a0      	movs	r3, #160	; 0xa0
 80086b0:	05db      	lsls	r3, r3, #23
 80086b2:	2200      	movs	r2, #0
 80086b4:	2140      	movs	r1, #64	; 0x40
 80086b6:	0018      	movs	r0, r3
 80086b8:	f7fa fabb 	bl	8002c32 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, MOT_BIN1_PB0, GPIO_PIN_RESET);
 80086bc:	4b07      	ldr	r3, [pc, #28]	; (80086dc <printer_motor_off+0x40>)
 80086be:	2200      	movs	r2, #0
 80086c0:	2101      	movs	r1, #1
 80086c2:	0018      	movs	r0, r3
 80086c4:	f7fa fab5 	bl	8002c32 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, MOT_BIN2_PA7, GPIO_PIN_RESET);
 80086c8:	23a0      	movs	r3, #160	; 0xa0
 80086ca:	05db      	lsls	r3, r3, #23
 80086cc:	2200      	movs	r2, #0
 80086ce:	2180      	movs	r1, #128	; 0x80
 80086d0:	0018      	movs	r0, r3
 80086d2:	f7fa faae 	bl	8002c32 <HAL_GPIO_WritePin>
}
 80086d6:	46c0      	nop			; (mov r8, r8)
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	50000400 	.word	0x50000400

080086e0 <printer_prepare_message_for_print>:

void printer_prepare_message_for_print()
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b086      	sub	sp, #24
 80086e4:	af00      	add	r7, sp, #0
	int cnt = 0;
 80086e6:	2300      	movs	r3, #0
 80086e8:	617b      	str	r3, [r7, #20]
	int u = 0;
 80086ea:	2300      	movs	r3, #0
 80086ec:	613b      	str	r3, [r7, #16]
	unsigned char* array_pointer = NULL;
 80086ee:	2300      	movs	r3, #0
 80086f0:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i<12; i++) // up to 12
 80086f2:	2300      	movs	r3, #0
 80086f4:	60bb      	str	r3, [r7, #8]
 80086f6:	e063      	b.n	80087c0 <printer_prepare_message_for_print+0xe0>
	{
		switch(pcPrinterMessage[i])
 80086f8:	4b35      	ldr	r3, [pc, #212]	; (80087d0 <printer_prepare_message_for_print+0xf0>)
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	18d3      	adds	r3, r2, r3
 8008700:	781b      	ldrb	r3, [r3, #0]
 8008702:	3b20      	subs	r3, #32
 8008704:	2b19      	cmp	r3, #25
 8008706:	d828      	bhi.n	800875a <printer_prepare_message_for_print+0x7a>
 8008708:	009a      	lsls	r2, r3, #2
 800870a:	4b32      	ldr	r3, [pc, #200]	; (80087d4 <printer_prepare_message_for_print+0xf4>)
 800870c:	18d3      	adds	r3, r2, r3
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	469f      	mov	pc, r3
		{
			case ' ':
				array_pointer = array_spare;
 8008712:	4b31      	ldr	r3, [pc, #196]	; (80087d8 <printer_prepare_message_for_print+0xf8>)
 8008714:	60fb      	str	r3, [r7, #12]
				break;
 8008716:	e023      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '-':
				array_pointer = array_minus;
 8008718:	4b30      	ldr	r3, [pc, #192]	; (80087dc <printer_prepare_message_for_print+0xfc>)
 800871a:	60fb      	str	r3, [r7, #12]
				break;
 800871c:	e020      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '0':
				array_pointer = array_zero;
 800871e:	4b30      	ldr	r3, [pc, #192]	; (80087e0 <printer_prepare_message_for_print+0x100>)
 8008720:	60fb      	str	r3, [r7, #12]
				break;
 8008722:	e01d      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '1':
				array_pointer = array_one;
 8008724:	4b2f      	ldr	r3, [pc, #188]	; (80087e4 <printer_prepare_message_for_print+0x104>)
 8008726:	60fb      	str	r3, [r7, #12]
				break;
 8008728:	e01a      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '2':
				array_pointer = array_two;
 800872a:	4b2f      	ldr	r3, [pc, #188]	; (80087e8 <printer_prepare_message_for_print+0x108>)
 800872c:	60fb      	str	r3, [r7, #12]
				break;
 800872e:	e017      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '3':
				array_pointer = array_three;
 8008730:	4b2e      	ldr	r3, [pc, #184]	; (80087ec <printer_prepare_message_for_print+0x10c>)
 8008732:	60fb      	str	r3, [r7, #12]
				break;
 8008734:	e014      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '4':
				array_pointer = array_four;
 8008736:	4b2e      	ldr	r3, [pc, #184]	; (80087f0 <printer_prepare_message_for_print+0x110>)
 8008738:	60fb      	str	r3, [r7, #12]
				break;
 800873a:	e011      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '5':
				array_pointer = array_five;
 800873c:	4b2d      	ldr	r3, [pc, #180]	; (80087f4 <printer_prepare_message_for_print+0x114>)
 800873e:	60fb      	str	r3, [r7, #12]
				break;
 8008740:	e00e      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '6':
				array_pointer = array_six;
 8008742:	4b2d      	ldr	r3, [pc, #180]	; (80087f8 <printer_prepare_message_for_print+0x118>)
 8008744:	60fb      	str	r3, [r7, #12]
				break;
 8008746:	e00b      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '7':
				array_pointer = array_seven;
 8008748:	4b2c      	ldr	r3, [pc, #176]	; (80087fc <printer_prepare_message_for_print+0x11c>)
 800874a:	60fb      	str	r3, [r7, #12]
				break;
 800874c:	e008      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '8':
				array_pointer = array_eight;
 800874e:	4b2c      	ldr	r3, [pc, #176]	; (8008800 <printer_prepare_message_for_print+0x120>)
 8008750:	60fb      	str	r3, [r7, #12]
				break;
 8008752:	e005      	b.n	8008760 <printer_prepare_message_for_print+0x80>

			case '9':
				array_pointer = array_nine;
 8008754:	4b2b      	ldr	r3, [pc, #172]	; (8008804 <printer_prepare_message_for_print+0x124>)
 8008756:	60fb      	str	r3, [r7, #12]
				break;
 8008758:	e002      	b.n	8008760 <printer_prepare_message_for_print+0x80>
			default:
				array_pointer = array_spare;
 800875a:	4b1f      	ldr	r3, [pc, #124]	; (80087d8 <printer_prepare_message_for_print+0xf8>)
 800875c:	60fb      	str	r3, [r7, #12]
				break;
 800875e:	46c0      	nop			; (mov r8, r8)
		}
		cnt = 0;
 8008760:	2300      	movs	r3, #0
 8008762:	617b      	str	r3, [r7, #20]
		for(int z = 0; z<40; z++)
 8008764:	2300      	movs	r3, #0
 8008766:	607b      	str	r3, [r7, #4]
 8008768:	e021      	b.n	80087ae <printer_prepare_message_for_print+0xce>
		{
			for(int s = u*2; s<u*2+2; s++)
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	005b      	lsls	r3, r3, #1
 800876e:	603b      	str	r3, [r7, #0]
 8008770:	e014      	b.n	800879c <printer_prepare_message_for_print+0xbc>
			{
				matrix_array[z][s]=array_pointer[cnt];
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	18d3      	adds	r3, r2, r3
 8008778:	7818      	ldrb	r0, [r3, #0]
 800877a:	4923      	ldr	r1, [pc, #140]	; (8008808 <printer_prepare_message_for_print+0x128>)
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	0013      	movs	r3, r2
 8008780:	005b      	lsls	r3, r3, #1
 8008782:	189b      	adds	r3, r3, r2
 8008784:	00db      	lsls	r3, r3, #3
 8008786:	18ca      	adds	r2, r1, r3
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	18d3      	adds	r3, r2, r3
 800878c:	1c02      	adds	r2, r0, #0
 800878e:	701a      	strb	r2, [r3, #0]
				cnt++;
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	3301      	adds	r3, #1
 8008794:	617b      	str	r3, [r7, #20]
			for(int s = u*2; s<u*2+2; s++)
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	3301      	adds	r3, #1
 800879a:	603b      	str	r3, [r7, #0]
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	3301      	adds	r3, #1
 80087a0:	005a      	lsls	r2, r3, #1
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	dce4      	bgt.n	8008772 <printer_prepare_message_for_print+0x92>
		for(int z = 0; z<40; z++)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	3301      	adds	r3, #1
 80087ac:	607b      	str	r3, [r7, #4]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2b27      	cmp	r3, #39	; 0x27
 80087b2:	ddda      	ble.n	800876a <printer_prepare_message_for_print+0x8a>
			}

		}
		u++;
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	3301      	adds	r3, #1
 80087b8:	613b      	str	r3, [r7, #16]
	for(int i = 0; i<12; i++) // up to 12
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	3301      	adds	r3, #1
 80087be:	60bb      	str	r3, [r7, #8]
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	2b0b      	cmp	r3, #11
 80087c4:	dd98      	ble.n	80086f8 <printer_prepare_message_for_print+0x18>
	}
}
 80087c6:	46c0      	nop			; (mov r8, r8)
 80087c8:	46bd      	mov	sp, r7
 80087ca:	b006      	add	sp, #24
 80087cc:	bd80      	pop	{r7, pc}
 80087ce:	46c0      	nop			; (mov r8, r8)
 80087d0:	20000530 	.word	0x20000530
 80087d4:	08009700 	.word	0x08009700
 80087d8:	08009340 	.word	0x08009340
 80087dc:	08009390 	.word	0x08009390
 80087e0:	080093e0 	.word	0x080093e0
 80087e4:	08009430 	.word	0x08009430
 80087e8:	08009480 	.word	0x08009480
 80087ec:	080094d0 	.word	0x080094d0
 80087f0:	08009520 	.word	0x08009520
 80087f4:	08009570 	.word	0x08009570
 80087f8:	080095c0 	.word	0x080095c0
 80087fc:	08009610 	.word	0x08009610
 8008800:	08009660 	.word	0x08009660
 8008804:	080096b0 	.word	0x080096b0
 8008808:	200000a8 	.word	0x200000a8

0800880c <printer_drive_to_next_label>:


void printer_drive_to_next_label(void)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b084      	sub	sp, #16
 8008810:	af00      	add	r7, sp, #0
	uint16_t Alt = 3500; // TODO depends on battery voltage
 8008812:	230e      	movs	r3, #14
 8008814:	18fb      	adds	r3, r7, r3
 8008816:	4a1f      	ldr	r2, [pc, #124]	; (8008894 <printer_drive_to_next_label+0x88>)
 8008818:	801a      	strh	r2, [r3, #0]
	int i;

	printer_adc_start();
 800881a:	f000 f83d 	bl	8008898 <printer_adc_start>
	HAL_Delay(5);
 800881e:	2005      	movs	r0, #5
 8008820:	f7f8 fef6 	bl	8001610 <HAL_Delay>

	// i >= 200 means max 200 steps when no label is found
	for(i = 0; i<= 200; i++)
 8008824:	2300      	movs	r3, #0
 8008826:	60bb      	str	r3, [r7, #8]
 8008828:	e029      	b.n	800887e <printer_drive_to_next_label+0x72>
	{
	  uint16_t Neu = printer_get_black_mark_adc_value();
 800882a:	f000 f845 	bl	80088b8 <printer_get_black_mark_adc_value>
 800882e:	0002      	movs	r2, r0
 8008830:	1dbb      	adds	r3, r7, #6
 8008832:	801a      	strh	r2, [r3, #0]


	  //if(Neu <= 3850 && Alt > 3850 )
	  if((int16_t)(Alt - Neu) > 15)
 8008834:	230e      	movs	r3, #14
 8008836:	18fa      	adds	r2, r7, r3
 8008838:	1dbb      	adds	r3, r7, #6
 800883a:	8812      	ldrh	r2, [r2, #0]
 800883c:	881b      	ldrh	r3, [r3, #0]
 800883e:	1ad3      	subs	r3, r2, r3
 8008840:	b29b      	uxth	r3, r3
 8008842:	b21b      	sxth	r3, r3
 8008844:	2b0f      	cmp	r3, #15
 8008846:	dd0c      	ble.n	8008862 <printer_drive_to_next_label+0x56>
	  {
		  // If next label is detect do 4 more steps
		  for(i=0; i<4; i++)
 8008848:	2300      	movs	r3, #0
 800884a:	60bb      	str	r3, [r7, #8]
 800884c:	e005      	b.n	800885a <printer_drive_to_next_label+0x4e>
		  {
			  printer_do_step(0u);
 800884e:	2000      	movs	r0, #0
 8008850:	f7ff fe68 	bl	8008524 <printer_do_step>
		  for(i=0; i<4; i++)
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	3301      	adds	r3, #1
 8008858:	60bb      	str	r3, [r7, #8]
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	2b03      	cmp	r3, #3
 800885e:	ddf6      	ble.n	800884e <printer_drive_to_next_label+0x42>
		  }
		  break;
 8008860:	e010      	b.n	8008884 <printer_drive_to_next_label+0x78>
	  }

	  printer_do_step(0u);
 8008862:	2000      	movs	r0, #0
 8008864:	f7ff fe5e 	bl	8008524 <printer_do_step>
	  Alt = Neu;
 8008868:	230e      	movs	r3, #14
 800886a:	18fb      	adds	r3, r7, r3
 800886c:	1dba      	adds	r2, r7, #6
 800886e:	8812      	ldrh	r2, [r2, #0]
 8008870:	801a      	strh	r2, [r3, #0]
	  HAL_Delay(10);
 8008872:	200a      	movs	r0, #10
 8008874:	f7f8 fecc 	bl	8001610 <HAL_Delay>
	for(i = 0; i<= 200; i++)
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	3301      	adds	r3, #1
 800887c:	60bb      	str	r3, [r7, #8]
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	2bc8      	cmp	r3, #200	; 0xc8
 8008882:	ddd2      	ble.n	800882a <printer_drive_to_next_label+0x1e>
	}
	printer_adc_stop();
 8008884:	f000 f822 	bl	80088cc <printer_adc_stop>
	printer_motor_off();
 8008888:	f7ff ff08 	bl	800869c <printer_motor_off>
}
 800888c:	46c0      	nop			; (mov r8, r8)
 800888e:	46bd      	mov	sp, r7
 8008890:	b004      	add	sp, #16
 8008892:	bd80      	pop	{r7, pc}
 8008894:	00000dac 	.word	0x00000dac

08008898 <printer_adc_start>:
	return HAL_GPIO_ReadPin(GPIOB, PAPER_SENS_PB6);
}


void printer_adc_start(void)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc, (uint32_t*) &ADC1ConvertedValue, 2u);
 800889c:	4904      	ldr	r1, [pc, #16]	; (80088b0 <printer_adc_start+0x18>)
 800889e:	4b05      	ldr	r3, [pc, #20]	; (80088b4 <printer_adc_start+0x1c>)
 80088a0:	2202      	movs	r2, #2
 80088a2:	0018      	movs	r0, r3
 80088a4:	f7f9 f850 	bl	8001948 <HAL_ADC_Start_DMA>
}
 80088a8:	46c0      	nop			; (mov r8, r8)
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	46c0      	nop			; (mov r8, r8)
 80088b0:	20000534 	.word	0x20000534
 80088b4:	20000578 	.word	0x20000578

080088b8 <printer_get_black_mark_adc_value>:


uint32_t printer_get_black_mark_adc_value(void)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	af00      	add	r7, sp, #0

	return ADC1ConvertedValue;
 80088bc:	4b02      	ldr	r3, [pc, #8]	; (80088c8 <printer_get_black_mark_adc_value+0x10>)
 80088be:	881b      	ldrh	r3, [r3, #0]
}
 80088c0:	0018      	movs	r0, r3
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	46c0      	nop			; (mov r8, r8)
 80088c8:	20000534 	.word	0x20000534

080088cc <printer_adc_stop>:


void printer_adc_stop(void)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	af00      	add	r7, sp, #0
	 HAL_ADC_Stop_DMA(&hadc);
 80088d0:	4b03      	ldr	r3, [pc, #12]	; (80088e0 <printer_adc_stop+0x14>)
 80088d2:	0018      	movs	r0, r3
 80088d4:	f7f9 f8ba 	bl	8001a4c <HAL_ADC_Stop_DMA>
}
 80088d8:	46c0      	nop			; (mov r8, r8)
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}
 80088de:	46c0      	nop			; (mov r8, r8)
 80088e0:	20000578 	.word	0x20000578

080088e4 <ADC_Init>:
///////////////////////////////////////////////////////////////////////////
// INIT etc.
///////////////////////////////////////////////////////////////////////////

void ADC_Init(void)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b082      	sub	sp, #8
 80088e8:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
  hadc.Instance = ADC1;
 80088ea:	4b2e      	ldr	r3, [pc, #184]	; (80089a4 <ADC_Init+0xc0>)
 80088ec:	4a2e      	ldr	r2, [pc, #184]	; (80089a8 <ADC_Init+0xc4>)
 80088ee:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80088f0:	4b2c      	ldr	r3, [pc, #176]	; (80089a4 <ADC_Init+0xc0>)
 80088f2:	2200      	movs	r2, #0
 80088f4:	641a      	str	r2, [r3, #64]	; 0x40
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 80088f6:	4b2b      	ldr	r3, [pc, #172]	; (80089a4 <ADC_Init+0xc0>)
 80088f8:	22a0      	movs	r2, #160	; 0xa0
 80088fa:	0352      	lsls	r2, r2, #13
 80088fc:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80088fe:	4b29      	ldr	r3, [pc, #164]	; (80089a4 <ADC_Init+0xc0>)
 8008900:	2200      	movs	r2, #0
 8008902:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_3CYCLES_5;
 8008904:	4b27      	ldr	r3, [pc, #156]	; (80089a4 <ADC_Init+0xc0>)
 8008906:	2201      	movs	r2, #1
 8008908:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800890a:	4b26      	ldr	r3, [pc, #152]	; (80089a4 <ADC_Init+0xc0>)
 800890c:	2201      	movs	r2, #1
 800890e:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008910:	4b24      	ldr	r3, [pc, #144]	; (80089a4 <ADC_Init+0xc0>)
 8008912:	2200      	movs	r2, #0
 8008914:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8008916:	4b23      	ldr	r3, [pc, #140]	; (80089a4 <ADC_Init+0xc0>)
 8008918:	2201      	movs	r2, #1
 800891a:	621a      	str	r2, [r3, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800891c:	4b21      	ldr	r3, [pc, #132]	; (80089a4 <ADC_Init+0xc0>)
 800891e:	2200      	movs	r2, #0
 8008920:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8008922:	4b20      	ldr	r3, [pc, #128]	; (80089a4 <ADC_Init+0xc0>)
 8008924:	2200      	movs	r2, #0
 8008926:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008928:	4b1e      	ldr	r3, [pc, #120]	; (80089a4 <ADC_Init+0xc0>)
 800892a:	22c2      	movs	r2, #194	; 0xc2
 800892c:	32ff      	adds	r2, #255	; 0xff
 800892e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = ENABLE;
 8008930:	4b1c      	ldr	r3, [pc, #112]	; (80089a4 <ADC_Init+0xc0>)
 8008932:	2201      	movs	r2, #1
 8008934:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8008936:	4b1b      	ldr	r3, [pc, #108]	; (80089a4 <ADC_Init+0xc0>)
 8008938:	2208      	movs	r2, #8
 800893a:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800893c:	4b19      	ldr	r3, [pc, #100]	; (80089a4 <ADC_Init+0xc0>)
 800893e:	2200      	movs	r2, #0
 8008940:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoWait = DISABLE;
 8008942:	4b18      	ldr	r3, [pc, #96]	; (80089a4 <ADC_Init+0xc0>)
 8008944:	2200      	movs	r2, #0
 8008946:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8008948:	4b16      	ldr	r3, [pc, #88]	; (80089a4 <ADC_Init+0xc0>)
 800894a:	2201      	movs	r2, #1
 800894c:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800894e:	4b15      	ldr	r3, [pc, #84]	; (80089a4 <ADC_Init+0xc0>)
 8008950:	2200      	movs	r2, #0
 8008952:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8008954:	4b13      	ldr	r3, [pc, #76]	; (80089a4 <ADC_Init+0xc0>)
 8008956:	0018      	movs	r0, r3
 8008958:	f7f8 fe80 	bl	800165c <HAL_ADC_Init>
 800895c:	1e03      	subs	r3, r0, #0
 800895e:	d007      	beq.n	8008970 <ADC_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008960:	23ec      	movs	r3, #236	; 0xec
 8008962:	33ff      	adds	r3, #255	; 0xff
 8008964:	001a      	movs	r2, r3
 8008966:	4b11      	ldr	r3, [pc, #68]	; (80089ac <ADC_Init+0xc8>)
 8008968:	0011      	movs	r1, r2
 800896a:	0018      	movs	r0, r3
 800896c:	f7ff fb02 	bl	8007f74 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted.
    */
  sConfig.Channel = ADC_CHANNEL_2;
 8008970:	003b      	movs	r3, r7
 8008972:	4a0f      	ldr	r2, [pc, #60]	; (80089b0 <ADC_Init+0xcc>)
 8008974:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8008976:	003b      	movs	r3, r7
 8008978:	2280      	movs	r2, #128	; 0x80
 800897a:	0152      	lsls	r2, r2, #5
 800897c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800897e:	003a      	movs	r2, r7
 8008980:	4b08      	ldr	r3, [pc, #32]	; (80089a4 <ADC_Init+0xc0>)
 8008982:	0011      	movs	r1, r2
 8008984:	0018      	movs	r0, r3
 8008986:	f7f9 f8e9 	bl	8001b5c <HAL_ADC_ConfigChannel>
 800898a:	1e03      	subs	r3, r0, #0
 800898c:	d006      	beq.n	800899c <ADC_Init+0xb8>
  {
    _Error_Handler(__FILE__, __LINE__);
 800898e:	23fa      	movs	r3, #250	; 0xfa
 8008990:	005a      	lsls	r2, r3, #1
 8008992:	4b06      	ldr	r3, [pc, #24]	; (80089ac <ADC_Init+0xc8>)
 8008994:	0011      	movs	r1, r2
 8008996:	0018      	movs	r0, r3
 8008998:	f7ff faec 	bl	8007f74 <_Error_Handler>
  }

}
 800899c:	46c0      	nop			; (mov r8, r8)
 800899e:	46bd      	mov	sp, r7
 80089a0:	b002      	add	sp, #8
 80089a2:	bd80      	pop	{r7, pc}
 80089a4:	20000578 	.word	0x20000578
 80089a8:	40012400 	.word	0x40012400
 80089ac:	080091f0 	.word	0x080091f0
 80089b0:	08000004 	.word	0x08000004

080089b4 <DMA_Init>:


void DMA_Init(void)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b082      	sub	sp, #8
 80089b8:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80089ba:	4b0c      	ldr	r3, [pc, #48]	; (80089ec <DMA_Init+0x38>)
 80089bc:	4a0b      	ldr	r2, [pc, #44]	; (80089ec <DMA_Init+0x38>)
 80089be:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80089c0:	2101      	movs	r1, #1
 80089c2:	430a      	orrs	r2, r1
 80089c4:	631a      	str	r2, [r3, #48]	; 0x30
 80089c6:	4b09      	ldr	r3, [pc, #36]	; (80089ec <DMA_Init+0x38>)
 80089c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ca:	2201      	movs	r2, #1
 80089cc:	4013      	ands	r3, r2
 80089ce:	607b      	str	r3, [r7, #4]
 80089d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80089d2:	2200      	movs	r2, #0
 80089d4:	2100      	movs	r1, #0
 80089d6:	2009      	movs	r0, #9
 80089d8:	f7f9 fbac 	bl	8002134 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80089dc:	2009      	movs	r0, #9
 80089de:	f7f9 fbbf 	bl	8002160 <HAL_NVIC_EnableIRQ>
}
 80089e2:	46c0      	nop			; (mov r8, r8)
 80089e4:	46bd      	mov	sp, r7
 80089e6:	b002      	add	sp, #8
 80089e8:	bd80      	pop	{r7, pc}
 80089ea:	46c0      	nop			; (mov r8, r8)
 80089ec:	40021000 	.word	0x40021000

080089f0 <DMA_ADC_Init>:

void DMA_ADC_Init(void)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	af00      	add	r7, sp, #0

  /* ADC1 DMA Init */
  /* ADC Init */
  hdma_adc.Instance = DMA1_Channel1;
 80089f4:	4b19      	ldr	r3, [pc, #100]	; (8008a5c <DMA_ADC_Init+0x6c>)
 80089f6:	4a1a      	ldr	r2, [pc, #104]	; (8008a60 <DMA_ADC_Init+0x70>)
 80089f8:	601a      	str	r2, [r3, #0]
  hdma_adc.Init.Request = DMA_REQUEST_0;
 80089fa:	4b18      	ldr	r3, [pc, #96]	; (8008a5c <DMA_ADC_Init+0x6c>)
 80089fc:	2200      	movs	r2, #0
 80089fe:	605a      	str	r2, [r3, #4]
  hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008a00:	4b16      	ldr	r3, [pc, #88]	; (8008a5c <DMA_ADC_Init+0x6c>)
 8008a02:	2200      	movs	r2, #0
 8008a04:	609a      	str	r2, [r3, #8]
  hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8008a06:	4b15      	ldr	r3, [pc, #84]	; (8008a5c <DMA_ADC_Init+0x6c>)
 8008a08:	2200      	movs	r2, #0
 8008a0a:	60da      	str	r2, [r3, #12]
  hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8008a0c:	4b13      	ldr	r3, [pc, #76]	; (8008a5c <DMA_ADC_Init+0x6c>)
 8008a0e:	2280      	movs	r2, #128	; 0x80
 8008a10:	611a      	str	r2, [r3, #16]
  hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008a12:	4b12      	ldr	r3, [pc, #72]	; (8008a5c <DMA_ADC_Init+0x6c>)
 8008a14:	2280      	movs	r2, #128	; 0x80
 8008a16:	0052      	lsls	r2, r2, #1
 8008a18:	615a      	str	r2, [r3, #20]
  hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008a1a:	4b10      	ldr	r3, [pc, #64]	; (8008a5c <DMA_ADC_Init+0x6c>)
 8008a1c:	2280      	movs	r2, #128	; 0x80
 8008a1e:	00d2      	lsls	r2, r2, #3
 8008a20:	619a      	str	r2, [r3, #24]
  hdma_adc.Init.Mode = DMA_CIRCULAR;
 8008a22:	4b0e      	ldr	r3, [pc, #56]	; (8008a5c <DMA_ADC_Init+0x6c>)
 8008a24:	2220      	movs	r2, #32
 8008a26:	61da      	str	r2, [r3, #28]
  hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8008a28:	4b0c      	ldr	r3, [pc, #48]	; (8008a5c <DMA_ADC_Init+0x6c>)
 8008a2a:	2280      	movs	r2, #128	; 0x80
 8008a2c:	0152      	lsls	r2, r2, #5
 8008a2e:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8008a30:	4b0a      	ldr	r3, [pc, #40]	; (8008a5c <DMA_ADC_Init+0x6c>)
 8008a32:	0018      	movs	r0, r3
 8008a34:	f7f9 fbe8 	bl	8002208 <HAL_DMA_Init>
 8008a38:	1e03      	subs	r3, r0, #0
 8008a3a:	d005      	beq.n	8008a48 <DMA_ADC_Init+0x58>
  {
	_Error_Handler(__FILE__, __LINE__);
 8008a3c:	4a09      	ldr	r2, [pc, #36]	; (8008a64 <DMA_ADC_Init+0x74>)
 8008a3e:	4b0a      	ldr	r3, [pc, #40]	; (8008a68 <DMA_ADC_Init+0x78>)
 8008a40:	0011      	movs	r1, r2
 8008a42:	0018      	movs	r0, r3
 8008a44:	f7ff fa96 	bl	8007f74 <_Error_Handler>
  }

  __HAL_LINKDMA(&hadc,DMA_Handle,hdma_adc);
 8008a48:	4b08      	ldr	r3, [pc, #32]	; (8008a6c <DMA_ADC_Init+0x7c>)
 8008a4a:	4a04      	ldr	r2, [pc, #16]	; (8008a5c <DMA_ADC_Init+0x6c>)
 8008a4c:	651a      	str	r2, [r3, #80]	; 0x50
 8008a4e:	4b03      	ldr	r3, [pc, #12]	; (8008a5c <DMA_ADC_Init+0x6c>)
 8008a50:	4a06      	ldr	r2, [pc, #24]	; (8008a6c <DMA_ADC_Init+0x7c>)
 8008a52:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008a54:	46c0      	nop			; (mov r8, r8)
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	46c0      	nop			; (mov r8, r8)
 8008a5c:	20000538 	.word	0x20000538
 8008a60:	40020008 	.word	0x40020008
 8008a64:	00000215 	.word	0x00000215
 8008a68:	080091f0 	.word	0x080091f0
 8008a6c:	20000578 	.word	0x20000578

08008a70 <DMA1_Channel1_IRQHandler>:

void DMA1_Channel1_IRQHandler(void)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8008a74:	4b03      	ldr	r3, [pc, #12]	; (8008a84 <DMA1_Channel1_IRQHandler+0x14>)
 8008a76:	0018      	movs	r0, r3
 8008a78:	f7f9 fd3a 	bl	80024f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008a7c:	46c0      	nop			; (mov r8, r8)
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
 8008a82:	46c0      	nop			; (mov r8, r8)
 8008a84:	20000538 	.word	0x20000538

08008a88 <rtc_init>:
#include "rtc.h"

RTC_HandleTypeDef hrtc;

void rtc_init(void)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b086      	sub	sp, #24
 8008a8c:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef sDate;

  __HAL_RCC_RTC_ENABLE();
 8008a8e:	4b31      	ldr	r3, [pc, #196]	; (8008b54 <rtc_init+0xcc>)
 8008a90:	4a30      	ldr	r2, [pc, #192]	; (8008b54 <rtc_init+0xcc>)
 8008a92:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008a94:	2180      	movs	r1, #128	; 0x80
 8008a96:	02c9      	lsls	r1, r1, #11
 8008a98:	430a      	orrs	r2, r1
 8008a9a:	651a      	str	r2, [r3, #80]	; 0x50

  hrtc.Instance = RTC;
 8008a9c:	4b2e      	ldr	r3, [pc, #184]	; (8008b58 <rtc_init+0xd0>)
 8008a9e:	4a2f      	ldr	r2, [pc, #188]	; (8008b5c <rtc_init+0xd4>)
 8008aa0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8008aa2:	4b2d      	ldr	r3, [pc, #180]	; (8008b58 <rtc_init+0xd0>)
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8008aa8:	4b2b      	ldr	r3, [pc, #172]	; (8008b58 <rtc_init+0xd0>)
 8008aaa:	227f      	movs	r2, #127	; 0x7f
 8008aac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8008aae:	4b2a      	ldr	r3, [pc, #168]	; (8008b58 <rtc_init+0xd0>)
 8008ab0:	22ff      	movs	r2, #255	; 0xff
 8008ab2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8008ab4:	4b28      	ldr	r3, [pc, #160]	; (8008b58 <rtc_init+0xd0>)
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8008aba:	4b27      	ldr	r3, [pc, #156]	; (8008b58 <rtc_init+0xd0>)
 8008abc:	2200      	movs	r2, #0
 8008abe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8008ac0:	4b25      	ldr	r3, [pc, #148]	; (8008b58 <rtc_init+0xd0>)
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8008ac6:	4b24      	ldr	r3, [pc, #144]	; (8008b58 <rtc_init+0xd0>)
 8008ac8:	2200      	movs	r2, #0
 8008aca:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8008acc:	4b22      	ldr	r3, [pc, #136]	; (8008b58 <rtc_init+0xd0>)
 8008ace:	0018      	movs	r0, r3
 8008ad0:	f7fb f826 	bl	8003b20 <HAL_RTC_Init>
 8008ad4:	1e03      	subs	r3, r0, #0
 8008ad6:	d004      	beq.n	8008ae2 <rtc_init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008ad8:	4b21      	ldr	r3, [pc, #132]	; (8008b60 <rtc_init+0xd8>)
 8008ada:	213b      	movs	r1, #59	; 0x3b
 8008adc:	0018      	movs	r0, r3
 8008ade:	f7ff fa49 	bl	8007f74 <_Error_Handler>
  }

  //Initialize RTC and set the Time and Date
  sTime.Hours = 0x2;
 8008ae2:	1d3b      	adds	r3, r7, #4
 8008ae4:	2202      	movs	r2, #2
 8008ae6:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x2;
 8008ae8:	1d3b      	adds	r3, r7, #4
 8008aea:	2202      	movs	r2, #2
 8008aec:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x4;
 8008aee:	1d3b      	adds	r3, r7, #4
 8008af0:	2204      	movs	r2, #4
 8008af2:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8008af4:	1d3b      	adds	r3, r7, #4
 8008af6:	2200      	movs	r2, #0
 8008af8:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8008afa:	1d3b      	adds	r3, r7, #4
 8008afc:	2200      	movs	r2, #0
 8008afe:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8008b00:	1d39      	adds	r1, r7, #4
 8008b02:	4b15      	ldr	r3, [pc, #84]	; (8008b58 <rtc_init+0xd0>)
 8008b04:	2201      	movs	r2, #1
 8008b06:	0018      	movs	r0, r3
 8008b08:	f7fb f88e 	bl	8003c28 <HAL_RTC_SetTime>
 8008b0c:	1e03      	subs	r3, r0, #0
 8008b0e:	d004      	beq.n	8008b1a <rtc_init+0x92>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008b10:	4b13      	ldr	r3, [pc, #76]	; (8008b60 <rtc_init+0xd8>)
 8008b12:	2146      	movs	r1, #70	; 0x46
 8008b14:	0018      	movs	r0, r3
 8008b16:	f7ff fa2d 	bl	8007f74 <_Error_Handler>
  }

  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8008b1a:	003b      	movs	r3, r7
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8008b20:	003b      	movs	r3, r7
 8008b22:	2201      	movs	r2, #1
 8008b24:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8008b26:	003b      	movs	r3, r7
 8008b28:	2201      	movs	r2, #1
 8008b2a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8008b2c:	003b      	movs	r3, r7
 8008b2e:	2200      	movs	r2, #0
 8008b30:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8008b32:	0039      	movs	r1, r7
 8008b34:	4b08      	ldr	r3, [pc, #32]	; (8008b58 <rtc_init+0xd0>)
 8008b36:	2201      	movs	r2, #1
 8008b38:	0018      	movs	r0, r3
 8008b3a:	f7fb f9a1 	bl	8003e80 <HAL_RTC_SetDate>
 8008b3e:	1e03      	subs	r3, r0, #0
 8008b40:	d004      	beq.n	8008b4c <rtc_init+0xc4>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008b42:	4b07      	ldr	r3, [pc, #28]	; (8008b60 <rtc_init+0xd8>)
 8008b44:	2150      	movs	r1, #80	; 0x50
 8008b46:	0018      	movs	r0, r3
 8008b48:	f7ff fa14 	bl	8007f74 <_Error_Handler>
  }

}
 8008b4c:	46c0      	nop			; (mov r8, r8)
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	b006      	add	sp, #24
 8008b52:	bd80      	pop	{r7, pc}
 8008b54:	40021000 	.word	0x40021000
 8008b58:	200005d8 	.word	0x200005d8
 8008b5c:	40002800 	.word	0x40002800
 8008b60:	08009204 	.word	0x08009204

08008b64 <rtc_get_date>:

	return time;
}

RTC_DateTypeDef rtc_get_date(void)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b088      	sub	sp, #32
 8008b68:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef time;
	RTC_DateTypeDef date;

	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8008b6a:	2308      	movs	r3, #8
 8008b6c:	18f9      	adds	r1, r7, r3
 8008b6e:	4b18      	ldr	r3, [pc, #96]	; (8008bd0 <rtc_get_date+0x6c>)
 8008b70:	2200      	movs	r2, #0
 8008b72:	0018      	movs	r0, r3
 8008b74:	f7fb f926 	bl	8003dc4 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN); // Date have to be called after time !! necessary !!!
 8008b78:	1d39      	adds	r1, r7, #4
 8008b7a:	4b15      	ldr	r3, [pc, #84]	; (8008bd0 <rtc_get_date+0x6c>)
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	0018      	movs	r0, r3
 8008b80:	f7fb fa3c 	bl	8003ffc <HAL_RTC_GetDate>

	return date;
 8008b84:	231c      	movs	r3, #28
 8008b86:	18fb      	adds	r3, r7, r3
 8008b88:	1d3a      	adds	r2, r7, #4
 8008b8a:	6812      	ldr	r2, [r2, #0]
 8008b8c:	601a      	str	r2, [r3, #0]
 8008b8e:	231c      	movs	r3, #28
 8008b90:	18fa      	adds	r2, r7, r3
 8008b92:	2300      	movs	r3, #0
 8008b94:	7811      	ldrb	r1, [r2, #0]
 8008b96:	20ff      	movs	r0, #255	; 0xff
 8008b98:	4001      	ands	r1, r0
 8008b9a:	20ff      	movs	r0, #255	; 0xff
 8008b9c:	4383      	bics	r3, r0
 8008b9e:	430b      	orrs	r3, r1
 8008ba0:	7851      	ldrb	r1, [r2, #1]
 8008ba2:	20ff      	movs	r0, #255	; 0xff
 8008ba4:	4001      	ands	r1, r0
 8008ba6:	0209      	lsls	r1, r1, #8
 8008ba8:	480a      	ldr	r0, [pc, #40]	; (8008bd4 <rtc_get_date+0x70>)
 8008baa:	4003      	ands	r3, r0
 8008bac:	430b      	orrs	r3, r1
 8008bae:	7891      	ldrb	r1, [r2, #2]
 8008bb0:	20ff      	movs	r0, #255	; 0xff
 8008bb2:	4001      	ands	r1, r0
 8008bb4:	0409      	lsls	r1, r1, #16
 8008bb6:	4808      	ldr	r0, [pc, #32]	; (8008bd8 <rtc_get_date+0x74>)
 8008bb8:	4003      	ands	r3, r0
 8008bba:	430b      	orrs	r3, r1
 8008bbc:	78d2      	ldrb	r2, [r2, #3]
 8008bbe:	0612      	lsls	r2, r2, #24
 8008bc0:	021b      	lsls	r3, r3, #8
 8008bc2:	0a1b      	lsrs	r3, r3, #8
 8008bc4:	4313      	orrs	r3, r2
}
 8008bc6:	0018      	movs	r0, r3
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	b008      	add	sp, #32
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	46c0      	nop			; (mov r8, r8)
 8008bd0:	200005d8 	.word	0x200005d8
 8008bd4:	ffff00ff 	.word	0xffff00ff
 8008bd8:	ff00ffff 	.word	0xff00ffff

08008bdc <rtc_set_time_date>:

void rtc_set_time_date(RTC_TimeTypeDef* sTime, RTC_DateTypeDef* sDate)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b082      	sub	sp, #8
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	6039      	str	r1, [r7, #0]
	if (HAL_RTC_SetTime(&hrtc, sTime, RTC_FORMAT_BCD) != HAL_OK)
 8008be6:	6879      	ldr	r1, [r7, #4]
 8008be8:	4b0e      	ldr	r3, [pc, #56]	; (8008c24 <rtc_set_time_date+0x48>)
 8008bea:	2201      	movs	r2, #1
 8008bec:	0018      	movs	r0, r3
 8008bee:	f7fb f81b 	bl	8003c28 <HAL_RTC_SetTime>
 8008bf2:	1e03      	subs	r3, r0, #0
 8008bf4:	d004      	beq.n	8008c00 <rtc_set_time_date+0x24>
	{
		_Error_Handler(__FILE__, __LINE__);
 8008bf6:	4b0c      	ldr	r3, [pc, #48]	; (8008c28 <rtc_set_time_date+0x4c>)
 8008bf8:	216f      	movs	r1, #111	; 0x6f
 8008bfa:	0018      	movs	r0, r3
 8008bfc:	f7ff f9ba 	bl	8007f74 <_Error_Handler>
	}

	if (HAL_RTC_SetDate(&hrtc, sDate, RTC_FORMAT_BCD) != HAL_OK)
 8008c00:	6839      	ldr	r1, [r7, #0]
 8008c02:	4b08      	ldr	r3, [pc, #32]	; (8008c24 <rtc_set_time_date+0x48>)
 8008c04:	2201      	movs	r2, #1
 8008c06:	0018      	movs	r0, r3
 8008c08:	f7fb f93a 	bl	8003e80 <HAL_RTC_SetDate>
 8008c0c:	1e03      	subs	r3, r0, #0
 8008c0e:	d004      	beq.n	8008c1a <rtc_set_time_date+0x3e>
	{
		_Error_Handler(__FILE__, __LINE__);
 8008c10:	4b05      	ldr	r3, [pc, #20]	; (8008c28 <rtc_set_time_date+0x4c>)
 8008c12:	2174      	movs	r1, #116	; 0x74
 8008c14:	0018      	movs	r0, r3
 8008c16:	f7ff f9ad 	bl	8007f74 <_Error_Handler>
	}
}
 8008c1a:	46c0      	nop			; (mov r8, r8)
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	b002      	add	sp, #8
 8008c20:	bd80      	pop	{r7, pc}
 8008c22:	46c0      	nop			; (mov r8, r8)
 8008c24:	200005d8 	.word	0x200005d8
 8008c28:	08009204 	.word	0x08009204

08008c2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008c30:	4b12      	ldr	r3, [pc, #72]	; (8008c7c <HAL_MspInit+0x50>)
 8008c32:	4a12      	ldr	r2, [pc, #72]	; (8008c7c <HAL_MspInit+0x50>)
 8008c34:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008c36:	2101      	movs	r1, #1
 8008c38:	430a      	orrs	r2, r1
 8008c3a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8008c3c:	4b0f      	ldr	r3, [pc, #60]	; (8008c7c <HAL_MspInit+0x50>)
 8008c3e:	4a0f      	ldr	r2, [pc, #60]	; (8008c7c <HAL_MspInit+0x50>)
 8008c40:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008c42:	2180      	movs	r1, #128	; 0x80
 8008c44:	0549      	lsls	r1, r1, #21
 8008c46:	430a      	orrs	r2, r1
 8008c48:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8008c4a:	2305      	movs	r3, #5
 8008c4c:	425b      	negs	r3, r3
 8008c4e:	2200      	movs	r2, #0
 8008c50:	2100      	movs	r1, #0
 8008c52:	0018      	movs	r0, r3
 8008c54:	f7f9 fa6e 	bl	8002134 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8008c58:	2302      	movs	r3, #2
 8008c5a:	425b      	negs	r3, r3
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	2100      	movs	r1, #0
 8008c60:	0018      	movs	r0, r3
 8008c62:	f7f9 fa67 	bl	8002134 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8008c66:	2301      	movs	r3, #1
 8008c68:	425b      	negs	r3, r3
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	2100      	movs	r1, #0
 8008c6e:	0018      	movs	r0, r3
 8008c70:	f7f9 fa60 	bl	8002134 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008c74:	46c0      	nop			; (mov r8, r8)
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	46c0      	nop			; (mov r8, r8)
 8008c7c:	40021000 	.word	0x40021000

08008c80 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b082      	sub	sp, #8
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]

	if(htim_base->Instance==TIM2)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	2380      	movs	r3, #128	; 0x80
 8008c8e:	05db      	lsls	r3, r3, #23
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d105      	bne.n	8008ca0 <HAL_TIM_Base_MspInit+0x20>
	{
		/* USER CODE BEGIN TIM2_MspInit 0 */

		/* USER CODE END TIM2_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM2_CLK_ENABLE();
 8008c94:	4b0e      	ldr	r3, [pc, #56]	; (8008cd0 <HAL_TIM_Base_MspInit+0x50>)
 8008c96:	4a0e      	ldr	r2, [pc, #56]	; (8008cd0 <HAL_TIM_Base_MspInit+0x50>)
 8008c98:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008c9a:	2101      	movs	r1, #1
 8008c9c:	430a      	orrs	r2, r1
 8008c9e:	639a      	str	r2, [r3, #56]	; 0x38
		/* USER CODE BEGIN TIM2_MspInit 1 */

		/* USER CODE END TIM2_MspInit 1 */
	}

	if(htim_base->Instance==TIM21)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a0b      	ldr	r2, [pc, #44]	; (8008cd4 <HAL_TIM_Base_MspInit+0x54>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d10d      	bne.n	8008cc6 <HAL_TIM_Base_MspInit+0x46>
	{
		/* USER CODE BEGIN TIM21_MspInit 0 */

		/* USER CODE END TIM21_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM21_CLK_ENABLE();
 8008caa:	4b09      	ldr	r3, [pc, #36]	; (8008cd0 <HAL_TIM_Base_MspInit+0x50>)
 8008cac:	4a08      	ldr	r2, [pc, #32]	; (8008cd0 <HAL_TIM_Base_MspInit+0x50>)
 8008cae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008cb0:	2104      	movs	r1, #4
 8008cb2:	430a      	orrs	r2, r1
 8008cb4:	635a      	str	r2, [r3, #52]	; 0x34
		/* TIM21 interrupt Init */
		HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	2100      	movs	r1, #0
 8008cba:	2014      	movs	r0, #20
 8008cbc:	f7f9 fa3a 	bl	8002134 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8008cc0:	2014      	movs	r0, #20
 8008cc2:	f7f9 fa4d 	bl	8002160 <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN TIM21_MspInit 1 */

		/* USER CODE END TIM21_MspInit 1 */
	}

}
 8008cc6:	46c0      	nop			; (mov r8, r8)
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	b002      	add	sp, #8
 8008ccc:	bd80      	pop	{r7, pc}
 8008cce:	46c0      	nop			; (mov r8, r8)
 8008cd0:	40021000 	.word	0x40021000
 8008cd4:	40010800 	.word	0x40010800

08008cd8 <HAL_TIM_Base_MspDeInit>:
  }

}

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]

	if(htim_base->Instance==TIM2)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681a      	ldr	r2, [r3, #0]
 8008ce4:	2380      	movs	r3, #128	; 0x80
 8008ce6:	05db      	lsls	r3, r3, #23
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d105      	bne.n	8008cf8 <HAL_TIM_Base_MspDeInit+0x20>
	{
		/* USER CODE BEGIN TIM2_MspDeInit 0 */

		/* USER CODE END TIM2_MspDeInit 0 */
		/* Peripheral clock disable */
		__HAL_RCC_TIM2_CLK_DISABLE();
 8008cec:	4b0b      	ldr	r3, [pc, #44]	; (8008d1c <HAL_TIM_Base_MspDeInit+0x44>)
 8008cee:	4a0b      	ldr	r2, [pc, #44]	; (8008d1c <HAL_TIM_Base_MspDeInit+0x44>)
 8008cf0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008cf2:	2101      	movs	r1, #1
 8008cf4:	438a      	bics	r2, r1
 8008cf6:	639a      	str	r2, [r3, #56]	; 0x38
		/* USER CODE BEGIN TIM2_MspDeInit 1 */

		/* USER CODE END TIM2_MspDeInit 1 */
	}

	if(htim_base->Instance==TIM21)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4a08      	ldr	r2, [pc, #32]	; (8008d20 <HAL_TIM_Base_MspDeInit+0x48>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d108      	bne.n	8008d14 <HAL_TIM_Base_MspDeInit+0x3c>
	{
		/* USER CODE BEGIN TIM21_MspDeInit 0 */

		/* USER CODE END TIM21_MspDeInit 0 */
		/* Peripheral clock disable */
		__HAL_RCC_TIM21_CLK_DISABLE();
 8008d02:	4b06      	ldr	r3, [pc, #24]	; (8008d1c <HAL_TIM_Base_MspDeInit+0x44>)
 8008d04:	4a05      	ldr	r2, [pc, #20]	; (8008d1c <HAL_TIM_Base_MspDeInit+0x44>)
 8008d06:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008d08:	2104      	movs	r1, #4
 8008d0a:	438a      	bics	r2, r1
 8008d0c:	635a      	str	r2, [r3, #52]	; 0x34

		/* TIM21 interrupt DeInit */
		HAL_NVIC_DisableIRQ(TIM21_IRQn);
 8008d0e:	2014      	movs	r0, #20
 8008d10:	f7f9 fa36 	bl	8002180 <HAL_NVIC_DisableIRQ>
		/* USER CODE BEGIN TIM21_MspDeInit 1 */

		/* USER CODE END TIM21_MspDeInit 1 */
	}

}
 8008d14:	46c0      	nop			; (mov r8, r8)
 8008d16:	46bd      	mov	sp, r7
 8008d18:	b002      	add	sp, #8
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	40021000 	.word	0x40021000
 8008d20:	40010800 	.word	0x40010800

08008d24 <HAL_TSC_MspInit>:

void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b088      	sub	sp, #32
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htsc->Instance==TSC)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a26      	ldr	r2, [pc, #152]	; (8008dcc <HAL_TSC_MspInit+0xa8>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d145      	bne.n	8008dc2 <HAL_TSC_MspInit+0x9e>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8008d36:	4b26      	ldr	r3, [pc, #152]	; (8008dd0 <HAL_TSC_MspInit+0xac>)
 8008d38:	4a25      	ldr	r2, [pc, #148]	; (8008dd0 <HAL_TSC_MspInit+0xac>)
 8008d3a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008d3c:	2180      	movs	r1, #128	; 0x80
 8008d3e:	0249      	lsls	r1, r1, #9
 8008d40:	430a      	orrs	r2, r1
 8008d42:	631a      	str	r2, [r3, #48]	; 0x30
 8008d44:	4b22      	ldr	r3, [pc, #136]	; (8008dd0 <HAL_TSC_MspInit+0xac>)
 8008d46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d48:	2380      	movs	r3, #128	; 0x80
 8008d4a:	025b      	lsls	r3, r3, #9
 8008d4c:	4013      	ands	r3, r2
 8008d4e:	60bb      	str	r3, [r7, #8]
 8008d50:	68bb      	ldr	r3, [r7, #8]
  
    /**TSC GPIO Configuration    
    PA0     ------> TSC_G1_IO1
    PA3     ------> TSC_G1_IO4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008d52:	230c      	movs	r3, #12
 8008d54:	18fb      	adds	r3, r7, r3
 8008d56:	2201      	movs	r2, #1
 8008d58:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d5a:	230c      	movs	r3, #12
 8008d5c:	18fb      	adds	r3, r7, r3
 8008d5e:	2202      	movs	r2, #2
 8008d60:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d62:	230c      	movs	r3, #12
 8008d64:	18fb      	adds	r3, r7, r3
 8008d66:	2200      	movs	r2, #0
 8008d68:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d6a:	230c      	movs	r3, #12
 8008d6c:	18fb      	adds	r3, r7, r3
 8008d6e:	2200      	movs	r2, #0
 8008d70:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8008d72:	230c      	movs	r3, #12
 8008d74:	18fb      	adds	r3, r7, r3
 8008d76:	2203      	movs	r2, #3
 8008d78:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d7a:	230c      	movs	r3, #12
 8008d7c:	18fa      	adds	r2, r7, r3
 8008d7e:	23a0      	movs	r3, #160	; 0xa0
 8008d80:	05db      	lsls	r3, r3, #23
 8008d82:	0011      	movs	r1, r2
 8008d84:	0018      	movs	r0, r3
 8008d86:	f7f9 fdc1 	bl	800290c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8008d8a:	230c      	movs	r3, #12
 8008d8c:	18fb      	adds	r3, r7, r3
 8008d8e:	2208      	movs	r2, #8
 8008d90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008d92:	230c      	movs	r3, #12
 8008d94:	18fb      	adds	r3, r7, r3
 8008d96:	2212      	movs	r2, #18
 8008d98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d9a:	230c      	movs	r3, #12
 8008d9c:	18fb      	adds	r3, r7, r3
 8008d9e:	2200      	movs	r2, #0
 8008da0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008da2:	230c      	movs	r3, #12
 8008da4:	18fb      	adds	r3, r7, r3
 8008da6:	2200      	movs	r2, #0
 8008da8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8008daa:	230c      	movs	r3, #12
 8008dac:	18fb      	adds	r3, r7, r3
 8008dae:	2203      	movs	r2, #3
 8008db0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008db2:	230c      	movs	r3, #12
 8008db4:	18fa      	adds	r2, r7, r3
 8008db6:	23a0      	movs	r3, #160	; 0xa0
 8008db8:	05db      	lsls	r3, r3, #23
 8008dba:	0011      	movs	r1, r2
 8008dbc:	0018      	movs	r0, r3
 8008dbe:	f7f9 fda5 	bl	800290c <HAL_GPIO_Init>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 8008dc2:	46c0      	nop			; (mov r8, r8)
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	b008      	add	sp, #32
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	46c0      	nop			; (mov r8, r8)
 8008dcc:	40024000 	.word	0x40024000
 8008dd0:	40021000 	.word	0x40021000

08008dd4 <HAL_RTC_MspInit>:
  }

}

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b082      	sub	sp, #8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]

  if(hrtc->Instance==RTC)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4a06      	ldr	r2, [pc, #24]	; (8008dfc <HAL_RTC_MspInit+0x28>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d106      	bne.n	8008df4 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8008de6:	4b06      	ldr	r3, [pc, #24]	; (8008e00 <HAL_RTC_MspInit+0x2c>)
 8008de8:	4a05      	ldr	r2, [pc, #20]	; (8008e00 <HAL_RTC_MspInit+0x2c>)
 8008dea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008dec:	2180      	movs	r1, #128	; 0x80
 8008dee:	02c9      	lsls	r1, r1, #11
 8008df0:	430a      	orrs	r2, r1
 8008df2:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8008df4:	46c0      	nop			; (mov r8, r8)
 8008df6:	46bd      	mov	sp, r7
 8008df8:	b002      	add	sp, #8
 8008dfa:	bd80      	pop	{r7, pc}
 8008dfc:	40002800 	.word	0x40002800
 8008e00:	40021000 	.word	0x40021000

08008e04 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008e08:	46c0      	nop			; (mov r8, r8)
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008e12:	e7fe      	b.n	8008e12 <HardFault_Handler+0x4>

08008e14 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8008e18:	46c0      	nop			; (mov r8, r8)
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}

08008e1e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8008e1e:	b580      	push	{r7, lr}
 8008e20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008e22:	46c0      	nop			; (mov r8, r8)
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}

08008e28 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8008e2c:	f7f8 fbda 	bl	80015e4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8008e30:	f7f9 f9de 	bl	80021f0 <HAL_SYSTICK_IRQHandler>
	TSL_tim_ProcessIT();
 8008e34:	f7fc fda6 	bl	8005984 <TSL_tim_ProcessIT>

	  if(HAL_RCC_GetHCLKFreq()>1000000) // Do only when clock is in high speed (System not in sleep mode)
 8008e38:	f7fa fccc 	bl	80037d4 <HAL_RCC_GetHCLKFreq>
 8008e3c:	0002      	movs	r2, r0
 8008e3e:	4b06      	ldr	r3, [pc, #24]	; (8008e58 <SysTick_Handler+0x30>)
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d905      	bls.n	8008e50 <SysTick_Handler+0x28>
	  {

		  LED_ProcessIT();
 8008e44:	f7fe fc2c 	bl	80076a0 <LED_ProcessIT>
		  MAIN_TimerIT();
 8008e48:	f7fe fee2 	bl	8007c10 <MAIN_TimerIT>
		  PRINTER_Print_ProcessIT();
 8008e4c:	f7ff fa34 	bl	80082b8 <PRINTER_Print_ProcessIT>
	  }


}
 8008e50:	46c0      	nop			; (mov r8, r8)
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	46c0      	nop			; (mov r8, r8)
 8008e58:	000f4240 	.word	0x000f4240

08008e5c <TIM21_IRQHandler>:

void TIM21_IRQHandler(void)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM21_IRQn 0 */

	/* USER CODE END TIM21_IRQn 0 */
	HAL_TIM_IRQHandler(&htim21);
 8008e60:	4b03      	ldr	r3, [pc, #12]	; (8008e70 <TIM21_IRQHandler+0x14>)
 8008e62:	0018      	movs	r0, r3
 8008e64:	f7fb fa34 	bl	80042d0 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM21_IRQn 1 */

	/* USER CODE END TIM21_IRQn 1 */
}
 8008e68:	46c0      	nop			; (mov r8, r8)
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	46c0      	nop			; (mov r8, r8)
 8008e70:	200004b4 	.word	0x200004b4

08008e74 <EXTI4_15_IRQHandler>:

void EXTI4_15_IRQHandler(void)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI4_15_IRQn 0 */

	/* USER CODE END EXTI4_15_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(DCF77_DATA_PB4);
 8008e78:	2010      	movs	r0, #16
 8008e7a:	f7f9 fef7 	bl	8002c6c <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI4_15_IRQn 1 */

	/* USER CODE END EXTI4_15_IRQn 1 */
}
 8008e7e:	46c0      	nop			; (mov r8, r8)
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 8008e84:	b580      	push	{r7, lr}
 8008e86:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8008e88:	4b17      	ldr	r3, [pc, #92]	; (8008ee8 <SystemInit+0x64>)
 8008e8a:	4a17      	ldr	r2, [pc, #92]	; (8008ee8 <SystemInit+0x64>)
 8008e8c:	6812      	ldr	r2, [r2, #0]
 8008e8e:	2180      	movs	r1, #128	; 0x80
 8008e90:	0049      	lsls	r1, r1, #1
 8008e92:	430a      	orrs	r2, r1
 8008e94:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8008e96:	4b14      	ldr	r3, [pc, #80]	; (8008ee8 <SystemInit+0x64>)
 8008e98:	4a13      	ldr	r2, [pc, #76]	; (8008ee8 <SystemInit+0x64>)
 8008e9a:	68d2      	ldr	r2, [r2, #12]
 8008e9c:	4913      	ldr	r1, [pc, #76]	; (8008eec <SystemInit+0x68>)
 8008e9e:	400a      	ands	r2, r1
 8008ea0:	60da      	str	r2, [r3, #12]
 
  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8008ea2:	4b11      	ldr	r3, [pc, #68]	; (8008ee8 <SystemInit+0x64>)
 8008ea4:	4a10      	ldr	r2, [pc, #64]	; (8008ee8 <SystemInit+0x64>)
 8008ea6:	6812      	ldr	r2, [r2, #0]
 8008ea8:	4911      	ldr	r1, [pc, #68]	; (8008ef0 <SystemInit+0x6c>)
 8008eaa:	400a      	ands	r2, r1
 8008eac:	601a      	str	r2, [r3, #0]
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8008eae:	4b0e      	ldr	r3, [pc, #56]	; (8008ee8 <SystemInit+0x64>)
 8008eb0:	4a0d      	ldr	r2, [pc, #52]	; (8008ee8 <SystemInit+0x64>)
 8008eb2:	6892      	ldr	r2, [r2, #8]
 8008eb4:	2101      	movs	r1, #1
 8008eb6:	438a      	bics	r2, r1
 8008eb8:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8008eba:	4b0b      	ldr	r3, [pc, #44]	; (8008ee8 <SystemInit+0x64>)
 8008ebc:	4a0a      	ldr	r2, [pc, #40]	; (8008ee8 <SystemInit+0x64>)
 8008ebe:	6812      	ldr	r2, [r2, #0]
 8008ec0:	490c      	ldr	r1, [pc, #48]	; (8008ef4 <SystemInit+0x70>)
 8008ec2:	400a      	ands	r2, r1
 8008ec4:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8008ec6:	4b08      	ldr	r3, [pc, #32]	; (8008ee8 <SystemInit+0x64>)
 8008ec8:	4a07      	ldr	r2, [pc, #28]	; (8008ee8 <SystemInit+0x64>)
 8008eca:	68d2      	ldr	r2, [r2, #12]
 8008ecc:	490a      	ldr	r1, [pc, #40]	; (8008ef8 <SystemInit+0x74>)
 8008ece:	400a      	ands	r2, r1
 8008ed0:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8008ed2:	4b05      	ldr	r3, [pc, #20]	; (8008ee8 <SystemInit+0x64>)
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	611a      	str	r2, [r3, #16]
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008ed8:	4b08      	ldr	r3, [pc, #32]	; (8008efc <SystemInit+0x78>)
 8008eda:	2280      	movs	r2, #128	; 0x80
 8008edc:	0512      	lsls	r2, r2, #20
 8008ede:	609a      	str	r2, [r3, #8]
#endif
}
 8008ee0:	46c0      	nop			; (mov r8, r8)
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	46c0      	nop			; (mov r8, r8)
 8008ee8:	40021000 	.word	0x40021000
 8008eec:	88ff400c 	.word	0x88ff400c
 8008ef0:	fef6fff6 	.word	0xfef6fff6
 8008ef4:	fffbffff 	.word	0xfffbffff
 8008ef8:	ff02ffff 	.word	0xff02ffff
 8008efc:	e000ed00 	.word	0xe000ed00

08008f00 <tsl_user_Init>:
  * @brief  Initialize the STMTouch Driver
  * @param  None
  * @retval None
  */
void tsl_user_Init(void)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	af00      	add	r7, sp, #0
  TSL_obj_GroupInit(&MyObjGroup); /* Init Objects */
 8008f04:	4b06      	ldr	r3, [pc, #24]	; (8008f20 <tsl_user_Init+0x20>)
 8008f06:	0018      	movs	r0, r3
 8008f08:	f7fc fc68 	bl	80057dc <TSL_obj_GroupInit>
  
  TSL_Init(MyBanks); /* Init acquisition module */
 8008f0c:	4b05      	ldr	r3, [pc, #20]	; (8008f24 <tsl_user_Init+0x24>)
 8008f0e:	0018      	movs	r0, r3
 8008f10:	f7fb ff62 	bl	8004dd8 <TSL_Init>
  
  tsl_user_SetThresholds(); /* Init thresholds for each object individually (optional) */
 8008f14:	f000 f87c 	bl	8009010 <tsl_user_SetThresholds>
}
 8008f18:	46c0      	nop			; (mov r8, r8)
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	46c0      	nop			; (mov r8, r8)
 8008f20:	20000008 	.word	0x20000008
 8008f24:	08009794 	.word	0x08009794

08008f28 <tsl_user_Exec>:
  * @brief  Execute STMTouch Driver main State machine
  * @param  None
  * @retval status Return TSL_STATUS_OK if the acquisition is done
  */
tsl_user_status_t tsl_user_Exec(void)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b082      	sub	sp, #8
 8008f2c:	af00      	add	r7, sp, #0
  static uint32_t idx_bank = 0;
  static uint32_t config_done = 0;
  tsl_user_status_t status = TSL_USER_STATUS_BUSY;
 8008f2e:	1dfb      	adds	r3, r7, #7
 8008f30:	2200      	movs	r2, #0
 8008f32:	701a      	strb	r2, [r3, #0]

  /* Configure and start bank acquisition */
  if (!config_done)
 8008f34:	4b30      	ldr	r3, [pc, #192]	; (8008ff8 <tsl_user_Exec+0xd0>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d10a      	bne.n	8008f52 <tsl_user_Exec+0x2a>
  {
/* USER CODE BEGIN not config_done start*/

/* USER CODE END not config_done start*/
    TSL_acq_BankConfig(idx_bank);
 8008f3c:	4b2f      	ldr	r3, [pc, #188]	; (8008ffc <tsl_user_Exec+0xd4>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	0018      	movs	r0, r3
 8008f44:	f7fc f916 	bl	8005174 <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq();
 8008f48:	f7fc f980 	bl	800524c <TSL_acq_BankStartAcq>
    config_done = 1;
 8008f4c:	4b2a      	ldr	r3, [pc, #168]	; (8008ff8 <tsl_user_Exec+0xd0>)
 8008f4e:	2201      	movs	r2, #1
 8008f50:	601a      	str	r2, [r3, #0]

/* USER CODE END not config_done */
  }

  /* Check end of acquisition (polling mode) and read result */
  if (TSL_acq_BankWaitEOC() == TSL_STATUS_OK)
 8008f52:	f7fc f99b 	bl	800528c <TSL_acq_BankWaitEOC>
 8008f56:	1e03      	subs	r3, r0, #0
 8008f58:	d10f      	bne.n	8008f7a <tsl_user_Exec+0x52>
  {
/* USER CODE BEGIN end of acquisition start*/

/* USER CODE END end of acquisition start*/
    STMSTUDIO_LOCK;
    TSL_acq_BankGetResult(idx_bank, 0, 0);
 8008f5a:	4b28      	ldr	r3, [pc, #160]	; (8008ffc <tsl_user_Exec+0xd4>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	b2db      	uxtb	r3, r3
 8008f60:	2200      	movs	r2, #0
 8008f62:	2100      	movs	r1, #0
 8008f64:	0018      	movs	r0, r3
 8008f66:	f7fb ff63 	bl	8004e30 <TSL_acq_BankGetResult>
    STMSTUDIO_UNLOCK;
    idx_bank++; /* Next bank */
 8008f6a:	4b24      	ldr	r3, [pc, #144]	; (8008ffc <tsl_user_Exec+0xd4>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	1c5a      	adds	r2, r3, #1
 8008f70:	4b22      	ldr	r3, [pc, #136]	; (8008ffc <tsl_user_Exec+0xd4>)
 8008f72:	601a      	str	r2, [r3, #0]
    config_done = 0;
 8008f74:	4b20      	ldr	r3, [pc, #128]	; (8008ff8 <tsl_user_Exec+0xd0>)
 8008f76:	2200      	movs	r2, #0
 8008f78:	601a      	str	r2, [r3, #0]
  }

  /* Process objects, DxS and ECS
     Check if all banks have been acquired
  */
  if (idx_bank > TSLPRM_TOTAL_BANKS-1)
 8008f7a:	4b20      	ldr	r3, [pc, #128]	; (8008ffc <tsl_user_Exec+0xd4>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d028      	beq.n	8008fd4 <tsl_user_Exec+0xac>
  {
/* USER CODE BEGIN before reset*/

/* USER CODE END before reset*/
    /* Reset flags for next banks acquisition */
    idx_bank = 0;
 8008f82:	4b1e      	ldr	r3, [pc, #120]	; (8008ffc <tsl_user_Exec+0xd4>)
 8008f84:	2200      	movs	r2, #0
 8008f86:	601a      	str	r2, [r3, #0]
    config_done = 0;
 8008f88:	4b1b      	ldr	r3, [pc, #108]	; (8008ff8 <tsl_user_Exec+0xd0>)
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	601a      	str	r2, [r3, #0]
    
    /* Process Objects */
    TSL_obj_GroupProcess(&MyObjGroup);
 8008f8e:	4b1c      	ldr	r3, [pc, #112]	; (8009000 <tsl_user_Exec+0xd8>)
 8008f90:	0018      	movs	r0, r3
 8008f92:	f7fc fc81 	bl	8005898 <TSL_obj_GroupProcess>
    
    /* DxS processing (if TSLPRM_USE_DXS option is set) */
    TSL_dxs_FirstObj(&MyObjGroup);
 8008f96:	4b1a      	ldr	r3, [pc, #104]	; (8009000 <tsl_user_Exec+0xd8>)
 8008f98:	0018      	movs	r0, r3
 8008f9a:	f7fc fa15 	bl	80053c8 <TSL_dxs_FirstObj>
    
    /* ECS every TSLPRM_ECS_DELAY (in ms) */
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &ECSLastTick) == TSL_STATUS_OK)
 8008f9e:	4a19      	ldr	r2, [pc, #100]	; (8009004 <tsl_user_Exec+0xdc>)
 8008fa0:	23fa      	movs	r3, #250	; 0xfa
 8008fa2:	005b      	lsls	r3, r3, #1
 8008fa4:	0011      	movs	r1, r2
 8008fa6:	0018      	movs	r0, r3
 8008fa8:	f7fc fd18 	bl	80059dc <TSL_tim_CheckDelay_ms>
 8008fac:	1e03      	subs	r3, r0, #0
 8008fae:	d10d      	bne.n	8008fcc <tsl_user_Exec+0xa4>
    {
      if (TSL_ecs_Process(&MyObjGroup) == TSL_STATUS_OK)
 8008fb0:	4b13      	ldr	r3, [pc, #76]	; (8009000 <tsl_user_Exec+0xd8>)
 8008fb2:	0018      	movs	r0, r3
 8008fb4:	f7fc fba0 	bl	80056f8 <TSL_ecs_Process>
 8008fb8:	1e03      	subs	r3, r0, #0
 8008fba:	d103      	bne.n	8008fc4 <tsl_user_Exec+0x9c>
      {
        status = TSL_USER_STATUS_OK_ECS_ON;
 8008fbc:	1dfb      	adds	r3, r7, #7
 8008fbe:	2202      	movs	r2, #2
 8008fc0:	701a      	strb	r2, [r3, #0]
 8008fc2:	e00a      	b.n	8008fda <tsl_user_Exec+0xb2>
      }
      else
      {
        status = TSL_USER_STATUS_OK_ECS_OFF;
 8008fc4:	1dfb      	adds	r3, r7, #7
 8008fc6:	2203      	movs	r2, #3
 8008fc8:	701a      	strb	r2, [r3, #0]
 8008fca:	e006      	b.n	8008fda <tsl_user_Exec+0xb2>
      }
    }
    else
    {
      status = TSL_USER_STATUS_OK_NO_ECS;
 8008fcc:	1dfb      	adds	r3, r7, #7
 8008fce:	2201      	movs	r2, #1
 8008fd0:	701a      	strb	r2, [r3, #0]
 8008fd2:	e002      	b.n	8008fda <tsl_user_Exec+0xb2>

/* USER CODE END Process objects */
  }
  else
  {
    status = TSL_USER_STATUS_BUSY;
 8008fd4:	1dfb      	adds	r3, r7, #7
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN TSL_USER_STATUS_BUSY */

/* USER CODE END TSL_USER_STATUS_BUSY */
  }
  TSL_tMeas_T measure = MyTKeysB[0].p_ChD->Meas;
 8008fda:	4a0b      	ldr	r2, [pc, #44]	; (8009008 <tsl_user_Exec+0xe0>)
 8008fdc:	1d3b      	adds	r3, r7, #4
 8008fde:	8952      	ldrh	r2, [r2, #10]
 8008fe0:	801a      	strh	r2, [r3, #0]
  TSL_StateId_enum_T state = MyTKeysB[0].p_Data->StateId;
 8008fe2:	4a0a      	ldr	r2, [pc, #40]	; (800900c <tsl_user_Exec+0xe4>)
 8008fe4:	1cfb      	adds	r3, r7, #3
 8008fe6:	7812      	ldrb	r2, [r2, #0]
 8008fe8:	701a      	strb	r2, [r3, #0]
  return status;
 8008fea:	1dfb      	adds	r3, r7, #7
 8008fec:	781b      	ldrb	r3, [r3, #0]
}
 8008fee:	0018      	movs	r0, r3
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	b002      	add	sp, #8
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	46c0      	nop			; (mov r8, r8)
 8008ff8:	20000480 	.word	0x20000480
 8008ffc:	20000484 	.word	0x20000484
 8009000:	20000008 	.word	0x20000008
 8009004:	20000612 	.word	0x20000612
 8009008:	200005fc 	.word	0x200005fc
 800900c:	20000614 	.word	0x20000614

08009010 <tsl_user_SetThresholds>:
  * @brief  Set thresholds for each object (optional).
  * @param  None
  * @retval None
  */
void tsl_user_SetThresholds(void)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	af00      	add	r7, sp, #0
  /* Example: Decrease the Detect thresholds for the TKEY 0
  MyTKeys_Param[0].DetectInTh -= 10;
  MyTKeys_Param[0].DetectOutTh -= 10;
  */
/* USER CODE END Tsl_user_SetThresholds */
  }
 8009014:	46c0      	nop			; (mov r8, r8)
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}

0800901a <MyTKeys_ErrorStateProcess>:
  * @brief  Executed when a sensor is in Error state
  * @param  None
  * @retval None
  */
  void MyTKeys_ErrorStateProcess(void)
{
 800901a:	b580      	push	{r7, lr}
 800901c:	af00      	add	r7, sp, #0
  /* Add here your own processing when a sensor is in Error state */
}
 800901e:	46c0      	nop			; (mov r8, r8)
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <MyTKeys_OffStateProcess>:
  * @brief  Executed when a sensor is in Off state
  * @param  None
  * @retval None
  */
void MyTKeys_OffStateProcess(void)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	af00      	add	r7, sp, #0
  /* Add here your own processing when a sensor is in Off state */
}
 8009028:	46c0      	nop			; (mov r8, r8)
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
	...

08009030 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8009030:	480d      	ldr	r0, [pc, #52]	; (8009068 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8009032:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8009034:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009036:	e003      	b.n	8009040 <LoopCopyDataInit>

08009038 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009038:	4b0c      	ldr	r3, [pc, #48]	; (800906c <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 800903a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800903c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800903e:	3104      	adds	r1, #4

08009040 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8009040:	480b      	ldr	r0, [pc, #44]	; (8009070 <LoopForever+0xa>)
  ldr  r3, =_edata
 8009042:	4b0c      	ldr	r3, [pc, #48]	; (8009074 <LoopForever+0xe>)
  adds  r2, r0, r1
 8009044:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009046:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009048:	d3f6      	bcc.n	8009038 <CopyDataInit>
  ldr  r2, =_sbss
 800904a:	4a0b      	ldr	r2, [pc, #44]	; (8009078 <LoopForever+0x12>)
  b  LoopFillZerobss
 800904c:	e002      	b.n	8009054 <LoopFillZerobss>

0800904e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800904e:	2300      	movs	r3, #0
  str  r3, [r2]
 8009050:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009052:	3204      	adds	r2, #4

08009054 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8009054:	4b09      	ldr	r3, [pc, #36]	; (800907c <LoopForever+0x16>)
  cmp  r2, r3
 8009056:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009058:	d3f9      	bcc.n	800904e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800905a:	f7ff ff13 	bl	8008e84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800905e:	f000 f811 	bl	8009084 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009062:	f7fe fbb3 	bl	80077cc <main>

08009066 <LoopForever>:

LoopForever:
    b LoopForever
 8009066:	e7fe      	b.n	8009066 <LoopForever>
   ldr   r0, =_estack
 8009068:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 800906c:	08009898 	.word	0x08009898
  ldr  r0, =_sdata
 8009070:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009074:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 8009078:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 800907c:	20000618 	.word	0x20000618

08009080 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009080:	e7fe      	b.n	8009080 <ADC1_COMP_IRQHandler>
	...

08009084 <__libc_init_array>:
 8009084:	b570      	push	{r4, r5, r6, lr}
 8009086:	2600      	movs	r6, #0
 8009088:	4d0c      	ldr	r5, [pc, #48]	; (80090bc <__libc_init_array+0x38>)
 800908a:	4c0d      	ldr	r4, [pc, #52]	; (80090c0 <__libc_init_array+0x3c>)
 800908c:	1b64      	subs	r4, r4, r5
 800908e:	10a4      	asrs	r4, r4, #2
 8009090:	42a6      	cmp	r6, r4
 8009092:	d109      	bne.n	80090a8 <__libc_init_array+0x24>
 8009094:	2600      	movs	r6, #0
 8009096:	f000 f881 	bl	800919c <_init>
 800909a:	4d0a      	ldr	r5, [pc, #40]	; (80090c4 <__libc_init_array+0x40>)
 800909c:	4c0a      	ldr	r4, [pc, #40]	; (80090c8 <__libc_init_array+0x44>)
 800909e:	1b64      	subs	r4, r4, r5
 80090a0:	10a4      	asrs	r4, r4, #2
 80090a2:	42a6      	cmp	r6, r4
 80090a4:	d105      	bne.n	80090b2 <__libc_init_array+0x2e>
 80090a6:	bd70      	pop	{r4, r5, r6, pc}
 80090a8:	00b3      	lsls	r3, r6, #2
 80090aa:	58eb      	ldr	r3, [r5, r3]
 80090ac:	4798      	blx	r3
 80090ae:	3601      	adds	r6, #1
 80090b0:	e7ee      	b.n	8009090 <__libc_init_array+0xc>
 80090b2:	00b3      	lsls	r3, r6, #2
 80090b4:	58eb      	ldr	r3, [r5, r3]
 80090b6:	4798      	blx	r3
 80090b8:	3601      	adds	r6, #1
 80090ba:	e7f2      	b.n	80090a2 <__libc_init_array+0x1e>
 80090bc:	08009890 	.word	0x08009890
 80090c0:	08009890 	.word	0x08009890
 80090c4:	08009890 	.word	0x08009890
 80090c8:	08009894 	.word	0x08009894

080090cc <__itoa>:
 80090cc:	1e93      	subs	r3, r2, #2
 80090ce:	b510      	push	{r4, lr}
 80090d0:	000c      	movs	r4, r1
 80090d2:	2b22      	cmp	r3, #34	; 0x22
 80090d4:	d904      	bls.n	80090e0 <__itoa+0x14>
 80090d6:	2300      	movs	r3, #0
 80090d8:	001c      	movs	r4, r3
 80090da:	700b      	strb	r3, [r1, #0]
 80090dc:	0020      	movs	r0, r4
 80090de:	bd10      	pop	{r4, pc}
 80090e0:	2a0a      	cmp	r2, #10
 80090e2:	d109      	bne.n	80090f8 <__itoa+0x2c>
 80090e4:	2800      	cmp	r0, #0
 80090e6:	da07      	bge.n	80090f8 <__itoa+0x2c>
 80090e8:	232d      	movs	r3, #45	; 0x2d
 80090ea:	700b      	strb	r3, [r1, #0]
 80090ec:	2101      	movs	r1, #1
 80090ee:	4240      	negs	r0, r0
 80090f0:	1861      	adds	r1, r4, r1
 80090f2:	f000 f80f 	bl	8009114 <__utoa>
 80090f6:	e7f1      	b.n	80090dc <__itoa+0x10>
 80090f8:	2100      	movs	r1, #0
 80090fa:	e7f9      	b.n	80090f0 <__itoa+0x24>

080090fc <itoa>:
 80090fc:	b510      	push	{r4, lr}
 80090fe:	f7ff ffe5 	bl	80090cc <__itoa>
 8009102:	bd10      	pop	{r4, pc}

08009104 <memset>:
 8009104:	0003      	movs	r3, r0
 8009106:	1882      	adds	r2, r0, r2
 8009108:	4293      	cmp	r3, r2
 800910a:	d100      	bne.n	800910e <memset+0xa>
 800910c:	4770      	bx	lr
 800910e:	7019      	strb	r1, [r3, #0]
 8009110:	3301      	adds	r3, #1
 8009112:	e7f9      	b.n	8009108 <memset+0x4>

08009114 <__utoa>:
 8009114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009116:	0017      	movs	r7, r2
 8009118:	b08f      	sub	sp, #60	; 0x3c
 800911a:	2225      	movs	r2, #37	; 0x25
 800911c:	0006      	movs	r6, r0
 800911e:	000d      	movs	r5, r1
 8009120:	a804      	add	r0, sp, #16
 8009122:	4918      	ldr	r1, [pc, #96]	; (8009184 <__utoa+0x70>)
 8009124:	f000 f830 	bl	8009188 <memcpy>
 8009128:	aa04      	add	r2, sp, #16
 800912a:	1ebb      	subs	r3, r7, #2
 800912c:	2400      	movs	r4, #0
 800912e:	9203      	str	r2, [sp, #12]
 8009130:	2b22      	cmp	r3, #34	; 0x22
 8009132:	d905      	bls.n	8009140 <__utoa+0x2c>
 8009134:	702c      	strb	r4, [r5, #0]
 8009136:	0025      	movs	r5, r4
 8009138:	0028      	movs	r0, r5
 800913a:	b00f      	add	sp, #60	; 0x3c
 800913c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800913e:	9c01      	ldr	r4, [sp, #4]
 8009140:	1c63      	adds	r3, r4, #1
 8009142:	9301      	str	r3, [sp, #4]
 8009144:	18eb      	adds	r3, r5, r3
 8009146:	9300      	str	r3, [sp, #0]
 8009148:	0030      	movs	r0, r6
 800914a:	3b01      	subs	r3, #1
 800914c:	0039      	movs	r1, r7
 800914e:	9302      	str	r3, [sp, #8]
 8009150:	f7f7 f860 	bl	8000214 <__aeabi_uidivmod>
 8009154:	9b03      	ldr	r3, [sp, #12]
 8009156:	9a02      	ldr	r2, [sp, #8]
 8009158:	5c5b      	ldrb	r3, [r3, r1]
 800915a:	0030      	movs	r0, r6
 800915c:	7013      	strb	r3, [r2, #0]
 800915e:	0039      	movs	r1, r7
 8009160:	f7f6 ffd2 	bl	8000108 <__udivsi3>
 8009164:	1e06      	subs	r6, r0, #0
 8009166:	d1ea      	bne.n	800913e <__utoa+0x2a>
 8009168:	9b00      	ldr	r3, [sp, #0]
 800916a:	7018      	strb	r0, [r3, #0]
 800916c:	002b      	movs	r3, r5
 800916e:	1b5a      	subs	r2, r3, r5
 8009170:	4294      	cmp	r4, r2
 8009172:	dde1      	ble.n	8009138 <__utoa+0x24>
 8009174:	781a      	ldrb	r2, [r3, #0]
 8009176:	5d29      	ldrb	r1, [r5, r4]
 8009178:	7019      	strb	r1, [r3, #0]
 800917a:	552a      	strb	r2, [r5, r4]
 800917c:	3301      	adds	r3, #1
 800917e:	3c01      	subs	r4, #1
 8009180:	e7f5      	b.n	800916e <__utoa+0x5a>
 8009182:	46c0      	nop			; (mov r8, r8)
 8009184:	08009868 	.word	0x08009868

08009188 <memcpy>:
 8009188:	2300      	movs	r3, #0
 800918a:	b510      	push	{r4, lr}
 800918c:	429a      	cmp	r2, r3
 800918e:	d100      	bne.n	8009192 <memcpy+0xa>
 8009190:	bd10      	pop	{r4, pc}
 8009192:	5ccc      	ldrb	r4, [r1, r3]
 8009194:	54c4      	strb	r4, [r0, r3]
 8009196:	3301      	adds	r3, #1
 8009198:	e7f8      	b.n	800918c <memcpy+0x4>
	...

0800919c <_init>:
 800919c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800919e:	46c0      	nop			; (mov r8, r8)
 80091a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091a2:	bc08      	pop	{r3}
 80091a4:	469e      	mov	lr, r3
 80091a6:	4770      	bx	lr

080091a8 <_fini>:
 80091a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091aa:	46c0      	nop			; (mov r8, r8)
 80091ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091ae:	bc08      	pop	{r3}
 80091b0:	469e      	mov	lr, r3
 80091b2:	4770      	bx	lr
