{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557658701761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557658701788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 06:58:21 2019 " "Processing started: Sun May 12 06:58:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557658701788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658701788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipemania-fpga-game -c pipemania-fpga-game " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipemania-fpga-game -c pipemania-fpga-game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658701788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557658703191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557658703191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-FULL " "Found design unit 1: TOP-FULL" {  } { { "../source/top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658715967 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../source/top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658715967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658715967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/video/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/video/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-Behavioral " "Found design unit 1: VGA_SYNC-Behavioral" {  } { { "../source/comp/video/vga_sync.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/vga_sync.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658715986 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../source/comp/video/vga_sync.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/vga_sync.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658715986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658715986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/video/cell_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/video/cell_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CELL_GENERATOR-FULL " "Found design unit 1: CELL_GENERATOR-FULL" {  } { { "../source/comp/video/cell_generator.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658715999 ""} { "Info" "ISGN_ENTITY_NAME" "1 CELL_GENERATOR " "Found entity 1: CELL_GENERATOR" {  } { { "../source/comp/video/cell_generator.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658715999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658715999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/video/cell_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/video/cell_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CELL_CTRL-FULL " "Found design unit 1: CELL_CTRL-FULL" {  } { { "../source/comp/video/cell_ctrl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_ctrl.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716012 ""} { "Info" "ISGN_ENTITY_NAME" "1 CELL_CTRL " "Found entity 1: CELL_CTRL" {  } { { "../source/comp/video/cell_ctrl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_ctrl.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/sound/muzika.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/sound/muzika.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUZIKA-Behavioral " "Found design unit 1: MUZIKA-Behavioral" {  } { { "../source/comp/sound/muzika.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/sound/muzika.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716035 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUZIKA " "Found entity 1: MUZIKA" {  } { { "../source/comp/sound/muzika.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/sound/muzika.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_HUB-FULL " "Found design unit 1: MEM_HUB-FULL" {  } { { "../source/comp/memory/mem_hub.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716050 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_HUB " "Found entity 1: MEM_HUB" {  } { { "../source/comp/memory/mem_hub.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/bram_sync_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/bram_sync_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRAM_SYNC_TDP-FULL " "Found design unit 1: BRAM_SYNC_TDP-FULL" {  } { { "../source/comp/memory/bram_sync_tdp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_sync_tdp.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716062 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRAM_SYNC_TDP " "Found entity 1: BRAM_SYNC_TDP" {  } { { "../source/comp/memory/bram_sync_tdp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_sync_tdp.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/bram_rom_screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/bram_rom_screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRAM_ROM_SCREEN-FULL " "Found design unit 1: BRAM_ROM_SCREEN-FULL" {  } { { "../source/comp/memory/bram_rom_screen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_rom_screen.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716094 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRAM_ROM_SCREEN " "Found entity 1: BRAM_ROM_SCREEN" {  } { { "../source/comp/memory/bram_rom_screen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_rom_screen.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/bram_rom_cell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/bram_rom_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRAM_ROM_CELL-FULL " "Found design unit 1: BRAM_ROM_CELL-FULL" {  } { { "../source/comp/memory/bram_rom_cell.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_rom_cell.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716109 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRAM_ROM_CELL " "Found entity 1: BRAM_ROM_CELL" {  } { { "../source/comp/memory/bram_rom_cell.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_rom_cell.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/wtr_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/wtr_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WTR_CTRL-Behavioral " "Found design unit 1: WTR_CTRL-Behavioral" {  } { { "../source/comp/game/wtr_ctrl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_ctrl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716129 ""} { "Info" "ISGN_ENTITY_NAME" "1 WTR_CTRL " "Found entity 1: WTR_CTRL" {  } { { "../source/comp/game/wtr_ctrl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_ctrl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/wtr_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/wtr_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WTR_CLK-Behavioral " "Found design unit 1: WTR_CLK-Behavioral" {  } { { "../source/comp/game/wtr_clk.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_clk.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716141 ""} { "Info" "ISGN_ENTITY_NAME" "1 WTR_CLK " "Found entity 1: WTR_CLK" {  } { { "../source/comp/game/wtr_clk.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_clk.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/random_decoder_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/random_decoder_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RANDOM_DECODER_FIFO-Behavioral " "Found design unit 1: RANDOM_DECODER_FIFO-Behavioral" {  } { { "../source/comp/game/random_decoder_fifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random_decoder_fifo.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716154 ""} { "Info" "ISGN_ENTITY_NAME" "1 RANDOM_DECODER_FIFO " "Found entity 1: RANDOM_DECODER_FIFO" {  } { { "../source/comp/game/random_decoder_fifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random_decoder_fifo.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RANDOM_GENERATOR-Behavioral " "Found design unit 1: RANDOM_GENERATOR-Behavioral" {  } { { "../source/comp/game/random.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716166 ""} { "Info" "ISGN_ENTITY_NAME" "1 RANDOM_GENERATOR " "Found entity 1: RANDOM_GENERATOR" {  } { { "../source/comp/game/random.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/kurzor_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/kurzor_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KURZOR_CTRL-FULL " "Found design unit 1: KURZOR_CTRL-FULL" {  } { { "../source/comp/game/kurzor_ctrl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/kurzor_ctrl.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716178 ""} { "Info" "ISGN_ENTITY_NAME" "1 KURZOR_CTRL " "Found entity 1: KURZOR_CTRL" {  } { { "../source/comp/game/kurzor_ctrl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/kurzor_ctrl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/game_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/game_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GAME_CTRL-Behavioral " "Found design unit 1: GAME_CTRL-Behavioral" {  } { { "../source/comp/game/game_ctrl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/game_ctrl.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716202 ""} { "Info" "ISGN_ENTITY_NAME" "1 GAME_CTRL " "Found entity 1: GAME_CTRL" {  } { { "../source/comp/game/game_ctrl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/game_ctrl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/control/ps2_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/control/ps2_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2_RX-FULL " "Found design unit 1: PS2_RX-FULL" {  } { { "../source/comp/control/ps2_rx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2_rx.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716230 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2_RX " "Found entity 1: PS2_RX" {  } { { "../source/comp/control/ps2_rx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2_rx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/control/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/control/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2-FULL " "Found design unit 1: PS2-FULL" {  } { { "../source/comp/control/ps2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716259 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2 " "Found entity 1: PS2" {  } { { "../source/comp/control/ps2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/control/kb_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/control/kb_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KB_CODE-FULL " "Found design unit 1: KB_CODE-FULL" {  } { { "../source/comp/control/kb_code.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/kb_code.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716292 ""} { "Info" "ISGN_ENTITY_NAME" "1 KB_CODE " "Found entity 1: KB_CODE" {  } { { "../source/comp/control/kb_code.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/kb_code.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/rising_edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/rising_edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISING_EDGE_DETECTOR-Behavioral " "Found design unit 1: RISING_EDGE_DETECTOR-Behavioral" {  } { { "../source/comp/base/rising_edge_detector.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/rising_edge_detector.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716315 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISING_EDGE_DETECTOR " "Found entity 1: RISING_EDGE_DETECTOR" {  } { { "../source/comp/base/rising_edge_detector.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/rising_edge_detector.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESET_SYNC-FULL " "Found design unit 1: RESET_SYNC-FULL" {  } { { "../source/comp/base/reset_sync.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716337 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESET_SYNC " "Found entity 1: RESET_SYNC" {  } { { "../source/comp/base/reset_sync.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/falling_edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/falling_edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FALLING_EDGE_DETECTOR-FULL " "Found design unit 1: FALLING_EDGE_DETECTOR-FULL" {  } { { "../source/comp/base/falling_edge_detector.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/falling_edge_detector.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716353 ""} { "Info" "ISGN_ENTITY_NAME" "1 FALLING_EDGE_DETECTOR " "Found entity 1: FALLING_EDGE_DETECTOR" {  } { { "../source/comp/base/falling_edge_detector.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/falling_edge_detector.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEBOUNCER-FULL " "Found design unit 1: DEBOUNCER-FULL" {  } { { "../source/comp/base/debouncer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/debouncer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716375 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEBOUNCER " "Found entity 1: DEBOUNCER" {  } { { "../source/comp/base/debouncer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658716375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658716375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557658716847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound_place_pipe top.vhd(120) " "Verilog HDL or VHDL warning at top.vhd(120): object \"sound_place_pipe\" assigned a value but never read" {  } { { "../source/top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557658716853 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound_cant_place top.vhd(121) " "Verilog HDL or VHDL warning at top.vhd(121): object \"sound_cant_place\" assigned a value but never read" {  } { { "../source/top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557658716854 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBOUNCER DEBOUNCER:ASYNC_RST_debouncer_i " "Elaborating entity \"DEBOUNCER\" for hierarchy \"DEBOUNCER:ASYNC_RST_debouncer_i\"" {  } { { "../source/top.vhd" "ASYNC_RST_debouncer_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658716935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_SYNC RESET_SYNC:reset_sync_i " "Elaborating entity \"RESET_SYNC\" for hierarchy \"RESET_SYNC:reset_sync_i\"" {  } { { "../source/top.vhd" "reset_sync_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658716956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2 PS2:ps2_i " "Elaborating entity \"PS2\" for hierarchy \"PS2:ps2_i\"" {  } { { "../source/top.vhd" "ps2_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658716974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_RX PS2:ps2_i\|PS2_RX:ps2_rx_1 " "Elaborating entity \"PS2_RX\" for hierarchy \"PS2:ps2_i\|PS2_RX:ps2_rx_1\"" {  } { { "../source/comp/control/ps2.vhd" "ps2_rx_1" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FALLING_EDGE_DETECTOR PS2:ps2_i\|PS2_RX:ps2_rx_1\|FALLING_EDGE_DETECTOR:falling_edge_detector_i " "Elaborating entity \"FALLING_EDGE_DETECTOR\" for hierarchy \"PS2:ps2_i\|PS2_RX:ps2_rx_1\|FALLING_EDGE_DETECTOR:falling_edge_detector_i\"" {  } { { "../source/comp/control/ps2_rx.vhd" "falling_edge_detector_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2_rx.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KB_CODE PS2:ps2_i\|KB_CODE:kb_code_1 " "Elaborating entity \"KB_CODE\" for hierarchy \"PS2:ps2_i\|KB_CODE:kb_code_1\"" {  } { { "../source/comp/control/ps2.vhd" "kb_code_1" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISING_EDGE_DETECTOR PS2:ps2_i\|RISING_EDGE_DETECTOR:rised1 " "Elaborating entity \"RISING_EDGE_DETECTOR\" for hierarchy \"PS2:ps2_i\|RISING_EDGE_DETECTOR:rised1\"" {  } { { "../source/comp/control/ps2.vhd" "rised1" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:vga_sync_i " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:vga_sync_i\"" {  } { { "../source/top.vhd" "vga_sync_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CELL_CTRL CELL_CTRL:cell_ctrl_i " "Elaborating entity \"CELL_CTRL\" for hierarchy \"CELL_CTRL:cell_ctrl_i\"" {  } { { "../source/top.vhd" "cell_ctrl_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRAM_ROM_SCREEN CELL_CTRL:cell_ctrl_i\|BRAM_ROM_SCREEN:rom_screen_i " "Elaborating entity \"BRAM_ROM_SCREEN\" for hierarchy \"CELL_CTRL:cell_ctrl_i\|BRAM_ROM_SCREEN:rom_screen_i\"" {  } { { "../source/comp/video/cell_ctrl.vhd" "rom_screen_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_ctrl.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CELL_GENERATOR CELL_GENERATOR:cell_generator_i " "Elaborating entity \"CELL_GENERATOR\" for hierarchy \"CELL_GENERATOR:cell_generator_i\"" {  } { { "../source/top.vhd" "cell_generator_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRAM_ROM_CELL CELL_GENERATOR:cell_generator_i\|BRAM_ROM_CELL:rom_cell_i " "Elaborating entity \"BRAM_ROM_CELL\" for hierarchy \"CELL_GENERATOR:cell_generator_i\|BRAM_ROM_CELL:rom_cell_i\"" {  } { { "../source/comp/video/cell_generator.vhd" "rom_cell_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_generator.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KURZOR_CTRL KURZOR_CTRL:kurzor_ctrl_i " "Elaborating entity \"KURZOR_CTRL\" for hierarchy \"KURZOR_CTRL:kurzor_ctrl_i\"" {  } { { "../source/top.vhd" "kurzor_ctrl_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANDOM_DECODER_FIFO RANDOM_DECODER_FIFO:random_decoder_fifo_i " "Elaborating entity \"RANDOM_DECODER_FIFO\" for hierarchy \"RANDOM_DECODER_FIFO:random_decoder_fifo_i\"" {  } { { "../source/top.vhd" "random_decoder_fifo_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANDOM_GENERATOR RANDOM_DECODER_FIFO:random_decoder_fifo_i\|RANDOM_GENERATOR:random_generator_i " "Elaborating entity \"RANDOM_GENERATOR\" for hierarchy \"RANDOM_DECODER_FIFO:random_decoder_fifo_i\|RANDOM_GENERATOR:random_generator_i\"" {  } { { "../source/comp/game/random_decoder_fifo.vhd" "random_generator_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random_decoder_fifo.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRAM_SYNC_TDP BRAM_SYNC_TDP:bram_i " "Elaborating entity \"BRAM_SYNC_TDP\" for hierarchy \"BRAM_SYNC_TDP:bram_i\"" {  } { { "../source/top.vhd" "bram_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_HUB MEM_HUB:mem_hub_i " "Elaborating entity \"MEM_HUB\" for hierarchy \"MEM_HUB:mem_hub_i\"" {  } { { "../source/top.vhd" "mem_hub_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_ack_a mem_hub.vhd(43) " "Verilog HDL or VHDL warning at mem_hub.vhd(43): object \"last_ack_a\" assigned a value but never read" {  } { { "../source/comp/memory/mem_hub.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557658717249 "|TOP|MEM_HUB:mem_hub_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_ack_b mem_hub.vhd(44) " "Verilog HDL or VHDL warning at mem_hub.vhd(44): object \"last_ack_b\" assigned a value but never read" {  } { { "../source/comp/memory/mem_hub.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557658717249 "|TOP|MEM_HUB:mem_hub_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTR_CTRL WTR_CTRL:wtr_ctrl_i " "Elaborating entity \"WTR_CTRL\" for hierarchy \"WTR_CTRL:wtr_ctrl_i\"" {  } { { "../source/top.vhd" "wtr_ctrl_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTR_CLK WTR_CTRL:wtr_ctrl_i\|WTR_CLK:wtr_clk_unit " "Elaborating entity \"WTR_CLK\" for hierarchy \"WTR_CTRL:wtr_ctrl_i\|WTR_CLK:wtr_clk_unit\"" {  } { { "../source/comp/game/wtr_ctrl.vhd" "wtr_clk_unit" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_ctrl.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GAME_CTRL GAME_CTRL:game_ctrl_i " "Elaborating entity \"GAME_CTRL\" for hierarchy \"GAME_CTRL:game_ctrl_i\"" {  } { { "../source/top.vhd" "game_ctrl_i" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658717281 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BRAM_SYNC_TDP:bram_i\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BRAM_SYNC_TDP:bram_i\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pipemania-fpga-game.ram0_BRAM_SYNC_TDP_98a7584f.hdl.mif " "Parameter INIT_FILE set to db/pipemania-fpga-game.ram0_BRAM_SYNC_TDP_98a7584f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "CELL_CTRL:cell_ctrl_i\|BRAM_ROM_SCREEN:rom_screen_i\|Mux8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CELL_CTRL:cell_ctrl_i\|BRAM_ROM_SCREEN:rom_screen_i\|Mux8_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE pipemania-fpga-game.TOP0.rtl.mif " "Parameter INIT_FILE set to pipemania-fpga-game.TOP0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "CELL_GENERATOR:cell_generator_i\|BRAM_ROM_CELL:rom_cell_i\|Mux31_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CELL_GENERATOR:cell_generator_i\|BRAM_ROM_CELL:rom_cell_i\|Mux31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE pipemania-fpga-game.TOP1.rtl.mif " "Parameter INIT_FILE set to pipemania-fpga-game.TOP1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "pix_x1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"pix_x1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 20 " "Parameter WIDTH set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557658718910 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557658718910 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557658718910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BRAM_SYNC_TDP:bram_i\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"BRAM_SYNC_TDP:bram_i\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658719075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BRAM_SYNC_TDP:bram_i\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"BRAM_SYNC_TDP:bram_i\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pipemania-fpga-game.ram0_BRAM_SYNC_TDP_98a7584f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pipemania-fpga-game.ram0_BRAM_SYNC_TDP_98a7584f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719075 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557658719075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bs1 " "Found entity 1: altsyncram_9bs1" {  } { { "db/altsyncram_9bs1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_9bs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658719164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658719164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CELL_CTRL:cell_ctrl_i\|BRAM_ROM_SCREEN:rom_screen_i\|altsyncram:Mux8_rtl_0 " "Elaborated megafunction instantiation \"CELL_CTRL:cell_ctrl_i\|BRAM_ROM_SCREEN:rom_screen_i\|altsyncram:Mux8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658719202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CELL_CTRL:cell_ctrl_i\|BRAM_ROM_SCREEN:rom_screen_i\|altsyncram:Mux8_rtl_0 " "Instantiated megafunction \"CELL_CTRL:cell_ctrl_i\|BRAM_ROM_SCREEN:rom_screen_i\|altsyncram:Mux8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE pipemania-fpga-game.TOP0.rtl.mif " "Parameter \"INIT_FILE\" = \"pipemania-fpga-game.TOP0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719203 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557658719203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ic01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ic01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ic01 " "Found entity 1: altsyncram_ic01" {  } { { "db/altsyncram_ic01.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_ic01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658719312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658719312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CELL_GENERATOR:cell_generator_i\|BRAM_ROM_CELL:rom_cell_i\|altsyncram:Mux31_rtl_0 " "Elaborated megafunction instantiation \"CELL_GENERATOR:cell_generator_i\|BRAM_ROM_CELL:rom_cell_i\|altsyncram:Mux31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658719360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CELL_GENERATOR:cell_generator_i\|BRAM_ROM_CELL:rom_cell_i\|altsyncram:Mux31_rtl_0 " "Instantiated megafunction \"CELL_GENERATOR:cell_generator_i\|BRAM_ROM_CELL:rom_cell_i\|altsyncram:Mux31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE pipemania-fpga-game.TOP1.rtl.mif " "Parameter \"INIT_FILE\" = \"pipemania-fpga-game.TOP1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719360 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557658719360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qa01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qa01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qa01 " "Found entity 1: altsyncram_qa01" {  } { { "db/altsyncram_qa01.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_qa01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658719478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658719478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:pix_x1_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:pix_x1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658719671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:pix_x1_rtl_0 " "Instantiated megafunction \"altshift_taps:pix_x1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 20 " "Parameter \"WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557658719671 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557658719671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_76m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_76m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_76m " "Found entity 1: shift_taps_76m" {  } { { "db/shift_taps_76m.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/shift_taps_76m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658719752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658719752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pk31 " "Found entity 1: altsyncram_pk31" {  } { { "db/altsyncram_pk31.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_pk31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658719865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658719865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658719965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658719965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658720059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658720059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557658720160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658720160 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BRAM_SYNC_TDP:bram_i\|altsyncram:ram_rtl_0\|altsyncram_9bs1:auto_generated\|ram_block1a30 " "Synthesized away node \"BRAM_SYNC_TDP:bram_i\|altsyncram:ram_rtl_0\|altsyncram_9bs1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_9bs1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_9bs1.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../source/top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 319 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557658720214 "|TOP|BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BRAM_SYNC_TDP:bram_i\|altsyncram:ram_rtl_0\|altsyncram_9bs1:auto_generated\|ram_block1a31 " "Synthesized away node \"BRAM_SYNC_TDP:bram_i\|altsyncram:ram_rtl_0\|altsyncram_9bs1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_9bs1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_9bs1.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../source/top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 319 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557658720214 "|TOP|BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1557658720214 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1557658720214 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/comp/base/reset_sync.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd" 30 -1 0 } } { "../source/comp/base/reset_sync.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557658720660 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1557658720660 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SOUND GND " "Pin \"SOUND\" is stuck at GND" {  } { { "../source/top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557658721342 "|TOP|SOUND"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557658721342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557658721465 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557658723454 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "BRAM_SYNC_TDP:bram_i\|altsyncram:ram_rtl_0\|altsyncram_9bs1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"BRAM_SYNC_TDP:bram_i\|altsyncram:ram_rtl_0\|altsyncram_9bs1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9bs1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_9bs1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../source/top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd" 319 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658723475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557658724118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557658724118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1448 " "Implemented 1448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557658724436 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557658724436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1332 " "Implemented 1332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557658724436 ""} { "Info" "ICUT_CUT_TM_RAMS" "91 " "Implemented 91 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557658724436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557658724436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557658724499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 06:58:44 2019 " "Processing ended: Sun May 12 06:58:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557658724499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557658724499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557658724499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557658724499 ""}
