#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  2 11:31:09 2020
# Process ID: 11816
# Current directory: D:/190110716/project_6SIM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5832 D:\190110716\project_6SIM\project_6SIM.xpr
# Log file: D:/190110716/project_6SIM/vivado.log
# Journal file: D:/190110716/project_6SIM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/190110716/project_6SIM/project_6SIM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim/xsim.dir/topDesign_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  2 11:32:30 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topDesign_sim_behav -key {Behavioral:sim_1:Functional:topDesign_sim} -tclbatch {topDesign_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topDesign_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topDesign_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 842.316 ; gain = 45.480
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 842.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 2500 ns
run 2500 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 1500 ns
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 863.633 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 863.633 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
step
Stopped at time : 825186 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 215
step
Stopped at time : 825186 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 216
step
Stopped at time : 825186 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 217
step
Stopped at time : 825186 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 165
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" Line 49
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" Line 49
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 166
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 176
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 186
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 208
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 209
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 210
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 211
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 212
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 213
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 214
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 215
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 216
step
Stopped at time : 825187 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 217
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 877.129 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 877.129 ; gain = 0.000
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 166
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 176
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 186
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 208
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 209
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 210
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 211
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 212
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 213
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 214
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 215
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 216
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 217
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 240
step
Stopped at time : 1271582 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 165
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" Line 49
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" Line 49
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 166
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 176
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 186
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 208
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 209
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 210
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 211
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 212
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 213
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 214
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 215
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 216
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 217
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 240
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 165
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" Line 41
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" Line 42
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" Line 43
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" Line 44
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" Line 45
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" Line 46
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" Line 47
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" Line 48
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" Line 50
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" Line 33
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" Line 34
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" Line 37
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" Line 38
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" Line 33
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" Line 34
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" Line 39
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" Line 40
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" Line 33
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" Line 33
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" Line 36
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" Line 37
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" Line 32
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 115
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 116
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 118
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 120
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 122
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 123
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 114
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 131
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 133
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 135
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 137
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 129
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 152
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 153
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 154
step
Stopped at time : 1271583 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 151
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" Line 49
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" Line 49
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 166
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 176
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 186
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 208
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 209
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 210
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 211
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 212
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 213
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 214
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 215
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 216
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 217
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 240
step
Stopped at time : 1271584 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 165
step
Stopped at time : 1271585 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" Line 49
step
Stopped at time : 1271585 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" Line 49
step
Stopped at time : 1271585 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 166
step
Stopped at time : 1271585 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 176
step
Stopped at time : 1271585 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 186
step
Stopped at time : 1271585 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 208
step
Stopped at time : 1271585 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 209
step
Stopped at time : 1271585 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 210
step
Stopped at time : 1271585 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 211
step
Stopped at time : 1271585 ns : File "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" Line 212
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 1500 ns
run 1500 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 877.129 ; gain = 0.000
run 1500 ns
run 1500 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/190110716/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/190110716/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 877.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 12:31:45 2020...
