<profile>

<section name = "Vivado HLS Report for 'Random'" level="0">
<item name = "Date">Sat Feb  9 10:54:48 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">RandomGenerator</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.538, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 8371203, 4, 8371203, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- read_A">2, 8371201, 2, 1, 1, 1 ~ 8371200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 278</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 264, 424</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 174</column>
<column name="Register">-, -, 477, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Random_CONTROL_BUS_s_axi_U">Random_CONTROL_BUS_s_axi, 0, 0, 264, 424</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="in1Count_fu_257_p2">+, 0, 0, 30, 23, 1</column>
<column name="r_V_fu_288_p2">+, 0, 0, 63, 56, 56</column>
<column name="sum_V_fu_275_p2">+, 0, 0, 62, 55, 55</column>
<column name="tmp_8_fu_318_p2">-, 0, 0, 39, 1, 32</column>
<column name="INPUT_STREAM_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="INPUT_STREAM_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="INPUT_STREAM_V_last_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="INPUT_STREAM_V_last_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_532">and, 0, 0, 2, 1, 1</column>
<column name="INPUT_STREAM_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="INPUT_STREAM_V_last_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_fu_251_p2">icmp, 0, 0, 18, 23, 16</column>
<column name="ap_predicate_tran3to4_state2">or, 0, 0, 2, 1, 1</column>
<column name="r_V_2_fu_332_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_STREAM_TDATA_blk_n">9, 2, 1, 2</column>
<column name="INPUT_STREAM_V_data_V_0_data_out">9, 2, 32, 64</column>
<column name="INPUT_STREAM_V_data_V_0_state">15, 3, 2, 6</column>
<column name="INPUT_STREAM_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="INPUT_STREAM_V_last_V_0_data_out">9, 2, 1, 2</column>
<column name="INPUT_STREAM_V_last_V_0_state">15, 3, 2, 6</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_177_p4">9, 2, 23, 46</column>
<column name="ap_phi_mux_p_0_phi_fu_165_p4">9, 2, 55, 110</column>
<column name="first_2_reg_230">9, 2, 32, 64</column>
<column name="i_reg_173">9, 2, 23, 46</column>
<column name="in1Count_1_reg_241">9, 2, 23, 46</column>
<column name="lhs_V_reg_209">9, 2, 55, 110</column>
<column name="p_0_reg_161">9, 2, 55, 110</column>
<column name="value_1_reg_219">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="INPUT_STREAM_V_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="INPUT_STREAM_V_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="INPUT_STREAM_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="INPUT_STREAM_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="INPUT_STREAM_V_data_V_0_state">2, 0, 2, 0</column>
<column name="INPUT_STREAM_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="INPUT_STREAM_V_last_V_0_payload_A">1, 0, 1, 0</column>
<column name="INPUT_STREAM_V_last_V_0_payload_B">1, 0, 1, 0</column>
<column name="INPUT_STREAM_V_last_V_0_sel_rd">1, 0, 1, 0</column>
<column name="INPUT_STREAM_V_last_V_0_sel_wr">1, 0, 1, 0</column>
<column name="INPUT_STREAM_V_last_V_0_state">2, 0, 2, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="first_2_reg_230">32, 0, 32, 0</column>
<column name="first_s_reg_197">32, 0, 32, 0</column>
<column name="i_op_assign_reg_185">32, 0, 32, 0</column>
<column name="i_reg_173">23, 0, 23, 0</column>
<column name="in1Count_1_reg_241">23, 0, 23, 0</column>
<column name="in1Count_reg_369">23, 0, 23, 0</column>
<column name="lhs_V_reg_209">55, 0, 55, 0</column>
<column name="p_0_reg_161">55, 0, 55, 0</column>
<column name="sum_V_reg_385">55, 0, 55, 0</column>
<column name="tmp_data_V_reg_375">32, 0, 32, 0</column>
<column name="tmp_last_V_reg_381">1, 0, 1, 0</column>
<column name="tmp_reg_365">1, 0, 1, 0</column>
<column name="value_1_reg_219">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 6, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 6, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Random, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Random, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Random, return value</column>
<column name="INPUT_STREAM_TDATA">in, 32, axis, INPUT_STREAM_V_data_V, pointer</column>
<column name="INPUT_STREAM_TVALID">in, 1, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TREADY">out, 1, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TDEST">in, 6, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TKEEP">in, 4, axis, INPUT_STREAM_V_keep_V, pointer</column>
<column name="INPUT_STREAM_TSTRB">in, 4, axis, INPUT_STREAM_V_strb_V, pointer</column>
<column name="INPUT_STREAM_TUSER">in, 2, axis, INPUT_STREAM_V_user_V, pointer</column>
<column name="INPUT_STREAM_TLAST">in, 1, axis, INPUT_STREAM_V_last_V, pointer</column>
<column name="INPUT_STREAM_TID">in, 5, axis, INPUT_STREAM_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
