// Seed: 4116750585
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign id_3 = 1;
  reg id_4;
  reg id_5;
  assign id_2 = 1 && 1;
  supply1 id_6;
  assign id_2 = 1;
  always @* begin : LABEL_0
    id_5 <= id_4;
    id_3 <= 1;
    id_4 <= id_1;
  end
  wire id_7;
  assign id_6 = 1;
  assign id_3 = 1;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always
  fork
    id_3 <= id_3;
    #1 id_4 = id_2;
    repeat (id_3 + id_3) #0;
  join
  wire id_6;
  id_7(
      .id_0(1), .id_1(1'b0)
  );
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3
  );
  wire id_8;
  wire id_9;
endmodule
