
---------- Begin Simulation Statistics ----------
final_tick                                33177840500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208966                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437600                       # Number of bytes of host memory used
host_op_rate                                   369415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    92.92                       # Real time elapsed on the host
host_tick_rate                              357076351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19416156                       # Number of instructions simulated
sim_ops                                      34324321                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033178                       # Number of seconds simulated
sim_ticks                                 33177840500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     79                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9416156                       # Number of instructions committed
system.cpu0.committedOps                     15407941                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.047003                       # CPI: cycles per instruction
system.cpu0.discardedOps                      4857430                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1394486                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2677                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     628525                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       35523374                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.141904                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4498205                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu0.numCycles                        66355681                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12559      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               13247913     85.98%     86.06% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.10% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1585      0.01%     86.11% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.91%     87.02% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.02% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.02% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.02% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.02% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.02% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.02% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.02% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.03% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.03% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.04% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.04% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.05% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.16% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.16% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.16% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.17% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.17% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.17% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.19%     87.35% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.35% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.35% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.23%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.32%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1189448      7.72%     95.62% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               549218      3.56%     99.18% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.52%     99.70% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.30%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                15407941                       # Class of committed instruction
system.cpu0.tickCycles                       30832307                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.635568                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3503838                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501866                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32888                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1220                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       33844199                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.150703                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3366916                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          216                       # TLB misses on write requests
system.cpu1.numCycles                        66355681                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32511482                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       270789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        542602                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2607849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5215762                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2413                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             229525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       128432                       # Transaction distribution
system.membus.trans_dist::CleanEvict           142357                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42288                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42288                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        229525                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       814415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       814415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 814415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25615680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25615680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25615680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            271813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  271813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              271813                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1144683000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1437924750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4425098                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4425098                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4425098                       # number of overall hits
system.cpu0.icache.overall_hits::total        4425098                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73043                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73043                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73043                       # number of overall misses
system.cpu0.icache.overall_misses::total        73043                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1595632000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1595632000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1595632000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1595632000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4498141                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4498141                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4498141                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4498141                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016238                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016238                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016238                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016238                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21845.104938                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21845.104938                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21845.104938                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21845.104938                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73027                       # number of writebacks
system.cpu0.icache.writebacks::total            73027                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73043                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73043                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73043                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73043                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1522589000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1522589000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1522589000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1522589000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016238                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016238                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016238                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016238                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20845.104938                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20845.104938                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20845.104938                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20845.104938                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73027                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4425098                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4425098                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73043                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73043                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1595632000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1595632000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4498141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4498141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21845.104938                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21845.104938                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73043                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73043                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1522589000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1522589000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20845.104938                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20845.104938                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999588                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4498141                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73043                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            61.582095                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999588                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         36058171                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        36058171                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1711014                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1711014                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1711071                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1711071                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       271661                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        271661                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       271718                       # number of overall misses
system.cpu0.dcache.overall_misses::total       271718                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  18746240000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18746240000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  18746240000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18746240000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1982675                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982675                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1982789                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982789                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.137017                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.137017                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.137038                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.137038                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69006.003806                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69006.003806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68991.527981                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68991.527981                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       128576                       # number of writebacks
system.cpu0.dcache.writebacks::total           128576                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10145                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10145                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10145                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10145                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       261516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       261516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       261573                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       261573                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  17853416500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17853416500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  17856102000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17856102000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.131901                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131901                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.131922                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131922                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 68268.926184                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68268.926184                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 68264.316271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68264.316271                       # average overall mshr miss latency
system.cpu0.dcache.replacements                261557                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1136757                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1136757                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       251243                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       251243                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  17454126500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17454126500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1388000                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1388000                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.181011                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.181011                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69471.095712                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69471.095712                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       249773                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       249773                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  17124785000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  17124785000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.179952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.179952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 68561.393746                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68561.393746                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       574257                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        574257                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20418                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20418                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1292113500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1292113500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       594675                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       594675                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.034335                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.034335                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63283.059066                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63283.059066                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8675                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8675                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11743                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11743                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    728631500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    728631500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019747                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019747                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62048.156348                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62048.156348                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      2685500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2685500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 47114.035088                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 47114.035088                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999614                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1972644                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           261573                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.541466                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999614                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         16123885                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        16123885                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730861                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730861                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730861                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730861                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1636002                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1636002                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1636002                       # number of overall misses
system.cpu1.icache.overall_misses::total      1636002                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21447504500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21447504500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21447504500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21447504500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3366863                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3366863                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3366863                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3366863                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485913                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485913                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485913                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485913                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13109.705550                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13109.705550                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13109.705550                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13109.705550                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1635986                       # number of writebacks
system.cpu1.icache.writebacks::total          1635986                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1636002                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1636002                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1636002                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1636002                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19811502500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19811502500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19811502500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19811502500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485913                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485913                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485913                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485913                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12109.705550                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12109.705550                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12109.705550                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12109.705550                       # average overall mshr miss latency
system.cpu1.icache.replacements               1635986                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730861                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730861                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1636002                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1636002                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21447504500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21447504500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3366863                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3366863                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485913                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485913                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13109.705550                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13109.705550                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1636002                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1636002                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19811502500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19811502500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485913                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485913                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12109.705550                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12109.705550                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999568                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3366863                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1636002                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.057982                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999568                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28570906                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28570906                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3402046                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3402046                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3402046                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3402046                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722639                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722639                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722639                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722639                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  13995407500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13995407500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  13995407500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13995407500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124685                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124685                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124685                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124685                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175199                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175199                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175199                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175199                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19367.080243                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19367.080243                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19367.080243                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19367.080243                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       433845                       # number of writebacks
system.cpu1.dcache.writebacks::total           433845                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85344                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85344                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637295                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637295                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637295                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637295                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11011084500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11011084500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11011084500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11011084500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154508                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154508                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154508                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154508                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17277.845425                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17277.845425                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17277.845425                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17277.845425                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637279                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466729                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466729                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6948657500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6948657500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430300                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430300                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192046                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192046                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14887.991747                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14887.991747                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18088                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18088                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448641                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448641                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6240025500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6240025500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13908.727691                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13908.727691                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       255910                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       255910                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7046750000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7046750000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151034                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151034                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27536.047829                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27536.047829                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67256                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67256                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4771059000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4771059000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25289.996502                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25289.996502                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999595                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039341                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637295                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338259                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999595                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634775                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634775                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               65111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               41171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1634162                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              595656                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2336100                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              65111                       # number of overall hits
system.l2.overall_hits::.cpu0.data              41171                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1634162                       # number of overall hits
system.l2.overall_hits::.cpu1.data             595656                       # number of overall hits
system.l2.overall_hits::total                 2336100                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            220402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             41639                       # number of demand (read+write) misses
system.l2.demand_misses::total                 271813                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7932                       # number of overall misses
system.l2.overall_misses::.cpu0.data           220402                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1840                       # number of overall misses
system.l2.overall_misses::.cpu1.data            41639                       # number of overall misses
system.l2.overall_misses::total                271813                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    652698500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  17004757500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    148340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3502037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21307833500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    652698500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  17004757500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    148340500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3502037000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21307833500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          261573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1636002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637295                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2607913                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         261573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1636002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637295                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2607913                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.108594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.842602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001125                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.065337                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104226                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.108594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.842602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001125                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.065337                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104226                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82286.749874                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77153.372020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80619.836957                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84104.733543                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78391.517330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82286.749874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77153.372020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80619.836957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84104.733543                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78391.517330                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              128432                       # number of writebacks
system.l2.writebacks::total                    128432                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         7932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       220402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        41639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            271813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       220402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        41639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           271813                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    573378500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  14800737500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    129940500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3085647000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18589703500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    573378500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  14800737500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    129940500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3085647000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18589703500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.108594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.842602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.065337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104226                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.108594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.842602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.065337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104226                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72286.749874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67153.372020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70619.836957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74104.733543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68391.517330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72286.749874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67153.372020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70619.836957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74104.733543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68391.517330                       # average overall mshr miss latency
system.l2.replacements                         272213                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       562421                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           562421                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       562421                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       562421                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1709013                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1709013                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1709013                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1709013                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          989                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           989                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             3112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                158109                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           8631                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42288                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    675773500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2840274000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3516047500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.734991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.178406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.211021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78296.083884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84388.804706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83145.277620                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         8631                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42288                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    589463500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2503704000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3093167500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.734991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.178406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.211021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 68296.083884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74388.804706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73145.277620                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         65111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1634162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1699273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    652698500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    148340500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    801039000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1636002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1709045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.108594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001125                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82286.749874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80619.836957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81972.881703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1840                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    573378500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    129940500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    703319000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.108594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72286.749874                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70619.836957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71972.881703                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        38059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            478718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       211771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  16328984000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    661763000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16990747000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       249830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        698471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.847660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.017792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.314620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 77106.799326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82906.915560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77317.474619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       211771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  14211274000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    581943000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14793217000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.847660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.017792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.314620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 67106.799326                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72906.915560                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67317.474619                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.069130                       # Cycle average of tags in use
system.l2.tags.total_refs                     5214773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    273237                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.085164                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     105.114912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.056771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      125.342754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      167.894922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      621.659772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.102651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.163960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.607090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999091                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41999333                       # Number of tag accesses
system.l2.tags.data_accesses                 41999333                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        507648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      14105728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2664896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17396032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       507648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        625408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8219648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8219648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         220402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          41639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              271813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       128432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             128432                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15300815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        425155097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3549357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80321563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             524326832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15300815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3549357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18850172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      247745118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            247745118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      247745118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15300815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       425155097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3549357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80321563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            772071950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    128379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    219474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     41618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000411807500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7746                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              667840                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120767                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      271813                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128432                       # Number of write requests accepted
system.mem_ctrls.readBursts                    271813                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    949                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    53                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             59526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             56817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13054                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2335802000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1354320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7414502000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8623.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27373.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   230608                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  108205                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                271813                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  247123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    422.945605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   262.632831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.120963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13882     22.98%     22.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14814     24.52%     47.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6451     10.68%     58.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4565      7.56%     65.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2774      4.59%     70.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2078      3.44%     73.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1651      2.73%     76.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1447      2.40%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12748     21.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60410                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.958301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.037476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.493549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           6313     81.50%     81.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1305     16.85%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          106      1.37%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            4      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.571133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.546212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.928934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5450     70.36%     70.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              397      5.13%     75.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1700     21.95%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.25%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7746                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17335296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   60736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8215040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17396032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8219648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       522.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       247.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    524.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    247.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33177760500                       # Total gap between requests
system.mem_ctrls.avgGap                      82893.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       507648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     14046336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2663552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8215040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15300815.012357419357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 423364986.639199733734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3549356.987233692780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80281053.855810776353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 247606229.826802611351                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       220402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        41639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       128432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    247897000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   5741757000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54440500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1370407500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 806973924000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31252.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26051.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29587.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32911.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6283277.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            175908180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             93497415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           749835660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          273856860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2618981040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12015282510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2622158400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18549520065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.093654                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6694163750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1107860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25375816750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            255426360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            135758535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1184133300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          396182340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2618981040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13362632550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1487547840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19440661965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.953205                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3728789000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1107860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28341191500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2407516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       690853                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1709013                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          480196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1709045                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       698471                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       219113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       784703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4907990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7823675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9348480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     24969536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209407232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     68552960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              312278208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          272213                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8219648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2880126                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028933                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2877713     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2413      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2880126                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4879315000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956023338                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2454071362                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         396154393                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109751125                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33177840500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
