#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5645e6a46e70 .scope module, "banco_initial_logic" "banco_initial_logic" 2 4;
 .timescale 0 0;
P_0x5645e6a5c750 .param/l "address_width" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x5645e6a5c790 .param/l "data_width" 0 2 7, +C4<00000000000000000000000000000110>;
v0x5645e6a52520_0 .net "almost_empty_fifo_VC0", 0 0, L_0x5645e6a977b0;  1 drivers
v0x5645e6a85420_0 .net "almost_empty_fifo_VC1", 0 0, L_0x5645e6a98440;  1 drivers
v0x5645e6a854e0_0 .net "almost_full_fifo_VC0", 0 0, L_0x5645e6a979e0;  1 drivers
v0x5645e6a85580_0 .net "almost_full_fifo_VC1", 0 0, L_0x5645e6a98700;  1 drivers
v0x5645e6a85620_0 .net "clk", 0 0, v0x5645e6a84370_0;  1 drivers
v0x5645e6a856c0_0 .net "data_in", 5 0, v0x5645e6a84460_0;  1 drivers
v0x5645e6a85760_0 .net "data_out_VC0", 5 0, v0x5645e6a7da00_0;  1 drivers
v0x5645e6a85800_0 .net "data_out_VC1", 5 0, v0x5645e6a7f910_0;  1 drivers
v0x5645e6a858c0_0 .net "empty_fifo_VC0", 0 0, L_0x5645e6a97140;  1 drivers
v0x5645e6a859f0_0 .net "empty_fifo_VC1", 0 0, L_0x5645e6a97ee0;  1 drivers
v0x5645e6a85a90_0 .net "error_VC0", 0 0, L_0x5645e6a973b0;  1 drivers
v0x5645e6a85b30_0 .net "error_VC1", 0 0, L_0x5645e6a98150;  1 drivers
v0x5645e6a85bd0_0 .net "full_fifo_VC0", 0 0, L_0x5645e6a96e80;  1 drivers
v0x5645e6a85c70_0 .net "full_fifo_VC1", 0 0, L_0x5645e6a97c20;  1 drivers
v0x5645e6a85d10_0 .net "pop_VC0_fifo", 0 0, v0x5645e6a84ca0_0;  1 drivers
v0x5645e6a85db0_0 .net "pop_VC1_fifo", 0 0, v0x5645e6a84d90_0;  1 drivers
v0x5645e6a85e50_0 .net "reset", 0 0, v0x5645e6a84e80_0;  1 drivers
v0x5645e6a86000_0 .net "wr_enable", 0 0, v0x5645e6a85030_0;  1 drivers
S_0x5645e6a59370 .scope module, "initial_logic1" "initial_logic" 2 25, 3 7 0, S_0x5645e6a46e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 6 "data_in"
    .port_info 4 /INPUT 1 "pop_VC0_fifo"
    .port_info 5 /INPUT 1 "pop_VC1_fifo"
    .port_info 6 /OUTPUT 1 "full_fifo_VC0"
    .port_info 7 /OUTPUT 1 "empty_fifo_VC0"
    .port_info 8 /OUTPUT 1 "almost_full_fifo_VC0"
    .port_info 9 /OUTPUT 1 "almost_empty_fifo_VC0"
    .port_info 10 /OUTPUT 1 "error_VC0"
    .port_info 11 /OUTPUT 6 "data_out_VC0"
    .port_info 12 /OUTPUT 1 "full_fifo_VC1"
    .port_info 13 /OUTPUT 1 "empty_fifo_VC1"
    .port_info 14 /OUTPUT 1 "almost_full_fifo_VC1"
    .port_info 15 /OUTPUT 1 "almost_empty_fifo_VC1"
    .port_info 16 /OUTPUT 1 "error_VC1"
    .port_info 17 /OUTPUT 6 "data_out_VC1"
P_0x5645e6a5c630 .param/l "address_width" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x5645e6a5c670 .param/l "data_width" 0 3 8, +C4<00000000000000000000000000000110>;
v0x5645e6a82270_0 .net "almost_empty_fifo", 0 0, L_0x5645e6a968e0;  1 drivers
v0x5645e6a82360_0 .net "almost_empty_fifo_VC0", 0 0, L_0x5645e6a977b0;  alias, 1 drivers
v0x5645e6a82430_0 .net "almost_empty_fifo_VC1", 0 0, L_0x5645e6a98440;  alias, 1 drivers
v0x5645e6a82530_0 .net "almost_full_fifo", 0 0, L_0x5645e6a96c40;  1 drivers
v0x5645e6a82600_0 .net "almost_full_fifo_VC0", 0 0, L_0x5645e6a979e0;  alias, 1 drivers
v0x5645e6a826a0_0 .net "almost_full_fifo_VC1", 0 0, L_0x5645e6a98700;  alias, 1 drivers
v0x5645e6a82790_0 .net "clk", 0 0, v0x5645e6a84370_0;  alias, 1 drivers
v0x5645e6a82830_0 .net "data_in", 5 0, v0x5645e6a84460_0;  alias, 1 drivers
v0x5645e6a828d0_0 .net "data_in_demux_initial", 5 0, v0x5645e6a819b0_0;  1 drivers
v0x5645e6a82970_0 .net "data_out_VC0", 5 0, v0x5645e6a7da00_0;  alias, 1 drivers
v0x5645e6a82a10_0 .net "data_out_VC1", 5 0, v0x5645e6a7f910_0;  alias, 1 drivers
v0x5645e6a82ab0_0 .net "data_out_demux_initial_vc0", 5 0, v0x5645e6a7bf40_0;  1 drivers
v0x5645e6a82ba0_0 .net "data_out_demux_initial_vc1", 5 0, v0x5645e6a7c030_0;  1 drivers
v0x5645e6a82c90_0 .net "empty_fifo_VC0", 0 0, L_0x5645e6a97140;  alias, 1 drivers
v0x5645e6a82d30_0 .net "empty_fifo_VC1", 0 0, L_0x5645e6a97ee0;  alias, 1 drivers
v0x5645e6a82dd0_0 .net "empty_main_fifo", 0 0, L_0x5645e6a963f0;  1 drivers
v0x5645e6a82ec0_0 .net "error", 0 0, L_0x5645e6a96670;  1 drivers
v0x5645e6a83070_0 .net "error_VC0", 0 0, L_0x5645e6a973b0;  alias, 1 drivers
v0x5645e6a83110_0 .net "error_VC1", 0 0, L_0x5645e6a98150;  alias, 1 drivers
v0x5645e6a831e0_0 .net "full_fifo", 0 0, L_0x5645e6a96170;  1 drivers
v0x5645e6a832b0_0 .net "full_fifo_VC0", 0 0, L_0x5645e6a96e80;  alias, 1 drivers
v0x5645e6a83380_0 .net "full_fifo_VC1", 0 0, L_0x5645e6a97c20;  alias, 1 drivers
v0x5645e6a83450_0 .net "pop_VC0_fifo", 0 0, v0x5645e6a84ca0_0;  alias, 1 drivers
v0x5645e6a83520_0 .net "pop_VC1_fifo", 0 0, v0x5645e6a84d90_0;  alias, 1 drivers
v0x5645e6a835f0_0 .net "pop_main_fifo", 0 0, v0x5645e6a0b1b0_0;  1 drivers
v0x5645e6a836e0_0 .net "push_vc0", 0 0, v0x5645e6a7c110_0;  1 drivers
v0x5645e6a837d0_0 .net "push_vc1", 0 0, v0x5645e6a7c220_0;  1 drivers
v0x5645e6a838c0_0 .net "reset", 0 0, v0x5645e6a84e80_0;  alias, 1 drivers
v0x5645e6a83960_0 .net "valid_pop_out", 0 0, v0x5645e6a7bad0_0;  1 drivers
v0x5645e6a83a00_0 .net "wr_enable", 0 0, v0x5645e6a85030_0;  alias, 1 drivers
S_0x5645e6a550d0 .scope module, "comb_initial_1" "comb_initial" 3 40, 4 1 0, S_0x5645e6a59370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "pause_vc0"
    .port_info 2 /INPUT 1 "pause_vc1"
    .port_info 3 /INPUT 1 "empty_main_fifo"
    .port_info 4 /OUTPUT 1 "pop_main_fifo"
    .port_info 5 /OUTPUT 1 "valid_pop_out"
v0x5645e6a54280_0 .net "clk", 0 0, v0x5645e6a84370_0;  alias, 1 drivers
v0x5645e6a4c620_0 .net "empty_main_fifo", 0 0, L_0x5645e6a963f0;  alias, 1 drivers
v0x5645e6a39cf0_0 .net "pause_vc0", 0 0, L_0x5645e6a979e0;  alias, 1 drivers
v0x5645e6a325a0_0 .net "pause_vc1", 0 0, L_0x5645e6a98700;  alias, 1 drivers
v0x5645e6a0b1b0_0 .var "pop_main_fifo", 0 0;
v0x5645e6a7bad0_0 .var "valid_pop_out", 0 0;
E_0x5645e6a1f9a0 .event posedge, v0x5645e6a54280_0;
E_0x5645e6a607f0 .event edge, v0x5645e6a39cf0_0, v0x5645e6a325a0_0, v0x5645e6a4c620_0;
S_0x5645e6a0ca40 .scope module, "demux_initial_1" "demux_initial" 3 43, 5 1 0, S_0x5645e6a59370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "data_in_demux_initial"
    .port_info 2 /INPUT 1 "valid_pop_out"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 6 "data_out_demux_initial_vc0"
    .port_info 5 /OUTPUT 6 "data_out_demux_initial_vc1"
    .port_info 6 /OUTPUT 1 "push_vc0"
    .port_info 7 /OUTPUT 1 "push_vc1"
v0x5645e6a7bde0_0 .net "clk", 0 0, v0x5645e6a84370_0;  alias, 1 drivers
v0x5645e6a7be80_0 .net "data_in_demux_initial", 5 0, v0x5645e6a819b0_0;  alias, 1 drivers
v0x5645e6a7bf40_0 .var "data_out_demux_initial_vc0", 5 0;
v0x5645e6a7c030_0 .var "data_out_demux_initial_vc1", 5 0;
v0x5645e6a7c110_0 .var "push_vc0", 0 0;
v0x5645e6a7c220_0 .var "push_vc1", 0 0;
v0x5645e6a7c2e0_0 .net "reset", 0 0, v0x5645e6a84e80_0;  alias, 1 drivers
v0x5645e6a7c3a0_0 .net "valid_pop_out", 0 0, v0x5645e6a7bad0_0;  alias, 1 drivers
S_0x5645e6a44be0 .scope module, "fifo_VC0" "VC0_fifo" 3 47, 6 1 0, S_0x5645e6a59370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /OUTPUT 1 "full_fifo_VC0"
    .port_info 6 /OUTPUT 1 "empty_fifo_VC0"
    .port_info 7 /OUTPUT 1 "almost_full_fifo_VC0"
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_VC0"
    .port_info 9 /OUTPUT 1 "error_VC0"
    .port_info 10 /OUTPUT 6 "data_out_VC0"
P_0x5645e6a7c5a0 .param/l "address_width" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x5645e6a7c5e0 .param/l "data_width" 0 6 2, +C4<00000000000000000000000000000110>;
P_0x5645e6a7c620 .param/l "size_fifo" 0 6 16, +C4<00000000000000000000000000010000>;
v0x5645e6a7c7f0_0 .net *"_s0", 31 0, L_0x5645e6a96de0;  1 drivers
L_0x7f74f59dd378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7c8d0_0 .net *"_s11", 26 0, L_0x7f74f59dd378;  1 drivers
L_0x7f74f59dd3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7c9b0_0 .net/2u *"_s12", 31 0, L_0x7f74f59dd3c0;  1 drivers
v0x5645e6a7caa0_0 .net *"_s16", 31 0, L_0x5645e6a972c0;  1 drivers
L_0x7f74f59dd408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7cb80_0 .net *"_s19", 26 0, L_0x7f74f59dd408;  1 drivers
L_0x7f74f59dd450 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7ccb0_0 .net/2u *"_s20", 31 0, L_0x7f74f59dd450;  1 drivers
v0x5645e6a7cd90_0 .net *"_s24", 31 0, L_0x5645e6a97570;  1 drivers
L_0x7f74f59dd498 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7ce70_0 .net *"_s27", 26 0, L_0x7f74f59dd498;  1 drivers
L_0x7f74f59dd4e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7cf50_0 .net/2u *"_s28", 31 0, L_0x7f74f59dd4e0;  1 drivers
L_0x7f74f59dd2e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7d030_0 .net *"_s3", 26 0, L_0x7f74f59dd2e8;  1 drivers
v0x5645e6a7d110_0 .net *"_s32", 31 0, L_0x5645e6a978f0;  1 drivers
L_0x7f74f59dd528 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7d1f0_0 .net *"_s35", 26 0, L_0x7f74f59dd528;  1 drivers
L_0x7f74f59dd570 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7d2d0_0 .net/2u *"_s36", 31 0, L_0x7f74f59dd570;  1 drivers
L_0x7f74f59dd330 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7d3b0_0 .net/2u *"_s4", 31 0, L_0x7f74f59dd330;  1 drivers
v0x5645e6a7d490_0 .net *"_s8", 31 0, L_0x5645e6a97000;  1 drivers
v0x5645e6a7d570_0 .net "almost_empty_fifo_VC0", 0 0, L_0x5645e6a977b0;  alias, 1 drivers
v0x5645e6a7d630_0 .net "almost_full_fifo_VC0", 0 0, L_0x5645e6a979e0;  alias, 1 drivers
v0x5645e6a7d7e0_0 .net "clk", 0 0, v0x5645e6a84370_0;  alias, 1 drivers
v0x5645e6a7d880_0 .var "cnt", 4 0;
v0x5645e6a7d940_0 .net "data_in", 5 0, v0x5645e6a7bf40_0;  alias, 1 drivers
v0x5645e6a7da00_0 .var "data_out_VC0", 5 0;
v0x5645e6a7dac0_0 .net "empty_fifo_VC0", 0 0, L_0x5645e6a97140;  alias, 1 drivers
v0x5645e6a7db80_0 .net "error_VC0", 0 0, L_0x5645e6a973b0;  alias, 1 drivers
v0x5645e6a7dc40_0 .net "full_fifo_VC0", 0 0, L_0x5645e6a96e80;  alias, 1 drivers
v0x5645e6a7dd00 .array "mem", 15 0, 5 0;
v0x5645e6a7ddc0_0 .net "rd_enable", 0 0, v0x5645e6a84ca0_0;  alias, 1 drivers
v0x5645e6a7de80_0 .var "rd_ptr", 3 0;
v0x5645e6a7df60_0 .net "reset", 0 0, v0x5645e6a84e80_0;  alias, 1 drivers
v0x5645e6a7e030_0 .net "wr_enable", 0 0, v0x5645e6a7c110_0;  alias, 1 drivers
v0x5645e6a7e100_0 .var "wr_ptr", 3 0;
L_0x5645e6a96de0 .concat [ 5 27 0 0], v0x5645e6a7d880_0, L_0x7f74f59dd2e8;
L_0x5645e6a96e80 .cmp/eq 32, L_0x5645e6a96de0, L_0x7f74f59dd330;
L_0x5645e6a97000 .concat [ 5 27 0 0], v0x5645e6a7d880_0, L_0x7f74f59dd378;
L_0x5645e6a97140 .cmp/eq 32, L_0x5645e6a97000, L_0x7f74f59dd3c0;
L_0x5645e6a972c0 .concat [ 5 27 0 0], v0x5645e6a7d880_0, L_0x7f74f59dd408;
L_0x5645e6a973b0 .cmp/gt 32, L_0x5645e6a972c0, L_0x7f74f59dd450;
L_0x5645e6a97570 .concat [ 5 27 0 0], v0x5645e6a7d880_0, L_0x7f74f59dd498;
L_0x5645e6a977b0 .cmp/eq 32, L_0x5645e6a97570, L_0x7f74f59dd4e0;
L_0x5645e6a978f0 .concat [ 5 27 0 0], v0x5645e6a7d880_0, L_0x7f74f59dd528;
L_0x5645e6a979e0 .cmp/eq 32, L_0x5645e6a978f0, L_0x7f74f59dd570;
S_0x5645e6a45be0 .scope module, "fifo_VC1" "VC1_fifo" 3 51, 7 1 0, S_0x5645e6a59370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /OUTPUT 1 "full_fifo_VC1"
    .port_info 6 /OUTPUT 1 "empty_fifo_VC1"
    .port_info 7 /OUTPUT 1 "almost_full_fifo_VC1"
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_VC1"
    .port_info 9 /OUTPUT 1 "error_VC1"
    .port_info 10 /OUTPUT 6 "data_out_VC1"
P_0x5645e6a7e350 .param/l "address_width" 0 7 3, +C4<00000000000000000000000000000100>;
P_0x5645e6a7e390 .param/l "data_width" 0 7 2, +C4<00000000000000000000000000000110>;
P_0x5645e6a7e3d0 .param/l "size_fifo" 0 7 16, +C4<00000000000000000000000000010000>;
v0x5645e6a7e6b0_0 .net *"_s0", 31 0, L_0x5645e6a97b80;  1 drivers
L_0x7f74f59dd648 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7e7b0_0 .net *"_s11", 26 0, L_0x7f74f59dd648;  1 drivers
L_0x7f74f59dd690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7e890_0 .net/2u *"_s12", 31 0, L_0x7f74f59dd690;  1 drivers
v0x5645e6a7e980_0 .net *"_s16", 31 0, L_0x5645e6a98060;  1 drivers
L_0x7f74f59dd6d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7ea60_0 .net *"_s19", 26 0, L_0x7f74f59dd6d8;  1 drivers
L_0x7f74f59dd720 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7eb90_0 .net/2u *"_s20", 31 0, L_0x7f74f59dd720;  1 drivers
v0x5645e6a7ec70_0 .net *"_s24", 31 0, L_0x5645e6a98310;  1 drivers
L_0x7f74f59dd768 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7ed50_0 .net *"_s27", 26 0, L_0x7f74f59dd768;  1 drivers
L_0x7f74f59dd7b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7ee30_0 .net/2u *"_s28", 31 0, L_0x7f74f59dd7b0;  1 drivers
L_0x7f74f59dd5b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7ef10_0 .net *"_s3", 26 0, L_0x7f74f59dd5b8;  1 drivers
v0x5645e6a7eff0_0 .net *"_s32", 31 0, L_0x5645e6a98610;  1 drivers
L_0x7f74f59dd7f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7f0d0_0 .net *"_s35", 26 0, L_0x7f74f59dd7f8;  1 drivers
L_0x7f74f59dd840 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7f1b0_0 .net/2u *"_s36", 31 0, L_0x7f74f59dd840;  1 drivers
L_0x7f74f59dd600 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a7f290_0 .net/2u *"_s4", 31 0, L_0x7f74f59dd600;  1 drivers
v0x5645e6a7f370_0 .net *"_s8", 31 0, L_0x5645e6a97da0;  1 drivers
v0x5645e6a7f450_0 .net "almost_empty_fifo_VC1", 0 0, L_0x5645e6a98440;  alias, 1 drivers
v0x5645e6a7f510_0 .net "almost_full_fifo_VC1", 0 0, L_0x5645e6a98700;  alias, 1 drivers
v0x5645e6a7f6c0_0 .net "clk", 0 0, v0x5645e6a84370_0;  alias, 1 drivers
v0x5645e6a7f760_0 .var "cnt", 4 0;
v0x5645e6a7f820_0 .net "data_in", 5 0, v0x5645e6a7c030_0;  alias, 1 drivers
v0x5645e6a7f910_0 .var "data_out_VC1", 5 0;
v0x5645e6a7f9d0_0 .net "empty_fifo_VC1", 0 0, L_0x5645e6a97ee0;  alias, 1 drivers
v0x5645e6a7fa90_0 .net "error_VC1", 0 0, L_0x5645e6a98150;  alias, 1 drivers
v0x5645e6a7fb50_0 .net "full_fifo_VC1", 0 0, L_0x5645e6a97c20;  alias, 1 drivers
v0x5645e6a7fc10 .array "mem", 15 0, 5 0;
v0x5645e6a7fcd0_0 .net "rd_enable", 0 0, v0x5645e6a84d90_0;  alias, 1 drivers
v0x5645e6a7fd90_0 .var "rd_ptr", 3 0;
v0x5645e6a7fe70_0 .net "reset", 0 0, v0x5645e6a84e80_0;  alias, 1 drivers
v0x5645e6a7ff10_0 .net "wr_enable", 0 0, v0x5645e6a7c220_0;  alias, 1 drivers
v0x5645e6a7ffb0_0 .var "wr_ptr", 3 0;
L_0x5645e6a97b80 .concat [ 5 27 0 0], v0x5645e6a7f760_0, L_0x7f74f59dd5b8;
L_0x5645e6a97c20 .cmp/eq 32, L_0x5645e6a97b80, L_0x7f74f59dd600;
L_0x5645e6a97da0 .concat [ 5 27 0 0], v0x5645e6a7f760_0, L_0x7f74f59dd648;
L_0x5645e6a97ee0 .cmp/eq 32, L_0x5645e6a97da0, L_0x7f74f59dd690;
L_0x5645e6a98060 .concat [ 5 27 0 0], v0x5645e6a7f760_0, L_0x7f74f59dd6d8;
L_0x5645e6a98150 .cmp/gt 32, L_0x5645e6a98060, L_0x7f74f59dd720;
L_0x5645e6a98310 .concat [ 5 27 0 0], v0x5645e6a7f760_0, L_0x7f74f59dd768;
L_0x5645e6a98440 .cmp/eq 32, L_0x5645e6a98310, L_0x7f74f59dd7b0;
L_0x5645e6a98610 .concat [ 5 27 0 0], v0x5645e6a7f760_0, L_0x7f74f59dd7f8;
L_0x5645e6a98700 .cmp/eq 32, L_0x5645e6a98610, L_0x7f74f59dd840;
S_0x5645e6a801d0 .scope module, "fifo_main" "main_fifo" 3 36, 8 1 0, S_0x5645e6a59370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /OUTPUT 1 "full_fifo"
    .port_info 6 /OUTPUT 1 "empty_fifo"
    .port_info 7 /OUTPUT 1 "almost_full_fifo"
    .port_info 8 /OUTPUT 1 "almost_empty_fifo"
    .port_info 9 /OUTPUT 1 "error"
    .port_info 10 /OUTPUT 6 "data_out"
P_0x5645e6a803f0 .param/l "address_width" 0 8 3, +C4<00000000000000000000000000000010>;
P_0x5645e6a80430 .param/l "data_width" 0 8 2, +C4<00000000000000000000000000000110>;
P_0x5645e6a80470 .param/l "size_fifo" 0 8 16, +C4<00000000000000000000000000000100>;
v0x5645e6a80720_0 .net *"_s0", 31 0, L_0x5645e6a860a0;  1 drivers
L_0x7f74f59dd0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a80820_0 .net *"_s11", 28 0, L_0x7f74f59dd0a8;  1 drivers
L_0x7f74f59dd0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a80900_0 .net/2u *"_s12", 31 0, L_0x7f74f59dd0f0;  1 drivers
v0x5645e6a809f0_0 .net *"_s16", 31 0, L_0x5645e6a96530;  1 drivers
L_0x7f74f59dd138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a80ad0_0 .net *"_s19", 28 0, L_0x7f74f59dd138;  1 drivers
L_0x7f74f59dd180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5645e6a80c00_0 .net/2u *"_s20", 31 0, L_0x7f74f59dd180;  1 drivers
v0x5645e6a80ce0_0 .net *"_s24", 31 0, L_0x5645e6a96840;  1 drivers
L_0x7f74f59dd1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a80dc0_0 .net *"_s27", 28 0, L_0x7f74f59dd1c8;  1 drivers
L_0x7f74f59dd210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5645e6a80ea0_0 .net/2u *"_s28", 31 0, L_0x7f74f59dd210;  1 drivers
L_0x7f74f59dd018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a80f80_0 .net *"_s3", 28 0, L_0x7f74f59dd018;  1 drivers
v0x5645e6a81060_0 .net *"_s32", 31 0, L_0x5645e6a96ac0;  1 drivers
L_0x7f74f59dd258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5645e6a81140_0 .net *"_s35", 28 0, L_0x7f74f59dd258;  1 drivers
L_0x7f74f59dd2a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5645e6a81220_0 .net/2u *"_s36", 31 0, L_0x7f74f59dd2a0;  1 drivers
L_0x7f74f59dd060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5645e6a81300_0 .net/2u *"_s4", 31 0, L_0x7f74f59dd060;  1 drivers
v0x5645e6a813e0_0 .net *"_s8", 31 0, L_0x5645e6a962b0;  1 drivers
v0x5645e6a814c0_0 .net "almost_empty_fifo", 0 0, L_0x5645e6a968e0;  alias, 1 drivers
v0x5645e6a81580_0 .net "almost_full_fifo", 0 0, L_0x5645e6a96c40;  alias, 1 drivers
v0x5645e6a81750_0 .net "clk", 0 0, v0x5645e6a84370_0;  alias, 1 drivers
v0x5645e6a817f0_0 .var "cnt", 2 0;
v0x5645e6a818d0_0 .net "data_in", 5 0, v0x5645e6a84460_0;  alias, 1 drivers
v0x5645e6a819b0_0 .var "data_out", 5 0;
v0x5645e6a81a70_0 .net "empty_fifo", 0 0, L_0x5645e6a963f0;  alias, 1 drivers
v0x5645e6a81b40_0 .net "error", 0 0, L_0x5645e6a96670;  alias, 1 drivers
v0x5645e6a81be0_0 .net "full_fifo", 0 0, L_0x5645e6a96170;  alias, 1 drivers
v0x5645e6a81c80 .array "mem", 3 0, 5 0;
v0x5645e6a81d40_0 .net "rd_enable", 0 0, v0x5645e6a0b1b0_0;  alias, 1 drivers
v0x5645e6a81e10_0 .var "rd_ptr", 1 0;
v0x5645e6a81ed0_0 .net "reset", 0 0, v0x5645e6a84e80_0;  alias, 1 drivers
v0x5645e6a81f70_0 .net "wr_enable", 0 0, v0x5645e6a85030_0;  alias, 1 drivers
v0x5645e6a82030_0 .var "wr_ptr", 1 0;
L_0x5645e6a860a0 .concat [ 3 29 0 0], v0x5645e6a817f0_0, L_0x7f74f59dd018;
L_0x5645e6a96170 .cmp/eq 32, L_0x5645e6a860a0, L_0x7f74f59dd060;
L_0x5645e6a962b0 .concat [ 3 29 0 0], v0x5645e6a817f0_0, L_0x7f74f59dd0a8;
L_0x5645e6a963f0 .cmp/eq 32, L_0x5645e6a962b0, L_0x7f74f59dd0f0;
L_0x5645e6a96530 .concat [ 3 29 0 0], v0x5645e6a817f0_0, L_0x7f74f59dd138;
L_0x5645e6a96670 .cmp/gt 32, L_0x5645e6a96530, L_0x7f74f59dd180;
L_0x5645e6a96840 .concat [ 3 29 0 0], v0x5645e6a817f0_0, L_0x7f74f59dd1c8;
L_0x5645e6a968e0 .cmp/eq 32, L_0x5645e6a96840, L_0x7f74f59dd210;
L_0x5645e6a96ac0 .concat [ 3 29 0 0], v0x5645e6a817f0_0, L_0x7f74f59dd258;
L_0x5645e6a96c40 .cmp/eq 32, L_0x5645e6a96ac0, L_0x7f74f59dd2a0;
S_0x5645e6a83be0 .scope module, "probador_initial_logic_1" "probador_initial_logic" 2 47, 9 1 0, S_0x5645e6a46e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "full_fifo_VC0"
    .port_info 1 /INPUT 1 "empty_fifo_VC0"
    .port_info 2 /INPUT 1 "almost_full_fifo_VC0"
    .port_info 3 /INPUT 1 "almost_empty_fifo_VC0"
    .port_info 4 /INPUT 1 "error_VC0"
    .port_info 5 /INPUT 6 "data_out_VC0"
    .port_info 6 /INPUT 1 "full_fifo_VC1"
    .port_info 7 /INPUT 1 "empty_fifo_VC1"
    .port_info 8 /INPUT 1 "almost_full_fifo_VC1"
    .port_info 9 /INPUT 1 "almost_empty_fifo_VC1"
    .port_info 10 /INPUT 1 "error_VC1"
    .port_info 11 /INPUT 6 "data_out_VC1"
    .port_info 12 /OUTPUT 1 "clk"
    .port_info 13 /OUTPUT 1 "reset"
    .port_info 14 /OUTPUT 1 "wr_enable"
    .port_info 15 /OUTPUT 6 "data_in"
    .port_info 16 /OUTPUT 1 "pop_VC0_fifo"
    .port_info 17 /OUTPUT 1 "pop_VC1_fifo"
P_0x5645e6a5c440 .param/l "address_width" 0 9 3, +C4<00000000000000000000000000000010>;
P_0x5645e6a5c480 .param/l "data_width" 0 9 2, +C4<00000000000000000000000000000110>;
v0x5645e6a84030_0 .net "almost_empty_fifo_VC0", 0 0, L_0x5645e6a977b0;  alias, 1 drivers
v0x5645e6a84120_0 .net "almost_empty_fifo_VC1", 0 0, L_0x5645e6a98440;  alias, 1 drivers
v0x5645e6a84230_0 .net "almost_full_fifo_VC0", 0 0, L_0x5645e6a979e0;  alias, 1 drivers
v0x5645e6a842d0_0 .net "almost_full_fifo_VC1", 0 0, L_0x5645e6a98700;  alias, 1 drivers
v0x5645e6a84370_0 .var "clk", 0 0;
v0x5645e6a84460_0 .var "data_in", 5 0;
v0x5645e6a84550_0 .net "data_out_VC0", 5 0, v0x5645e6a7da00_0;  alias, 1 drivers
v0x5645e6a84640_0 .net "data_out_VC1", 5 0, v0x5645e6a7f910_0;  alias, 1 drivers
v0x5645e6a84750_0 .net "empty_fifo_VC0", 0 0, L_0x5645e6a97140;  alias, 1 drivers
v0x5645e6a847f0_0 .net "empty_fifo_VC1", 0 0, L_0x5645e6a97ee0;  alias, 1 drivers
v0x5645e6a848e0_0 .net "error_VC0", 0 0, L_0x5645e6a973b0;  alias, 1 drivers
v0x5645e6a849d0_0 .net "error_VC1", 0 0, L_0x5645e6a98150;  alias, 1 drivers
v0x5645e6a84ac0_0 .net "full_fifo_VC0", 0 0, L_0x5645e6a96e80;  alias, 1 drivers
v0x5645e6a84bb0_0 .net "full_fifo_VC1", 0 0, L_0x5645e6a97c20;  alias, 1 drivers
v0x5645e6a84ca0_0 .var "pop_VC0_fifo", 0 0;
v0x5645e6a84d90_0 .var "pop_VC1_fifo", 0 0;
v0x5645e6a84e80_0 .var "reset", 0 0;
v0x5645e6a85030_0 .var "wr_enable", 0 0;
    .scope S_0x5645e6a801d0;
T_0 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a81ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5645e6a82030_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5645e6a81f70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5645e6a818d0_0;
    %load/vec4 v0x5645e6a82030_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5645e6a81c80, 0, 4;
    %load/vec4 v0x5645e6a82030_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5645e6a82030_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5645e6a801d0;
T_1 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a81ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5645e6a81e10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a819b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5645e6a81d40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5645e6a81e10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5645e6a81c80, 4;
    %assign/vec4 v0x5645e6a819b0_0, 0;
    %load/vec4 v0x5645e6a81e10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5645e6a81e10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a819b0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5645e6a801d0;
T_2 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a81ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5645e6a817f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5645e6a81f70_0;
    %load/vec4 v0x5645e6a81d40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %load/vec4 v0x5645e6a817f0_0;
    %assign/vec4 v0x5645e6a817f0_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x5645e6a817f0_0;
    %assign/vec4 v0x5645e6a817f0_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x5645e6a817f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5645e6a817f0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5645e6a817f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5645e6a817f0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5645e6a817f0_0;
    %assign/vec4 v0x5645e6a817f0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5645e6a550d0;
T_3 ;
    %wait E_0x5645e6a607f0;
    %load/vec4 v0x5645e6a39cf0_0;
    %load/vec4 v0x5645e6a325a0_0;
    %or;
    %nor/r;
    %load/vec4 v0x5645e6a4c620_0;
    %nor/r;
    %and;
    %store/vec4 v0x5645e6a0b1b0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5645e6a550d0;
T_4 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a0b1b0_0;
    %assign/vec4 v0x5645e6a7bad0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5645e6a0ca40;
T_5 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a7c2e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5645e6a7c3a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a7bf40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a7c030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645e6a7c110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645e6a7c220_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5645e6a7c2e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5645e6a7c3a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x5645e6a7be80_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x5645e6a7be80_0;
    %assign/vec4 v0x5645e6a7bf40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a7c030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645e6a7c110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645e6a7c220_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x5645e6a7be80_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x5645e6a7be80_0;
    %assign/vec4 v0x5645e6a7c030_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a7bf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645e6a7c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645e6a7c110_0, 0;
T_5.8 ;
T_5.7 ;
T_5.4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5645e6a44be0;
T_6 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a7df60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5645e6a7e100_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5645e6a7e030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5645e6a7d940_0;
    %load/vec4 v0x5645e6a7e100_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5645e6a7dd00, 0, 4;
    %load/vec4 v0x5645e6a7e100_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5645e6a7e100_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5645e6a44be0;
T_7 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a7df60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5645e6a7de80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a7da00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5645e6a7ddc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5645e6a7de80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5645e6a7dd00, 4;
    %assign/vec4 v0x5645e6a7da00_0, 0;
    %load/vec4 v0x5645e6a7de80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5645e6a7de80_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a7da00_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5645e6a44be0;
T_8 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a7df60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5645e6a7d880_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5645e6a7e030_0;
    %load/vec4 v0x5645e6a7ddc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %load/vec4 v0x5645e6a7d880_0;
    %assign/vec4 v0x5645e6a7d880_0, 0;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x5645e6a7d880_0;
    %assign/vec4 v0x5645e6a7d880_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x5645e6a7d880_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5645e6a7d880_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x5645e6a7d880_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5645e6a7d880_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x5645e6a7d880_0;
    %assign/vec4 v0x5645e6a7d880_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5645e6a45be0;
T_9 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a7fe70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5645e6a7ffb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5645e6a7ff10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x5645e6a7f820_0;
    %load/vec4 v0x5645e6a7ffb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5645e6a7fc10, 0, 4;
    %load/vec4 v0x5645e6a7ffb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5645e6a7ffb0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5645e6a45be0;
T_10 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a7fe70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5645e6a7fd90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a7f910_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5645e6a7fcd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x5645e6a7fd90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5645e6a7fc10, 4;
    %assign/vec4 v0x5645e6a7f910_0, 0;
    %load/vec4 v0x5645e6a7fd90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5645e6a7fd90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a7f910_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5645e6a45be0;
T_11 ;
    %wait E_0x5645e6a1f9a0;
    %load/vec4 v0x5645e6a7fe70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5645e6a7f760_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5645e6a7ff10_0;
    %load/vec4 v0x5645e6a7fcd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %load/vec4 v0x5645e6a7f760_0;
    %assign/vec4 v0x5645e6a7f760_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x5645e6a7f760_0;
    %assign/vec4 v0x5645e6a7f760_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x5645e6a7f760_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5645e6a7f760_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x5645e6a7f760_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5645e6a7f760_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x5645e6a7f760_0;
    %assign/vec4 v0x5645e6a7f760_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5645e6a83be0;
T_12 ;
    %vpi_call 9 23 "$dumpfile", "prueba_initial_logic.vcd" {0 0 0};
    %vpi_call 9 24 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5645e6a84e80_0, 0;
    %assign/vec4 v0x5645e6a85030_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645e6a84ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645e6a84d90_0, 0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645e6a85030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645e6a84e80_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645e6a85030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645e6a84e80_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 34, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 35, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645e6a84ca0_0, 0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v0x5645e6a84460_0, 0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645e6a85030_0, 0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645e6a84ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645e6a84d90_0, 0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645e6a84d90_0, 0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %wait E_0x5645e6a1f9a0;
    %vpi_call 9 95 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5645e6a83be0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645e6a84370_0, 0;
    %end;
    .thread T_13;
    .scope S_0x5645e6a83be0;
T_14 ;
    %delay 1, 0;
    %load/vec4 v0x5645e6a84370_0;
    %inv;
    %assign/vec4 v0x5645e6a84370_0, 0;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "banco_initial_logic.v";
    "./initial_logic.v";
    "./comb_initial.v";
    "./demux_initial.v";
    "./VC0_fifo.v";
    "./VC1_fifo.v";
    "./main_fifo.v";
    "./probador_initial_logic.v";
