Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat Jun 26 15:43:57 2021
| Host         : LAPTOP-D823LPN1 running 64-bit major release  (build 9200)
| Command      : report_utilization -file S7_wrapper_utilization_synth.rpt -pb S7_wrapper_utilization_synth.pb
| Design       : S7_wrapper
| Device       : 7s100fgga676-1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |    0 |     0 |     64000 |  0.00 |
|   LUT as Logic          |    0 |     0 |     64000 |  0.00 |
|   LUT as Memory         |    0 |     0 |     17600 |  0.00 |
| Slice Registers         |    0 |     0 |    128000 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    128000 |  0.00 |
|   Register as Latch     |    0 |     0 |    128000 |  0.00 |
| F7 Muxes                |    0 |     0 |     32000 |  0.00 |
| F8 Muxes                |    0 |     0 |     16000 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       120 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       120 |  0.00 |
|   RAMB18       |    0 |     0 |       240 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       160 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  261 |     0 |       400 | 65.25 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       384 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ILOGIC                      |    0 |     0 |       400 |  0.00 |
| OLOGIC                      |    0 |     0 |       400 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |  204 |                  IO |
| IBUF     |   57 |                  IO |
+----------+------+---------------------+


8. Black Boxes
--------------

+-----------------------------+------+
|           Ref Name          | Used |
+-----------------------------+------+
| S7_xbar_3                   |    1 |
| S7_xbar_2                   |    1 |
| S7_util_vector_logic_0_0    |    1 |
| S7_util_reduced_logic_0_0   |    1 |
| S7_util_idelay_ctrl_0_0     |    1 |
| S7_util_ds_buf_0_1          |    1 |
| S7_util_ds_buf_0_0          |    1 |
| S7_rst_clk_wiz_1_100M_0     |    1 |
| S7_m00_data_fifo_0          |    1 |
| S7_clk_wiz_1_0              |    1 |
| S7_axis_data_fifo_0_1       |    1 |
| S7_axis_data_fifo_0_0       |    1 |
| S7_axi_uartlite_0_0         |    1 |
| S7_axi_gpio_0_0             |    1 |
| S7_axi_dma_0_0              |    1 |
| S7_axi_chip2chip_0_0        |    1 |
| S7_SOL_regs_0_0             |    1 |
| S7_SOL_ctrl_9_0             |    1 |
| S7_SOL_ctrl_8_0             |    1 |
| S7_SOL_ctrl_7_0             |    1 |
| S7_SOL_ctrl_6_0             |    1 |
| S7_SOL_ctrl_5_0             |    1 |
| S7_SOL_ctrl_4_0             |    1 |
| S7_SOL_ctrl_3_0             |    1 |
| S7_SOL_ctrl_2_0             |    1 |
| S7_SOL_ctrl_1_0             |    1 |
| S7_SOL_ctrl_0_0             |    1 |
| S7_SM_regs_0_0              |    1 |
| S7_SM_ctrl_9_0              |    1 |
| S7_SM_ctrl_8_0              |    1 |
| S7_SM_ctrl_7_0              |    1 |
| S7_SM_ctrl_6_0              |    1 |
| S7_SM_ctrl_5_0              |    1 |
| S7_SM_ctrl_4_0              |    1 |
| S7_SM_ctrl_3_0              |    1 |
| S7_SM_ctrl_2_0              |    1 |
| S7_SM_ctrl_1_0              |    1 |
| S7_SM_ctrl_19_0             |    1 |
| S7_SM_ctrl_18_0             |    1 |
| S7_SM_ctrl_17_0             |    1 |
| S7_SM_ctrl_16_0             |    1 |
| S7_SM_ctrl_15_0             |    1 |
| S7_SM_ctrl_14_0             |    1 |
| S7_SM_ctrl_13_0             |    1 |
| S7_SM_ctrl_12_0             |    1 |
| S7_SM_ctrl_11_0             |    1 |
| S7_SM_ctrl_10_0             |    1 |
| S7_SM_ctrl_0_0              |    1 |
| S7_SM_alg_server_1_1        |    1 |
| S7_SM_alg_server_0_0        |    1 |
| S7_RT_timebase_0_0          |    1 |
| S7_PHS_regs_0_0             |    1 |
| S7_PHS_ctrl_9_0             |    1 |
| S7_PHS_ctrl_8_0             |    1 |
| S7_PHS_ctrl_7_0             |    1 |
| S7_PHS_ctrl_6_0             |    1 |
| S7_PHS_ctrl_5_0             |    1 |
| S7_PHS_ctrl_4_0             |    1 |
| S7_PHS_ctrl_49_0            |    1 |
| S7_PHS_ctrl_48_0            |    1 |
| S7_PHS_ctrl_47_0            |    1 |
| S7_PHS_ctrl_46_0            |    1 |
| S7_PHS_ctrl_45_0            |    1 |
| S7_PHS_ctrl_44_0            |    1 |
| S7_PHS_ctrl_43_0            |    1 |
| S7_PHS_ctrl_42_0            |    1 |
| S7_PHS_ctrl_41_0            |    1 |
| S7_PHS_ctrl_40_0            |    1 |
| S7_PHS_ctrl_3_0             |    1 |
| S7_PHS_ctrl_39_0            |    1 |
| S7_PHS_ctrl_38_0            |    1 |
| S7_PHS_ctrl_37_0            |    1 |
| S7_PHS_ctrl_36_0            |    1 |
| S7_PHS_ctrl_35_0            |    1 |
| S7_PHS_ctrl_34_0            |    1 |
| S7_PHS_ctrl_33_0            |    1 |
| S7_PHS_ctrl_32_0            |    1 |
| S7_PHS_ctrl_31_0            |    1 |
| S7_PHS_ctrl_30_0            |    1 |
| S7_PHS_ctrl_2_0             |    1 |
| S7_PHS_ctrl_29_0            |    1 |
| S7_PHS_ctrl_28_0            |    1 |
| S7_PHS_ctrl_27_0            |    1 |
| S7_PHS_ctrl_26_0            |    1 |
| S7_PHS_ctrl_25_0            |    1 |
| S7_PHS_ctrl_24_0            |    1 |
| S7_PHS_ctrl_23_0            |    1 |
| S7_PHS_ctrl_22_0            |    1 |
| S7_PHS_ctrl_21_0            |    1 |
| S7_PHS_ctrl_20_0            |    1 |
| S7_PHS_ctrl_1_0             |    1 |
| S7_PHS_ctrl_19_0            |    1 |
| S7_PHS_ctrl_18_0            |    1 |
| S7_PHS_ctrl_17_0            |    1 |
| S7_PHS_ctrl_16_0            |    1 |
| S7_PHS_ctrl_15_0            |    1 |
| S7_PHS_ctrl_14_0            |    1 |
| S7_PHS_ctrl_13_0            |    1 |
| S7_PHS_ctrl_12_0            |    1 |
| S7_PHS_ctrl_11_0            |    1 |
| S7_PHS_ctrl_10_0            |    1 |
| S7_PHS_ctrl_0_0             |    1 |
| S7_DCM_regs_0_0             |    1 |
| S7_DCM_ctrl_4_0             |    1 |
| S7_DCM_ctrl_3_0             |    1 |
| S7_DCM_ctrl_2_0             |    1 |
| S7_DCM_ctrl_1_0             |    1 |
| S7_DCM_ctrl_0_0             |    1 |
| S7_AXI4_Stream_Inverter_0_0 |    1 |
+-----------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


