// Seed: 1486443006
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = {1 & "", 1, 1} > 1'b0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    access,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_1
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  integer id_12;
  xor primCall (id_6, id_2, id_1, id_3, id_7, id_12);
  module_0 modCall_1 (
      id_12,
      id_6
  );
endmodule
