- ğŸ™ Greetings, Iâ€™m @UjvalMadhu
- ğŸ‘€ Iâ€™m an Electrical Engineer working in the realm of Digital Systems; this includes Custom ASICs, FPGAs, CPUs, GPUs, and complex SoCs
- ğŸŒ± Iâ€™m currently building my expertise in digital systems design and verification + tinkering with the design of Artificial Intelligence Systems 
- ğŸ’ï¸ I want to collaborate with individuals on projects that help me learn new and challenging concepts.
- ğŸ“« How to reach me: ujvalmadhu003@gmail.com
- Website: https://ujvalmadhu.github.io/UjvalMadhuWeb.github.io/

I am using this space to share, learn, and collaborate with other passionate individuals. I post repos that consist of the projects that I do while trying to learn new concepts. I try to make them as beginner-friendly as possible so that anyone on a similar path can easily use them.


## Project Index
My current major projects are listed here:

|--------|----------|------------|
| Sl No. | Project | Description |
| 1.    | [RTL_Development](https://github.com/UjvalMadhu/RTL_Development) | This repo contains Synthesizable RTL Design Projects using Verilog and SV |
| 2.    | [Verification_Projects](https://github.com/UjvalMadhu/Verification-Projects) | This repo contains design verification projects using SV, UVM, and Python Frameworks |
| 3.    | [C Projects](https://github.com/UjvalMadhu/C-Projects) | This repo contains C and C++ projects |
| 4.    | [Python Projects](https://github.com/UjvalMadhu/Python-Projects) | This repo contains python projects |



If you need any help or have questions or suggestions, feel free to reach out through email.

Thank you for visiting, Much Love !!! 

<!---
UjvalMadhu/UjvalMadhu is a âœ¨ special âœ¨ repository because its `README.md` [this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
