`timescale 1ns / 1ps

module dot(
    input CLK, scan_clk,
    input Reset,
    input [5:0]setbit,
    
    output
    );

endmodule
