INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Wed Aug 03 15:29:11 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.117 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.249 sec.
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.134 sec.
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.478 sec.
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.426 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.455 sec.
Command     ap_source done; 0.459 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.427 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.87 sec.
Command ap_source done; error code: 1; 9.317 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Wed Aug 03 15:31:04 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.135 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.204 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.21 sec.
Command     ap_source done; 0.21 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.378 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.87 sec.
Command ap_source done; error code: 1; 5.276 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Wed Aug 03 15:32:57 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.168 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.238 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.242 sec.
Command     ap_source done; 0.243 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.431 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.766 sec.
Command ap_source done; error code: 1; 5.208 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Wed Aug 03 15:41:58 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.111 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.159 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.163 sec.
Command     ap_source done; 0.163 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.29 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.668 sec.
Command ap_source done; error code: 1; 4.972 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Wed Aug 03 15:44:22 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.147 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.256 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.642 sec.
Command ap_source done; 8.906 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Wed Aug 03 15:45:43 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.133 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.136 sec.
Command     ap_source done; 0.136 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.24 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.273 sec.
Command ap_source done; 5.519 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Wed Aug 03 15:47:30 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.139 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.143 sec.
Command     ap_source done; 0.143 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.245 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 91.965 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 116.439 sec.
Command ap_source done; 116.704 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Thu Aug 04 15:30:55 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.156 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.392 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 102.725 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 126.92 sec.
Command ap_source done; 127.331 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Thu Aug 04 16:19:50 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.119 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.165 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.167 sec.
Command     ap_source done; 0.167 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.319 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 107.556 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 131.922 sec.
Command ap_source done; 132.261 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Thu Aug 04 16:29:28 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.143 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.146 sec.
Command     ap_source done; 0.146 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.257 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 98.469 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 119.532 sec.
Command ap_source done; 119.794 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Thu Aug 04 16:34:43 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.153 sec.
Command     ap_source done; 0.153 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.256 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 95.655 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 116.564 sec.
Command ap_source done; 116.829 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Thu Aug 04 16:38:33 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.123 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.173 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.342 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 93.871 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 117.757 sec.
Command ap_source done; 118.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 10:09:52 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.11 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.221 sec.
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.156 sec.
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.468 sec.
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.518 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.552 sec.
Command     ap_source done; 0.556 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.571 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 105.338 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 141.602 sec.
Command ap_source done; 143.189 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 10:53:38 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.149 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.152 sec.
Command     ap_source done; 0.153 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.282 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 104.461 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 130.396 sec.
Command ap_source done; 130.699 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 11:13:27 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.152 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.155 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.266 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 17.266 sec.
Command ap_source done; error code: 1; 17.537 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 15:49:57 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.121 sec.
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.146 sec.
Command       ap_source done; 0.255 sec.
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.434 sec.
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source done; 0.14 sec.
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.224 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.122 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.188 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.777 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.796 sec.
Command     ap_source done; 0.797 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 0.106 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.117 sec.
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Command     set_part done; 0.198 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.768 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 101.851 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 132.347 sec.
Command ap_source done; 134.217 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 16:01:52 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.143 sec.
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.114 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.238 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.251 sec.
Command     ap_source done; 0.256 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Command     set_part done; 0.102 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.618 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 104.717 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 131.015 sec.
Command ap_source done; 131.651 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 16:05:34 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.144 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.147 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.262 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 100.365 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 122.258 sec.
Command ap_source done; 122.525 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 16:13:04 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.114 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.165 sec.
Command     ap_source done; 0.165 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.286 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 117.215 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 140.54 sec.
Command ap_source done; 140.833 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 16:19:17 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.105 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.153 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.156 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.276 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 105.517 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 127.907 sec.
Command ap_source done; 128.195 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 16:23:03 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.26 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 101.68 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 124.538 sec.
Command ap_source done; 124.805 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 16:26:08 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.261 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 102.285 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 124.45 sec.
Command ap_source done; 124.717 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_project/locate_HLS/solution1 opened at Sun Aug 07 16:29:18 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.131 sec.
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.201 sec.
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.203 sec.
Command     ap_source done; 0.204 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Vivado2018.3/vivado2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.367 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Vivado_project/locate_HLS/main.c 
Execute     is_xip E:/Vivado_project/locate_HLS/main.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_xip E:/Vivado_project/locate_HLS/paragrams.h 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.c 
Execute     is_xip E:/Vivado_project/locate_HLS/top.c 
Execute     is_encrypted E:/Vivado_project/locate_HLS/top.h 
Execute     is_xip E:/Vivado_project/locate_HLS/top.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 102.437 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 127.423 sec.
Command ap_source done; 127.801 sec.
Execute cleanup_all 
