ARM GAS  /tmp/cc5RRp3L.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_correlate_opt_q7.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_correlate_opt_q7,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_correlate_opt_q7
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_correlate_opt_q7:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * Title:        arm_correlate_opt_q7.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * Description:  Correlation of Q7 sequences
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #include "arm_math.h"
ARM GAS  /tmp/cc5RRp3L.s 			page 2


  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** /**
  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @addtogroup Corr
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @brief         Correlation of Q7 sequences.
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @param[in]     pSrcA      points to the first input sequence
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @param[in]     srcALen    length of the first input sequence
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @param[in]     pSrcB      points to the second input sequence
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @param[in]     srcBLen    length of the second input sequence
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @param[out]    pDst       points to the location where the output result is written.  Length 2 * 
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @param[in]     pScratch1  points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) +
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @param[in]     pScratch2  points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @return        none
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   @par           Scaling and Overflow Behavior
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****                    The function is implemented using a 32-bit internal accumulator.
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****                    Both the inputs are represented in 1.7 format and multiplications yield a 2.14 r
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****                    The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 f
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****                    This approach provides 17 guard bits and there is no risk of overflow as long as
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****                    The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits a
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****  */
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** void arm_correlate_opt_q7(
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   const q7_t * pSrcA,
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         uint32_t srcALen,
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   const q7_t * pSrcB,
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         uint32_t srcBLen,
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q7_t * pDst,
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t * pScratch1,
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t * pScratch2)
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** {
  30              		.loc 1 67 1 view -0
  31              		.cfi_startproc
  32              		@ args = 12, pretend = 0, frame = 64
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 67 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch */
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t *pScr2 = pScratch2;                      /* Temporary pointer for scratch */
ARM GAS  /tmp/cc5RRp3L.s 			page 3


  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t x4;                                      /* Temporary input variable */
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t *py;                                     /* Temporary input2 pointer */
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q31_t acc0, acc1, acc2, acc3;                  /* Accumulators */
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   const q7_t *pIn1, *pIn2;                             /* InputA and inputB pointer */
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         uint32_t j, k, blkCnt, tapCnt;                 /* Loop counter */
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         int32_t inc = 1;                               /* Output pointer increment */
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         uint32_t outBlockSize;                         /* Loop counter */
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q31_t x1, x2, x3, y1;                          /* Temporary input variables */
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q7_t *pOut = pDst;                             /* Output pointer */
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* srcB is always made to slide across srcA. */
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* and the destination pointer modifier, inc is set to -1 */
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* But to improve the performance,
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****    * we include zeroes in the output instead of zero padding either of the the inputs*/
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* If srcALen > srcBLen,
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****    * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* If srcALen < srcBLen,
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****    * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   if (srcALen >= srcBLen)
  47              		.loc 1 93 6 view .LVU2
  48 0004 9942     		cmp	r1, r3
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch */
  49              		.loc 1 67 1 view .LVU3
  50 0006 91B0     		sub	sp, sp, #68
  51              	.LCFI1:
  52              		.cfi_def_cfa_offset 104
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch */
  53              		.loc 1 67 1 view .LVU4
  54 0008 0F46     		mov	r7, r1
  55 000a 0646     		mov	r6, r0
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch */
  56              		.loc 1 68 9 is_stmt 1 view .LVU5
  57              	.LVL1:
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t x4;                                      /* Temporary input variable */
  58              		.loc 1 69 9 view .LVU6
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch */
  59              		.loc 1 67 1 is_stmt 0 view .LVU7
  60 000c DDF870A0 		ldr	r10, [sp, #112]
  61              	.LVL2:
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t *py;                                     /* Temporary input2 pointer */
  62              		.loc 1 70 9 is_stmt 1 view .LVU8
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q31_t acc0, acc1, acc2, acc3;                  /* Accumulators */
  63              		.loc 1 71 9 view .LVU9
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   const q7_t *pIn1, *pIn2;                             /* InputA and inputB pointer */
  64              		.loc 1 72 9 view .LVU10
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         uint32_t j, k, blkCnt, tapCnt;                 /* Loop counter */
  65              		.loc 1 73 3 view .LVU11
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         int32_t inc = 1;                               /* Output pointer increment */
  66              		.loc 1 74 9 view .LVU12
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         uint32_t outBlockSize;                         /* Loop counter */
  67              		.loc 1 75 9 view .LVU13
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q31_t x1, x2, x3, y1;                          /* Temporary input variables */
ARM GAS  /tmp/cc5RRp3L.s 			page 4


  68              		.loc 1 76 9 view .LVU14
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q7_t *pOut = pDst;                             /* Output pointer */
  69              		.loc 1 77 9 view .LVU15
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
  70              		.loc 1 78 9 view .LVU16
  71              		.loc 1 93 3 view .LVU17
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch */
  72              		.loc 1 67 1 is_stmt 0 view .LVU18
  73 0010 0C93     		str	r3, [sp, #48]
  74              		.loc 1 93 6 view .LVU19
  75 0012 C0F07181 		bcc	.L2
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
  95:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Initialization of inputA pointer */
  96:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pIn1 = pSrcA;
  76              		.loc 1 96 5 is_stmt 1 view .LVU20
  77              	.LVL3:
  97:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
  98:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Initialization of inputB pointer */
  99:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pIn2 = pSrcB;
  78              		.loc 1 99 5 view .LVU21
 100:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 101:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Number of output samples is calculated */
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     outBlockSize = (srcALen * 2U) - 1U;
  79              		.loc 1 102 5 view .LVU22
 103:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 104:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* When srcALen > srcBLen, zero padding is done to srcB
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****      * to make their lengths equal.
 106:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****      * Instead, (outBlockSize - (srcALen + srcBLen - 1))
 107:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****      * number of output samples are made zero */
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     j = outBlockSize - (srcALen + (srcBLen - 1U));
  80              		.loc 1 108 5 view .LVU23
 109:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 110:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Updating the pointer position to non zero value */
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += j;
  81              		.loc 1 111 5 view .LVU24
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
  82              		.loc 1 108 7 is_stmt 0 view .LVU25
  83 0016 CB1A     		subs	r3, r1, r3
  84              	.LVL4:
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         uint32_t outBlockSize;                         /* Loop counter */
  85              		.loc 1 75 17 view .LVU26
  86 0018 0121     		movs	r1, #1
  87              	.LVL5:
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****         uint32_t outBlockSize;                         /* Loop counter */
  88              		.loc 1 75 17 view .LVU27
  89 001a 0491     		str	r1, [sp, #16]
  90              		.loc 1 111 10 view .LVU28
  91 001c 1A99     		ldr	r1, [sp, #104]
  92 001e CB18     		adds	r3, r1, r3
  93 0020 0D93     		str	r3, [sp, #52]
  94              	.LVL6:
 112:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   }
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   else
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 115:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Initialization of inputA pointer */
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pIn1 = pSrcB;
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 5


 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Initialization of inputB pointer */
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pIn2 = pSrcA;
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     j = srcBLen;
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     srcBLen = srcALen;
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     srcALen = j;
 125:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 126:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* CORR(x, y) = Reverse order(CORR(y, x)) */
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Hence set the destination pointer to point to the last output sample */
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut = pDst + ((srcALen + srcBLen) - 2U);
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 130:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Destination address modifier is set to -1 */
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     inc = -1;
 132:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   }
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 134:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 135:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Copy (srcBLen) samples in scratch buffer */
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   k = srcBLen >> 2U;
  95              		.loc 1 136 3 is_stmt 1 view .LVU29
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 138:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* First part of the processing with loop unrolling copies 4 data points at a time.
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****      a second loop below copies for the remaining 1 to 3 samples. */
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   while (k > 0U)
  96              		.loc 1 140 3 view .LVU30
  97              		.loc 1 140 9 view .LVU31
  98 0022 0C9B     		ldr	r3, [sp, #48]
  99              	.LVL7:
 100              		.loc 1 140 9 is_stmt 0 view .LVU32
 101 0024 9808     		lsrs	r0, r3, #2
 102              	.LVL8:
 103              		.loc 1 140 9 view .LVU33
 104 0026 0590     		str	r0, [sp, #20]
 105 0028 00F07881 		beq	.L26
 106              	.LVL9:
 107              	.L52:
 108              		.loc 1 140 9 view .LVU34
 109 002c 131D     		adds	r3, r2, #4
 110 002e 0AF10801 		add	r1, r10, #8
 111 0032 8500     		lsls	r5, r0, #2
 112 0034 03EB8004 		add	r4, r3, r0, lsl #2
 113              	.LVL10:
 114              	.L5:
 141:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 142:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* copy second buffer in reversal manner */
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn2++;
 115              		.loc 1 143 5 is_stmt 1 view .LVU35
 144:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr2++ = x4;
 116              		.loc 1 144 5 view .LVU36
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr2++ = x4;
 117              		.loc 1 143 8 is_stmt 0 view .LVU37
 118 0038 13F9040C 		ldrsb	r0, [r3, #-4]
 119 003c 0433     		adds	r3, r3, #4
 120              	.LVL11:
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr2++ = x4;
 121              		.loc 1 143 8 view .LVU38
 122 003e 0831     		adds	r1, r1, #8
ARM GAS  /tmp/cc5RRp3L.s 			page 6


 123              	.LVL12:
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr2++ = x4;
 124              		.loc 1 143 8 view .LVU39
 125 0040 21F8100C 		strh	r0, [r1, #-16]	@ movhi
 126              	.LVL13:
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn2++;
 127              		.loc 1 145 5 is_stmt 1 view .LVU40
 146:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr2++ = x4;
 128              		.loc 1 146 5 view .LVU41
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn2++;
 129              		.loc 1 145 8 is_stmt 0 view .LVU42
 130 0044 13F9070C 		ldrsb	r0, [r3, #-7]
 131 0048 21F80E0C 		strh	r0, [r1, #-14]	@ movhi
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn2++;
 132              		.loc 1 147 5 is_stmt 1 view .LVU43
 133              	.LVL14:
 148:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr2++ = x4;
 134              		.loc 1 148 5 view .LVU44
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn2++;
 135              		.loc 1 147 8 is_stmt 0 view .LVU45
 136 004c 13F9060C 		ldrsb	r0, [r3, #-6]
 137 0050 21F80C0C 		strh	r0, [r1, #-12]	@ movhi
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn2++;
 138              		.loc 1 149 5 is_stmt 1 view .LVU46
 139              	.LVL15:
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr2++ = x4;
 140              		.loc 1 150 5 view .LVU47
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn2++;
 141              		.loc 1 149 8 is_stmt 0 view .LVU48
 142 0054 13F9050C 		ldrsb	r0, [r3, #-5]
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 143              		.loc 1 140 9 view .LVU49
 144 0058 A342     		cmp	r3, r4
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn2++;
 145              		.loc 1 149 8 view .LVU50
 146 005a 21F80A0C 		strh	r0, [r1, #-10]	@ movhi
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 152:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Decrement loop counter */
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     k--;
 147              		.loc 1 153 5 is_stmt 1 view .LVU51
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 148              		.loc 1 140 9 view .LVU52
 149 005e EBD1     		bne	.L5
 150 0060 059B     		ldr	r3, [sp, #20]
 151 0062 2A44     		add	r2, r2, r5
 152 0064 0AEBC303 		add	r3, r10, r3, lsl #3
 153              	.L4:
 154:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   }
 155:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* If the count is not a multiple of 4, copy remaining samples here.
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****      No loop unrolling is used. */
 158:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   k = srcBLen % 0x4U;
 154              		.loc 1 158 3 view .LVU53
 155              	.LVL16:
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   while (k > 0U)
 156              		.loc 1 160 3 view .LVU54
ARM GAS  /tmp/cc5RRp3L.s 			page 7


 157              		.loc 1 160 9 view .LVU55
 158 0068 0C99     		ldr	r1, [sp, #48]
 159 006a 11F00301 		ands	r1, r1, #3
 160              	.LVL17:
 161              		.loc 1 160 9 is_stmt 0 view .LVU56
 162 006e 0691     		str	r1, [sp, #24]
 163 0070 07D0     		beq	.L10
 164 0072 0699     		ldr	r1, [sp, #24]
 165              		.loc 1 160 9 view .LVU57
 166 0074 5018     		adds	r0, r2, r1
 167              	.LVL18:
 168              	.L9:
 161:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 162:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* copy second buffer in reversal manner for remaining samples */
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn2++;
 169              		.loc 1 163 5 is_stmt 1 view .LVU58
 164:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr2++ = x4;
 170              		.loc 1 164 5 view .LVU59
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr2++ = x4;
 171              		.loc 1 163 8 is_stmt 0 view .LVU60
 172 0076 12F9011B 		ldrsb	r1, [r2], #1
 173              	.LVL19:
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 174              		.loc 1 160 9 view .LVU61
 175 007a 9042     		cmp	r0, r2
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr2++ = x4;
 176              		.loc 1 163 8 view .LVU62
 177 007c 23F8021B 		strh	r1, [r3], #2	@ movhi
 178              	.LVL20:
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 166:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Decrement loop counter */
 167:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     k--;
 179              		.loc 1 167 5 is_stmt 1 view .LVU63
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 180              		.loc 1 160 9 view .LVU64
 181 0080 F9D1     		bne	.L9
 182              	.LVL21:
 183              	.L10:
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   }
 169:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Fill (srcBLen - 1U) zeros in scratch buffer */
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   arm_fill_q15(0, pScr1, (srcBLen - 1U));
 184              		.loc 1 171 3 view .LVU65
 185 0082 0C9C     		ldr	r4, [sp, #48]
 186 0084 0020     		movs	r0, #0
 187 0086 1B99     		ldr	r1, [sp, #108]
 188 0088 621E     		subs	r2, r4, #1
 189              	.LVL22:
 190              		.loc 1 171 3 is_stmt 0 view .LVU66
 191 008a 0192     		str	r2, [sp, #4]
 192 008c FFF7FEFF 		bl	arm_fill_q15
 193              	.LVL23:
 172:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Update temporary scratch pointer */
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   pScr1 += (srcBLen - 1U);
 194              		.loc 1 174 3 is_stmt 1 view .LVU67
 195              		.loc 1 174 9 is_stmt 0 view .LVU68
ARM GAS  /tmp/cc5RRp3L.s 			page 8


 196 0090 6FF00041 		mvn	r1, #-2147483648
 197 0094 1B9B     		ldr	r3, [sp, #108]
 175:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Copy (srcALen) samples in scratch buffer */
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Apply loop unrolling and do 4 Copies simultaneously. */
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   k = srcALen >> 2U;
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* First part of the processing with loop unrolling copies 4 data points at a time.
 181:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****      a second loop below copies for the remaining 1 to 3 samples. */
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   while (k > 0U)
 198              		.loc 1 182 9 view .LVU69
 199 0096 5FEA970C 		lsrs	ip, r7, #2
 200 009a 019A     		ldr	r2, [sp, #4]
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 201              		.loc 1 174 9 view .LVU70
 202 009c 2144     		add	r1, r1, r4
 203 009e 03EB4101 		add	r1, r3, r1, lsl #1
 204              	.LVL24:
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 205              		.loc 1 178 3 is_stmt 1 view .LVU71
 206              		.loc 1 182 3 view .LVU72
 207              		.loc 1 182 9 view .LVU73
 208 00a2 1DD0     		beq	.L8
 209              		.loc 1 182 9 is_stmt 0 view .LVU74
 210 00a4 331D     		adds	r3, r6, #4
 211 00a6 01F10804 		add	r4, r1, #8
 212 00aa 4FEA8C0E 		lsl	lr, ip, #2
 213 00ae 03EB8C00 		add	r0, r3, ip, lsl #2
 214              	.LVL25:
 215              	.L11:
 183:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 184:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* copy second buffer in reversal manner */
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn1++;
 216              		.loc 1 185 5 is_stmt 1 view .LVU75
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr1++ = x4;
 217              		.loc 1 186 5 view .LVU76
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr1++ = x4;
 218              		.loc 1 185 8 is_stmt 0 view .LVU77
 219 00b2 13F9045C 		ldrsb	r5, [r3, #-4]
 220 00b6 0433     		adds	r3, r3, #4
 221              	.LVL26:
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr1++ = x4;
 222              		.loc 1 185 8 view .LVU78
 223 00b8 0834     		adds	r4, r4, #8
 224              	.LVL27:
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr1++ = x4;
 225              		.loc 1 185 8 view .LVU79
 226 00ba 24F8105C 		strh	r5, [r4, #-16]	@ movhi
 227              	.LVL28:
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn1++;
 228              		.loc 1 187 5 is_stmt 1 view .LVU80
 188:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr1++ = x4;
 229              		.loc 1 188 5 view .LVU81
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn1++;
 230              		.loc 1 187 8 is_stmt 0 view .LVU82
 231 00be 13F9075C 		ldrsb	r5, [r3, #-7]
 232 00c2 24F80E5C 		strh	r5, [r4, #-14]	@ movhi
ARM GAS  /tmp/cc5RRp3L.s 			page 9


 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn1++;
 233              		.loc 1 189 5 is_stmt 1 view .LVU83
 234              	.LVL29:
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr1++ = x4;
 235              		.loc 1 190 5 view .LVU84
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn1++;
 236              		.loc 1 189 8 is_stmt 0 view .LVU85
 237 00c6 13F9065C 		ldrsb	r5, [r3, #-6]
 238 00ca 24F80C5C 		strh	r5, [r4, #-12]	@ movhi
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn1++;
 239              		.loc 1 191 5 is_stmt 1 view .LVU86
 240              	.LVL30:
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr1++ = x4;
 241              		.loc 1 192 5 view .LVU87
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn1++;
 242              		.loc 1 191 8 is_stmt 0 view .LVU88
 243 00ce 13F9055C 		ldrsb	r5, [r3, #-5]
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 244              		.loc 1 182 9 view .LVU89
 245 00d2 8342     		cmp	r3, r0
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) *pIn1++;
 246              		.loc 1 191 8 view .LVU90
 247 00d4 24F80A5C 		strh	r5, [r4, #-10]	@ movhi
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Decrement loop counter */
 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     k--;
 248              		.loc 1 195 5 is_stmt 1 view .LVU91
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 249              		.loc 1 182 9 view .LVU92
 250 00d8 EBD1     		bne	.L11
 251 00da 7644     		add	r6, r6, lr
 252 00dc 01EBCC01 		add	r1, r1, ip, lsl #3
 253              	.L8:
 196:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   }
 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* If the count is not a multiple of 4, copy remaining samples here.
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****      No loop unrolling is used. */
 200:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   k = srcALen % 0x4U;
 254              		.loc 1 200 3 view .LVU93
 255              	.LVL31:
 201:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   while (k > 0U)
 256              		.loc 1 202 3 view .LVU94
 257              		.loc 1 202 9 view .LVU95
 258 00e0 17F00305 		ands	r5, r7, #3
 259              	.LVL32:
 260              		.loc 1 202 9 is_stmt 0 view .LVU96
 261 00e4 09D0     		beq	.L12
 262 00e6 7419     		adds	r4, r6, r5
 263 00e8 0B46     		mov	r3, r1
 264              	.LVL33:
 265              	.L13:
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 204:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* copy second buffer in reversal manner for remaining samples */
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x4 = (q15_t) * pIn1++;
 266              		.loc 1 205 5 is_stmt 1 view .LVU97
 206:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr1++ = x4;
ARM GAS  /tmp/cc5RRp3L.s 			page 10


 267              		.loc 1 206 5 view .LVU98
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr1++ = x4;
 268              		.loc 1 205 8 is_stmt 0 view .LVU99
 269 00ea 16F9010B 		ldrsb	r0, [r6], #1
 270              	.LVL34:
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 271              		.loc 1 202 9 view .LVU100
 272 00ee B442     		cmp	r4, r6
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pScr1++ = x4;
 273              		.loc 1 205 8 view .LVU101
 274 00f0 23F8020B 		strh	r0, [r3], #2	@ movhi
 275              	.LVL35:
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 208:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Decrement the loop counter */
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     k--;
 276              		.loc 1 209 5 is_stmt 1 view .LVU102
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 277              		.loc 1 202 9 view .LVU103
 278 00f4 F9D1     		bne	.L13
 279 00f6 01EB4501 		add	r1, r1, r5, lsl #1
 280              	.LVL36:
 281              	.L12:
 210:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   }
 211:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   arm_fill_q15(0, pScr1, (srcBLen - 1U));
 282              		.loc 1 213 3 view .LVU104
 283 00fa 0020     		movs	r0, #0
 284 00fc FFF7FEFF 		bl	arm_fill_q15
 285              	.LVL37:
 214:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Update pointer */
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   pScr1 += (srcBLen - 1U);
 286              		.loc 1 216 3 view .LVU105
 217:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Temporary pointer for scratch2 */
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   py = pScratch2;
 287              		.loc 1 219 3 view .LVU106
 220:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Initialization of pScr2 pointer */
 222:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   pScr2 = pScratch2;
 288              		.loc 1 222 3 view .LVU107
 223:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 224:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Actual correlation process starts here */
 225:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   blkCnt = (srcALen + srcBLen - 1U) >> 2;
 289              		.loc 1 225 3 view .LVU108
 290              		.loc 1 225 21 is_stmt 0 view .LVU109
 291 0100 0C9B     		ldr	r3, [sp, #48]
 292 0102 1F44     		add	r7, r7, r3
 293              	.LVL38:
 294              		.loc 1 225 31 view .LVU110
 295 0104 7B1E     		subs	r3, r7, #1
 226:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   while (blkCnt > 0)
 296              		.loc 1 227 9 view .LVU111
 297 0106 9908     		lsrs	r1, r3, #2
 225:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 11


 298              		.loc 1 225 31 view .LVU112
 299 0108 0E93     		str	r3, [sp, #56]
 300              	.LVL39:
 301              		.loc 1 227 3 is_stmt 1 view .LVU113
 302              		.loc 1 227 9 view .LVU114
 303 010a 0F91     		str	r1, [sp, #60]
 304 010c 00F0A980 		beq	.L14
 305 0110 0598     		ldr	r0, [sp, #20]
 306 0112 049A     		ldr	r2, [sp, #16]
 307 0114 C300     		lsls	r3, r0, #3
 308 0116 0D9C     		ldr	r4, [sp, #52]
 228:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Initialze temporary scratch pointer as scratch1 */
 230:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pScr1 = pScratch1;
 231:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Clear Accumlators */
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc0 = 0;
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc1 = 0;
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc2 = 0;
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc3 = 0;
 237:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 238:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Read two samples from scratch1 buffer */
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x1 = read_q15x2_ia (&pScr1);
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 241:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Read next two samples from scratch1 buffer */
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     x2 = read_q15x2_ia (&pScr1);
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 244:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     tapCnt = (srcBLen) >> 2U;
 245:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     while (tapCnt > 0U)
 247:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 248:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* Read four samples from smaller buffer */
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       y1 = read_q15x2_ia (&pScr2);
 250:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 251:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* multiply and accumlate */
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc0 = __SMLAD(x1, y1, acc0);
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc2 = __SMLAD(x2, y1, acc2);
 254:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 255:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* pack input data */
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #ifndef ARM_MATH_BIG_ENDIAN
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       x3 = __PKHBT(x2, x1, 0);
 309              		.loc 1 257 12 is_stmt 0 view .LVU115
 310 0118 DFF80CB2 		ldr	fp, .L53
 311 011c 0833     		adds	r3, r3, #8
 312 011e 1444     		add	r4, r4, r2
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 313              		.loc 1 227 9 view .LVU116
 314 0120 0291     		str	r1, [sp, #8]
 315 0122 0A93     		str	r3, [sp, #40]
 316 0124 0AEBC003 		add	r3, r10, r0, lsl #3
 317 0128 0194     		str	r4, [sp, #4]
 318 012a 9400     		lsls	r4, r2, #2
 319 012c 0993     		str	r3, [sp, #36]
 320 012e 5242     		rsbs	r2, r2, #0
 321 0130 069B     		ldr	r3, [sp, #24]
 322 0132 0794     		str	r4, [sp, #28]
 323 0134 5B00     		lsls	r3, r3, #1
ARM GAS  /tmp/cc5RRp3L.s 			page 12


 324 0136 0892     		str	r2, [sp, #32]
 325              		.loc 1 257 12 view .LVU117
 326 0138 CDF870A0 		str	r10, [sp, #112]
 327              	.LVL40:
 328              		.loc 1 257 12 view .LVU118
 329 013c 0B93     		str	r3, [sp, #44]
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 330              		.loc 1 227 9 view .LVU119
 331 013e 1B9B     		ldr	r3, [sp, #108]
 332              		.loc 1 257 12 view .LVU120
 333 0140 9946     		mov	r9, r3
 334              	.LVL41:
 335              	.L19:
 230:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 336              		.loc 1 230 5 is_stmt 1 view .LVU121
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc1 = 0;
 337              		.loc 1 233 5 view .LVU122
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc2 = 0;
 338              		.loc 1 234 5 view .LVU123
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc3 = 0;
 339              		.loc 1 235 5 view .LVU124
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 340              		.loc 1 236 5 view .LVU125
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 341              		.loc 1 239 5 view .LVU126
 342              	.LBB35:
 343              	.LBI35:
 344              		.file 2 "./Libraries/CMSIS/DSP/Include/arm_math.h"
   1:./Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:./Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:./Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
ARM GAS  /tmp/cc5RRp3L.s 			page 13


  30:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
ARM GAS  /tmp/cc5RRp3L.s 			page 14


  87:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
ARM GAS  /tmp/cc5RRp3L.s 			page 15


 144:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
ARM GAS  /tmp/cc5RRp3L.s 			page 16


 201:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
ARM GAS  /tmp/cc5RRp3L.s 			page 17


 258:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
ARM GAS  /tmp/cc5RRp3L.s 			page 18


 315:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:./Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
ARM GAS  /tmp/cc5RRp3L.s 			page 19


 372:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:./Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
ARM GAS  /tmp/cc5RRp3L.s 			page 20


 429:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 460:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 345              		.loc 2 469 28 view .LVU127
 346              	.LBB36:
 470:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 347              		.loc 2 472 3 view .LVU128
 473:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 348              		.loc 2 474 3 view .LVU129
 349 0142 09F10803 		add	r3, r9, #8
 350 0146 D9F80020 		ldr	r2, [r9]	@ unaligned
 351              	.LVL42:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 352              		.loc 2 475 3 view .LVU130
 476:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
ARM GAS  /tmp/cc5RRp3L.s 			page 21


 353              		.loc 2 477 3 view .LVU131
 354              		.loc 2 477 3 is_stmt 0 view .LVU132
 355              	.LBE36:
 356              	.LBE35:
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 357              		.loc 1 242 5 is_stmt 1 view .LVU133
 358              	.LBB37:
 359              	.LBI37:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 360              		.loc 2 469 28 view .LVU134
 361              	.LBB38:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 362              		.loc 2 472 3 view .LVU135
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 363              		.loc 2 474 3 view .LVU136
 364 014a D9F80400 		ldr	r0, [r9, #4]	@ unaligned
 365              	.LVL43:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 366              		.loc 2 475 3 view .LVU137
 367 014e 9C46     		mov	ip, r3
 368              	.LVL44:
 369              		.loc 2 477 3 view .LVU138
 370              		.loc 2 477 3 is_stmt 0 view .LVU139
 371              	.LBE38:
 372              	.LBE37:
 244:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 373              		.loc 1 244 5 is_stmt 1 view .LVU140
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 374              		.loc 1 246 5 view .LVU141
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 375              		.loc 1 246 11 view .LVU142
 376 0150 0393     		str	r3, [sp, #12]
 377 0152 059B     		ldr	r3, [sp, #20]
 378              	.LVL45:
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 379              		.loc 1 246 11 is_stmt 0 view .LVU143
 380 0154 002B     		cmp	r3, #0
 381 0156 00F0C980 		beq	.L27
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 382              		.loc 1 236 10 view .LVU144
 383 015a 0027     		movs	r7, #0
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 384              		.loc 1 246 11 view .LVU145
 385 015c 9846     		mov	r8, r3
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc1 = 0;
 386              		.loc 1 233 10 view .LVU146
 387 015e CA46     		mov	r10, r9
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 388              		.loc 1 246 11 view .LVU147
 389 0160 DDF870E0 		ldr	lr, [sp, #112]
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc3 = 0;
 390              		.loc 1 235 10 view .LVU148
 391 0164 3D46     		mov	r5, r7
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc2 = 0;
 392              		.loc 1 234 10 view .LVU149
 393 0166 3B46     		mov	r3, r7
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc1 = 0;
ARM GAS  /tmp/cc5RRp3L.s 			page 22


 394              		.loc 1 233 10 view .LVU150
 395 0168 3E46     		mov	r6, r7
 396 016a C146     		mov	r9, r8
 397              	.LVL46:
 398              	.L16:
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 399              		.loc 1 249 7 is_stmt 1 view .LVU151
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 400              		.loc 2 472 3 view .LVU152
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 401              		.loc 2 474 3 view .LVU153
 402 016c DEF80010 		ldr	r1, [lr]	@ unaligned
 403              	.LVL47:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 404              		.loc 2 475 3 view .LVU154
 405              		.loc 2 477 3 view .LVU155
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc2 = __SMLAD(x2, y1, acc2);
 406              		.loc 1 252 7 view .LVU156
 407              	.LBB39:
 408              	.LBI39:
 409              		.file 3 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  /tmp/cc5RRp3L.s 			page 23


  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc5RRp3L.s 			page 24


  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 25


 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
ARM GAS  /tmp/cc5RRp3L.s 			page 26


 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc5RRp3L.s 			page 27


 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 28


 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc5RRp3L.s 			page 29


 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
ARM GAS  /tmp/cc5RRp3L.s 			page 30


 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc5RRp3L.s 			page 31


 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc5RRp3L.s 			page 32


 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
ARM GAS  /tmp/cc5RRp3L.s 			page 33


 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
ARM GAS  /tmp/cc5RRp3L.s 			page 34


 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
ARM GAS  /tmp/cc5RRp3L.s 			page 35


 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
ARM GAS  /tmp/cc5RRp3L.s 			page 36


 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc5RRp3L.s 			page 37


 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
ARM GAS  /tmp/cc5RRp3L.s 			page 38


 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 39


 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/cc5RRp3L.s 			page 40


1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
ARM GAS  /tmp/cc5RRp3L.s 			page 41


1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
ARM GAS  /tmp/cc5RRp3L.s 			page 42


1120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 43


1177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
ARM GAS  /tmp/cc5RRp3L.s 			page 44


1234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
ARM GAS  /tmp/cc5RRp3L.s 			page 45


1291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 46


1348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
ARM GAS  /tmp/cc5RRp3L.s 			page 47


1405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc5RRp3L.s 			page 48


1462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
ARM GAS  /tmp/cc5RRp3L.s 			page 49


1519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
ARM GAS  /tmp/cc5RRp3L.s 			page 50


1576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 51


1633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 52


1690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 53


1747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/cc5RRp3L.s 			page 54


1804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/cc5RRp3L.s 			page 55


1861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc5RRp3L.s 			page 56


1918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc5RRp3L.s 			page 57


1975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
 410              		.loc 3 1989 31 view .LVU157
 411              	.LBB40:
1990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 412              		.loc 3 1991 3 view .LVU158
1992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 413              		.loc 3 1993 3 view .LVU159
 414              		.syntax unified
 415              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 416 0170 22FB0166 		smlad r6, r2, r1, r6
 417              	@ 0 "" 2
 418              	.LVL48:
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 419              		.loc 3 1994 3 view .LVU160
 420              		.loc 3 1994 3 is_stmt 0 view .LVU161
 421              		.thumb
 422              		.syntax unified
 423              	.LBE40:
 424              	.LBE39:
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 425              		.loc 1 253 7 is_stmt 1 view .LVU162
 426              	.LBB41:
 427              	.LBI41:
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 428              		.loc 3 1989 31 view .LVU163
 429              	.LBB42:
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 430              		.loc 3 1991 3 view .LVU164
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 431              		.loc 3 1993 3 view .LVU165
 432              		.syntax unified
 433              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 434 0174 20FB0155 		smlad r5, r0, r1, r5
 435              	@ 0 "" 2
 436              	.LVL49:
 437              		.loc 3 1994 3 view .LVU166
 438              		.loc 3 1994 3 is_stmt 0 view .LVU167
 439              		.thumb
 440              		.syntax unified
 441              	.LBE42:
 442              	.LBE41:
ARM GAS  /tmp/cc5RRp3L.s 			page 58


 443              		.loc 1 257 7 is_stmt 1 view .LVU168
 258:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #else
 259:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       x3 = __PKHBT(x1, x2, 0);
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #endif
 261:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* multiply and accumlate */
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc1 = __SMLADX(x3, y1, acc1);
 444              		.loc 1 263 7 view .LVU169
 445              	.LBB43:
 446              	.LBI43:
1995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
 447              		.loc 3 1997 31 view .LVU170
 448              	.LBB44:
1998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 449              		.loc 3 1999 3 view .LVU171
2000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 450              		.loc 3 2001 3 view .LVU172
 451              	.LBE44:
 452              	.LBE43:
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #else
 453              		.loc 1 257 12 is_stmt 0 view .LVU173
 454 0178 02EA0B02 		and	r2, r2, fp
 455              	.LVL50:
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #else
 456              		.loc 1 257 12 view .LVU174
 457 017c 1FFA80F8 		uxth	r8, r0
 458 0180 48EA0202 		orr	r2, r8, r2
 459              	.LBB46:
 460              	.LBB45:
 461              		.loc 3 2001 3 view .LVU175
 462              		.syntax unified
 463              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 464 0184 22FB1133 		smladx r3, r2, r1, r3
 465              	@ 0 "" 2
 466              	.LVL51:
2002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 467              		.loc 3 2002 3 is_stmt 1 view .LVU176
 468              		.loc 3 2002 3 is_stmt 0 view .LVU177
 469              		.thumb
 470              		.syntax unified
 471              	.LBE45:
 472              	.LBE46:
 264:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* Read next two samples from scratch1 buffer */
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       x1 = read_q15x2_ia (&pScr1);
 473              		.loc 1 266 7 is_stmt 1 view .LVU178
 474              	.LBB47:
 475              	.LBI47:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 476              		.loc 2 469 28 view .LVU179
 477              	.LBB48:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 478              		.loc 2 472 3 view .LVU180
ARM GAS  /tmp/cc5RRp3L.s 			page 59


 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 479              		.loc 2 474 3 view .LVU181
 480 0188 DCF80020 		ldr	r2, [ip]	@ unaligned
 481              	.LVL52:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 482              		.loc 2 475 3 view .LVU182
 483              		.loc 2 477 3 view .LVU183
 484              		.loc 2 477 3 is_stmt 0 view .LVU184
 485              	.LBE48:
 486              	.LBE47:
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* pack input data */
 269:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #ifndef ARM_MATH_BIG_ENDIAN
 270:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       x3 = __PKHBT(x1, x2, 0);
 487              		.loc 1 270 7 is_stmt 1 view .LVU185
 488              		.loc 1 270 12 is_stmt 0 view .LVU186
 489 018c 00EA0B04 		and	r4, r0, fp
 490 0190 1FFA82F8 		uxth	r8, r2
 491 0194 48EA0408 		orr	r8, r8, r4
 492              	.LVL53:
 271:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #else
 272:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       x3 = __PKHBT(x2, x1, 0);
 273:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #endif
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 275:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc3 = __SMLADX(x3, y1, acc3);
 493              		.loc 1 275 7 is_stmt 1 view .LVU187
 494              	.LBB49:
 495              	.LBI49:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 496              		.loc 3 1997 31 view .LVU188
 497              	.LBB50:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498              		.loc 3 1999 3 view .LVU189
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 499              		.loc 3 2001 3 view .LVU190
 500              		.syntax unified
 501              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 502 0198 28FB1171 		smladx r1, r8, r1, r7
 503              	@ 0 "" 2
 504              	.LVL54:
 505              		.loc 3 2002 3 view .LVU191
 506              		.loc 3 2002 3 is_stmt 0 view .LVU192
 507              		.thumb
 508              		.syntax unified
 509              	.LBE50:
 510              	.LBE49:
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 277:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* Read four samples from smaller buffer */
 278:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       y1 = read_q15x2_ia (&pScr2);
 511              		.loc 1 278 7 is_stmt 1 view .LVU193
 512              	.LBB51:
 513              	.LBI51:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 514              		.loc 2 469 28 view .LVU194
 515              	.LBB52:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 516              		.loc 2 472 3 view .LVU195
ARM GAS  /tmp/cc5RRp3L.s 			page 60


 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 517              		.loc 2 474 3 view .LVU196
 518 019c DEF80440 		ldr	r4, [lr, #4]	@ unaligned
 519              	.LVL55:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 520              		.loc 2 475 3 view .LVU197
 521 01a0 0EF1080E 		add	lr, lr, #8
 522              	.LVL56:
 523              		.loc 2 477 3 view .LVU198
 524              		.loc 2 477 3 is_stmt 0 view .LVU199
 525              	.LBE52:
 526              	.LBE51:
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc0 = __SMLAD(x2, y1, acc0);
 527              		.loc 1 280 7 is_stmt 1 view .LVU200
 528              	.LBB54:
 529              	.LBI54:
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530              		.loc 3 1989 31 view .LVU201
 531              	.LBB55:
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532              		.loc 3 1991 3 view .LVU202
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 533              		.loc 3 1993 3 view .LVU203
 534              		.syntax unified
 535              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 536 01a4 20FB0466 		smlad r6, r0, r4, r6
 537              	@ 0 "" 2
 538              	.LVL57:
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 539              		.loc 3 1994 3 view .LVU204
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 540              		.loc 3 1994 3 is_stmt 0 view .LVU205
 541              		.thumb
 542              		.syntax unified
 543              	.LBE55:
 544              	.LBE54:
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc2 = __SMLAD(x1, y1, acc2);
 545              		.loc 1 282 7 is_stmt 1 view .LVU206
 546              	.LBB56:
 547              	.LBI56:
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 548              		.loc 3 1989 31 view .LVU207
 549              	.LBB57:
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 550              		.loc 3 1991 3 view .LVU208
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 551              		.loc 3 1993 3 view .LVU209
 552              		.syntax unified
 553              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 554 01a8 22FB0455 		smlad r5, r2, r4, r5
 555              	@ 0 "" 2
 556              	.LVL58:
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 557              		.loc 3 1994 3 view .LVU210
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc5RRp3L.s 			page 61


 558              		.loc 3 1994 3 is_stmt 0 view .LVU211
 559              		.thumb
 560              		.syntax unified
 561              	.LBE57:
 562              	.LBE56:
 283:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc1 = __SMLADX(x3, y1, acc1);
 563              		.loc 1 284 7 is_stmt 1 view .LVU212
 564              	.LBB58:
 565              	.LBI58:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 566              		.loc 3 1997 31 view .LVU213
 567              	.LBB59:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 568              		.loc 3 1999 3 view .LVU214
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 569              		.loc 3 2001 3 view .LVU215
 570              		.syntax unified
 571              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 572 01ac 28FB1433 		smladx r3, r8, r4, r3
 573              	@ 0 "" 2
 574              	.LVL59:
 575              		.loc 3 2002 3 view .LVU216
 576              		.loc 3 2002 3 is_stmt 0 view .LVU217
 577              		.thumb
 578              		.syntax unified
 579              	.LBE59:
 580              	.LBE58:
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 286:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       x2 = read_q15x2_ia (&pScr1);
 581              		.loc 1 286 7 is_stmt 1 view .LVU218
 582              	.LBB60:
 583              	.LBI60:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 584              		.loc 2 469 28 view .LVU219
 585              	.LBB61:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 586              		.loc 2 472 3 view .LVU220
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 587              		.loc 2 474 3 view .LVU221
 588 01b0 DCF80400 		ldr	r0, [ip, #4]	@ unaligned
 589              	.LVL60:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 590              		.loc 2 475 3 view .LVU222
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 591              		.loc 2 475 3 is_stmt 0 view .LVU223
 592              	.LBE61:
 593              	.LBE60:
 287:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #ifndef ARM_MATH_BIG_ENDIAN
 289:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       x3 = __PKHBT(x2, x1, 0);
 594              		.loc 1 289 12 view .LVU224
 595 01b4 02EA0B08 		and	r8, r2, fp
 596              	.LVL61:
 597              		.loc 1 289 12 view .LVU225
 598 01b8 0CF1080C 		add	ip, ip, #8
 599              	.LVL62:
ARM GAS  /tmp/cc5RRp3L.s 			page 62


 600              	.LBB63:
 601              	.LBB62:
 602              		.loc 2 477 3 is_stmt 1 view .LVU226
 603              		.loc 2 477 3 is_stmt 0 view .LVU227
 604              	.LBE62:
 605              	.LBE63:
 606              		.loc 1 289 7 is_stmt 1 view .LVU228
 290:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #else
 291:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       x3 = __PKHBT(x1, x2, 0);
 292:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #endif
 293:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 294:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc3 = __SMLADX(x3, y1, acc3);
 607              		.loc 1 294 7 view .LVU229
 608              	.LBB64:
 609              	.LBI64:
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 610              		.loc 3 1997 31 view .LVU230
 611              	.LBB65:
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 612              		.loc 3 1999 3 view .LVU231
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 613              		.loc 3 2001 3 view .LVU232
 614              	.LBE65:
 615              	.LBE64:
 289:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** #else
 616              		.loc 1 289 12 is_stmt 0 view .LVU233
 617 01bc 87B2     		uxth	r7, r0
 618 01be 47EA0807 		orr	r7, r7, r8
 619              	.LBB67:
 620              	.LBB66:
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 621              		.loc 3 2001 3 view .LVU234
 622              		.syntax unified
 623              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 624 01c2 27FB1417 		smladx r7, r7, r4, r1
 625              	@ 0 "" 2
 626              	.LVL63:
 627              		.loc 3 2002 3 is_stmt 1 view .LVU235
 628              		.loc 3 2002 3 is_stmt 0 view .LVU236
 629              		.thumb
 630              		.syntax unified
 631              	.LBE66:
 632              	.LBE67:
 295:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 296:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* Decrement loop counter */
 297:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       tapCnt--;
 633              		.loc 1 297 7 is_stmt 1 view .LVU237
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 634              		.loc 1 246 11 view .LVU238
 635 01c6 B9F10109 		subs	r9, r9, #1
 636              	.LVL64:
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 637              		.loc 1 246 11 is_stmt 0 view .LVU239
 638 01ca CFD1     		bne	.L16
 639              	.LVL65:
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 640              		.loc 1 246 11 view .LVU240
ARM GAS  /tmp/cc5RRp3L.s 			page 63


 641 01cc 0A9A     		ldr	r2, [sp, #40]
 642              	.LVL66:
 643              	.LBB68:
 644              	.LBB53:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 645              		.loc 2 475 9 view .LVU241
 646 01ce 0999     		ldr	r1, [sp, #36]
 647 01d0 0AEB020C 		add	ip, r10, r2
 648              	.LVL67:
 649              	.L15:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 650              		.loc 2 475 9 view .LVU242
 651              	.LBE53:
 652              	.LBE68:
 298:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     }
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 300:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Update scratch pointer for remaining samples of smaller length sequence */
 301:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pScr1 -= 4U;
 653              		.loc 1 301 5 is_stmt 1 view .LVU243
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 303:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* apply same above for remaining samples of smaller length sequence */
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     tapCnt = (srcBLen) & 3U;
 654              		.loc 1 304 5 view .LVU244
 305:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     while (tapCnt > 0U)
 655              		.loc 1 306 5 view .LVU245
 656              		.loc 1 306 11 view .LVU246
 657 01d4 069A     		ldr	r2, [sp, #24]
 658 01d6 D2B1     		cbz	r2, .L17
 659 01d8 E646     		mov	lr, ip
 660 01da 0B9A     		ldr	r2, [sp, #44]
 661 01dc 3CF9088C 		ldrsh	r8, [ip, #-8]
 662 01e0 01EB0209 		add	r9, r1, r2
 663 01e4 3EF9044D 		ldrsh	r4, [lr, #-4]!
 664 01e8 3CF9060C 		ldrsh	r0, [ip, #-6]
 665              	.LVL68:
 666              	.L18:
 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 308:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* accumlate the results */
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc0 += (*pScr1++ * *pScr2);
 667              		.loc 1 309 7 view .LVU247
 668              		.loc 1 309 27 is_stmt 0 view .LVU248
 669 01ec 31F9022B 		ldrsh	r2, [r1], #2
 670              	.LVL69:
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc1 += (*pScr1++ * *pScr2);
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc2 += (*pScr1++ * *pScr2);
 312:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc3 += (*pScr1++ * *pScr2++);
 671              		.loc 1 312 16 view .LVU249
 672 01f0 3EF902CF 		ldrsh	ip, [lr, #2]!
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 673              		.loc 1 306 11 view .LVU250
 674 01f4 8945     		cmp	r9, r1
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc1 += (*pScr1++ * *pScr2);
 675              		.loc 1 309 12 view .LVU251
 676 01f6 08FB0266 		mla	r6, r8, r2, r6
 677              	.LVL70:
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc1 += (*pScr1++ * *pScr2);
ARM GAS  /tmp/cc5RRp3L.s 			page 64


 678              		.loc 1 310 7 is_stmt 1 view .LVU252
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc1 += (*pScr1++ * *pScr2);
 679              		.loc 1 310 12 is_stmt 0 view .LVU253
 680 01fa 02FB0033 		mla	r3, r2, r0, r3
 681              	.LVL71:
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc3 += (*pScr1++ * *pScr2++);
 682              		.loc 1 311 7 is_stmt 1 view .LVU254
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc3 += (*pScr1++ * *pScr2++);
 683              		.loc 1 311 7 is_stmt 0 view .LVU255
 684 01fe 8046     		mov	r8, r0
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc3 += (*pScr1++ * *pScr2++);
 685              		.loc 1 311 12 view .LVU256
 686 0200 02FB0455 		mla	r5, r2, r4, r5
 687              	.LVL72:
 688              		.loc 1 312 7 is_stmt 1 view .LVU257
 689              		.loc 1 312 7 is_stmt 0 view .LVU258
 690 0204 2046     		mov	r0, r4
 691              		.loc 1 312 12 view .LVU259
 692 0206 02FB0C77 		mla	r7, r2, ip, r7
 693              	.LVL73:
 313:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 314:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       pScr1 -= 3U;
 694              		.loc 1 314 7 is_stmt 1 view .LVU260
 315:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 316:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* Decrement loop counter */
 317:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       tapCnt--;
 695              		.loc 1 317 7 view .LVU261
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 696              		.loc 1 306 11 view .LVU262
 697 020a 6446     		mov	r4, ip
 698 020c EED1     		bne	.L18
 699              	.LVL74:
 700              	.L17:
 318:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     }
 319:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 320:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     blkCnt--;
 701              		.loc 1 320 5 view .LVU263
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 322:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Store the result in the accumulator in the destination buffer. */
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pOut = (q7_t) (__SSAT(acc0 >> 7U, 8));
 702              		.loc 1 323 5 view .LVU264
 703              	.LBB69:
 704              		.loc 1 323 21 view .LVU265
 705              		.loc 1 323 21 view .LVU266
 706              	.LBE69:
 707              		.loc 1 323 13 is_stmt 0 view .LVU267
 708 020e 019A     		ldr	r2, [sp, #4]
 709              	.LBB70:
 710              		.loc 1 323 21 view .LVU268
 711 0210 F611     		asrs	r6, r6, #7
 712              	.LVL75:
 713              		.loc 1 323 21 view .LVU269
 714              	.LBE70:
 715              		.loc 1 323 13 view .LVU270
 716 0212 0898     		ldr	r0, [sp, #32]
 717              	.LBB71:
 324:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
ARM GAS  /tmp/cc5RRp3L.s 			page 65


 325:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pOut = (q7_t) (__SSAT(acc1 >> 7U, 8));
 718              		.loc 1 325 21 view .LVU271
 719 0214 DB11     		asrs	r3, r3, #7
 720              	.LVL76:
 721              		.loc 1 325 21 view .LVU272
 722              	.LBE71:
 723              	.LBB72:
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 724              		.loc 1 323 21 view .LVU273
 725              		.syntax unified
 726              	@ 323 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c" 1
 727 0216 06F30706 		ssat r6, #8, r6
 728              	@ 0 "" 2
 729              	.LVL77:
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 730              		.loc 1 323 21 is_stmt 1 view .LVU274
 731              		.thumb
 732              		.syntax unified
 733              	.LBE72:
 734              	.LBB73:
 735              		.loc 1 325 21 is_stmt 0 view .LVU275
 736              		.syntax unified
 737              	@ 325 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c" 1
 738 021a 03F30703 		ssat r3, #8, r3
 739              	@ 0 "" 2
 740              		.thumb
 741              		.syntax unified
 742              	.LBE73:
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 743              		.loc 1 323 13 view .LVU276
 744 021e 1654     		strb	r6, [r2, r0]
 324:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 745              		.loc 1 324 5 is_stmt 1 view .LVU277
 746              	.LVL78:
 747              		.loc 1 325 5 view .LVU278
 748              	.LBB74:
 749              		.loc 1 325 21 view .LVU279
 750              		.loc 1 325 21 view .LVU280
 751              		.loc 1 325 21 view .LVU281
 752              	.LBE74:
 753              	.LBB75:
 326:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pOut = (q7_t) (__SSAT(acc2 >> 7U, 8));
 754              		.loc 1 327 21 is_stmt 0 view .LVU282
 755 0220 ED11     		asrs	r5, r5, #7
 756              	.LVL79:
 757              		.loc 1 327 21 view .LVU283
 758              	.LBE75:
 325:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 759              		.loc 1 325 13 view .LVU284
 760 0222 1370     		strb	r3, [r2]
 326:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 761              		.loc 1 326 5 is_stmt 1 view .LVU285
 762              	.LVL80:
 763              		.loc 1 327 5 view .LVU286
 764              	.LBB76:
 765              		.loc 1 327 21 view .LVU287
ARM GAS  /tmp/cc5RRp3L.s 			page 66


 766              		.loc 1 327 21 view .LVU288
 767              	.LBE76:
 768              	.LBB77:
 328:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pOut = (q7_t) (__SSAT(acc3 >> 7U, 8));
 769              		.loc 1 329 21 is_stmt 0 view .LVU289
 770 0224 FF11     		asrs	r7, r7, #7
 771              	.LVL81:
 772              		.loc 1 329 21 view .LVU290
 773 0226 079B     		ldr	r3, [sp, #28]
 774              	.LVL82:
 775              		.loc 1 329 21 view .LVU291
 776              	.LBE77:
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 777              		.loc 1 327 13 view .LVU292
 778 0228 0499     		ldr	r1, [sp, #16]
 779 022a D318     		adds	r3, r2, r3
 330:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 331:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 332:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Initialization of inputB pointer */
 333:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pScr2 = py;
 334:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 335:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pScratch1 += 4U;
 780              		.loc 1 335 15 view .LVU293
 781 022c DDF80C90 		ldr	r9, [sp, #12]
 782              	.LBB78:
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 783              		.loc 1 327 21 view .LVU294
 784              		.syntax unified
 785              	@ 327 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c" 1
 786 0230 05F30705 		ssat r5, #8, r5
 787              	@ 0 "" 2
 788              	.LVL83:
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 789              		.loc 1 327 21 is_stmt 1 view .LVU295
 790              		.thumb
 791              		.syntax unified
 792 0234 0193     		str	r3, [sp, #4]
 793              	.LBE78:
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 794              		.loc 1 227 9 is_stmt 0 view .LVU296
 795 0236 029B     		ldr	r3, [sp, #8]
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 796              		.loc 1 327 13 view .LVU297
 797 0238 5554     		strb	r5, [r2, r1]
 328:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pOut = (q7_t) (__SSAT(acc3 >> 7U, 8));
 798              		.loc 1 328 5 is_stmt 1 view .LVU298
 799              	.LVL84:
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 800              		.loc 1 329 5 view .LVU299
 801              	.LBB79:
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 802              		.loc 1 329 21 view .LVU300
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 803              		.loc 1 329 21 view .LVU301
 804              	.LBE79:
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
ARM GAS  /tmp/cc5RRp3L.s 			page 67


 805              		.loc 1 227 9 is_stmt 0 view .LVU302
 806 023a 013B     		subs	r3, r3, #1
 807              	.LVL85:
 808              	.LBB80:
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 809              		.loc 1 329 21 view .LVU303
 810              		.syntax unified
 811              	@ 329 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c" 1
 812 023c 07F30707 		ssat r7, #8, r7
 813              	@ 0 "" 2
 814              	.LVL86:
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 815              		.loc 1 329 21 is_stmt 1 view .LVU304
 816              		.thumb
 817              		.syntax unified
 818              	.LBE80:
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 819              		.loc 1 227 9 is_stmt 0 view .LVU305
 820 0240 0293     		str	r3, [sp, #8]
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 821              		.loc 1 329 13 view .LVU306
 822 0242 02F81170 		strb	r7, [r2, r1, lsl #1]
 330:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 823              		.loc 1 330 5 is_stmt 1 view .LVU307
 824              	.LVL87:
 333:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 825              		.loc 1 333 5 view .LVU308
 826              		.loc 1 335 5 view .LVU309
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 827              		.loc 1 227 9 view .LVU310
 828 0246 7FF47CAF 		bne	.L19
 829 024a DDE91B3A 		ldrd	r3, r10, [sp, #108]
 830 024e 1946     		mov	r1, r3
 831 0250 0F9B     		ldr	r3, [sp, #60]
 832 0252 01EBC302 		add	r2, r1, r3, lsl #3
 833              	.LVL88:
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 834              		.loc 1 227 9 is_stmt 0 view .LVU311
 835 0256 0D99     		ldr	r1, [sp, #52]
 836 0258 1B92     		str	r2, [sp, #108]
 837 025a 079A     		ldr	r2, [sp, #28]
 838 025c 03FB0213 		mla	r3, r3, r2, r1
 839 0260 0D93     		str	r3, [sp, #52]
 840              	.LVL89:
 841              	.L14:
 336:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   }
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 338:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   blkCnt = (srcALen + srcBLen - 1U) & 0x3;
 842              		.loc 1 338 3 is_stmt 1 view .LVU312
 339:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 340:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   /* Calculate correlation for remaining samples of Bigger length sequence */
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   while (blkCnt > 0)
 843              		.loc 1 341 3 view .LVU313
 844              		.loc 1 341 9 view .LVU314
 845 0262 0E9B     		ldr	r3, [sp, #56]
 846 0264 13F00303 		ands	r3, r3, #3
 847              	.LVL90:
ARM GAS  /tmp/cc5RRp3L.s 			page 68


 848              		.loc 1 341 9 is_stmt 0 view .LVU315
 849 0268 3DD0     		beq	.L1
 342:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 343:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Initialze temporary scratch pointer as scratch1 */
 344:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pScr1 = pScratch1;
 345:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Clear Accumlators */
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc0 = 0;
 348:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 349:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     tapCnt = (srcBLen) >> 1U;
 850              		.loc 1 349 12 view .LVU316
 851 026a 0C9A     		ldr	r2, [sp, #48]
 852 026c 0133     		adds	r3, r3, #1
 853              	.LVL91:
 854              		.loc 1 349 12 view .LVU317
 855 026e 1B99     		ldr	r1, [sp, #108]
 856 0270 0AF1020C 		add	ip, r10, #2
 857 0274 5708     		lsrs	r7, r2, #1
 858 0276 02F00104 		and	r4, r2, #1
 859 027a 8D1C     		adds	r5, r1, #2
 860 027c 01EB4308 		add	r8, r1, r3, lsl #1
 861 0280 0AEB870B 		add	fp, r10, r7, lsl #2
 862 0284 4FEA8709 		lsl	r9, r7, #2
 863 0288 5E46     		mov	r6, fp
 864 028a DDF834B0 		ldr	fp, [sp, #52]
 865 028e A9F10209 		sub	r9, r9, #2
 866              	.LVL92:
 867              	.L24:
 868              		.loc 1 349 12 view .LVU318
 869 0292 A5F1020E 		sub	lr, r5, #2
 870              	.LVL93:
 344:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 871              		.loc 1 344 5 is_stmt 1 view .LVU319
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 872              		.loc 1 347 5 view .LVU320
 873              		.loc 1 349 5 view .LVU321
 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     while (tapCnt > 0U)
 874              		.loc 1 351 5 view .LVU322
 875              		.loc 1 351 11 view .LVU323
 876 0296 002F     		cmp	r7, #0
 877 0298 42D0     		beq	.L29
 878              		.loc 1 351 11 is_stmt 0 view .LVU324
 879 029a 0023     		movs	r3, #0
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 880              		.loc 1 347 10 view .LVU325
 881 029c 0194     		str	r4, [sp, #4]
 882 029e 1A46     		mov	r2, r3
 883              	.LVL94:
 884              	.L22:
 352:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc0 += (*pScr1++ * *pScr2++);
 885              		.loc 1 353 7 is_stmt 1 view .LVU326
 886              		.loc 1 353 12 is_stmt 0 view .LVU327
 887 02a0 3EF82310 		ldrh	r1, [lr, r3, lsl #2]
 888 02a4 3AF82340 		ldrh	r4, [r10, r3, lsl #2]
 354:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc0 += (*pScr1++ * *pScr2++);
ARM GAS  /tmp/cc5RRp3L.s 			page 69


 889              		.loc 1 354 12 view .LVU328
 890 02a8 35F82300 		ldrh	r0, [r5, r3, lsl #2]
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc0 += (*pScr1++ * *pScr2++);
 891              		.loc 1 353 12 view .LVU329
 892 02ac 11FB0422 		smlabb	r2, r1, r4, r2
 893              	.LVL95:
 894              		.loc 1 354 7 is_stmt 1 view .LVU330
 895              		.loc 1 354 12 is_stmt 0 view .LVU331
 896 02b0 3CF82310 		ldrh	r1, [ip, r3, lsl #2]
 897 02b4 0133     		adds	r3, r3, #1
 898              	.LVL96:
 899              		.loc 1 354 12 view .LVU332
 900 02b6 10FB0122 		smlabb	r2, r0, r1, r2
 901              	.LVL97:
 355:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 356:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* Decrement loop counter */
 357:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       tapCnt--;
 902              		.loc 1 357 7 is_stmt 1 view .LVU333
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 903              		.loc 1 351 11 view .LVU334
 904 02ba 9F42     		cmp	r7, r3
 905 02bc F0D1     		bne	.L22
 906 02be 019C     		ldr	r4, [sp, #4]
 907 02c0 09EB050E 		add	lr, r9, r5
 908              	.LVL98:
 354:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 909              		.loc 1 354 33 is_stmt 0 view .LVU335
 910 02c4 3346     		mov	r3, r6
 911              	.LVL99:
 912              	.L21:
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     }
 359:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 360:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     tapCnt = (srcBLen) & 1U;
 913              		.loc 1 360 5 is_stmt 1 view .LVU336
 361:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 362:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* apply same above for remaining samples of smaller length sequence */
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     while (tapCnt > 0U)
 914              		.loc 1 363 5 view .LVU337
 915              		.loc 1 363 11 view .LVU338
 916 02c6 24B1     		cbz	r4, .L23
 364:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 365:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* accumlate the results */
 366:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       acc0 += (*pScr1++ * *pScr2++);
 917              		.loc 1 366 7 view .LVU339
 918              	.LVL100:
 919              		.loc 1 366 12 is_stmt 0 view .LVU340
 920 02c8 BEF80010 		ldrh	r1, [lr]
 921 02cc 1B88     		ldrh	r3, [r3]
 922              	.LVL101:
 923              		.loc 1 366 12 view .LVU341
 924 02ce 11FB0322 		smlabb	r2, r1, r3, r2
 925              	.LVL102:
 367:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 368:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       /* Decrement loop counter */
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****       tapCnt--;
 926              		.loc 1 369 7 is_stmt 1 view .LVU342
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
ARM GAS  /tmp/cc5RRp3L.s 			page 70


 927              		.loc 1 363 11 view .LVU343
 928              	.L23:
 370:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     }
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 372:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     blkCnt--;
 929              		.loc 1 372 5 view .LVU344
 373:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 374:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Store the result in the accumulator in the destination buffer. */
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     *pOut = (q7_t) (__SSAT(acc0 >> 7U, 8));
 930              		.loc 1 375 5 view .LVU345
 931              	.LBB81:
 932              		.loc 1 375 21 view .LVU346
 933              		.loc 1 375 21 view .LVU347
 934 02d2 0235     		adds	r5, r5, #2
 935              	.LVL103:
 936              		.loc 1 375 21 is_stmt 0 view .LVU348
 937              	.LBE81:
 376:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 938              		.loc 1 376 10 view .LVU349
 939 02d4 049B     		ldr	r3, [sp, #16]
 940              	.LBB82:
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 941              		.loc 1 375 21 view .LVU350
 942 02d6 D211     		asrs	r2, r2, #7
 943              	.LVL104:
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 944              		.loc 1 375 21 view .LVU351
 945              	.LBE82:
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 946              		.loc 1 341 9 view .LVU352
 947 02d8 A845     		cmp	r8, r5
 948              	.LBB83:
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 949              		.loc 1 375 21 view .LVU353
 950              		.syntax unified
 951              	@ 375 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c" 1
 952 02da 02F30702 		ssat r2, #8, r2
 953              	@ 0 "" 2
 954              	.LVL105:
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 955              		.loc 1 375 21 is_stmt 1 view .LVU354
 956              		.thumb
 957              		.syntax unified
 958              	.LBE83:
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pOut += inc;
 959              		.loc 1 375 13 is_stmt 0 view .LVU355
 960 02de 8BF80020 		strb	r2, [fp]
 961              		.loc 1 376 5 is_stmt 1 view .LVU356
 962              		.loc 1 376 10 is_stmt 0 view .LVU357
 963 02e2 9B44     		add	fp, fp, r3
 964              	.LVL106:
 377:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 378:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     /* Initialization of inputB pointer */
 379:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pScr2 = py;
 965              		.loc 1 379 5 is_stmt 1 view .LVU358
 380:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 381:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     pScratch1 += 1U;
ARM GAS  /tmp/cc5RRp3L.s 			page 71


 966              		.loc 1 381 5 view .LVU359
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 967              		.loc 1 341 9 view .LVU360
 968 02e4 D5D1     		bne	.L24
 969              	.LVL107:
 970              	.L1:
 382:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   }
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 384:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** }
 971              		.loc 1 384 1 is_stmt 0 view .LVU361
 972 02e6 11B0     		add	sp, sp, #68
 973              	.LCFI2:
 974              		.cfi_remember_state
 975              		.cfi_def_cfa_offset 36
 976              		@ sp needed
 977 02e8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 978              	.LVL108:
 979              	.L27:
 980              	.LCFI3:
 981              		.cfi_restore_state
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 982              		.loc 1 236 10 view .LVU362
 983 02ec 059E     		ldr	r6, [sp, #20]
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 984              		.loc 1 246 11 view .LVU363
 985 02ee 1C99     		ldr	r1, [sp, #112]
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 986              		.loc 1 236 10 view .LVU364
 987 02f0 3746     		mov	r7, r6
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc3 = 0;
 988              		.loc 1 235 10 view .LVU365
 989 02f2 3546     		mov	r5, r6
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc2 = 0;
 990              		.loc 1 234 10 view .LVU366
 991 02f4 3346     		mov	r3, r6
 992              	.LVL109:
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     acc2 = 0;
 993              		.loc 1 234 10 view .LVU367
 994 02f6 6DE7     		b	.L15
 995              	.LVL110:
 996              	.L2:
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 997              		.loc 1 116 5 is_stmt 1 view .LVU368
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 998              		.loc 1 119 5 view .LVU369
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     srcBLen = srcALen;
 999              		.loc 1 122 5 view .LVU370
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     srcALen = j;
 1000              		.loc 1 123 5 view .LVU371
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 1001              		.loc 1 124 5 view .LVU372
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 1002              		.loc 1 128 5 view .LVU373
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 1003              		.loc 1 128 17 is_stmt 0 view .LVU374
 1004 02f8 0C9C     		ldr	r4, [sp, #48]
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 72


 1005              		.loc 1 116 10 view .LVU375
 1006 02fa 1646     		mov	r6, r2
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 1007              		.loc 1 119 10 view .LVU376
 1008 02fc 0246     		mov	r2, r0
 1009              	.LVL111:
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   }
 1010              		.loc 1 131 9 view .LVU377
 1011 02fe 4FF0FF30 		mov	r0, #-1
 1012              	.LVL112:
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 1013              		.loc 1 128 17 view .LVU378
 1014 0302 A31E     		subs	r3, r4, #2
 1015              	.LVL113:
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 1016              		.loc 1 128 10 view .LVU379
 1017 0304 2746     		mov	r7, r4
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   }
 1018              		.loc 1 131 9 view .LVU380
 1019 0306 0490     		str	r0, [sp, #16]
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 1020              		.loc 1 128 17 view .LVU381
 1021 0308 0B44     		add	r3, r3, r1
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 1022              		.loc 1 128 10 view .LVU382
 1023 030a 1A98     		ldr	r0, [sp, #104]
 1024 030c C318     		adds	r3, r0, r3
 1025 030e CDE90C13 		strd	r1, r3, [sp, #48]
 1026              	.LVL114:
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
 1027              		.loc 1 136 3 is_stmt 1 view .LVU383
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 1028              		.loc 1 140 3 view .LVU384
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 1029              		.loc 1 140 9 view .LVU385
 1030 0312 0C9B     		ldr	r3, [sp, #48]
 1031              	.LVL115:
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 1032              		.loc 1 140 9 is_stmt 0 view .LVU386
 1033 0314 9808     		lsrs	r0, r3, #2
 1034              	.LVL116:
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 1035              		.loc 1 140 9 view .LVU387
 1036 0316 0590     		str	r0, [sp, #20]
 1037 0318 7FF488AE 		bne	.L52
 1038              	.LVL117:
 1039              	.L26:
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****   {
 1040              		.loc 1 140 9 view .LVU388
 1041 031c 5346     		mov	r3, r10
 1042 031e A3E6     		b	.L4
 1043              	.LVL118:
 1044              	.L29:
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c ****     {
 1045              		.loc 1 351 11 view .LVU389
 1046 0320 5346     		mov	r3, r10
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c **** 
ARM GAS  /tmp/cc5RRp3L.s 			page 73


 1047              		.loc 1 347 10 view .LVU390
 1048 0322 3A46     		mov	r2, r7
 1049 0324 CFE7     		b	.L21
 1050              	.L54:
 1051 0326 00BF     		.align	2
 1052              	.L53:
 1053 0328 0000FFFF 		.word	-65536
 1054              		.cfi_endproc
 1055              	.LFE145:
 1057              		.text
 1058              	.Letext0:
 1059              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1060              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1061              		.file 6 "/usr/include/newlib/sys/_types.h"
 1062              		.file 7 "/usr/include/newlib/sys/reent.h"
 1063              		.file 8 "/usr/include/newlib/sys/lock.h"
 1064              		.file 9 "/usr/include/newlib/math.h"
ARM GAS  /tmp/cc5RRp3L.s 			page 74


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_correlate_opt_q7.c
     /tmp/cc5RRp3L.s:17     .text.arm_correlate_opt_q7:0000000000000000 $t
     /tmp/cc5RRp3L.s:26     .text.arm_correlate_opt_q7:0000000000000000 arm_correlate_opt_q7
     /tmp/cc5RRp3L.s:1053   .text.arm_correlate_opt_q7:0000000000000328 $d

UNDEFINED SYMBOLS
arm_fill_q15
