###################################################################
# Correlator System Configuration
###################################################################
# $Id: lab-carma15-2pol.ini,v 1.3 2014/03/01 00:52:00 krauch Exp $
###################################################################
# CARMA board 15-antenna 4GHz correlator
###################################################################

[CARMA]
"hardware"="CARMA"
"dataPortOffset"="10"
"monitorPortOffset"="20"
"vanVleckMode"="0"

[CARMA\Time]
"timeReferenceRate"="1"
"fastDataRate"="64"
"phaseSwitchRate"="1024"
"phaseSwitchIntegrationTime"="950e-6"
"phaseSwitchSettlingTime"="21e-6"
"referenceFrequency"="31.25e6"
"numberOfPhaseSwitchesIntegrated"="512"

[CARMA\Band]
"numberOfBands"="8"

[CARMA\Band\Number]
"0"="1"
"1"="2"
"2"="3"
"3"="4"
"4"="5"
"5"="6"
"6"="7"
"7"="8"

[CARMA\Band\Server]
# Band servers
"0"="labslcor1.correlator.pvt 19001"
"1"="labslcor2.correlator.pvt 19002"
"2"="labslcor3.correlator.pvt 19003"
"3"="labslcor4.correlator.pvt 19004"
"4"="labslcor5.correlator.pvt 19005"
"5"="labslcor6.correlator.pvt 19006"
"6"="labslcor7.correlator.pvt 19007"
"7"="labslcor8.correlator.pvt 19008"

# Downconverter setup (for lobe rotation correction)
[CARMA\Band\DownconverterFrequency]
"0"="2.0e9"
"1"="2.5e9"
"2"="3.0e9"
"3"="3.5e9"
"4"="4.0e9"
"5"="4.5e9"
"6"="5.0e9"
"7"="5.5e9"

[CARMA\Band\BlockDownconverterEnabled]
"default"="false"

[CARMA\Band\DownconverterSideband]
"default"="lsb"

[CARMA\Board]
"numberOfBoards"="15"

# Physical slot numbers of the boards in each band.
[CARMA\Board\Slot]
"0"="2"
"1"="3"
"2"="4"
"3"="5"
"4"="6"
"5"="7"
"6"="8"
"7"="9"
"8"="10"
"9"="11"
"10"="12"
"11"="14"
"12"="15"
"13"="16"
"14"="17"

[CARMA\Board\Type]
"default"="digitizer"
"8"="correlator"
"9"="correlator"
"10"="correlator"
"11"="correlator"
"12"="correlator"
"13"="correlator"
"14"="correlator"

# Bandwidth-independent FPGA settings.
# Bandwidth-specific sections/values can be given.
[CARMA\Board\FPGA]
"numberOfFpgaConfigurations"="18"
"numberOfAutoLags"="385"
"numberOfCrossLags"="768"
"path"="/home/control/correlator/bitfiles-2pol"
#"path"="/home/krauch/astro/correlator/control/db/bitfiles.test"

# FPGA configuration number used on each board.
# This is specified for *odd-numbered* bands in *SINGLEPOL* mode.
#
# See CorrelatorConfiguration::setSingleBoard() documentation for important
# information on how to order FPGA configurations for CARMA23/FULLPOL modes!
# For example, keep Dig CF1,CF2,CF3,CF4 sequential below!
[CARMA\Board\FPGA\Configuration]
"0"="10"
"1"="10"
"2"="10"
"3"="10"
"4"="10"
"5"="10"
"6"="10"
"7"="10"
"8"="5"
"9"="4"
"10"="4"
"11"="5"
"12"="4"
"13"="5"
"14"="6"

# FPGA operating mode (REG_CORL_MODE) used on each board.
[CARMA\Board\FPGA\CorlMode]
"default"="0"
"8"="4"
"11"="4"
"13"="4"

# FPGA front panel delay offset for each board,
# encoded one byte per FPGA: 0x{#0}{#1}{#2}{#3}.
# !!!! Minor 5 value one larger than minor 4...
[CARMA\Board\FPGA\PanelDelay]
"default"="0x00000000"
"13"="0x12001200"

# ---------------------
# FPGA Configuration #0.
# (digitizer CF 1 [1POL])
# ---------------------
[CARMA\Board\FPGA\0]
"board"="digitizer"
"numberOfCorrelations"="3"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\0\CorrelationMap\Type]
"default"="auto"
"1"="cross"
[CARMA\Board\FPGA\0\CorrelationMap\Inputs]
"0"="0"
"1"="0 1"
"2"="1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\0\LagsParameters]


# ---------------------
# FPGA Configuration #1.
# (digitizer CF 2 [1POL])
# ---------------------
[CARMA\Board\FPGA\1]
"board"="digitizer"
"numberOfCorrelations"="3"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\1\CorrelationMap\Type]
"default"="auto"
"1"="cross"
[CARMA\Board\FPGA\1\CorrelationMap\Inputs]
"0"="0"
"1"="0 1"
"2"="1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\1\LagsParameters]


# ---------------------
# FPGA Configuration #2.
# (digitizer CF 3 [2POL])
# ---------------------
[CARMA\Board\FPGA\2]
"board"="digitizer"
"numberOfCorrelations"="5"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\2\CorrelationMap\Type]
"default"="auto"
"2"="cross"
"3"="cross"
"4"="cross"
[CARMA\Board\FPGA\2\CorrelationMap\Inputs]
"0"="0"
"1"="1"
"2"="0 16"
"3"="0 17"
"4"="0 1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\2\LagsParameters]


# ---------------------
# FPGA Configuration #3.
# (digitizer CF 4 [2POL])
# ---------------------
[CARMA\Board\FPGA\3]
"board"="digitizer"
"numberOfCorrelations"="5"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\3\CorrelationMap\Type]
"default"="auto"
"2"="cross"
"3"="cross"
"4"="cross"
[CARMA\Board\FPGA\3\CorrelationMap\Inputs]
"0"="0"
"1"="1"
"2"="17 0"
"3"="17 1"
"4"="0 1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\3\LagsParameters]


# ---------------------
# FPGA Configuration #4
# (correlator CF 1 [1POL], corl_mode 0)
# ---------------------
[CARMA\Board\FPGA\4]
"board"="correlator"
"numberOfCorrelations"="16"

[CARMA\Board\FPGA\4\CorrelationMap\Type]
"default"="cross"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\4\CorrelationMap\Inputs]
"0"="0 4"
"1"="2 4"
"2"="0 6"
"3"="2 6"
"4"="8 4"
"5"="10 4"
"6"="8 6"
"7"="10 6"
"8"="0 12"
"9"="2 12"
"10"="0 14"
"11"="2 14"
"12"="8 12"
"13"="10 12"
"14"="8 14"
"15"="10 14"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\4\LagsParameters]


# ---------------------
# FPGA Configuration #5
# (correlator CF 1 [1POL], corl_mode 4)
# ---------------------
[CARMA\Board\FPGA\5]
"board"="correlator"
"numberOfCorrelations"="16"

[CARMA\Board\FPGA\5\CorrelationMap\Type]
"default"="cross"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\5\CorrelationMap\Inputs]
"0"="0 8"
"1"="2 8"
"2"="0 10"
"3"="2 10"
"4"="0 4"
"5"="2 4"
"6"="8 4"
"7"="10 4"
"8"="0 12"
"9"="2 12"
"10"="0 14"
"11"="2 14"
"12"="8 12"
"13"="10 12"
"14"="8 14"
"15"="10 14"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\5\LagsParameters]


# ---------------------
# FPGA Configuration #6
# (correlator CF 2 [1POL])
# ---------------------
[CARMA\Board\FPGA\6]
"board"="correlator"
"numberOfCorrelations"="2"

[CARMA\Board\FPGA\6\CorrelationMap\Type]
"default"="cross"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\6\CorrelationMap\Inputs]
"0"="0 4"
"1"="2 4"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\6\LagsParameters]


# ---------------------
# FPGA Configuration #7
# (correlator CF 3 [2POL], corl_mode 0)
# ---------------------
[CARMA\Board\FPGA\7]
"board"="correlator"
"numberOfCorrelations"="32"

[CARMA\Board\FPGA\7\CorrelationMap\Type]
"default"="cross"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\7\CorrelationMap\Inputs]
"0"="0 4"
"1"="0 5"
"2"="2 4"
"3"="2 5"
"4"="0 6"
"5"="0 7"
"6"="2 6"
"7"="2 7"
"8"="8 4"
"9"="8 5"
"10"="10 4"
"11"="10 5"
"12"="8 6"
"13"="8 7"
"14"="10 6"
"15"="10 7"
"16"="0 12"
"17"="0 13"
"18"="2 12"
"19"="2 13"
"20"="0 14"
"21"="0 15"
"22"="2 14"
"23"="2 15"
"24"="8 12"
"25"="8 13"
"26"="10 12"
"27"="10 13"
"28"="8 14"
"29"="8 15"
"30"="10 14"
"31"="10 15"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\7\LagsParameters]


# ---------------------
# FPGA Configuration #8
# (correlator CF 3 [2POL], corl_mode 4)
# ---------------------
[CARMA\Board\FPGA\8]
"board"="correlator"
"numberOfCorrelations"="32"

[CARMA\Board\FPGA\8\CorrelationMap\Type]
"default"="cross"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\8\CorrelationMap\Inputs]
"0"="0 8"
"1"="0 9"
"2"="2 8"
"3"="2 9"
"4"="0 10"
"5"="0 11"
"6"="2 10"
"7"="2 11"
"8"="0 4"
"9"="0 5"
"10"="2 4"
"11"="2 5"
"12"="8 4"
"13"="8 5"
"14"="10 4"
"15"="10 5"
"16"="0 12"
"17"="0 13"
"18"="2 12"
"19"="2 13"
"20"="0 14"
"21"="0 15"
"22"="2 14"
"23"="2 15"
"24"="8 12"
"25"="8 13"
"26"="10 12"
"27"="10 13"
"28"="8 14"
"29"="8 15"
"30"="10 14"
"31"="10 15"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\8\LagsParameters]


# ---------------------
# FPGA Configuration #9
# (correlator CF 4 [2POL])
# ---------------------
[CARMA\Board\FPGA\9]
"board"="correlator"
"numberOfCorrelations"="4"

[CARMA\Board\FPGA\9\CorrelationMap\Type]
"default"="cross"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\9\CorrelationMap\Inputs]
"0"="0 4"
"1"="0 5"
"2"="2 4"
"3"="2 5"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\9\LagsParameters]


# ---------------------
# FPGA Configuration #10.
# (130K digitizer CF 1 [1POL])
# ---------------------
[CARMA\Board\FPGA\10]
"board"="digitizer"
"numberOfCorrelations"="3"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\10\CorrelationMap\Type]
"default"="auto"
"1"="cross"
[CARMA\Board\FPGA\10\CorrelationMap\Inputs]
"0"="0"
"1"="0 1"
"2"="1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\10\LagsParameters]


# ---------------------
# FPGA Configuration #11.
# (130K digitizer CF 2 [1POL])
# ---------------------
[CARMA\Board\FPGA\11]
"board"="digitizer"
"numberOfCorrelations"="3"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\11\CorrelationMap\Type]
"default"="auto"
"1"="cross"
[CARMA\Board\FPGA\11\CorrelationMap\Inputs]
"0"="0"
"1"="0 1"
"2"="1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\11\LagsParameters]


# ---------------------
# FPGA Configuration #12.
# (130K digitizer CF 3 [2POL])
# ---------------------
[CARMA\Board\FPGA\12]
"board"="digitizer"
"numberOfCorrelations"="5"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\12\CorrelationMap\Type]
"default"="auto"
"2"="cross"
"3"="cross"
"4"="cross"
[CARMA\Board\FPGA\12\CorrelationMap\Inputs]
"0"="0"
"1"="1"
"2"="0 16"
"3"="0 17"
"4"="0 1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\12\LagsParameters]


# ---------------------
# FPGA Configuration #13.
# (130K digitizer CF 4 [2POL])
# ---------------------
[CARMA\Board\FPGA\13]
"board"="digitizer"
"numberOfCorrelations"="5"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\13\CorrelationMap\Type]
"default"="auto"
"2"="cross"
"3"="cross"
"4"="cross"
[CARMA\Board\FPGA\13\CorrelationMap\Inputs]
"0"="0"
"1"="1"
"2"="17 0"
"3"="17 1"
"4"="0 1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\13\LagsParameters]


# ---------------------
# FPGA Configuration #14
# (digitizer test CF E)
# ---------------------
[CARMA\Board\FPGA\14]
"board"="digitizer"
"numberOfCorrelations"="16"

[CARMA\Board\FPGA\14\CorrelationMap\Type]
"default"="cross"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\14\CorrelationMap\Inputs]
"0"="0 0"
"1"="1 0"
"2"="0 1"
"3"="1 1"
"4"="0 0"
"5"="1 0"
"6"="0 1"
"7"="1 1"
"8"="0 0"
"9"="1 0"
"10"="0 1"
"11"="1 1"
"12"="0 0"
"13"="1 0"
"14"="0 1"
"15"="1 1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\14\LagsParameters]


# ---------------------
# FPGA Configuration #15
# (digitizer test CF F)
# ---------------------
[CARMA\Board\FPGA\15]
"board"="digitizer"
"numberOfCorrelations"="16"

[CARMA\Board\FPGA\15\CorrelationMap\Type]
"default"="cross"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\15\CorrelationMap\Inputs]
"0"="0 0"
"1"="1 0"
"2"="0 1"
"3"="1 1"
"4"="0 0"
"5"="1 0"
"6"="0 1"
"7"="1 1"
"8"="0 0"
"9"="1 0"
"10"="0 1"
"11"="1 1"
"12"="0 0"
"13"="1 0"
"14"="0 1"
"15"="1 1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\15\LagsParameters]


# ---------------------
# FPGA Configuration #16
# (correlator test CF E)
# ---------------------
[CARMA\Board\FPGA\16]
"board"="correlator"
"numberOfCorrelations"="16"

[CARMA\Board\FPGA\16\CorrelationMap\Type]
"default"="cross"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\16\CorrelationMap\Inputs]
"0"="0 0"
"1"="1 0"
"2"="0 1"
"3"="1 1"
"4"="0 0"
"5"="1 0"
"6"="0 1"
"7"="1 1"
"8"="0 0"
"9"="1 0"
"10"="0 1"
"11"="1 1"
"12"="0 0"
"13"="1 0"
"14"="0 1"
"15"="1 1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\16\LagsParameters]


# ---------------------
# FPGA Configuration #17
# (correlator test CF F)
# ---------------------
[CARMA\Board\FPGA\17]
"board"="correlator"
"numberOfCorrelations"="16"

[CARMA\Board\FPGA\17\CorrelationMap\Type]
"default"="cross"

# Correlations (in terms of LVDS inputs)
# NOTE: these MUST be listed in order of ascending FPGA start address!
[CARMA\Board\FPGA\17\CorrelationMap\Inputs]
"0"="0 0"
"1"="1 0"
"2"="0 1"
"3"="1 1"
"4"="0 0"
"5"="1 0"
"6"="0 1"
"7"="1 1"
"8"="0 0"
"9"="1 0"
"10"="0 1"
"11"="1 1"
"12"="0 0"
"13"="1 0"
"14"="0 1"
"15"="1 1"

# Not needed for CARMA boards.
[CARMA\Board\FPGA\17\LagsParameters]


[CARMA\Antenna]
# The number of inputs is twice the number of digitizer boards
# The number of antennas can be equal or less than this.
"numberOfAntennas"="32"
"lobeResidualFrequency"="0.0"
"lobeTrackUSB"="false"
"path"="/opt/rt/etc/cobra"
"walshFilename"="carma_phase_states_32.txt"
"walshPeriod90"="32"
"walshPeriod180"="32"
#
# Walsh hardware demodulation (180-degree states) and 
# Walsh nesting can be used in three different combinations:
#
# - No nesting, no hardware demodulation (eg. 160pps system)
# - No nesting, hardware demodulation (eg. 160pps system)
# - Nesting, and hardware demodulation (eg. 1024pps system)
#
"walshNestingEnabled"="1"
"walshHardwareDemodulationEnabled"="1"
"walshPostprocess"="0"

[CARMA\Antenna\Number]
"0"="1"
"1"="2"
"2"="3"
"3"="4"
"4"="5"
"5"="6"
"6"="7"
"7"="8"
"8"="9"
"9"="10"
"10"="11"
"11"="12"
"12"="13"
"13"="14"
"14"="15"
"15"="98"
"16"="16"
"17"="17"
"18"="18"
"19"="19"
"20"="20"
"21"="21"
"22"="22"
"23"="23"
"24"="24"
"25"="25"
"26"="26"
"27"="27"
"28"="28"
"29"="29"
"30"="30"
"31"="99"
[CARMA\Antenna\Walsh]
"0"="0"
"1"="1"
"2"="2"
"3"="3"
#"3"="31"
"4"="4"
"5"="5"
"6"="5"
"7"="5"
"8"="0"
"9"="1"
"10"="2"
"11"="3"
#"11"="31"
"12"="4"
"13"="5"
"14"="5"
"15"="31"
"16"="2"
"17"="3"
"18"="0"
"19"="1"
"20"="5"
"21"="5"
"22"="4"
"23"="5"
"24"="2"
"25"="3"
"26"="0"
"27"="1"
"28"="5"
"29"="31"
"30"="4"
"31"="5"

# There are 26 LVDS cables, each with (up to) 4 buses per cable.
# There are four LVDS connectors per board, so there are up
# to 16 buses per board. For single-polarization modes, half are unused.
#
[CARMA\Bus]
"numberOfBuses"="104"
"numberOfBusesPerBoard"="16"

[CARMA\Bus\Source]
# Dig 1.0 - 1.2
"0"="0"
"1"="1"
"2"="2"
"3"="3"
"4"="4"
"5"="5"
"6"="6"
"7"="7"
"8"="8"
"9"="9"
"10"="10"
"11"="11"
# Dig 2.0 - 2.2
"12"="16"
"13"="17"
"14"="18"
"15"="19"
"16"="20"
"17"="21"
"18"="22"
"19"="23"
"20"="24"
"21"="25"
"22"="26"
"23"="27"
# Dig 3.0 - 3.2
"24"="32"
"25"="33"
"26"="34"
"27"="34"
"28"="36"
"29"="37"
"30"="38"
"31"="39"
"32"="40"
"33"="41"
"34"="42"
"35"="43"
# Dig 4.0 - 4.2
"36"="48"
"37"="49"
"38"="50"
"39"="51"
"40"="52"
"41"="53"
"42"="54"
"43"="55"
"44"="56"
"45"="57"
"46"="58"
"47"="59"
# Dig 5.0 - 5.2
"48"="64"
"49"="65"
"50"="66"
"51"="67"
"52"="68"
"53"="69"
"54"="70"
"55"="71"
"56"="72"
"57"="73"
"58"="74"
"59"="75"
# Dig 6.0 - 6.2
"60"="80"
"61"="81"
"62"="82"
"63"="83"
"64"="84"
"65"="85"
"66"="86"
"67"="87"
"68"="88"
"69"="89"
"70"="90"
"71"="91"
# Dig 7.0 - 7.3
"72"="96"
"73"="97"
"74"="98"
"75"="99"
"76"="100"
"77"="101"
"78"="102"
"79"="103"
"80"="104"
"81"="105"
"82"="106"
"83"="107"
"84"="108"
"85"="109"
"86"="110"
"87"="111"
# Dig 8.0 - 8.3
"88"="112"
"89"="113"
"90"="114"
"91"="115"
"92"="116"
"93"="117"
"94"="118"
"95"="119"
"96"="120"
"97"="121"
"98"="122"
"99"="123"
"100"="124"
"101"="125"
"102"="126"
"103"="127"

[CARMA\Bus\Destination]
# Cor 1.0  <--  Dig 1.0
"0"="128"
"1"="129"
"2"="130"
"3"="131"
# Cor 2.0  <-- Dig 1.1
"4"="144"
"5"="145"
"6"="146"
"7"="147"
# Cor 3.0  <--  Dig 1.2
"8"="160"
"9"="161"
"10"="162"
"11"="163"
# Cor 1.2  <--  Dig 2.0
"12"="136"
"13"="137"
"14"="138"
"15"="139"
# Cor 2.2  <--  Dig 2.1
"16"="152"
"17"="153"
"18"="154"
"19"="155"
# Cor 3.2  <--  Dig 2.2
"20"="168"
"21"="169"
"22"="170"
"23"="171"
# Cor 1.3  <--  Dig 3.0
"24"="140"
"25"="141"
"26"="142"
"27"="143"
# Cor 4.0  <--  Dig 3.1
"28"="176"
"29"="177"
"30"="178"
"31"="179"
# Cor 5.0  <--  Dig 3.2
"32"="192"
"33"="193"
"34"="194"
"35"="195"
# Cor 2.1  <--  Dig 4.0
"36"="148"
"37"="149"
"38"="150"
"39"="151"
# Cor 4.2  <--  Dig 4.1
"40"="184"
"41"="185"
"42"="186"
"43"="187"
# Cor 5.3  <--  Dig 4.2
"44"="200"
"45"="201"
"46"="202"
"47"="203"
# Cor 2.3  <--  Dig 5.0
"48"="156"
"49"="157"
"50"="158"
"51"="159"
# Cor 4.3  <--  Dig 5.1
"52"="188"
"53"="189"
"54"="190"
"55"="191"
# Cor 6.0  <--  Dig 5.2
"56"="208"
"57"="209"
"58"="210"
"59"="211"
# Cor 3.1  <--  Dig 6.0
"60"="164"
"61"="165"
"62"="166"
"63"="167"
# Cor 5.1  <--  Dig 6.1
"64"="196"
"65"="197"
"66"="198"
"67"="199"
# Cor 6.2  <--  Dig 6.2
"68"="216"
"69"="217"
"70"="218"
"71"="219"
# Cor 3.3  <--  Dig 7.0
"72"="172"
"73"="173"
"74"="174"
"75"="175"
# Cor 5.3  <--  Dig 7.1
"76"="204"
"77"="205"
"78"="206"
"79"="207"
# Cor 6.3  <--  Dig 7.2
"80"="220"
"81"="221"
"82"="222"
"83"="223"
# Cor 7.0  <-- [Dig 7.3]
"84"="224"
"85"="225"
"86"="226"
"87"="227"
# Cor 1.1  <--  Dig 8.0
"88"="132"
"89"="133"
"90"="134"
"91"="135"
# Cor 4.1  <--  Dig 8.1
"92"="180"
"93"="181"
"94"="182"
"95"="183"
# Cor 6.1  <--  Dig 8.2
"96"="212"
"97"="213"
"98"="214"
"99"="215"
# Cor 7.1  <-- [Dig 8.3]
"100"="228"
"101"="229"
"102"="230"
"103"="231"

[CARMA\Bus\Antenna]
# Dig 1.0 - 1.2
"0"="0"
"1"="16"
"2"="1"
"3"="17"
"4"="0"
"5"="16"
"6"="1"
"7"="17"
"8"="0"
"9"="16"
"10"="1"
"11"="17"
# Dig 2.0 - 2.2
"12"="2"
"13"="18"
"14"="3"
"15"="19"
"16"="2"
"17"="18"
"18"="3"
"19"="19"
"20"="2"
"21"="18"
"22"="3"
"23"="19"
# Dig 3.0 - 3.2
"24"="4"
"25"="20"
"26"="5"
"27"="21"
"28"="4"
"29"="20"
"30"="5"
"31"="21"
"32"="4"
"33"="20"
"34"="5"
"35"="21"
# Dig 4.0 - 4.2
"36"="6"
"37"="22"
"38"="7"
"39"="23"
"40"="6"
"41"="22"
"42"="7"
"43"="23"
"44"="6"
"45"="22"
"46"="7"
"47"="23"
# Dig 5.0 - 5.2
"48"="8"
"49"="24"
"50"="9"
"51"="25"
"52"="8"
"53"="24"
"54"="9"
"55"="25"
"56"="8"
"57"="24"
"58"="9"
"59"="25"
# Dig 6.0 - 6.2
"60"="10"
"61"="26"
"62"="11"
"63"="27"
"64"="10"
"65"="26"
"66"="11"
"67"="27"
"68"="10"
"69"="26"
"70"="11"
"71"="27"
# Dig 7.0 - 7.3
"72"="12"
"73"="28"
"74"="13"
"75"="29"
"76"="12"
"77"="28"
"78"="13"
"79"="29"
"80"="12"
"81"="28"
"82"="13"
"83"="29"
"84"="12"
"85"="28"
"86"="13"
"87"="29"
# Dig 8.0 - 8.3
"88"="14"
"89"="30"
"90"="15"
"91"="31"
"92"="14"
"93"="30"
"94"="15"
"95"="31"
"96"="14"
"97"="30"
"98"="15"
"99"="31"
"100"="14"
"101"="30"
"102"="15"
"103"="31"

#------------------------------------------------------------------
# CARMA 500MHz configuration (2-bit samples)
#------------------------------------------------------------------

[CARMA\500MHz]
"bandwidth"="500e6"

[CARMA\500MHz\FPGA]
"numberOfFpgaConfigurations"="18"
"numberOfAutoLags"="97"
"numberOfCrossLags"="192"

# FPGA Configuration #0
[CARMA\500MHz\FPGA\0]
"version"="0x01D21104"
"filename"="carma_v1D21104.bin"

# FPGA Configuration #1
[CARMA\500MHz\FPGA\1]
"version"="0x01D21204"
"filename"="carma_v1D21204.bin"

# FPGA Configuration #2
[CARMA\500MHz\FPGA\2]
"version"="0x01D21304"
"filename"="carma_v1D21304.bin"

# FPGA Configuration #3
[CARMA\500MHz\FPGA\3]
"version"="0x01D21404"
"filename"="carma_v1D21404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\500MHz\FPGA\4]
"version"="0x01C21104"
"filename"="carma_v1C21104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\500MHz\FPGA\5]
"version"="0x01C21104"
"filename"="carma_v1C21104.bin"

# FPGA Configuration #6
[CARMA\500MHz\FPGA\6]
"version"="0x01C21204"
"filename"="carma_v1C21204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\500MHz\FPGA\7]
"version"="0x01C21304"
"filename"="carma_v1C21304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\500MHz\FPGA\8]
"version"="0x01C21304"
"filename"="carma_v1C21304.bin"

# FPGA Configuration #9
[CARMA\500MHz\FPGA\9]
"version"="0x01C21404"
"filename"="carma_v1C21404.bin"

# FPGA Configuration #10
[CARMA\500MHz\FPGA\10]
"version"="0x01D21104"
"filename"="carma_v1D21104_130K.bin"

# FPGA Configuration #11
[CARMA\500MHz\FPGA\11]
"version"="0x01D21204"
"filename"="carma_v1D21204_130K.bin"

# FPGA Configuration #12
[CARMA\500MHz\FPGA\12]
"version"="0x01D21304"
"filename"="carma_v1D21304_130K.bin"

# FPGA Configuration #13
[CARMA\500MHz\FPGA\13]
"version"="0x01D21404"
"filename"="carma_v1D21404_130K.bin"

# FPGA Configuration #14
# (digitizer stress test, bus configuration E)
[CARMA\500MHz\FPGA\14]
"version"="0x01D21E00"
"filename"="carma_v1D21E00.bin"

# FPGA Configuration #15
# (digitizer stress test, bus configuration F)
[CARMA\500MHz\FPGA\15]
"version"="0x01D21F00"
"filename"="carma_v1D21F00.bin"

# FPGA Configuration #16
# (correlator stress test, bus configuration E)
[CARMA\500MHz\FPGA\16]
"version"="0x01C21E00"
"filename"="carma_v1C21E00.bin"

# FPGA Configuration #17
# (correlator stress test, bus configuration F)
[CARMA\500MHz\FPGA\17]
"version"="0x01C21F00"
"filename"="carma_v1C21F00.bin"


#------------------------------------------------------------------
# CARMA 250MHz configuration (2-bit samples)
#------------------------------------------------------------------

[CARMA\250MHz]
"bandwidth"="250e6"

[CARMA\250MHz\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="193"
"numberOfCrossLags"="384"

# FPGA Configuration #0
[CARMA\250MHz\FPGA\0]
"version"="0x01D22104"
"filename"="carma_v1D22104.bin"

# FPGA Configuration #1
[CARMA\250MHz\FPGA\1]
"version"="0x01D22204"
"filename"="carma_v1D22204.bin"

# FPGA Configuration #2
[CARMA\250MHz\FPGA\2]
"version"="0x01D22304"
"filename"="carma_v1D22304.bin"

# FPGA Configuration #3
[CARMA\250MHz\FPGA\3]
"version"="0x01D22404"
"filename"="carma_v1D22404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\250MHz\FPGA\4]
"version"="0x01C22104"
"filename"="carma_v1C22104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\250MHz\FPGA\5]
"version"="0x01C22104"
"filename"="carma_v1C22104.bin"

# FPGA Configuration #6
[CARMA\250MHz\FPGA\6]
"version"="0x01C22204"
"filename"="carma_v1C22204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\250MHz\FPGA\7]
"version"="0x01C22304"
"filename"="carma_v1C22304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\250MHz\FPGA\8]
"version"="0x01C22304"
"filename"="carma_v1C22304.bin"

# FPGA Configuration #9
[CARMA\250MHz\FPGA\9]
"version"="0x01C22404"
"filename"="carma_v1C22404.bin"

# FPGA Configuration #10
[CARMA\250MHz\FPGA\10]
"version"="0x01D22104"
"filename"="carma_v1D22104_130K.bin"

# FPGA Configuration #11
[CARMA\250MHz\FPGA\11]
"version"="0x01D22204"
"filename"="carma_v1D22204_130K.bin"

# FPGA Configuration #12
[CARMA\250MHz\FPGA\12]
"version"="0x01D22304"
"filename"="carma_v1D22304_130K.bin"

# FPGA Configuration #13
[CARMA\250MHz\FPGA\13]
"version"="0x01D22404"
"filename"="carma_v1D22404_130K.bin"


#------------------------------------------------------------------
# CARMA 125MHz configuration (2-bit samples)
#------------------------------------------------------------------

[CARMA\125MHz]
"bandwidth"="125e6"

[CARMA\125MHz\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="321"
"numberOfCrossLags"="640"

# FPGA Configuration #0
[CARMA\125MHz\FPGA\0]
"version"="0x01D23104"
"filename"="carma_v1D23104.bin"

# FPGA Configuration #1
[CARMA\125MHz\FPGA\1]
"version"="0x01D23204"
"filename"="carma_v1D23204.bin"

# FPGA Configuration #2
[CARMA\125MHz\FPGA\2]
"version"="0x01D23304"
"filename"="carma_v1D23304.bin"

# FPGA Configuration #3
[CARMA\125MHz\FPGA\3]
"version"="0x01D23404"
"filename"="carma_v1D23404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\125MHz\FPGA\4]
"version"="0x01C23104"
"filename"="carma_v1C23104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\125MHz\FPGA\5]
"version"="0x01C23104"
"filename"="carma_v1C23104.bin"

# FPGA Configuration #6
[CARMA\125MHz\FPGA\6]
"version"="0x01C23204"
"filename"="carma_v1C23204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\125MHz\FPGA\7]
"version"="0x01C23304"
"filename"="carma_v1C23304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\125MHz\FPGA\8]
"version"="0x01C23304"
"filename"="carma_v1C23304.bin"

# FPGA Configuration #9
[CARMA\125MHz\FPGA\9]
"version"="0x01C23404"
"filename"="carma_v1C23404.bin"

# FPGA Configuration #10
[CARMA\125MHz\FPGA\10]
"version"="0x01D23104"
"filename"="carma_v1D23104_130K.bin"

# FPGA Configuration #11
[CARMA\125MHz\FPGA\11]
"version"="0x01D23204"
"filename"="carma_v1D23204_130K.bin"

# FPGA Configuration #12
[CARMA\125MHz\FPGA\12]
"version"="0x01D23304"
"filename"="carma_v1D23304_130K.bin"

# FPGA Configuration #13
[CARMA\125MHz\FPGA\13]
"version"="0x01D23404"
"filename"="carma_v1D23404_130K.bin"


#------------------------------------------------------------------
# CARMA 62MHz configuration (2-bit samples)
#------------------------------------------------------------------

[CARMA\62MHz]
"bandwidth"="62.5e6"

[CARMA\62MHz\FPGA]
"numberOfFpgaConfigurations"="14"

# FPGA Configuration #0
[CARMA\62MHz\FPGA\0]
"version"="0x01D24104"
"filename"="carma_v1D24104.bin"

# FPGA Configuration #1
[CARMA\62MHz\FPGA\1]
"version"="0x01D24204"
"filename"="carma_v1D24204.bin"

# FPGA Configuration #2
[CARMA\62MHz\FPGA\2]
"version"="0x01D24304"
"filename"="carma_v1D24304.bin"

# FPGA Configuration #3
[CARMA\62MHz\FPGA\3]
"version"="0x01D24404"
"filename"="carma_v1D24404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\62MHz\FPGA\4]
"version"="0x01C24104"
"filename"="carma_v1C24104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\62MHz\FPGA\5]
"version"="0x01C24104"
"filename"="carma_v1C24104.bin"

# FPGA Configuration #6
[CARMA\62MHz\FPGA\6]
"version"="0x01C24204"
"filename"="carma_v1C24204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\62MHz\FPGA\7]
"version"="0x01C24304"
"filename"="carma_v1C24304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\62MHz\FPGA\8]
"version"="0x01C24304"
"filename"="carma_v1C24304.bin"

# FPGA Configuration #9
[CARMA\62MHz\FPGA\9]
"version"="0x01C24404"
"filename"="carma_v1C24404.bin"

# FPGA Configuration #10
[CARMA\62MHz\FPGA\10]
"version"="0x01D24104"
"filename"="carma_v1D24104_130K.bin"

# FPGA Configuration #11
[CARMA\62MHz\FPGA\11]
"version"="0x01D24204"
"filename"="carma_v1D24204_130K.bin"

# FPGA Configuration #12
[CARMA\62MHz\FPGA\12]
"version"="0x01D24304"
"filename"="carma_v1D24304_130K.bin"

# FPGA Configuration #13
[CARMA\62MHz\FPGA\13]
"version"="0x01D24404"
"filename"="carma_v1D24404_130K.bin"


#------------------------------------------------------------------
# CARMA 31MHz configuration (2-bit samples)
#------------------------------------------------------------------

[CARMA\31MHz]
"bandwidth"="31.25e6"

[CARMA\31MHz\FPGA]
"numberOfFpgaConfigurations"="14"

# FPGA Configuration #0
[CARMA\31MHz\FPGA\0]
"version"="0x01D25104"
"filename"="carma_v1D25104.bin"

# FPGA Configuration #1
[CARMA\31MHz\FPGA\1]
"version"="0x01D25204"
"filename"="carma_v1D25204.bin"

# FPGA Configuration #2
[CARMA\31MHz\FPGA\2]
"version"="0x01D25304"
"filename"="carma_v1D25304.bin"

# FPGA Configuration #3
[CARMA\31MHz\FPGA\3]
"version"="0x01D25404"
"filename"="carma_v1D25404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\31MHz\FPGA\4]
"version"="0x01C25104"
"filename"="carma_v1C25104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\31MHz\FPGA\5]
"version"="0x01C25104"
"filename"="carma_v1C25104.bin"

# FPGA Configuration #6
[CARMA\31MHz\FPGA\6]
"version"="0x01C25204"
"filename"="carma_v1C25204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\31MHz\FPGA\7]
"version"="0x01C25304"
"filename"="carma_v1C25304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\31MHz\FPGA\8]
"version"="0x01C25304"
"filename"="carma_v1C25304.bin"

# FPGA Configuration #9
[CARMA\31MHz\FPGA\9]
"version"="0x01C25404"
"filename"="carma_v1C25404.bin"

# FPGA Configuration #10
[CARMA\31MHz\FPGA\10]
"version"="0x01D25104"
"filename"="carma_v1D25104_130K.bin"

# FPGA Configuration #11
[CARMA\31MHz\FPGA\11]
"version"="0x01D25204"
"filename"="carma_v1D25204_130K.bin"

# FPGA Configuration #12
[CARMA\31MHz\FPGA\12]
"version"="0x01D25304"
"filename"="carma_v1D25304_130K.bin"

# FPGA Configuration #13
[CARMA\31MHz\FPGA\13]
"version"="0x01D25404"
"filename"="carma_v1D25404_130K.bin"


#------------------------------------------------------------------
# CARMA 8MHz configuration (2-bit samples)
#------------------------------------------------------------------

[CARMA\8MHz]
"bandwidth"="7.8125e6"

[CARMA\8MHz\FPGA]
"numberOfFpgaConfigurations"="14"

# FPGA Configuration #0
[CARMA\8MHz\FPGA\0]
"version"="0x01D27104"
"filename"="carma_v1D27104.bin"

# FPGA Configuration #1
[CARMA\8MHz\FPGA\1]
"version"="0x01D27204"
"filename"="carma_v1D27204.bin"

# FPGA Configuration #2
[CARMA\8MHz\FPGA\2]
"version"="0x01D27304"
"filename"="carma_v1D27304.bin"

# FPGA Configuration #3
[CARMA\8MHz\FPGA\3]
"version"="0x01D27404"
"filename"="carma_v1D27404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\8MHz\FPGA\4]
"version"="0x01C27104"
"filename"="carma_v1C27104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\8MHz\FPGA\5]
"version"="0x01C27104"
"filename"="carma_v1C27104.bin"

# FPGA Configuration #6
[CARMA\8MHz\FPGA\6]
"version"="0x01C27204"
"filename"="carma_v1C27204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\8MHz\FPGA\7]
"version"="0x01C27304"
"filename"="carma_v1C27304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\8MHz\FPGA\8]
"version"="0x01C27304"
"filename"="carma_v1C27304.bin"

# FPGA Configuration #9
[CARMA\8MHz\FPGA\9]
"version"="0x01C27404"
"filename"="carma_v1C27404.bin"

# FPGA Configuration #10
[CARMA\8MHz\FPGA\10]
"version"="0x01D27104"
"filename"="carma_v1D27104_130K.bin"

# FPGA Configuration #11
[CARMA\8MHz\FPGA\11]
"version"="0x01D27204"
"filename"="carma_v1D27204_130K.bin"

# FPGA Configuration #12
[CARMA\8MHz\FPGA\12]
"version"="0x01D27304"
"filename"="carma_v1D27304_130K.bin"

# FPGA Configuration #13
[CARMA\8MHz\FPGA\13]
"version"="0x01D27404"
"filename"="carma_v1D27404_130K.bin"


#------------------------------------------------------------------
# CARMA 2MHz configuration (2-bit samples)
#------------------------------------------------------------------

[CARMA\2MHz]
"bandwidth"="1.953125e6"

[CARMA\2MHz\FPGA]
"numberOfFpgaConfigurations"="14"

# FPGA Configuration #0
[CARMA\2MHz\FPGA\0]
"version"="0x01D29104"
"filename"="carma_v1D29104.bin"

# FPGA Configuration #1
[CARMA\2MHz\FPGA\1]
"version"="0x01D29204"
"filename"="carma_v1D29204.bin"

# FPGA Configuration #2
[CARMA\2MHz\FPGA\2]
"version"="0x01D29304"
"filename"="carma_v1D29304.bin"

# FPGA Configuration #3
[CARMA\2MHz\FPGA\3]
"version"="0x01D29404"
"filename"="carma_v1D29404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\2MHz\FPGA\4]
"version"="0x01C29104"
"filename"="carma_v1C29104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\2MHz\FPGA\5]
"version"="0x01C29104"
"filename"="carma_v1C29104.bin"

# FPGA Configuration #6
[CARMA\2MHz\FPGA\6]
"version"="0x01C29204"
"filename"="carma_v1C29204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\2MHz\FPGA\7]
"version"="0x01C29304"
"filename"="carma_v1C29304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\2MHz\FPGA\8]
"version"="0x01C29304"
"filename"="carma_v1C29304.bin"

# FPGA Configuration #9
[CARMA\2MHz\FPGA\9]
"version"="0x01C29404"
"filename"="carma_v1C29404.bin"

# FPGA Configuration #10
[CARMA\2MHz\FPGA\10]
"version"="0x01D29104"
"filename"="carma_v1D29104_130K.bin"

# FPGA Configuration #11
[CARMA\2MHz\FPGA\11]
"version"="0x01D29204"
"filename"="carma_v1D29204_130K.bin"

# FPGA Configuration #12
[CARMA\2MHz\FPGA\12]
"version"="0x01D29304"
"filename"="carma_v1D29304_130K.bin"

# FPGA Configuration #13
[CARMA\2MHz\FPGA\13]
"version"="0x01D29404"
"filename"="carma_v1D29404_130K.bin"


#------------------------------------------------------------------
# CARMA 500MHz configuration (3-bit samples)
#------------------------------------------------------------------

[CARMA\500MHz_3BIT]
"bandwidth"="500e6"

[CARMA\500MHz_3BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="41"
"numberOfCrossLags"="80"

# FPGA Configuration #0
[CARMA\500MHz_3BIT\FPGA\0]
"version"="0x01D31104"
"filename"="carma_v1D31104.bin"

# FPGA Configuration #1
[CARMA\500MHz_3BIT\FPGA\1]
"version"="0x01D31204"
"filename"="carma_v1D31204.bin"

# FPGA Configuration #2
[CARMA\500MHz_3BIT\FPGA\2]
"version"="0x01D31304"
"filename"="carma_v1D31304.bin"

# FPGA Configuration #3
[CARMA\500MHz_3BIT\FPGA\3]
"version"="0x01D31404"
"filename"="carma_v1D31404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\500MHz_3BIT\FPGA\4]
"version"="0x01C31104"
"filename"="carma_v1C31104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\500MHz_3BIT\FPGA\5]
"version"="0x01C31104"
"filename"="carma_v1C31104.bin"

# FPGA Configuration #6
[CARMA\500MHz_3BIT\FPGA\6]
"version"="0x01C31204"
"filename"="carma_v1C31204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\500MHz_3BIT\FPGA\7]
"version"="0x01C31304"
"filename"="carma_v1C31304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\500MHz_3BIT\FPGA\8]
"version"="0x01C31304"
"filename"="carma_v1C31304.bin"

# FPGA Configuration #9
[CARMA\500MHz_3BIT\FPGA\9]
"version"="0x01C31404"
"filename"="carma_v1C31404.bin"

# FPGA Configuration #10
[CARMA\500MHz_3BIT\FPGA\10]
"version"="0x01D31104"
"filename"="carma_v1D31104_130K.bin"

# FPGA Configuration #11
[CARMA\500MHz_3BIT\FPGA\11]
"version"="0x01D31204"
"filename"="carma_v1D31204_130K.bin"

# FPGA Configuration #12
[CARMA\500MHz_3BIT\FPGA\12]
"version"="0x01D31304"
"filename"="carma_v1D31304_130K.bin"

# FPGA Configuration #13
[CARMA\500MHz_3BIT\FPGA\13]
"version"="0x01D31404"
"filename"="carma_v1D31404_130K.bin"


#------------------------------------------------------------------
# CARMA 250MHz configuration (3-bit samples)
#------------------------------------------------------------------

[CARMA\250MHz_3BIT]
"bandwidth"="250e6"

[CARMA\250MHz_3BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="81"
"numberOfCrossLags"="160"

# FPGA Configuration #0
[CARMA\250MHz_3BIT\FPGA\0]
"version"="0x01D32104"
"filename"="carma_v1D32104.bin"

# FPGA Configuration #1
[CARMA\250MHz_3BIT\FPGA\1]
"version"="0x01D32204"
"filename"="carma_v1D32204.bin"

# FPGA Configuration #2
[CARMA\250MHz_3BIT\FPGA\2]
"version"="0x01D32304"
"filename"="carma_v1D32304.bin"

# FPGA Configuration #3
[CARMA\250MHz_3BIT\FPGA\3]
"version"="0x01D32404"
"filename"="carma_v1D32404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\250MHz_3BIT\FPGA\4]
"version"="0x01C32104"
"filename"="carma_v1C32104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\250MHz_3BIT\FPGA\5]
"version"="0x01C32104"
"filename"="carma_v1C32104.bin"

# FPGA Configuration #6
[CARMA\250MHz_3BIT\FPGA\6]
"version"="0x01C32204"
"filename"="carma_v1C32204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\250MHz_3BIT\FPGA\7]
"version"="0x01C32304"
"filename"="carma_v1C32304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\250MHz_3BIT\FPGA\8]
"version"="0x01C32304"
"filename"="carma_v1C32304.bin"

# FPGA Configuration #9
[CARMA\250MHz_3BIT\FPGA\9]
"version"="0x01C32404"
"filename"="carma_v1C32404.bin"

# FPGA Configuration #10
[CARMA\250MHz_3BIT\FPGA\10]
"version"="0x01D32104"
"filename"="carma_v1D32104_130K.bin"

# FPGA Configuration #11
[CARMA\250MHz_3BIT\FPGA\11]
"version"="0x01D32204"
"filename"="carma_v1D32204_130K.bin"

# FPGA Configuration #12
[CARMA\250MHz_3BIT\FPGA\12]
"version"="0x01D32304"
"filename"="carma_v1D32304_130K.bin"

# FPGA Configuration #13
[CARMA\250MHz_3BIT\FPGA\13]
"version"="0x01D32404"
"filename"="carma_v1D32404_130K.bin"


#------------------------------------------------------------------
# CARMA 125MHz configuration (3-bit samples)
#------------------------------------------------------------------

[CARMA\125MHz_3BIT]
"bandwidth"="125e6"

[CARMA\125MHz_3BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="161"
"numberOfCrossLags"="320"

# FPGA Configuration #0
[CARMA\125MHz_3BIT\FPGA\0]
"version"="0x01D33104"
"filename"="carma_v1D33104.bin"

# FPGA Configuration #1
[CARMA\125MHz_3BIT\FPGA\1]
"version"="0x01D33204"
"filename"="carma_v1D33204.bin"

# FPGA Configuration #2
[CARMA\125MHz_3BIT\FPGA\2]
"version"="0x01D33304"
"filename"="carma_v1D33304.bin"

# FPGA Configuration #3
[CARMA\125MHz_3BIT\FPGA\3]
"version"="0x01D33404"
"filename"="carma_v1D33404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\125MHz_3BIT\FPGA\4]
"version"="0x01C33104"
"filename"="carma_v1C33104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\125MHz_3BIT\FPGA\5]
"version"="0x01C33104"
"filename"="carma_v1C33104.bin"

# FPGA Configuration #6
[CARMA\125MHz_3BIT\FPGA\6]
"version"="0x01C33204"
"filename"="carma_v1C33204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\125MHz_3BIT\FPGA\7]
"version"="0x01C33304"
"filename"="carma_v1C33304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\125MHz_3BIT\FPGA\8]
"version"="0x01C33304"
"filename"="carma_v1C33304.bin"

# FPGA Configuration #9
[CARMA\125MHz_3BIT\FPGA\9]
"version"="0x01C33404"
"filename"="carma_v1C33404.bin"

# FPGA Configuration #10
[CARMA\125MHz_3BIT\FPGA\10]
"version"="0x01D33104"
"filename"="carma_v1D33104_130K.bin"

# FPGA Configuration #11
[CARMA\125MHz_3BIT\FPGA\11]
"version"="0x01D33204"
"filename"="carma_v1D33204_130K.bin"

# FPGA Configuration #12
[CARMA\125MHz_3BIT\FPGA\12]
"version"="0x01D33304"
"filename"="carma_v1D33304_130K.bin"

# FPGA Configuration #13
[CARMA\125MHz_3BIT\FPGA\13]
"version"="0x01D33404"
"filename"="carma_v1D33404_130K.bin"


#------------------------------------------------------------------
# CARMA 62MHz configuration (3-bit samples)
#------------------------------------------------------------------

[CARMA\62MHz_3BIT]
"bandwidth"="62.5e6"

[CARMA\62MHz_3BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="257"
"numberOfCrossLags"="512"

# FPGA Configuration #0
[CARMA\62MHz_3BIT\FPGA\0]
"version"="0x01D34104"
"filename"="carma_v1D34104.bin"

# FPGA Configuration #1
[CARMA\62MHz_3BIT\FPGA\1]
"version"="0x01D34204"
"filename"="carma_v1D34204.bin"

# FPGA Configuration #2
[CARMA\62MHz_3BIT\FPGA\2]
"version"="0x01D34304"
"filename"="carma_v1D34304.bin"

# FPGA Configuration #3
[CARMA\62MHz_3BIT\FPGA\3]
"version"="0x01D34404"
"filename"="carma_v1D34404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\62MHz_3BIT\FPGA\4]
"version"="0x01C34104"
"filename"="carma_v1C34104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\62MHz_3BIT\FPGA\5]
"version"="0x01C34104"
"filename"="carma_v1C34104.bin"

# FPGA Configuration #6
[CARMA\62MHz_3BIT\FPGA\6]
"version"="0x01C34204"
"filename"="carma_v1C34204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\62MHz_3BIT\FPGA\7]
"version"="0x01C34304"
"filename"="carma_v1C34304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\62MHz_3BIT\FPGA\8]
"version"="0x01C34304"
"filename"="carma_v1C34304.bin"

# FPGA Configuration #9
[CARMA\62MHz_3BIT\FPGA\9]
"version"="0x01C34404"
"filename"="carma_v1C34404.bin"

# FPGA Configuration #10
[CARMA\62MHz_3BIT\FPGA\10]
"version"="0x01D34104"
"filename"="carma_v1D34104_130K.bin"

# FPGA Configuration #11
[CARMA\62MHz_3BIT\FPGA\11]
"version"="0x01D34204"
"filename"="carma_v1D34204_130K.bin"

# FPGA Configuration #12
[CARMA\62MHz_3BIT\FPGA\12]
"version"="0x01D34304"
"filename"="carma_v1D34304_130K.bin"

# FPGA Configuration #13
[CARMA\62MHz_3BIT\FPGA\13]
"version"="0x01D34404"
"filename"="carma_v1D34404_130K.bin"


#------------------------------------------------------------------
# CARMA 31MHz configuration (3-bit samples)
#------------------------------------------------------------------

[CARMA\31MHz_3BIT]
"bandwidth"="31.25e6"

[CARMA\31MHz_3BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="321"
"numberOfCrossLags"="640"

# FPGA Configuration #0
[CARMA\31MHz_3BIT\FPGA\0]
"version"="0x01D35104"
"filename"="carma_v1D35104.bin"

# FPGA Configuration #1
[CARMA\31MHz_3BIT\FPGA\1]
"version"="0x01D35204"
"filename"="carma_v1D35204.bin"

# FPGA Configuration #2
[CARMA\31MHz_3BIT\FPGA\2]
"version"="0x01D35304"
"filename"="carma_v1D35304.bin"

# FPGA Configuration #3
[CARMA\31MHz_3BIT\FPGA\3]
"version"="0x01D35404"
"filename"="carma_v1D35404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\31MHz_3BIT\FPGA\4]
"version"="0x01C35104"
"filename"="carma_v1C35104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\31MHz_3BIT\FPGA\5]
"version"="0x01C35104"
"filename"="carma_v1C35104.bin"

# FPGA Configuration #6
[CARMA\31MHz_3BIT\FPGA\6]
"version"="0x01C35204"
"filename"="carma_v1C35204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\31MHz_3BIT\FPGA\7]
"version"="0x01C35304"
"filename"="carma_v1C35304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\31MHz_3BIT\FPGA\8]
"version"="0x01C35304"
"filename"="carma_v1C35304.bin"

# FPGA Configuration #9
[CARMA\31MHz_3BIT\FPGA\9]
"version"="0x01C35404"
"filename"="carma_v1C35404.bin"

# FPGA Configuration #10
[CARMA\31MHz_3BIT\FPGA\10]
"version"="0x01D35104"
"filename"="carma_v1D35104_130K.bin"

# FPGA Configuration #11
[CARMA\31MHz_3BIT\FPGA\11]
"version"="0x01D35204"
"filename"="carma_v1D35204_130K.bin"

# FPGA Configuration #12
[CARMA\31MHz_3BIT\FPGA\12]
"version"="0x01D35304"
"filename"="carma_v1D35304_130K.bin"

# FPGA Configuration #13
[CARMA\31MHz_3BIT\FPGA\13]
"version"="0x01D35404"
"filename"="carma_v1D35404_130K.bin"


#------------------------------------------------------------------
# CARMA 8MHz configuration (3-bit samples)
#------------------------------------------------------------------

[CARMA\8MHz_3BIT]
"bandwidth"="7.8125e6"

[CARMA\8MHz_3BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="321"
"numberOfCrossLags"="640"

# FPGA Configuration #0
[CARMA\8MHz_3BIT\FPGA\0]
"version"="0x01D37104"
"filename"="carma_v1D37104.bin"

# FPGA Configuration #1
[CARMA\8MHz_3BIT\FPGA\1]
"version"="0x01D37204"
"filename"="carma_v1D37204.bin"

# FPGA Configuration #2
[CARMA\8MHz_3BIT\FPGA\2]
"version"="0x01D37304"
"filename"="carma_v1D37304.bin"

# FPGA Configuration #3
[CARMA\8MHz_3BIT\FPGA\3]
"version"="0x01D37404"
"filename"="carma_v1D37404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\8MHz_3BIT\FPGA\4]
"version"="0x01C37104"
"filename"="carma_v1C37104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\8MHz_3BIT\FPGA\5]
"version"="0x01C37104"
"filename"="carma_v1C37104.bin"

# FPGA Configuration #6
[CARMA\8MHz_3BIT\FPGA\6]
"version"="0x01C37204"
"filename"="carma_v1C37204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\8MHz_3BIT\FPGA\7]
"version"="0x01C37304"
"filename"="carma_v1C37304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\8MHz_3BIT\FPGA\8]
"version"="0x01C37304"
"filename"="carma_v1C37304.bin"

# FPGA Configuration #9
[CARMA\8MHz_3BIT\FPGA\9]
"version"="0x01C37404"
"filename"="carma_v1C37404.bin"

# FPGA Configuration #10
[CARMA\8MHz_3BIT\FPGA\10]
"version"="0x01D37104"
"filename"="carma_v1D37104_130K.bin"

# FPGA Configuration #11
[CARMA\8MHz_3BIT\FPGA\11]
"version"="0x01D37204"
"filename"="carma_v1D37204_130K.bin"

# FPGA Configuration #12
[CARMA\8MHz_3BIT\FPGA\12]
"version"="0x01D37304"
"filename"="carma_v1D37304_130K.bin"

# FPGA Configuration #13
[CARMA\8MHz_3BIT\FPGA\13]
"version"="0x01D37404"
"filename"="carma_v1D37404_130K.bin"


#------------------------------------------------------------------
# CARMA 2MHz configuration (3-bit samples)
#------------------------------------------------------------------

[CARMA\2MHz_3BIT]
"bandwidth"="1.953125e6"

[CARMA\2MHz_3BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="321"
"numberOfCrossLags"="640"

# FPGA Configuration #0
[CARMA\2MHz_3BIT\FPGA\0]
"version"="0x01D39104"
"filename"="carma_v1D39104.bin"

# FPGA Configuration #1
[CARMA\2MHz_3BIT\FPGA\1]
"version"="0x01D39204"
"filename"="carma_v1D39204.bin"

# FPGA Configuration #2
[CARMA\2MHz_3BIT\FPGA\2]
"version"="0x01D39304"
"filename"="carma_v1D39304.bin"

# FPGA Configuration #3
[CARMA\2MHz_3BIT\FPGA\3]
"version"="0x01D39404"
"filename"="carma_v1D39404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\2MHz_3BIT\FPGA\4]
"version"="0x01C39104"
"filename"="carma_v1C39104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\2MHz_3BIT\FPGA\5]
"version"="0x01C39104"
"filename"="carma_v1C39104.bin"

# FPGA Configuration #6
[CARMA\2MHz_3BIT\FPGA\6]
"version"="0x01C39204"
"filename"="carma_v1C39204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\2MHz_3BIT\FPGA\7]
"version"="0x01C39304"
"filename"="carma_v1C39304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\2MHz_3BIT\FPGA\8]
"version"="0x01C39304"
"filename"="carma_v1C39304.bin"

# FPGA Configuration #9
[CARMA\2MHz_3BIT\FPGA\9]
"version"="0x01C39404"
"filename"="carma_v1C39404.bin"

# FPGA Configuration #10
[CARMA\2MHz_3BIT\FPGA\10]
"version"="0x01D39104"
"filename"="carma_v1D39104_130K.bin"

# FPGA Configuration #11
[CARMA\2MHz_3BIT\FPGA\11]
"version"="0x01D39204"
"filename"="carma_v1D39204_130K.bin"

# FPGA Configuration #12
[CARMA\2MHz_3BIT\FPGA\12]
"version"="0x01D39304"
"filename"="carma_v1D39304_130K.bin"

# FPGA Configuration #13
[CARMA\2MHz_3BIT\FPGA\13]
"version"="0x01D39404"
"filename"="carma_v1D39404_130K.bin"


#------------------------------------------------------------------
# CARMA 500MHz configuration (4-bit samples)
#------------------------------------------------------------------

[CARMA\500MHz_4BIT]
"bandwidth"="500e6"

[CARMA\500MHz_4BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="17"
"numberOfCrossLags"="32"

# FPGA Configuration #0
[CARMA\500MHz_4BIT\FPGA\0]
"version"="0x01D41104"
"filename"="carma_v1D41104.bin"

# FPGA Configuration #1
[CARMA\500MHz_4BIT\FPGA\1]
"version"="0x01D41204"
"filename"="carma_v1D41204.bin"

# FPGA Configuration #2
[CARMA\500MHz_4BIT\FPGA\2]
"version"="0x01D41304"
"filename"="carma_v1D41304.bin"

# FPGA Configuration #3
[CARMA\500MHz_4BIT\FPGA\3]
"version"="0x01D41404"
"filename"="carma_v1D41404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\500MHz_4BIT\FPGA\4]
"version"="0x01C41104"
"filename"="carma_v1C41104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\500MHz_4BIT\FPGA\5]
"version"="0x01C41104"
"filename"="carma_v1C41104.bin"

# FPGA Configuration #6
[CARMA\500MHz_4BIT\FPGA\6]
"version"="0x01C41204"
"filename"="carma_v1C41204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\500MHz_4BIT\FPGA\7]
"version"="0x01C41304"
"filename"="carma_v1C41304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\500MHz_4BIT\FPGA\8]
"version"="0x01C41304"
"filename"="carma_v1C41304.bin"

# FPGA Configuration #9
[CARMA\500MHz_4BIT\FPGA\9]
"version"="0x01C41404"
"filename"="carma_v1C41404.bin"

# FPGA Configuration #10
[CARMA\500MHz_4BIT\FPGA\10]
"version"="0x01D41104"
"filename"="carma_v1D41104_130K.bin"

# FPGA Configuration #11
[CARMA\500MHz_4BIT\FPGA\11]
"version"="0x01D41204"
"filename"="carma_v1D41204_130K.bin"

# FPGA Configuration #12
[CARMA\500MHz_4BIT\FPGA\12]
"version"="0x01D41304"
"filename"="carma_v1D41304_130K.bin"

# FPGA Configuration #13
[CARMA\500MHz_4BIT\FPGA\13]
"version"="0x01D41404"
"filename"="carma_v1D41404_130K.bin"


#------------------------------------------------------------------
# CARMA 250MHz configuration (4-bit samples)
#------------------------------------------------------------------

[CARMA\250MHz_4BIT]
"bandwidth"="250e6"

[CARMA\250MHz_4BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="33"
"numberOfCrossLags"="64"

# FPGA Configuration #0
[CARMA\250MHz_4BIT\FPGA\0]
"version"="0x01D42104"
"filename"="carma_v1D42104.bin"

# FPGA Configuration #1
[CARMA\250MHz_4BIT\FPGA\1]
"version"="0x01D42204"
"filename"="carma_v1D42204.bin"

# FPGA Configuration #2
[CARMA\250MHz_4BIT\FPGA\2]
"version"="0x01D42304"
"filename"="carma_v1D42304.bin"

# FPGA Configuration #3
[CARMA\250MHz_4BIT\FPGA\3]
"version"="0x01D42404"
"filename"="carma_v1D42404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\250MHz_4BIT\FPGA\4]
"version"="0x01C42104"
"filename"="carma_v1C42104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\250MHz_4BIT\FPGA\5]
"version"="0x01C42104"
"filename"="carma_v1C42104.bin"

# FPGA Configuration #6
[CARMA\250MHz_4BIT\FPGA\6]
"version"="0x01C42204"
"filename"="carma_v1C42204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\250MHz_4BIT\FPGA\7]
"version"="0x01C42304"
"filename"="carma_v1C42304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\250MHz_4BIT\FPGA\8]
"version"="0x01C42304"
"filename"="carma_v1C42304.bin"

# FPGA Configuration #9
[CARMA\250MHz_4BIT\FPGA\9]
"version"="0x01C42404"
"filename"="carma_v1C42404.bin"

# FPGA Configuration #10
[CARMA\250MHz_4BIT\FPGA\10]
"version"="0x01D42104"
"filename"="carma_v1D42104_130K.bin"

# FPGA Configuration #11
[CARMA\250MHz_4BIT\FPGA\11]
"version"="0x01D42204"
"filename"="carma_v1D42204_130K.bin"

# FPGA Configuration #12
[CARMA\250MHz_4BIT\FPGA\12]
"version"="0x01D42304"
"filename"="carma_v1D42304_130K.bin"

# FPGA Configuration #13
[CARMA\250MHz_4BIT\FPGA\13]
"version"="0x01D42404"
"filename"="carma_v1D42404_130K.bin"


#------------------------------------------------------------------
# CARMA 125MHz configuration (4-bit samples)
#------------------------------------------------------------------

[CARMA\125MHz_4BIT]
"bandwidth"="125e6"

[CARMA\125MHz_4BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="65"
"numberOfCrossLags"="128"

# FPGA Configuration #0
[CARMA\125MHz_4BIT\FPGA\0]
"version"="0x01D43104"
"filename"="carma_v1D43104.bin"

# FPGA Configuration #1
[CARMA\125MHz_4BIT\FPGA\1]
"version"="0x01D43204"
"filename"="carma_v1D43204.bin"

# FPGA Configuration #2
[CARMA\125MHz_4BIT\FPGA\2]
"version"="0x01D43304"
"filename"="carma_v1D43304.bin"

# FPGA Configuration #3
[CARMA\125MHz_4BIT\FPGA\3]
"version"="0x01D43404"
"filename"="carma_v1D43404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\125MHz_4BIT\FPGA\4]
"version"="0x01C43104"
"filename"="carma_v1C43104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\125MHz_4BIT\FPGA\5]
"version"="0x01C43104"
"filename"="carma_v1C43104.bin"

# FPGA Configuration #6
[CARMA\125MHz_4BIT\FPGA\6]
"version"="0x01C43204"
"filename"="carma_v1C43204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\125MHz_4BIT\FPGA\7]
"version"="0x01C43304"
"filename"="carma_v1C43304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\125MHz_4BIT\FPGA\8]
"version"="0x01C43304"
"filename"="carma_v1C43304.bin"

# FPGA Configuration #9
[CARMA\125MHz_4BIT\FPGA\9]
"version"="0x01C43404"
"filename"="carma_v1C43404.bin"

# FPGA Configuration #10
[CARMA\125MHz_4BIT\FPGA\10]
"version"="0x01D43104"
"filename"="carma_v1D43104_130K.bin"

# FPGA Configuration #11
[CARMA\125MHz_4BIT\FPGA\11]
"version"="0x01D43204"
"filename"="carma_v1D43204_130K.bin"

# FPGA Configuration #12
[CARMA\125MHz_4BIT\FPGA\12]
"version"="0x01D43304"
"filename"="carma_v1D43304_130K.bin"

# FPGA Configuration #13
[CARMA\125MHz_4BIT\FPGA\13]
"version"="0x01D43404"
"filename"="carma_v1D43404_130K.bin"


#------------------------------------------------------------------
# CARMA 62MHz configuration (4-bit samples)
#------------------------------------------------------------------

[CARMA\62MHz_4BIT]
"bandwidth"="62.5e6"

[CARMA\62MHz_4BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="129"
"numberOfCrossLags"="256"

# FPGA Configuration #0
[CARMA\62MHz_4BIT\FPGA\0]
"version"="0x01D44104"
"filename"="carma_v1D44104.bin"

# FPGA Configuration #1
[CARMA\62MHz_4BIT\FPGA\1]
"version"="0x01D44204"
"filename"="carma_v1D44204.bin"

# FPGA Configuration #2
[CARMA\62MHz_4BIT\FPGA\2]
"version"="0x01D44304"
"filename"="carma_v1D44304.bin"

# FPGA Configuration #3
[CARMA\62MHz_4BIT\FPGA\3]
"version"="0x01D44404"
"filename"="carma_v1D44404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\62MHz_4BIT\FPGA\4]
"version"="0x01C44104"
"filename"="carma_v1C44104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\62MHz_4BIT\FPGA\5]
"version"="0x01C44104"
"filename"="carma_v1C44104.bin"

# FPGA Configuration #6
[CARMA\62MHz_4BIT\FPGA\6]
"version"="0x01C44204"
"filename"="carma_v1C44204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\62MHz_4BIT\FPGA\7]
"version"="0x01C44304"
"filename"="carma_v1C44304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\62MHz_4BIT\FPGA\8]
"version"="0x01C44304"
"filename"="carma_v1C44304.bin"

# FPGA Configuration #9
[CARMA\62MHz_4BIT\FPGA\9]
"version"="0x01C44404"
"filename"="carma_v1C44404.bin"

# FPGA Configuration #10
[CARMA\62MHz_4BIT\FPGA\10]
"version"="0x01D44104"
"filename"="carma_v1D44104_130K.bin"

# FPGA Configuration #11
[CARMA\62MHz_4BIT\FPGA\11]
"version"="0x01D44204"
"filename"="carma_v1D44204_130K.bin"

# FPGA Configuration #12
[CARMA\62MHz_4BIT\FPGA\12]
"version"="0x01D44304"
"filename"="carma_v1D44304_130K.bin"

# FPGA Configuration #13
[CARMA\62MHz_4BIT\FPGA\13]
"version"="0x01D44404"
"filename"="carma_v1D44404_130K.bin"


#------------------------------------------------------------------
# CARMA 31MHz configuration (4-bit samples)
#------------------------------------------------------------------

[CARMA\31MHz_4BIT]
"bandwidth"="31.25e6"

[CARMA\31MHz_4BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="161"
"numberOfCrossLags"="320"

# FPGA Configuration #0
[CARMA\31MHz_4BIT\FPGA\0]
"version"="0x01D45104"
"filename"="carma_v1D45104.bin"

# FPGA Configuration #1
[CARMA\31MHz_4BIT\FPGA\1]
"version"="0x01D45204"
"filename"="carma_v1D45204.bin"

# FPGA Configuration #2
[CARMA\31MHz_4BIT\FPGA\2]
"version"="0x01D45304"
"filename"="carma_v1D45304.bin"

# FPGA Configuration #3
[CARMA\31MHz_4BIT\FPGA\3]
"version"="0x01D45404"
"filename"="carma_v1D45404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\31MHz_4BIT\FPGA\4]
"version"="0x01C45104"
"filename"="carma_v1C45104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\31MHz_4BIT\FPGA\5]
"version"="0x01C45104"
"filename"="carma_v1C45104.bin"

# FPGA Configuration #6
[CARMA\31MHz_4BIT\FPGA\6]
"version"="0x01C45204"
"filename"="carma_v1C45204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\31MHz_4BIT\FPGA\7]
"version"="0x01C45304"
"filename"="carma_v1C45304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\31MHz_4BIT\FPGA\8]
"version"="0x01C45304"
"filename"="carma_v1C45304.bin"

# FPGA Configuration #9
[CARMA\31MHz_4BIT\FPGA\9]
"version"="0x01C45404"
"filename"="carma_v1C45404.bin"

# FPGA Configuration #10
[CARMA\31MHz_4BIT\FPGA\10]
"version"="0x01D45104"
"filename"="carma_v1D45104_130K.bin"

# FPGA Configuration #11
[CARMA\31MHz_4BIT\FPGA\11]
"version"="0x01D45204"
"filename"="carma_v1D45204_130K.bin"

# FPGA Configuration #12
[CARMA\31MHz_4BIT\FPGA\12]
"version"="0x01D45304"
"filename"="carma_v1D45304_130K.bin"

# FPGA Configuration #13
[CARMA\31MHz_4BIT\FPGA\13]
"version"="0x01D45404"
"filename"="carma_v1D45404_130K.bin"


#------------------------------------------------------------------
# CARMA 8MHz configuration (4-bit samples)
#------------------------------------------------------------------

[CARMA\8MHz_4BIT]
"bandwidth"="7.8125e6"

[CARMA\8MHz_4BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="161"
"numberOfCrossLags"="320"

# FPGA Configuration #0
[CARMA\8MHz_4BIT\FPGA\0]
"version"="0x01D47104"
"filename"="carma_v1D47104.bin"

# FPGA Configuration #1
[CARMA\8MHz_4BIT\FPGA\1]
"version"="0x01D47204"
"filename"="carma_v1D47204.bin"

# FPGA Configuration #2
[CARMA\8MHz_4BIT\FPGA\2]
"version"="0x01D47304"
"filename"="carma_v1D47304.bin"

# FPGA Configuration #3
[CARMA\8MHz_4BIT\FPGA\3]
"version"="0x01D47404"
"filename"="carma_v1D47404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\8MHz_4BIT\FPGA\4]
"version"="0x01C47104"
"filename"="carma_v1C47104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\8MHz_4BIT\FPGA\5]
"version"="0x01C47104"
"filename"="carma_v1C47104.bin"

# FPGA Configuration #6
[CARMA\8MHz_4BIT\FPGA\6]
"version"="0x01C47204"
"filename"="carma_v1C47204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\8MHz_4BIT\FPGA\7]
"version"="0x01C47304"
"filename"="carma_v1C47304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\8MHz_4BIT\FPGA\8]
"version"="0x01C47304"
"filename"="carma_v1C47304.bin"

# FPGA Configuration #9
[CARMA\8MHz_4BIT\FPGA\9]
"version"="0x01C47404"
"filename"="carma_v1C47404.bin"

# FPGA Configuration #10
[CARMA\8MHz_4BIT\FPGA\10]
"version"="0x01D47104"
"filename"="carma_v1D47104_130K.bin"

# FPGA Configuration #11
[CARMA\8MHz_4BIT\FPGA\11]
"version"="0x01D47204"
"filename"="carma_v1D47204_130K.bin"

# FPGA Configuration #12
[CARMA\8MHz_4BIT\FPGA\12]
"version"="0x01D47304"
"filename"="carma_v1D47304_130K.bin"

# FPGA Configuration #13
[CARMA\8MHz_4BIT\FPGA\13]
"version"="0x01D47404"
"filename"="carma_v1D47404_130K.bin"


#------------------------------------------------------------------
# CARMA 2MHz configuration (4-bit samples)
#------------------------------------------------------------------

[CARMA\2MHz_4BIT]
"bandwidth"="1.953125e6"

[CARMA\2MHz_4BIT\FPGA]
"numberOfFpgaConfigurations"="14"
"numberOfAutoLags"="161"
"numberOfCrossLags"="320"

# FPGA Configuration #0
[CARMA\2MHz_4BIT\FPGA\0]
"version"="0x01D49104"
"filename"="carma_v1D49104.bin"

# FPGA Configuration #1
[CARMA\2MHz_4BIT\FPGA\1]
"version"="0x01D49204"
"filename"="carma_v1D49204.bin"

# FPGA Configuration #2
[CARMA\2MHz_4BIT\FPGA\2]
"version"="0x01D49304"
"filename"="carma_v1D49304.bin"

# FPGA Configuration #3
[CARMA\2MHz_4BIT\FPGA\3]
"version"="0x01D49404"
"filename"="carma_v1D49404.bin"

# FPGA Configuration #4 (corl_mode 0)
[CARMA\2MHz_4BIT\FPGA\4]
"version"="0x01C49104"
"filename"="carma_v1C49104.bin"

# FPGA Configuration #5 (corl_mode 4)
[CARMA\2MHz_4BIT\FPGA\5]
"version"="0x01C49104"
"filename"="carma_v1C49104.bin"

# FPGA Configuration #6
[CARMA\2MHz_4BIT\FPGA\6]
"version"="0x01C49204"
"filename"="carma_v1C49204.bin"

# FPGA Configuration #7 (corl_mode 0)
[CARMA\2MHz_4BIT\FPGA\7]
"version"="0x01C49304"
"filename"="carma_v1C49304.bin"

# FPGA Configuration #8 (corl_mode 4)
[CARMA\2MHz_4BIT\FPGA\8]
"version"="0x01C49304"
"filename"="carma_v1C49304.bin"

# FPGA Configuration #9
[CARMA\2MHz_4BIT\FPGA\9]
"version"="0x01C49404"
"filename"="carma_v1C49404.bin"

# FPGA Configuration #10
[CARMA\2MHz_4BIT\FPGA\10]
"version"="0x01D49104"
"filename"="carma_v1D49104_130K.bin"

# FPGA Configuration #11
[CARMA\2MHz_4BIT\FPGA\11]
"version"="0x01D49204"
"filename"="carma_v1D49204_130K.bin"

# FPGA Configuration #12
[CARMA\2MHz_4BIT\FPGA\12]
"version"="0x01D49304"
"filename"="carma_v1D49304_130K.bin"

# FPGA Configuration #13
[CARMA\2MHz_4BIT\FPGA\13]
"version"="0x01D49404"
"filename"="carma_v1D49404_130K.bin"
