------- PIPELINE -----
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity MEMDADOS is
	generic(WSIZE : natural := 32);
	port (
			clk		: in std_logic;
			saida2 : in std_logic_vector (WSIZE-1 downto 0);
			fwdWrtReg1 : in std_logic_vector (4 downto 0);
			EscreveMem	: in std_logic;
			fwdWrtReg2 : out std_logic_vector (4 downto 0);
			ResultMemDado: out std_logic_vector (WSIZE-1 downto 0)
	);
end MEMDADOS;

architecture memArc of MEMDADOS is

component MemDad
	port (
			address	: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
			clock	: IN STD_LOGIC  := '1';
			data		: IN STD_LOGIC_VECTOR (WSIZE-1 downto 0);
			EscreveMem	: IN std_logic;
			q	: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
end component;

begin
	-- MEM DADOS
	-- Leitura ou escrita na mem√≥ria de dados (lw e sw)
	fwdWrtReg2 <= fwdWrtReg1;
	MEM_DADO: MemDad port map (ResultULA(9 downto 2), clk, saida2, EscreveMem, ResultMemDado);
	
end memArc;