INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Basic_Moore_FSM_Picture/Basic_Moore_FSM_Picture.srcs/sources_1/new/Basic_Moore_FSM_Picture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_Moore_FSM_Picture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Basic_Moore_FSM_Picture/Basic_Moore_FSM_Picture.srcs/sim_1/new/Basic_Moore_FSM_Picture_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_Moore_FSM_Picture_Tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Basic_Moore_FSM_Picture/Basic_Moore_FSM_Picture.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
