Unlocking bandwidth for GPUs in CC-NUMA systems.	Neha Agarwal,David W. Nellans,Mike O&apos;Connor,Stephen W. Keckler,Thomas F. Wenisch	10.1109/HPCA.2015.7056046
Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems.	Manish Arora,Srilatha Manne,Indrani Paul,Nuwan Jayasena,Dean M. Tullsen	10.1109/HPCA.2015.7056047
Talus: A simple way to remove cliffs in cache performance.	Nathan Beckmann,Daniel Sánchez 0003	10.1109/HPCA.2015.7056022
Scaling distributed cache hierarchies through computation and data co-scheduling.	Nathan Beckmann,Po-An Tsai,Daniel Sánchez 0003	10.1109/HPCA.2015.7056061
Data retention in MLC NAND flash memory: Characterization, optimization, and recovery.	Yu Cai,Yixin Luo,Erich F. Haratsch,Ken Mai,Onur Mutlu	10.1109/HPCA.2015.7056062
Exploring architectural heterogeneity in intelligent vision systems.	Nandhini Chandramoorthy,Giuseppe Tagliavini,Kevin M. Irick,Antonio Pullini,Siddharth Advani,Sulaiman Al Habsi,Matthew Cotter,John Sampson,Vijaykrishnan Narayanan,Luca Benini	10.1109/HPCA.2015.7056017
Power punch: Towards non-blocking power-gating of NoC routers.	Lizhong Chen,Di Zhu 0002,Massoud Pedram,Timothy Mark Pinkston	10.1109/HPCA.2015.7056048
SCOC: High-radix switches made of bufferless clos networks.	Nikolaos Chrysos,Cyriel Minkenberg,Mark Rudquist,Claude Basso,Brian Vanderpool	10.1109/HPCA.2015.7056050
Supporting superpages in non-contiguous physical memory.	Yu Du,Miao Zhou,Bruce R. Childers,Daniel Mossé,Rami G. Melhem	10.1109/HPCA.2015.7056035
Correction prediction: Reducing error correction latency for on-chip memories.	Henry Duwe,Xun Jian 0002,Rakesh Kumar 0002	10.1109/HPCA.2015.7056055
NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules.	Amin Farmahini Farahani,Jung Ho Ahn,Katherine Morrow,Nam Sung Kim	10.1109/HPCA.2015.7056040
Tag tables.	Sean Franey,Mikko H. Lipasti	10.1109/HPCA.2015.7056059
Augmenting low-latency HPC network with free-space optical links.	Ikki Fujiwara,Michihiro Koibuchi,Tomoya Ozaki,Hiroki Matsutani,Henri Casanova	10.1109/HPCA.2015.7056049
BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing.	Beayna Grigorian,Nazanin Farahpour,Glenn Reinman	10.1109/HPCA.2015.7056067
VSR sort: A novel vectorised sorting algorithm &amp; architecture extensions for future microprocessors.	Timothy Hayes 0001,Oscar Palomar,Osman S. Unsal,Adrián Cristal,Mateo Valero	10.1109/HPCA.2015.7056019
Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting.	Chang-Hong Hsu,Yunqi Zhang,Michael A. Laurenzano,David Meisner,Thomas F. Wenisch,Jason Mars,Lingjia Tang,Ronald G. Dreslinski	10.1109/HPCA.2015.7056039
Understanding contention-based channels and using them for defense.	Casen Hunger,Mikhail Kazdagli,Ankit Singh Rawat,Alexandros G. Dimakis,Sriram Vishwanath,Mohit Tiwari	10.1109/HPCA.2015.7056069
Paying to save: Reducing cost of colocation data center via rewards.	Mohammad A. Islam 0001,A. Hasan Mahmud,Shaolei Ren,Xiaorui Wang	10.1109/HPCA.2015.7056036
High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches.	Aamer Jaleel,Joseph Nuzman,Adrian Moga,Simon C. Steely Jr.,Joel S. Emer	10.1109/HPCA.2015.7056045
Increasing multicore system efficiency through intelligent bandwidth shifting.	Víctor Jiménez,Alper Buyuktosunoglu,Pradip Bose,Francis P. O&apos;Connell,Francisco J. Cazorla,Mateo Valero	10.1109/HPCA.2015.7056020
FTXen: Making hypervisor resilient to hardware faults on relaxed cores.	Xinxin Jin,Soyeon Park,Tianwei Sheng,Rishan Chen,Zhiyong Shan,Yuanyuan Zhou 0001	10.1109/HPCA.2015.7056054
Balancing reliability, cost, and performance tradeoffs with FreeFault.	Dong-Wan Kim,Mattan Erez	10.1109/HPCA.2015.7056053
Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory.	Jungrae Kim,Michael B. Sullivan 0001,Mattan Erez	10.1109/HPCA.2015.7056025
Adaptive-latency DRAM: Optimizing DRAM timing for the common-case.	Donghyuk Lee,Yoongu Kim,Gennady Pekhimenko,Samira Manabi Khan,Vivek Seshadri,Kevin Kai-Wei Chang,Onur Mutlu	10.1109/HPCA.2015.7056057
GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures.	Jingwen Leng,Yazhou Zu,Vijay Janapa Reddi	10.1109/HPCA.2015.7056030
Priority-based cache allocation in throughput processors.	Dong Li,Minsoo Rhu,Daniel R. Johnson,Mike O&apos;Connor,Mattan Erez,Doug Burger,Donald S. Fussell,Stephen W. Redder	10.1109/HPCA.2015.7056024
Understanding the virtualization &quot;Tax&quot; of scale-out pass-through GPUs in GaaS clouds: An empirical study.	Ming Liu 0006,Tao Li 0006,Neo Jia,Andy Currid,Vladimir Troy	10.1109/HPCA.2015.7056038
Run-time monitoring with adjustable overhead using dataflow-guided filtering.	Daniel Lo,Tao Chen 0045,Mohamed Ismail,G. Edward Suh	10.1109/HPCA.2015.7056071
Architecture exploration for ambient energy harvesting nonvolatile processors.	Kaisheng Ma,Yang Zheng,Shuangchen Li,Karthik Swaminathan,Xueqing Li,Yongpan Liu,Jack Sampson,Yuan Xie 0001,Vijaykrishnan Narayanan	10.1109/HPCA.2015.7056060
CAFO: Cost aware flip optimization for asymmetric memories.	Rakan Maddah,Seyed Mohammad Seyedzadeh,Rami G. Melhem	10.1109/HPCA.2015.7056043
Flask coherence: A morphable hybrid coherence protocol to balance energy, performance and scalability.	Lucia G. Menezo,Valentin Puente,José-Ángel Gregorio	10.1109/HPCA.2015.7056033
Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories.	Mitesh R. Meswani,Sergey Blagodurov,David Roberts,John Slice,Mike Ignatowski,Gabriel H. Loh	10.1109/HPCA.2015.7056027
SNNAP: Approximate computing on programmable SoCs via neural acceleration.	Thierry Moreau,Mark Wyse,Jacob Nelson,Adrian Sampson,Hadi Esmaeilzadeh,Luis Ceze,Mark Oskin	10.1109/HPCA.2015.7056066
Domain knowledge based energy management in handhelds.	Nachiappan Chidambaram Nachiappan,Praveen Yedlapalli,Niranjan Soundararajan,Anand Sivasubramaniam,Mahmut T. Kandemir,Ravishankar R. Iyer 0001,Chita R. Das	10.1109/HPCA.2015.7056029
Reducing read latency of phase change memory via early read and Turbo Read.	Prashant J. Nair,Chia-Chen Chou,Bipin Rajendran,Moinuddin K. Qureshi	10.1109/HPCA.2015.7056042
Scalable communication architecture for network-attached accelerators.	Sarah Neuwirth,Dirk Frey,Mondrian Nuessle,Ulrich Brüning 0001	10.1109/HPCA.2015.7056068
Malware-aware processors: A framework for efficient online malware detection.	Meltem Ozsoy,Caleb Donovick,Iakov Gorelik,Nael B. Abu-Ghazaleh,Dmitry V. Ponomarev	10.1109/HPCA.2015.7056070
iPatch: Intelligent fault patching to improve energy efficiency.	David J. Palframan,Nam Sung Kim,Mikko H. Lipasti	10.1109/HPCA.2015.7056052
Prediction-based superpage-friendly TLB designs.	Misel-Myrto Papadopoulou,Xin Tong 0005,André Seznec,Andreas Moshovos	10.1109/HPCA.2015.7056034
Exploiting compressed block size as an indicator of future reuse.	Gennady Pekhimenko,Tyler Huberty,Rui Cai,Onur Mutlu,Phillip B. Gibbons,Michael A. Kozuch,Todd C. Mowry	10.1109/HPCA.2015.7056021
BeBoP: A cost effective predictor infrastructure for superscalar value prediction.	Arthur Perais,André Seznec	10.1109/HPCA.2015.7056018
Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers.	Vinicius Petrucci,Michael A. Laurenzano,John Doherty,Yunqi Zhang,Daniel Mossé,Jason Mars,Lingjia Tang	10.1109/HPCA.2015.7056037
Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies.	Alberto Ros,Mahdad Davari,Stefanos Kaxiras	10.1109/HPCA.2015.7056032
Mascar: Speeding up GPU warps by reducing memory pitstops.	Ankit Sethia,Davoud Anoushe Jamshidi,Scott A. Mahlke	10.1109/HPCA.2015.7056031
CiDRA: A cache-inspired DRAM resilience architecture.	Young Hoon Son,Sukhan Lee 0002,Seongil O,Sanghyuk Kwon,Nam Sung Kim,Jung Ho Ahn	10.1109/HPCA.2015.7056058
Understanding GPU errors on large-scale HPC systems and the implications for system design and operation.	Devesh Tiwari,Saurabh Gupta 0002,James H. Rogers,Don Maxwell,Paolo Rech,Sudharshan S. Vazhkudai,Daniel Oliveira 0002,Dave Londo,Nathan DeBardeleben,Philippe Olivier Alexandre Navaux,Luigi Carro,Arthur S. Bland	10.1109/HPCA.2015.7056044
XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures.	Xiaodong Wang,José F. Martínez	10.1109/HPCA.2015.7056026
Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems.	Hao Wang 0011,Chang-Jae Park,Gyungsu Byun,Jung Ho Ahn,Nam Sung Kim	10.1109/HPCA.2015.7056041
Overcoming far-end congestion in large-scale networks.	Jongmin Won,Gwangsun Kim,John Kim,Ted Jiang,Mike Parker,Steve Scott	10.1109/HPCA.2015.7056051
GPGPU performance and power estimation using machine learning.	Gene Y. Wu,Joseph L. Greathouse,Alexander Lyashevsky,Nuwan Jayasena,Derek Chiou	10.1109/HPCA.2015.7056063
Quantifying sources of error in McPAT and potential impacts on architectural studies.	Sam Likun Xi,Hans M. Jacobson,Pradip Bose,Gu-Yeon Wei,David M. Brooks	10.1109/HPCA.2015.7056064
Coordinated static and dynamic cache bypassing for GPUs.	Xiaolong Xie,Yun Liang 0001,Yu Wang 0002,Guangyu Sun 0003,Tao Wang 0004	10.1109/HPCA.2015.7056023
Overcoming the challenges of crossbar resistive memory architectures.	Cong Xu,Dimin Niu,Naveen Muralimanohar,Rajeev Balasubramonian,Tao Zhang 0032,Shimeng Yu,Yuan Xie 0001	10.1109/HPCA.2015.7056056
Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis.	Minshu Zhao,Donald Yeung	10.1109/HPCA.2015.7056065
Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications.	Yuhao Zhu 0001,Matthew Halpern,Vijay Janapa Reddi	10.1109/HPCA.2015.7056028
21st IEEE International Symposium on High Performance Computer Architecture, HPCA 2015, Burlingame, CA, USA, February 7-11, 2015		
