m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/azwad/OneDrive/Documents/FPGA
Eshameem_03_06_22_half_adder
Z0 w1646118372
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 3
Z3 dC:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Shameem_03_06_22_Half_Adder
Z4 8C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Shameem_03_06_22_Half_Adder/Shameem_03_06_22_Half_Adder.vhd
Z5 FC:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Shameem_03_06_22_Half_Adder/Shameem_03_06_22_Half_Adder.vhd
l0
L4 1
Vb0o4d@gUEF<QBaeTIV]cC3
!s100 =K:FRJEGl:DoN9>Qd^eJI0
Z6 OV;C;2020.1;71
32
Z7 !s110 1646118374
!i10b 1
Z8 !s108 1646118374.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Shameem_03_06_22_Half_Adder/Shameem_03_06_22_Half_Adder.vhd|
!s107 C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Shameem_03_06_22_Half_Adder/Shameem_03_06_22_Half_Adder.vhd|
!i113 1
Z10 o-work work -2002 -explicit
Z11 tExplicit 1 CvgOpt 0
Aarch
R1
R2
DEx4 work 27 shameem_03_06_22_half_adder 0 22 b0o4d@gUEF<QBaeTIV]cC3
!i122 3
l10
L9 12
VAGkzTmMhJgE=EQgVeVSSa1
!s100 g?FUd2Y6bHY[VXmeSV_Ej0
R6
32
R7
!i10b 1
R8
R9
Z12 !s107 C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Shameem_03_06_22_Half_Adder/Shameem_03_06_22_Half_Adder.vhd|
!i113 1
R10
R11
