

================================================================
== Vitis HLS Report for 'fp2div2_503_Pipeline_VITIS_LOOP_382_1'
================================================================
* Date:           Tue May 20 14:35:04 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.058 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       16|       16|  0.160 us|  0.160 us|   15|   15|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_382_1  |       14|       14|         2|          2|          1|     7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     69|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|    156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln383_fu_106_p2       |         +|   0|  0|  11|           3|           1|
    |icmp_ln382_fu_100_p2      |      icmp|   0|  0|  11|           3|           2|
    |select_ln383_2_fu_183_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln383_fu_168_p3    |    select|   0|  0|  63|           1|          63|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  87|           8|          67|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  14|          3|    1|          3|
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |c_0_address0_local  |  14|          3|    3|          9|
    |c_1_address0_local  |  14|          3|    3|          9|
    |i_240_fu_38         |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  69|         15|   14|         35|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln383_reg_214    |  3|   0|    3|          0|
    |ap_CS_fsm            |  2|   0|    2|          0|
    |ap_done_reg          |  1|   0|    1|          0|
    |c_0_addr_reg_225     |  2|   0|    3|          1|
    |c_1_addr_reg_231     |  2|   0|    3|          1|
    |i_240_fu_38          |  3|   0|    3|          0|
    |trunc_ln382_reg_219  |  1|   0|    1|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 14|   0|   16|          2|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_382_1|  return value|
|c_1_address0  |  out|    3|   ap_memory|                                    c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                                    c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|                                    c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|                                    c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|                                    c_1|         array|
|c_1_address1  |  out|    3|   ap_memory|                                    c_1|         array|
|c_1_ce1       |  out|    1|   ap_memory|                                    c_1|         array|
|c_1_q1        |   in|   64|   ap_memory|                                    c_1|         array|
|c_0_address0  |  out|    3|   ap_memory|                                    c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                                    c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|                                    c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|                                    c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|                                    c_0|         array|
|c_0_address1  |  out|    3|   ap_memory|                                    c_0|         array|
|c_0_ce1       |  out|    1|   ap_memory|                                    c_0|         array|
|c_0_q1        |   in|   64|   ap_memory|                                    c_0|         array|
+--------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_240 = alloca i32 1" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 5 'alloca' 'i_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln380 = store i3 0, i3 %i_240" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 6 'store' 'store_ln380' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i3 %i_240" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.65ns)   --->   "%icmp_ln382 = icmp_eq  i3 %i, i3 7" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 9 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.65ns)   --->   "%add_ln383 = add i3 %i, i3 1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 10 'add' 'add_ln383' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %icmp_ln382, void %for.inc.i.i.split, void %fpdiv2_503.exit.exitStub" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 11 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln382 = trunc i3 %i" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 12 'trunc' 'trunc_ln382' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %i, i32 1, i32 2" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i2 %lshr_ln" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 14 'zext' 'zext_ln383' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln383" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 15 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln383" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 16 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 17 'load' 'c_0_load' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 18 'load' 'c_1_load' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln383_1 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln383, i32 1, i32 2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 19 'partselect' 'lshr_ln383_1' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln383_1 = zext i2 %lshr_ln383_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 20 'zext' 'zext_ln383_1' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c_0_addr_2 = getelementptr i64 %c_0, i32 0, i32 %zext_ln383_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 21 'getelementptr' 'c_0_addr_2' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%c_1_addr_2 = getelementptr i64 %c_1, i32 0, i32 %zext_ln383_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 22 'getelementptr' 'c_1_addr_2' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%c_0_load_2 = load i3 %c_0_addr_2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 23 'load' 'c_0_load_2' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%c_1_load_2 = load i3 %c_1_addr_2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 24 'load' 'c_1_load_2' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln382)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.05>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln380 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 25 'specpipeline' 'specpipeline_ln380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln380 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln382 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 27 'specloopname' 'specloopname_ln382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 28 'load' 'c_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 29 'load' 'c_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_1_load, i32 1, i32 63" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 30 'partselect' 'tmp' <Predicate = (trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_0_load, i32 1, i32 63" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 31 'partselect' 'tmp_s' <Predicate = (!trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.41ns)   --->   "%select_ln383 = select i1 %trunc_ln382, i63 %tmp, i63 %tmp_s" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 32 'select' 'select_ln383' <Predicate = true> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load_2 = load i3 %c_0_addr_2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 33 'load' 'c_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load_2 = load i3 %c_1_addr_2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 34 'load' 'c_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln383 = trunc i64 %c_0_load_2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 35 'trunc' 'trunc_ln383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln383_2 = trunc i64 %c_1_load_2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 36 'trunc' 'trunc_ln383_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.99ns)   --->   "%select_ln383_2 = select i1 %trunc_ln382, i1 %trunc_ln383, i1 %trunc_ln383_2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 37 'select' 'select_ln383_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %select_ln383_2, i63 %select_ln383" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 38 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln383 = br i1 %trunc_ln382, void %arrayidx.i.i495.case.0, void %arrayidx.i.i495.case.1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 39 'br' 'br_ln383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln383 = store i64 %or_ln, i3 %c_0_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 40 'store' 'store_ln383' <Predicate = (!trunc_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln383 = br void %arrayidx.i.i495.exit" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 41 'br' 'br_ln383' <Predicate = (!trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln383 = store i64 %or_ln, i3 %c_1_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 42 'store' 'store_ln383' <Predicate = (trunc_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln383 = br void %arrayidx.i.i495.exit" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 43 'br' 'br_ln383' <Predicate = (trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln380 = store i3 %add_ln383, i3 %i_240" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 44 'store' 'store_ln380' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln382 = br void %for.inc.i.i" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 45 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_240                   (alloca           ) [ 011]
store_ln380             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i                       (load             ) [ 000]
icmp_ln382              (icmp             ) [ 010]
add_ln383               (add              ) [ 001]
br_ln382                (br               ) [ 000]
trunc_ln382             (trunc            ) [ 001]
lshr_ln                 (partselect       ) [ 000]
zext_ln383              (zext             ) [ 000]
c_0_addr                (getelementptr    ) [ 001]
c_1_addr                (getelementptr    ) [ 001]
lshr_ln383_1            (partselect       ) [ 000]
zext_ln383_1            (zext             ) [ 000]
c_0_addr_2              (getelementptr    ) [ 001]
c_1_addr_2              (getelementptr    ) [ 001]
specpipeline_ln380      (specpipeline     ) [ 000]
speclooptripcount_ln380 (speclooptripcount) [ 000]
specloopname_ln382      (specloopname     ) [ 000]
c_0_load                (load             ) [ 000]
c_1_load                (load             ) [ 000]
tmp                     (partselect       ) [ 000]
tmp_s                   (partselect       ) [ 000]
select_ln383            (select           ) [ 000]
c_0_load_2              (load             ) [ 000]
c_1_load_2              (load             ) [ 000]
trunc_ln383             (trunc            ) [ 000]
trunc_ln383_2           (trunc            ) [ 000]
select_ln383_2          (select           ) [ 000]
or_ln                   (bitconcatenate   ) [ 000]
br_ln383                (br               ) [ 000]
store_ln383             (store            ) [ 000]
br_ln383                (br               ) [ 000]
store_ln383             (store            ) [ 000]
br_ln383                (br               ) [ 000]
store_ln380             (store            ) [ 000]
br_ln382                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_240_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_240/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="c_0_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="2" slack="0"/>
<pin id="46" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="c_1_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="64" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="2" slack="0"/>
<pin id="53" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="3" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="61" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="62" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="63" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="64" slack="0"/>
<pin id="64" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_0_load/1 c_0_load_2/1 store_ln383/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="0"/>
<pin id="71" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="72" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="73" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="64" slack="0"/>
<pin id="74" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_1_load/1 c_1_load_2/1 store_ln383/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c_0_addr_2_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="2" slack="0"/>
<pin id="80" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr_2/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="c_1_addr_2_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="2" slack="0"/>
<pin id="87" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln380_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln382_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln383_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln383/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln382_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln382/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lshr_ln_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="3" slack="0"/>
<pin id="121" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln383_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln383/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="lshr_ln383_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="0" index="3" bw="3" slack="0"/>
<pin id="137" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln383_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln383_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln383_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="63" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="7" slack="0"/>
<pin id="153" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="63" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="7" slack="0"/>
<pin id="163" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln383_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="63" slack="0"/>
<pin id="171" dir="0" index="2" bw="63" slack="0"/>
<pin id="172" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln383/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln383_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln383/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln383_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln383_2/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln383_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln383_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="63" slack="0"/>
<pin id="194" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln380_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="1"/>
<pin id="202" dir="0" index="1" bw="3" slack="1"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_240_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_240 "/>
</bind>
</comp>

<comp id="214" class="1005" name="add_ln383_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="1"/>
<pin id="216" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln383 "/>
</bind>
</comp>

<comp id="219" class="1005" name="trunc_ln382_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln382 "/>
</bind>
</comp>

<comp id="225" class="1005" name="c_0_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="c_1_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="237" class="1005" name="c_0_addr_2_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="1"/>
<pin id="239" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr_2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="c_1_addr_2_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="1"/>
<pin id="244" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="65"><net_src comp="42" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="75"><net_src comp="49" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="76" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="91"><net_src comp="83" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="97" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="97" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="116" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="106" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="132" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="66" pin="7"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="56" pin="7"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="173"><net_src comp="148" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="158" pin="4"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="56" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="66" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="175" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="183" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="168" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="199"><net_src comp="190" pin="3"/><net_sink comp="66" pin=1"/></net>

<net id="207"><net_src comp="38" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="217"><net_src comp="106" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="222"><net_src comp="112" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="228"><net_src comp="42" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="234"><net_src comp="49" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="240"><net_src comp="76" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="245"><net_src comp="83" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_1 | {2 }
	Port: c_0 | {2 }
 - Input state : 
	Port: fp2div2_503_Pipeline_VITIS_LOOP_382_1 : c_1 | {1 2 }
	Port: fp2div2_503_Pipeline_VITIS_LOOP_382_1 : c_0 | {1 2 }
  - Chain level:
	State 1
		store_ln380 : 1
		i : 1
		icmp_ln382 : 2
		add_ln383 : 2
		br_ln382 : 3
		trunc_ln382 : 2
		lshr_ln : 2
		zext_ln383 : 3
		c_0_addr : 4
		c_1_addr : 4
		c_0_load : 5
		c_1_load : 5
		lshr_ln383_1 : 3
		zext_ln383_1 : 4
		c_0_addr_2 : 5
		c_1_addr_2 : 5
		c_0_load_2 : 6
		c_1_load_2 : 6
	State 2
		tmp : 1
		tmp_s : 1
		select_ln383 : 2
		trunc_ln383 : 1
		trunc_ln383_2 : 1
		select_ln383_2 : 2
		or_ln : 3
		store_ln383 : 4
		store_ln383 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln383_fu_168  |    0    |    63   |
|          | select_ln383_2_fu_183 |    0    |    2    |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln382_fu_100   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln383_fu_106   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |   trunc_ln382_fu_112  |    0    |    0    |
|   trunc  |   trunc_ln383_fu_175  |    0    |    0    |
|          |  trunc_ln383_2_fu_179 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     lshr_ln_fu_116    |    0    |    0    |
|partselect|  lshr_ln383_1_fu_132  |    0    |    0    |
|          |       tmp_fu_148      |    0    |    0    |
|          |      tmp_s_fu_158     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln383_fu_126   |    0    |    0    |
|          |  zext_ln383_1_fu_142  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      or_ln_fu_190     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    87   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln383_reg_214 |    3   |
| c_0_addr_2_reg_237|    3   |
|  c_0_addr_reg_225 |    3   |
| c_1_addr_2_reg_242|    3   |
|  c_1_addr_reg_231 |    3   |
|   i_240_reg_204   |    3   |
|trunc_ln382_reg_219|    1   |
+-------------------+--------+
|       Total       |   19   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_56 |  p0  |   3  |   3  |    9   ||    0    ||    14   |
| grp_access_fu_56 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_66 |  p0  |   3  |   3  |    9   ||    0    ||    14   |
| grp_access_fu_66 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   18   ||  6.5906 ||    0    ||    46   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   46   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   19   |   133  |
+-----------+--------+--------+--------+
