# RISC-V-Soc-Tapeout

| Week | Description |
|------|-------------|
| [**Week 0**](week0/Task0/README.md) | üõ†Ô∏è [Tools Installation](week0/Task0/README.md) ‚Äî Installed **Iverilog**, **Yosys**, **OPENSTA** and **GTKWave** |
| [**Week 1**](week1/README.md) | üõ†Ô∏è [RTL & Verilog Labs](week1/README.md) ‚Äî Learned **Verilog coding**, **2-to-1 MUX simulation**, **testbench creation**, and **waveform visualization** using **Icarus Verilog** and **GTKWave** |
