# Verilog
Every project includes RTLs and a test bench along with implementation details for every design. 

Tool Used:

Xilinx Vivado v2024.1 (64-bit)
