 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Cubic_engine
Version: W-2024.09-SP2
Date   : Sat Aug 23 23:20:23 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: XCP_reg[7] (rising edge-triggered flip-flop)
  Endpoint: out[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Cubic_engine       tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  XCP_reg[7]/CK (DFFQX1)                   0.00       0.00 r
  XCP_reg[7]/Q (DFFQX1)                    0.44       0.44 r
  U190/Y (INVX1)                           0.27       0.70 f
  U189/Y (INVX12)                          0.68       1.38 r
  out[7] (out)                             0.00       1.38 r
  data arrival time                                   1.38
  -----------------------------------------------------------
  (Path is unconstrained)


1
