================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Mar 17 15:51:34 -0700 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         ExtendedKalmanFilter
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  kintex7
    * Target device:   xc7k160t-fbg676-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  4 ns
    * C-Synthesis target clock:    4 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              8050
FF:               13899
DSP:              34
BRAM:             6
URAM:             0
SRL:              455


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 4.000       |
| Post-Synthesis | 3.052       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                     | LUT  | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                     | 8050 | 13899 | 34  | 6    |      |     |        |      |         |          |        |
|   (inst)                                 | 665  | 2615  |     |      |      |     |        |      |         |          |        |
|   A_U                                    | 4    | 1     |     |      |      |     |        |      |         |          |        |
|   H_U                                    | 7    | 1     |     |      |      |     |        |      |         |          |        |
|   K_U                                    | 136  | 128   |     |      |      |     |        |      |         |          |        |
|   P_U                                    | 276  |       |     | 2    |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_13_full_dsp_1_U3     | 646  | 936   | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_13_full_dsp_1_U4     | 646  | 936   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_13_full_dsp_1_U1 | 972  | 937   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_13_full_dsp_1_U2 | 712  | 937   | 3   |      |      |     |        |      |         |          |        |
|   ddiv_64ns_64ns_64_59_no_dsp_1_U7       | 3249 | 6162  |     |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U5      | 229  | 559   | 11  |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U6      | 227  | 559   | 11  |      |      |     |        |      |         |          |        |
|   temp1_U                                | 69   | 64    |     |      |      |     |        |      |         |          |        |
|   temp2_U                                | 69   |       |     | 2    |      |     |        |      |         |          |        |
|   tempP_U                                | 74   |       |     | 2    |      |     |        |      |         |          |        |
|   temp_U                                 | 69   | 64    |     |      |      |     |        |      |         |          |        |
+------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 7.94%  | OK     |
| FD                                                        | 50%       | 6.85%  | OK     |
| LUTRAM+SRL                                                | 25%       | 2.03%  | OK     |
| MUXF7                                                     | 15%       | 0.08%  | OK     |
| DSP                                                       | 80%       | 5.67%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.92%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 3.29%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1901      | 98     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.09   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                              | ENDPOINT PIN                                                                                                        | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                             |                                                                                                                     |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.137 | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R |            4 |         66 |          2.499 |          0.511 |        1.988 |
| Path2 | 1.137 | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/R |            4 |         66 |          2.499 |          0.511 |        1.988 |
| Path3 | 1.137 | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/R |            4 |         66 |          2.499 |          0.511 |        1.988 |
| Path4 | 1.137 | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]/R |            4 |         66 |          2.499 |          0.511 |        1.988 |
| Path5 | 1.137 | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R |            4 |         66 |          2.499 |          0.511 |        1.988 |
+-------+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                       | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD         | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1                     | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15                 | LUT.others.LUT5      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6                  | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0                 | LUT.others.LUT2      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52] | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                       | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD         | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1                     | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15                 | LUT.others.LUT5      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6                  | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0                 | LUT.others.LUT2      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53] | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                       | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD         | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1                     | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15                 | LUT.others.LUT5      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6                  | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0                 | LUT.others.LUT2      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54] | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                       | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD         | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1                     | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15                 | LUT.others.LUT5      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6                  | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0                 | LUT.others.LUT2      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55] | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                       | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD         | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1                     | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15                 | LUT.others.LUT5      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6                  | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0                 | LUT.others.LUT2      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52] | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------------+
| Report Type              | Report Location                                                             |
+--------------------------+-----------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/extendedKalmanFilter_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/extendedKalmanFilter_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/extendedKalmanFilter_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/extendedKalmanFilter_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/extendedKalmanFilter_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/extendedKalmanFilter_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------------------+


