// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiCeG_H__
#define __myip_v1_0_HLS_weiCeG_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiCeG_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiCeG_ram) {
        ram[0] = "0b10111101101111000101111010000011";
        ram[1] = "0b00111101100111001001111000101110";
        ram[2] = "0b10111101100000100110101100010000";
        ram[3] = "0b00111100001010010011110011001100";
        ram[4] = "0b00111101101111110101010110111010";
        ram[5] = "0b00111101000111000110111110110001";
        ram[6] = "0b00111101010101110011111011100010";
        ram[7] = "0b00111100011100000101100110010001";
        ram[8] = "0b10111101101010110110110000000001";
        ram[9] = "0b10111101111100101111001111000010";
        ram[10] = "0b10111101100111111011110001010111";
        ram[11] = "0b10111110001010010111001000100111";
        ram[12] = "0b10111101100101100101010000100101";
        ram[13] = "0b00111110000000100101011001011111";
        ram[14] = "0b00111110010100101111000101100110";
        ram[15] = "0b10111100111111100000110101001011";
        ram[16] = "0b10111101111001011111100101011011";
        ram[17] = "0b00111101110011111000111101101011";
        ram[18] = "0b00111101110100000001100100110011";
        ram[19] = "0b00111101111110100001110010100010";
        ram[20] = "0b00111110000110100100100111110011";
        ram[21] = "0b00111101100000110000111111001100";
        ram[22] = "0b10111101010010010011111001100010";
        ram[23] = "0b10111110001111000111101001011001";
        ram[24] = "0b10111110010000011010100100000111";
        ram[25] = "0b10111101111011111111111000101100";
        ram[26] = "0b00111101010010100001110101011001";
        ram[27] = "0b10111100000100100110111011111001";
        ram[28] = "0b10111101101111011101000110011000";
        ram[29] = "0b00111101101001010001100110010000";
        ram[30] = "0b00111110001011110000101111011110";
        ram[31] = "0b10111101000110110101110110010101";
        ram[32] = "0b00111110000011010011011101010101";
        ram[33] = "0b00111110001011111011110001011000";
        ram[34] = "0b00111101110101101101100101111100";
        ram[35] = "0b00111100110110011110111111011100";
        ram[36] = "0b10111110000000011110110111011111";
        ram[37] = "0b00111101101000011101110001101100";
        ram[38] = "0b10111100110111010100111111100110";
        ram[39] = "0b10111101100100000011101011110011";
        ram[40] = "0b00111110001000011110010101011100";
        ram[41] = "0b10111110001101001110110001110011";
        ram[42] = "0b00111101010001110111000011111011";
        ram[43] = "0b00111100101001001110100111100110";
        ram[44] = "0b10111110011010111011101111101100";
        ram[45] = "0b10111101010100111010101010100110";
        ram[46] = "0b10111110100010000001110101111111";
        ram[47] = "0b00111100001010011011100010000010";
        ram[48] = "0b00111101101011101110101000011001";
        ram[49] = "0b00111101100010111100001110101010";
        ram[50] = "0b00111100011001000101011100000100";
        ram[51] = "0b00111100011100010010100011100101";
        ram[52] = "0b10111110001000011101110111100110";
        ram[53] = "0b10111101110000101110100010100011";
        ram[54] = "0b00111101011010001110101010111000";
        ram[55] = "0b00111101100011101000110000011101";
        ram[56] = "0b00111101010000001100001000001011";
        ram[57] = "0b10111110001100100001000101000111";
        ram[58] = "0b00111110000101111011001101011001";
        ram[59] = "0b10111110010100100111001010010100";
        ram[60] = "0b10111100100001100110000001001110";
        ram[61] = "0b10111100010011111001110100101111";
        ram[62] = "0b00111101011111101100010110110000";
        ram[63] = "0b10111110000000101010110110000110";
        ram[64] = "0b10111110011101011000111010011011";
        ram[65] = "0b00111110001010010011011111111100";
        ram[66] = "0b10111110000001100101010011111111";
        ram[67] = "0b10111101101011000111000010010110";
        ram[68] = "0b10111110000000100100001101010111";
        ram[69] = "0b00111101101011001010100001111001";
        ram[70] = "0b00111101010011111011010101111000";
        ram[71] = "0b00111101110111101001110001010110";
        ram[72] = "0b10111101110000100000001000011000";
        ram[73] = "0b00111110101001011110101111111010";
        ram[74] = "0b10111100100101011110110110011100";
        ram[75] = "0b10111101100111010110111110111111";
        ram[76] = "0b10111110100110011100111101101101";
        ram[77] = "0b10111101111110001101101100111001";
        ram[78] = "0b00111011100010011101010110100000";
        ram[79] = "0b10111110011100110010111100001010";
        ram[80] = "0b00111100110110001110001110111001";
        ram[81] = "0b10111011001011001100000010010001";
        ram[82] = "0b10111100111000110101111111100111";
        ram[83] = "0b00111101010011111010000100110110";
        ram[84] = "0b00111110000010001011000101000101";
        ram[85] = "0b10111101110010010011010001111111";
        ram[86] = "0b00111101101101101010000011000011";
        ram[87] = "0b10111100110010000000001101010110";
        ram[88] = "0b00111110000101110000100101000111";
        ram[89] = "0b00111101111001011001000110011000";
        ram[90] = "0b00111101100011110000111100010111";
        ram[91] = "0b00111110100000101111001011001100";
        ram[92] = "0b10111101101110000010111000100001";
        ram[93] = "0b10111100101101110001111101011111";
        ram[94] = "0b10111110001000100111111011100101";
        ram[95] = "0b00111101110100100101000110010000";
        ram[96] = "0b10111101111110100111000000001110";
        ram[97] = "0b00111110010001110001100110011000";
        ram[98] = "0b10111110000101101010011001111110";
        ram[99] = "0b00111110001001000100011010011110";
        ram[100] = "0b00111101111000000100001010001011";
        ram[101] = "0b00111101110111101101010101100101";
        ram[102] = "0b10111101010100001101011010010011";
        ram[103] = "0b00111101011101100101101111100010";
        ram[104] = "0b10111101111000111101100110010011";
        ram[105] = "0b10111110011010011100001100000010";
        ram[106] = "0b10111110000010001110001101011010";
        ram[107] = "0b10111101110010101100101011001000";
        ram[108] = "0b00111100001100011100111000000011";
        ram[109] = "0b10111101000111010010101110000000";
        ram[110] = "0b10111101101110111110110111111110";
        ram[111] = "0b10111100110001101010101010001011";
        ram[112] = "0b10111100100001001001000011111101";
        ram[113] = "0b00111101011000111110010101011100";
        ram[114] = "0b00111110001110011111000010011010";
        ram[115] = "0b10111101011101011011001111010111";
        ram[116] = "0b00111101110000110110011111011011";
        ram[117] = "0b10111101100000110100100010111101";
        ram[118] = "0b10111100111001011011010011101010";
        ram[119] = "0b10111100011000011111010110111101";
        ram[120] = "0b10111110101000110000100101001000";
        ram[121] = "0b00111100101100111100100110010000";
        ram[122] = "0b00111100001001100101100001011111";
        ram[123] = "0b00111110010011010100101001001000";
        ram[124] = "0b10111101111101111001100101110101";
        ram[125] = "0b00111110100100100001111001011111";
        ram[126] = "0b00111101101101010100100100011101";
        ram[127] = "0b10111100110101110000000100001110";
        ram[128] = "0b00111100110111111010101111111010";
        ram[129] = "0b00111110010000100000010001001100";
        ram[130] = "0b00111100010001101011011011010000";
        ram[131] = "0b00111100110100011010101011100000";
        ram[132] = "0b10111100110111010110100110110000";
        ram[133] = "0b10111110010010110011110111110010";
        ram[134] = "0b00111110000110111101010001100100";
        ram[135] = "0b00111101101011101111101001010101";
        ram[136] = "0b00111101110011101111101111101000";
        ram[137] = "0b10111110001001011101000101010110";
        ram[138] = "0b10111110000100111000111010111110";
        ram[139] = "0b10111101011010110111111011000000";
        ram[140] = "0b00111101101111100101111101011101";
        ram[141] = "0b10111110001010111100110001010111";
        ram[142] = "0b00111101000111010110111000001011";
        ram[143] = "0b10111110001011010010100010010100";
        ram[144] = "0b00111110000111100001100010100000";
        ram[145] = "0b00111110000101001110010010000011";
        ram[146] = "0b00111110010100011110100010101011";
        ram[147] = "0b00111101100100101011100010110100";
        ram[148] = "0b10111110000111110111111101100110";
        ram[149] = "0b10111101101111111100001011101001";
        ram[150] = "0b00111110000010101110110001011101";
        ram[151] = "0b10111110000101001111010000001001";
        ram[152] = "0b10111101101011100110001100101101";
        ram[153] = "0b00111101110110111111101011011010";
        ram[154] = "0b00111100110001011011100111100101";
        ram[155] = "0b00111101001001000000001011110000";
        ram[156] = "0b00111110010011110101100001011110";
        ram[157] = "0b00111101100101110010111101111011";
        ram[158] = "0b10111101010111001011110001110110";
        ram[159] = "0b00111110000111011100100010001011";
        ram[160] = "0b10111110010100000011101100101010";
        ram[161] = "0b10111101101101110001110001100011";
        ram[162] = "0b10111100010110011111110110011111";
        ram[163] = "0b00111110000100010100110000110010";
        ram[164] = "0b10111101000100110111100010010111";
        ram[165] = "0b00111110001011111000010100111011";
        ram[166] = "0b10111101101010111001111110101000";
        ram[167] = "0b00111100111000011100011110010110";
        ram[168] = "0b00111101100111110010110111001010";
        ram[169] = "0b00111100101110110011110111111011";
        ram[170] = "0b10111100111101011110100011101111";
        ram[171] = "0b00111110100010000111111000100010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiCeG) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiCeG_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiCeG) {
meminst = new myip_v1_0_HLS_weiCeG_ram("myip_v1_0_HLS_weiCeG_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiCeG() {
    delete meminst;
}


};//endmodule
#endif
