GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v'
Analyzing included file 'top_define.v'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v":24)
Back to file 'C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v":24)
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v":25)
Back to file 'C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v":25)
Analyzing included file 'vfb_psram_defines.v'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v":26)
Back to file 'C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v":26)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp'
Analyzing included file 'top_define.v'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":1622)
Back to file 'C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":1622)
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":1622)
Back to file 'C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":1622)
Analyzing included file 'vfb_psram_defines.v'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":1622)
Back to file 'C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":1622)
Compiling module 'VFB_PSRAM_Top'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_top.v":28)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
WARN  (EX3670) : Actual bit length ** differs from formal bit length ** for port '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.06\IDE\ipcore\VFB_PSRAM\data\vfb_psram_wrapper.vp":0)
NOTE  (EX0101) : Current top module is "VFB_PSRAM_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\TangNano-9K-example-main\VFB_PSRAM_RefDesign 720p 3buffers\src\vfb_psram\temp\VFBPsram\vfb_psram.vg" completed
Generate template file "E:\TangNano-9K-example-main\VFB_PSRAM_RefDesign 720p 3buffers\src\vfb_psram\temp\VFBPsram\vfb_psram_tmp.v" completed
[100%] Generate report file "E:\TangNano-9K-example-main\VFB_PSRAM_RefDesign 720p 3buffers\src\vfb_psram\temp\VFBPsram\vfb_psram_syn.rpt.html" completed
GowinSynthesis finish
