[05/25 20:47:53      0s] 
[05/25 20:47:53      0s] Cadence Innovus(TM) Implementation System.
[05/25 20:47:53      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/25 20:47:53      0s] 
[05/25 20:47:53      0s] Version:	v16.20-p002_1, built Tue Nov 8 11:31:23 PST 2016
[05/25 20:47:53      0s] Options:	
[05/25 20:47:53      0s] Date:		Sat May 25 20:47:53 2024
[05/25 20:47:53      0s] Host:		gordon.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[05/25 20:47:53      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[05/25 20:47:53      0s] 
[05/25 20:47:53      0s] License:
[05/25 20:47:53      0s] 		invs	Innovus Implementation System	16.2	checkout succeeded
[05/25 20:47:53      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/25 20:47:58      4s] @(#)CDS: Innovus v16.20-p002_1 (64bit) 11/08/2016 11:31 (Linux 2.6.18-194.el5)
[05/25 20:47:58      4s] @(#)CDS: NanoRoute 16.20-p002_1 NR161103-1425/16_20-UB (database version 2.30, 354.6.1) {superthreading v1.34}
[05/25 20:47:58      4s] @(#)CDS: AAE 16.20-p004 (64bit) 11/08/2016 (Linux 2.6.18-194.el5)
[05/25 20:47:58      4s] @(#)CDS: CTE 16.20-p008_1 () Oct 29 2016 08:26:57 ( )
[05/25 20:47:58      4s] @(#)CDS: SYNTECH 16.20-p001_1 () Oct 27 2016 11:33:00 ( )
[05/25 20:47:58      4s] @(#)CDS: CPE v16.20-p011
[05/25 20:47:58      4s] @(#)CDS: IQRC/TQRC 15.2.5-s803 (64bit) Tue Sep 13 18:23:58 PDT 2016 (Linux 2.6.18-194.el5)
[05/25 20:47:58      4s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[05/25 20:47:58      4s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/25 20:47:58      4s] @(#)CDS: RCDB 11.8
[05/25 20:47:58      4s] --- Running on gordon.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) ---
[05/25 20:47:58      4s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_167240_gordon.ece.northwestern.edu_sfs6562_L5oDs8.

[05/25 20:47:58      4s] 
[05/25 20:47:58      4s] **INFO:  MMMC transition support version v31-84 
[05/25 20:47:58      4s] 
[05/25 20:47:58      4s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/25 20:47:58      4s] <CMD> suppressMessage ENCEXT-2799
[05/25 20:47:58      4s] <CMD> getDrawView
[05/25 20:47:58      4s] <CMD> loadWorkspace -name Physical
[05/25 20:47:58      4s] <CMD> win
[05/25 20:48:52      8s] <CMD> encMessage warning 0
[05/25 20:48:52      8s] Suppress "**WARN ..." messages.
[05/25 20:48:52      8s] <CMD> encMessage debug 0
[05/25 20:48:52      8s] <CMD> encMessage info 0
[05/25 20:48:53      8s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:48:53      8s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[05/25 20:48:53      8s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 20:48:53      8s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.15min, fe_real=1.00min, fe_mem=525.9M) ***
[05/25 20:48:53      8s] *** Netlist is unique.
[05/25 20:48:53      8s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
[05/25 20:48:53      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:48:53      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:48:54      9s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:49:09     10s] <CMD> pan 69.454 38.909
[05/25 20:49:18     11s] <CMD> pan -18.912 -63.645
[05/25 20:49:23     11s] <CMD> pan -55.088 123.209
[05/25 20:49:49     14s] <CMD> encMessage warning 0
[05/25 20:49:49     14s] Suppress "**WARN ..." messages.
[05/25 20:49:49     14s] <CMD> encMessage debug 0
[05/25 20:49:49     14s] <CMD> encMessage info 0
[05/25 20:49:49     14s] Free PSO.
[05/25 20:49:49     15s] 
[05/25 20:49:49     15s] 
[05/25 20:49:49     15s] Info (SM2C): Status of key globals:
[05/25 20:49:49     15s] 	 MMMC-by-default flow     : 1
[05/25 20:49:49     15s] 	 Default MMMC objs envvar : 0
[05/25 20:49:49     15s] 	 Data portability         : 0
[05/25 20:49:49     15s] 	 MMMC PV Emulation        : 0
[05/25 20:49:49     15s] 	 MMMC debug               : 0
[05/25 20:49:49     15s] 	 Init_Design flow         : 1
[05/25 20:49:49     15s] 
[05/25 20:49:49     15s] 
[05/25 20:49:49     15s] 	 CTE SM2C global          : false
[05/25 20:49:49     15s] 	 Reporting view filter    : false
[05/25 20:49:49     15s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:49:49     15s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[05/25 20:49:49     15s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_powerroute_clk_filler.enc.dat/viewDefinition.tcl
[05/25 20:49:50     15s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.26min, fe_real=1.95min, fe_mem=725.1M) ***
[05/25 20:49:50     15s] *** Netlist is unique.
[05/25 20:49:50     15s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_powerroute_clk_filler.enc.dat/gui.pref.tcl ...
[05/25 20:49:50     15s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:49:50     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:49:50     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:49:50     16s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:52:01     20s] <CMD> setLayerPreference allM0 -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM2 -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM3 -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 20:52:01     20s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 20:52:02     20s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 20:52:02     20s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 20:52:03     20s] <CMD> setLayerPreference allM0 -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM2 -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM3 -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 20:52:03     20s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 20:52:07     20s] <CMD> selectInst FILLER_26578
[05/25 20:52:10     20s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 20:52:10     20s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 20:52:17     21s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 20:52:19     21s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 20:52:20     21s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 20:52:21     21s] <CMD> setLayerPreference bump -isVisible 0
[05/25 20:52:21     21s] <CMD> setLayerPreference bumpBack -isVisible 0
[05/25 20:52:21     21s] <CMD> setLayerPreference bumpConnect -isVisible 0
[05/25 20:52:21     21s] <CMD> setLayerPreference bump -isVisible 1
[05/25 20:52:21     21s] <CMD> setLayerPreference bumpBack -isVisible 1
[05/25 20:52:21     21s] <CMD> setLayerPreference bumpConnect -isVisible 1
[05/25 20:52:22     21s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 20:52:23     21s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 20:52:24     21s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 20:52:24     21s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 20:52:32     21s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 20:52:33     21s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 20:52:33     21s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 20:52:36     22s] <CMD> pan 23.809 -4.329
[05/25 20:52:42     22s] <CMD> pan -139.128 7.705
[05/25 20:53:01     24s] <CMD> encMessage warning 0
[05/25 20:53:01     24s] Suppress "**WARN ..." messages.
[05/25 20:53:01     24s] <CMD> encMessage debug 0
[05/25 20:53:01     24s] <CMD> encMessage info 0
[05/25 20:53:01     24s] Free PSO.
[05/25 20:53:01     25s] 
[05/25 20:53:01     25s] 
[05/25 20:53:01     25s] Info (SM2C): Status of key globals:
[05/25 20:53:01     25s] 	 MMMC-by-default flow     : 1
[05/25 20:53:01     25s] 	 Default MMMC objs envvar : 0
[05/25 20:53:01     25s] 	 Data portability         : 0
[05/25 20:53:01     25s] 	 MMMC PV Emulation        : 0
[05/25 20:53:01     25s] 	 MMMC debug               : 0
[05/25 20:53:01     25s] 	 Init_Design flow         : 1
[05/25 20:53:01     25s] 
[05/25 20:53:01     25s] 
[05/25 20:53:01     25s] 	 CTE SM2C global          : false
[05/25 20:53:01     25s] 	 Reporting view filter    : false
[05/25 20:53:01     25s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:53:01     25s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[05/25 20:53:01     25s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/viewDefinition.tcl
[05/25 20:53:01     25s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.42min, fe_real=5.13min, fe_mem=724.9M) ***
[05/25 20:53:01     25s] *** Netlist is unique.
[05/25 20:53:01     25s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/gui.pref.tcl ...
[05/25 20:53:01     25s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:53:01     25s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:53:01     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:53:01     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:53:02     26s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:54:05     29s] <CMD> encMessage warning 0
[05/25 20:54:05     29s] Suppress "**WARN ..." messages.
[05/25 20:54:05     29s] <CMD> encMessage debug 0
[05/25 20:54:05     29s] <CMD> encMessage info 0
[05/25 20:54:06     29s] Free PSO.
[05/25 20:54:06     29s] 
[05/25 20:54:06     29s] 
[05/25 20:54:06     29s] Info (SM2C): Status of key globals:
[05/25 20:54:06     29s] 	 MMMC-by-default flow     : 1
[05/25 20:54:06     29s] 	 Default MMMC objs envvar : 0
[05/25 20:54:06     29s] 	 Data portability         : 0
[05/25 20:54:06     29s] 	 MMMC PV Emulation        : 0
[05/25 20:54:06     29s] 	 MMMC debug               : 0
[05/25 20:54:06     29s] 	 Init_Design flow         : 1
[05/25 20:54:06     29s] 
[05/25 20:54:06     29s] 
[05/25 20:54:06     29s] 	 CTE SM2C global          : false
[05/25 20:54:06     29s] 	 Reporting view filter    : false
[05/25 20:54:06     29s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:54:06     29s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[05/25 20:54:06     30s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
[05/25 20:54:06     30s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.50min, fe_real=6.22min, fe_mem=752.3M) ***
[05/25 20:54:06     30s] *** Netlist is unique.
[05/25 20:54:06     30s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
[05/25 20:54:06     30s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:54:06     30s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:54:06     30s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:54:06     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:54:06     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:54:07     31s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:54:21     33s] <CMD> loadFPlan Top_final_layout.enc.dat/key_generation.fp.spr.gz
[05/25 20:54:21     33s] Reading floorplan file - Top_final_layout.enc.dat/key_generation.fp.spr.gz (mem = 1119.9M).
[05/25 20:54:21     33s] *** End loading floorplan (cpu = 0:00:00.0, mem = 1119.9M) ***
[05/25 20:54:21     33s] <CMD> setDrawView fplan
[05/25 20:54:21     33s] <CMD> fit
[05/25 20:54:32     34s] <CMD> pan 57.074 3.272
[05/25 20:54:40     35s] *** Checked 4 GNC rules.
[05/25 20:54:40     35s] *** Applying global-net connections...
[05/25 20:54:40     35s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[05/25 20:54:40     35s] Reading placement file - Top_final_layout.enc.dat/key_generation.place.gz.
[05/25 20:54:40     35s] **ERROR: (IMPSP-613):	Binary placement-file can only be loaded by restoreDesign, it cannot be loaded separately.
[05/25 20:54:40     35s] Total net length = 4.101e+05 (2.113e+05 1.988e+05) (ext = 8.063e+04)
[05/25 20:54:40     35s] <CMD> fit
[05/25 20:55:02     36s] <CMD> encMessage warning 0
[05/25 20:55:02     36s] Suppress "**WARN ..." messages.
[05/25 20:55:02     36s] <CMD> encMessage debug 0
[05/25 20:55:02     36s] <CMD> encMessage info 0
[05/25 20:55:02     36s] Free PSO.
[05/25 20:55:02     36s] 
[05/25 20:55:02     36s] 
[05/25 20:55:02     36s] Info (SM2C): Status of key globals:
[05/25 20:55:02     36s] 	 MMMC-by-default flow     : 1
[05/25 20:55:02     36s] 	 Default MMMC objs envvar : 0
[05/25 20:55:02     36s] 	 Data portability         : 0
[05/25 20:55:02     36s] 	 MMMC PV Emulation        : 0
[05/25 20:55:02     36s] 	 MMMC debug               : 0
[05/25 20:55:02     36s] 	 Init_Design flow         : 1
[05/25 20:55:02     36s] 
[05/25 20:55:02     36s] 
[05/25 20:55:02     36s] 	 CTE SM2C global          : false
[05/25 20:55:02     36s] 	 Reporting view filter    : false
[05/25 20:55:02     36s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:55:02     36s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[05/25 20:55:02     36s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
[05/25 20:55:02     36s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.61min, fe_real=7.15min, fe_mem=777.6M) ***
[05/25 20:55:02     36s] *** Netlist is unique.
[05/25 20:55:02     36s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
[05/25 20:55:02     36s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:55:02     36s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:55:02     36s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:55:02     36s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:55:02     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:02     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:03     37s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:55:06     37s] <CMD> pan -28.034 23.973
[05/25 20:55:10     38s] <CMD> pan 51.504 -51.504
[05/25 20:55:38     42s] <CMD> encMessage warning 0
[05/25 20:55:38     42s] Suppress "**WARN ..." messages.
[05/25 20:55:38     42s] <CMD> encMessage debug 0
[05/25 20:55:38     42s] <CMD> encMessage info 0
[05/25 20:55:38     42s] Free PSO.
[05/25 20:55:38     42s] 
[05/25 20:55:38     42s] 
[05/25 20:55:38     42s] Info (SM2C): Status of key globals:
[05/25 20:55:38     42s] 	 MMMC-by-default flow     : 1
[05/25 20:55:38     42s] 	 Default MMMC objs envvar : 0
[05/25 20:55:38     42s] 	 Data portability         : 0
[05/25 20:55:38     42s] 	 MMMC PV Emulation        : 0
[05/25 20:55:38     42s] 	 MMMC debug               : 0
[05/25 20:55:38     42s] 	 Init_Design flow         : 1
[05/25 20:55:38     42s] 
[05/25 20:55:38     42s] 
[05/25 20:55:38     42s] 	 CTE SM2C global          : false
[05/25 20:55:38     42s] 	 Reporting view filter    : false
[05/25 20:55:38     42s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:55:38     42s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[05/25 20:55:38     42s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top.enc.dat/viewDefinition.tcl
[05/25 20:55:38     42s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.71min, fe_real=7.75min, fe_mem=784.4M) ***
[05/25 20:55:39     42s] *** Netlist is unique.
[05/25 20:55:39     42s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top.enc.dat/gui.pref.tcl ...
[05/25 20:55:39     42s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:55:39     42s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:55:39     42s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:55:39     42s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:55:39     42s] **WARN: analysis view an not found, use default_view_setup
[05/25 20:55:39     42s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:39     42s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 20:55:39     43s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 20:55:57     43s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow io -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 0 bottom 0 left 0 right 0} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/25 20:55:57     43s] #- Begin addRing (date=05/25 20:55:57, mem=1144.0M)
[05/25 20:55:57     43s] 
[05/25 20:55:57     43s] The power planner will calculate offsets from I/O rows.
[05/25 20:55:57     43s] Ring generation is complete.
[05/25 20:55:57     43s] vias are now being generated.
[05/25 20:55:57     43s] addRing created 9 wires.
[05/25 20:55:57     43s] ViaGen created 14 vias and deleted 0 via to avoid violation.
[05/25 20:55:57     43s] +--------+----------------+----------------+
[05/25 20:55:57     43s] |  Layer |     Created    |     Deleted    |
[05/25 20:55:57     43s] +--------+----------------+----------------+
[05/25 20:55:57     43s] | metal4 |        5       |       NA       |
[05/25 20:55:57     43s] |  via4  |        9       |        0       |
[05/25 20:55:57     43s] | metal5 |        4       |       NA       |
[05/25 20:55:57     43s] |  via5  |        1       |        0       |
[05/25 20:55:57     43s] |  via6  |        1       |        0       |
[05/25 20:55:57     43s] |  via7  |        1       |        0       |
[05/25 20:55:57     43s] |  via8  |        1       |        0       |
[05/25 20:55:57     43s] |  via9  |        1       |        0       |
[05/25 20:55:57     43s] +--------+----------------+----------------+
[05/25 20:55:57     43s] #- End addRing (date=05/25 20:55:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=437.5M, current mem=1144.0M)
[05/25 20:55:57     43s] <CMD> addStripe -block_ring_top_layer_limit metal5 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -set_to_set_distance 5 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal5 -spacing 1 -xleft_offset 1 -merge_stripes_value 0.095 -layer metal4 -block_ring_bottom_layer_limit metal3 -width 1 -nets {VSS VDD} -stacked_via_bottom_layer metal1
[05/25 20:55:57     44s] #- Begin addStripe (date=05/25 20:55:57, mem=1144.0M)
[05/25 20:55:57     44s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[05/25 20:55:57     44s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[05/25 20:55:57     44s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[05/25 20:55:57     44s] 
[05/25 20:55:57     44s] Starting stripe generation ...
[05/25 20:55:57     44s] Non-Default setAddStripeOption Settings :
[05/25 20:55:57     44s]   NONE
[05/25 20:55:57     44s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 269.540 0.000 269.540 271.160 with width 1.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[05/25 20:55:57     44s] Stripe generation is complete.
[05/25 20:55:57     44s] vias are now being generated.
[05/25 20:55:57     44s] addStripe created 106 wires.
[05/25 20:55:57     44s] ViaGen created 212 vias and deleted 0 via to avoid violation.
[05/25 20:55:57     44s] +--------+----------------+----------------+
[05/25 20:55:57     44s] |  Layer |     Created    |     Deleted    |
[05/25 20:55:57     44s] +--------+----------------+----------------+
[05/25 20:55:57     44s] | metal4 |       106      |       NA       |
[05/25 20:55:57     44s] |  via4  |       212      |        0       |
[05/25 20:55:57     44s] +--------+----------------+----------------+
[05/25 20:55:57     44s] #- End addStripe (date=05/25 20:55:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=437.6M, current mem=1144.0M)
[05/25 20:55:57     44s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 10 } -blockPinTarget {nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 -crossoverViaTopLayer 10 -targetViaBottomLayer 1 -nets { VDD VSS }
[05/25 20:55:57     44s] #- Begin sroute (date=05/25 20:55:57, mem=1144.0M)
[05/25 20:55:57     44s] **WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[05/25 20:55:57     44s] **WARN: (IMPSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/25 20:55:57     44s] **WARN: (IMPSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/25 20:55:57     44s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/25 20:55:57     44s] **WARN: (IMPSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/25 20:55:58     44s] *** Begin SPECIAL ROUTE on Sat May 25 20:55:58 2024 ***
[05/25 20:55:58     44s] SPECIAL ROUTE ran on directory: /home/sfs6562/CE392/backend/innovus
[05/25 20:55:58     44s] SPECIAL ROUTE ran on machine: gordon.ece.northwestern.edu (Linux 4.18.0-553.el8_10.x86_64 x86_64 3.00Ghz)
[05/25 20:55:58     44s] 
[05/25 20:55:58     44s] Begin option processing ...
[05/25 20:55:58     44s] srouteConnectPowerBump set to false
[05/25 20:55:58     44s] routeSelectNet set to "VDD VSS"
[05/25 20:55:58     44s] routeSpecial set to true
[05/25 20:55:58     44s] srouteBlockPin set to "useLef"
[05/25 20:55:58     44s] srouteBottomLayerLimit set to 1
[05/25 20:55:58     44s] srouteBottomTargetLayerLimit set to 1
[05/25 20:55:58     44s] srouteConnectConverterPin set to false
[05/25 20:55:58     44s] srouteCrossoverViaBottomLayer set to 1
[05/25 20:55:58     44s] srouteCrossoverViaTopLayer set to 10
[05/25 20:55:58     44s] srouteFollowCorePinEnd set to 3
[05/25 20:55:58     44s] srouteJogControl set to "preferWithChanges differentLayer"
[05/25 20:55:58     44s] srouteLevelShifterMaxGap set to 1
[05/25 20:55:58     44s] sroutePadPinAllPorts set to true
[05/25 20:55:58     44s] sroutePreserveExistingRoutes set to true
[05/25 20:55:58     44s] srouteRoutePowerBarPortOnBothDir set to true
[05/25 20:55:58     44s] srouteStopBlockPin set to "nearestTarget"
[05/25 20:55:58     44s] srouteTopLayerLimit set to 10
[05/25 20:55:58     44s] srouteTopTargetLayerLimit set to 10
[05/25 20:55:58     44s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1618.00 megs.
[05/25 20:55:58     44s] 
[05/25 20:55:58     44s] Reading DB technology information...
[05/25 20:55:58     44s] Finished reading DB technology information.
[05/25 20:55:58     44s] Reading floorplan and netlist information...
[05/25 20:55:58     44s] Finished reading floorplan and netlist information.
[05/25 20:55:58     44s] Read in 20 layers, 10 routing layers, 1 overlap layer
[05/25 20:55:58     44s] Read in 134 macros, 44 used
[05/25 20:55:58     44s] Read in 44 components
[05/25 20:55:58     44s]   44 core components: 44 unplaced, 0 placed, 0 fixed
[05/25 20:55:58     44s] Read in 828 physical pins
[05/25 20:55:58     44s]   828 physical pins: 0 unplaced, 774 placed, 54 fixed
[05/25 20:55:58     44s] Read in 774 nets
[05/25 20:55:58     44s] Read in 2 special nets, 2 routed
[05/25 20:55:58     44s] Read in 916 terminals
[05/25 20:55:58     44s] 2 nets selected.
[05/25 20:55:58     44s] 
[05/25 20:55:58     44s] Begin power routing ...
[05/25 20:55:58     44s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/25 20:55:58     44s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/25 20:55:58     44s] Type 'man IMPSR-1256' for more detail.
[05/25 20:55:58     44s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/25 20:55:58     44s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/25 20:55:58     44s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/25 20:55:58     44s] Type 'man IMPSR-1256' for more detail.
[05/25 20:55:58     44s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/25 20:55:58     44s] CPU time for FollowPin 0 seconds
[05/25 20:55:58     44s] CPU time for FollowPin 0 seconds
[05/25 20:55:58     44s]   Number of IO ports routed: 0
[05/25 20:55:58     44s]   Number of Block ports routed: 0
[05/25 20:55:58     44s]   Number of Stripe ports routed: 0
[05/25 20:55:58     44s]   Number of Core ports routed: 382
[05/25 20:55:58     44s]   Number of Pad ports routed: 0
[05/25 20:55:58     44s]   Number of Power Bump ports routed: 0
[05/25 20:55:58     44s]   Number of Followpin connections: 191
[05/25 20:55:58     44s] End power routing: cpu: 0:00:01, real: 0:00:00, peak: 1620.00 megs.
[05/25 20:55:58     44s] 
[05/25 20:55:58     44s] 
[05/25 20:55:58     44s] 
[05/25 20:55:58     44s]  Begin updating DB with routing results ...
[05/25 20:55:58     44s]  Updating DB with 43 via definition ...
[05/25 20:55:58     44s]  Updating DB with 828 io pins ...
[05/25 20:55:58     44s] 
sroute post-processing starts at Sat May 25 20:55:58 2024
The viaGen is rebuilding shadow vias for net VSS.
[05/25 20:55:58     44s] sroute post-processing ends at Sat May 25 20:55:58 2024
sroute created 574 wires.
[05/25 20:55:58     44s] ViaGen created 31515 vias and deleted 0 via to avoid violation.
[05/25 20:55:58     44s] +--------+----------------+----------------+
[05/25 20:55:58     44s] |  Layer |     Created    |     Deleted    |
[05/25 20:55:58     44s] +--------+----------------+----------------+
[05/25 20:55:58     44s] | metal1 |       573      |       NA       |
[05/25 20:55:58     44s] |  via1  |      10505     |        0       |
[05/25 20:55:58     44s] | metal2 |        1       |       NA       |
[05/25 20:55:58     44s] |  via2  |      10505     |        0       |
[05/25 20:55:58     44s] |  via3  |      10505     |        0       |
[05/25 20:55:58     44s] +--------+----------------+----------------+
[05/25 20:55:58     44s] #- End sroute (date=05/25 20:55:58, total cpu=0:00:00.9, real=0:00:01.0, peak res=462.7M, current mem=881.3M)
[05/25 20:56:08     45s] <CMD> saveDesign Top_power.enc
[05/25 20:56:08     45s] #- Begin Save netlist data ... (date=05/25 20:56:08, mem=881.3M)
[05/25 20:56:08     45s] Writing Binary DB to Top_power.enc.dat.tmp/key_generation.v.bin ...
[05/25 20:56:08     45s] #- End Save netlist data ... (date=05/25 20:56:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=472.9M, current mem=1395.3M)
[05/25 20:56:08     45s] #- Begin Save AAE data ... (date=05/25 20:56:08, mem=1395.3M)
[05/25 20:56:08     45s] Saving AAE Data ...
[05/25 20:56:08     45s] #- End Save AAE data ... (date=05/25 20:56:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=472.9M, current mem=1395.3M)
[05/25 20:56:08     45s] #- Begin Save clock tree data ... (date=05/25 20:56:08, mem=1395.3M)
[05/25 20:56:08     45s] #- End Save clock tree data ... (date=05/25 20:56:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=473.0M, current mem=1395.3M)
[05/25 20:56:08     45s] Saving preference file Top_power.enc.dat.tmp/gui.pref.tcl ...
[05/25 20:56:08     45s] Saving mode setting ...
[05/25 20:56:08     45s] Saving global file ...
[05/25 20:56:08     45s] #- Begin Save floorplan data ... (date=05/25 20:56:08, mem=1395.3M)
[05/25 20:56:08     45s] Saving floorplan file ...
[05/25 20:56:09     45s] #- End Save floorplan data ... (date=05/25 20:56:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=473.4M, current mem=1395.3M)
[05/25 20:56:09     45s] Saving Drc markers ...
[05/25 20:56:09     45s] ... No Drc file written since there is no markers found.
[05/25 20:56:09     45s] #- Begin Save placement data ... (date=05/25 20:56:09, mem=1395.3M)
[05/25 20:56:09     45s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 20:56:09     45s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1395.3M) ***
[05/25 20:56:09     45s] #- End Save placement data ... (date=05/25 20:56:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=473.5M, current mem=1395.3M)
[05/25 20:56:09     45s] #- Begin Save routing data ... (date=05/25 20:56:09, mem=1395.3M)
[05/25 20:56:09     45s] Saving route file ...
[05/25 20:56:09     45s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1395.3M) ***
[05/25 20:56:09     45s] #- End Save routing data ... (date=05/25 20:56:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=474.5M, current mem=1395.3M)
[05/25 20:56:09     45s] Saving property file Top_power.enc.dat.tmp/key_generation.prop
[05/25 20:56:09     45s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1395.3M) ***
[05/25 20:56:09     45s] #- Begin Save power constraints data ... (date=05/25 20:56:09, mem=1395.3M)
[05/25 20:56:09     45s] #- End Save power constraints data ... (date=05/25 20:56:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=476.5M, current mem=1395.3M)
[05/25 20:56:09     45s] No integration constraint in the design.
[05/25 20:56:09     45s] Generated self-contained design Top_power.enc.dat.tmp
[05/25 20:56:09     45s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:56:09     45s] 
[05/25 20:56:38     46s] <CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer metal1 -add_vias 1 -top_layer metal8
[05/25 20:56:38     46s] #- Begin editPowerVia (date=05/25 20:56:38, mem=901.2M)
[05/25 20:56:38     46s] 
[05/25 20:56:38     46s] The editPowerVia process is running on the entire design.
[05/25 20:56:38     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (3.04, 2.99) (270.37, 3.00)
[05/25 20:56:38     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.00, 2.99) (3.04, 3.00)
[05/25 20:56:38     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (270.37, 2.99) (271.41, 3.00)
[05/25 20:56:39     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (3.04, 269.16) (270.37, 269.17)
[05/25 20:56:39     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.00, 269.16) (3.04, 269.17)
[05/25 20:56:39     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (270.37, 269.16) (271.41, 269.17)
[05/25 20:56:39     46s] ViaGen created 0 via and deleted 0 via to avoid violation.
[05/25 20:56:39     46s] #- End editPowerVia (date=05/25 20:56:39, total cpu=0:00:00.3, real=0:00:01.0, peak res=475.6M, current mem=901.2M)
[05/25 20:56:39     46s] <CMD> setEndCapMode -reset
[05/25 20:56:39     46s] <CMD> setEndCapMode -boundary_tap false
[05/25 20:56:39     46s] <CMD> setPlaceMode -reset
[05/25 20:56:39     46s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/25 20:56:39     46s] <CMD> setPlaceMode -fp false
[05/25 20:56:39     46s] <CMD> placeDesign
[05/25 20:56:39     46s] *** Starting placeDesign default flow ***
[05/25 20:56:39     46s] *** Start deleteBufferTree ***
[05/25 20:56:39     47s] Info: Detect buffers to remove automatically.
[05/25 20:56:39     47s] Analyzing netlist ...
[05/25 20:56:39     47s] Updating netlist
[05/25 20:56:39     47s] AAE DB initialization (MEM=958.871 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/25 20:56:39     47s] siFlow : Timing analysis mode is single, using late cdB files
[05/25 20:56:39     47s] Start AAE Lib Loading. (MEM=958.871)
[05/25 20:56:39     47s] End AAE Lib Loading. (MEM=1159.15 CPU=0:00:00.0 Real=0:00:00.0)
[05/25 20:56:39     47s] 
[05/25 20:56:39     47s] *summary: 16 instances (buffers/inverters) removed
[05/25 20:56:39     47s] *** Finish deleteBufferTree (0:00:00.7) ***
[05/25 20:56:39     47s] **INFO: Enable pre-place timing setting for timing analysis
[05/25 20:56:39     47s] Set Using Default Delay Limit as 101.
[05/25 20:56:39     47s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/25 20:56:39     47s] Set Default Net Delay as 0 ps.
[05/25 20:56:39     47s] Set Default Net Load as 0 pF. 
[05/25 20:56:39     47s] **INFO: Analyzing IO path groups for slack adjustment
[05/25 20:56:40     47s] Effort level <high> specified for reg2reg_tmp.167240 path_group
[05/25 20:56:40     47s] #################################################################################
[05/25 20:56:40     47s] # Design Stage: PreRoute
[05/25 20:56:40     47s] # Design Name: key_generation
[05/25 20:56:40     47s] # Design Mode: 45nm
[05/25 20:56:40     47s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:56:40     47s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:56:40     47s] # Signoff Settings: SI Off 
[05/25 20:56:40     47s] #################################################################################
[05/25 20:56:40     47s] Calculate delays in Single mode...
[05/25 20:56:40     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 1164.4M, InitMEM = 1161.2M)
[05/25 20:56:40     48s] End AAE Lib Interpolated Model. (MEM=1180.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:56:42     49s] Total number of fetched objects 26433
[05/25 20:56:42     50s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:56:42     50s] End delay calculation. (MEM=1304.86 CPU=0:00:01.9 REAL=0:00:02.0)
[05/25 20:56:42     50s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1304.9M) ***
[05/25 20:56:42     50s] **INFO: Disable pre-place timing setting for timing analysis
[05/25 20:56:42     50s] Set Using Default Delay Limit as 1000.
[05/25 20:56:42     50s] Set Default Net Delay as 1000 ps.
[05/25 20:56:42     50s] Set Default Net Load as 0.5 pF. 
[05/25 20:56:42     50s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/25 20:56:42     50s] Deleted 0 physical inst  (cell - / prefix -).
[05/25 20:56:42     50s] *** Starting "NanoPlace(TM) placement v#3 (mem=1290.4M)" ...
[05/25 20:56:42     50s] *** Build Buffered Sizing Timing Model
[05/25 20:56:42     50s] (cpu=0:00:00.2 mem=1290.4M) ***
[05/25 20:56:42     50s] *** Build Virtual Sizing Timing Model
[05/25 20:56:42     50s] (cpu=0:00:00.3 mem=1290.4M) ***
[05/25 20:56:42     50s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/25 20:56:42     50s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/25 20:56:42     50s] Define the scan chains before using this option.
[05/25 20:56:42     50s] Type 'man IMPSP-9042' for more detail.
[05/25 20:56:42     50s] #spOpts: N=45 
[05/25 20:56:42     50s] #std cell=21136 (0 fixed + 21136 movable) #block=0 (0 floating + 0 preplaced)
[05/25 20:56:42     50s] #ioInst=0 #net=25748 #term=90638 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=773
[05/25 20:56:42     50s] stdCell: 21136 single + 0 double + 0 multi
[05/25 20:56:42     50s] Total standard cell length = 30.4462 (mm), area = 0.0426 (mm^2)
[05/25 20:56:42     50s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:56:42     50s] Estimated cell power/ground rail width = 0.197 um
[05/25 20:56:42     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:56:42     50s] Apply auto density screen in pre-place stage.
[05/25 20:56:42     50s] Auto density screen increases utilization from 0.599 to 0.608
[05/25 20:56:42     50s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1290.4M
[05/25 20:56:42     50s] Average module density = 0.608.
[05/25 20:56:42     50s] Density for the design = 0.608.
[05/25 20:56:42     50s]        = stdcell_area 160243 sites (42625 um^2) / alloc_area 263546 sites (70103 um^2).
[05/25 20:56:42     50s] Pin Density = 0.3390.
[05/25 20:56:42     50s]             = total # of pins 90638 / total area 267330.
[05/25 20:56:42     50s] Initial padding reaches pin density 0.583 for top
[05/25 20:56:42     50s] Initial padding increases density from 0.608 to 0.779 for top
[05/25 20:56:43     50s] === lastAutoLevel = 9 
[05/25 20:56:43     50s] === macro end level: 6 ===
[05/25 20:56:44     52s] Clock gating cells determined by native netlist tracing.
[05/25 20:56:44     52s] Effort level <high> specified for reg2reg path_group
[05/25 20:56:46     53s] Iteration  1: Total net bbox = 2.358e+05 (1.03e+05 1.32e+05)
[05/25 20:56:46     53s]               Est.  stn bbox = 2.629e+05 (1.15e+05 1.48e+05)
[05/25 20:56:46     53s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1304.9M
[05/25 20:56:46     53s] Iteration  2: Total net bbox = 2.358e+05 (1.03e+05 1.32e+05)
[05/25 20:56:46     53s]               Est.  stn bbox = 2.629e+05 (1.15e+05 1.48e+05)
[05/25 20:56:46     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1304.9M
[05/25 20:56:46     53s] exp_mt_sequential is set from setPlaceMode option to 1
[05/25 20:56:46     53s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/25 20:56:46     53s] place_exp_mt_interval set to default 32
[05/25 20:56:46     53s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/25 20:56:46     53s] Iteration  3: Total net bbox = 2.125e+05 (1.06e+05 1.06e+05)
[05/25 20:56:46     53s]               Est.  stn bbox = 2.648e+05 (1.32e+05 1.33e+05)
[05/25 20:56:46     53s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1320.9M
[05/25 20:56:46     53s] Total number of setup views is 1.
[05/25 20:56:46     53s] Total number of active setup views is 1.
[05/25 20:56:46     53s] Active setup views:
[05/25 20:56:46     53s]     an
[05/25 20:56:48     55s] Iteration  4: Total net bbox = 3.469e+05 (1.77e+05 1.70e+05)
[05/25 20:56:48     55s]               Est.  stn bbox = 4.607e+05 (2.34e+05 2.27e+05)
[05/25 20:56:48     55s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1320.9M
[05/25 20:56:51     57s] Iteration  5: Total net bbox = 3.694e+05 (1.82e+05 1.88e+05)
[05/25 20:56:51     57s]               Est.  stn bbox = 5.077e+05 (2.49e+05 2.59e+05)
[05/25 20:56:51     57s]               cpu = 0:00:02.1 real = 0:00:03.0 mem = 1320.9M
[05/25 20:56:52     59s] Iteration  6: Total net bbox = 3.735e+05 (1.87e+05 1.86e+05)
[05/25 20:56:52     59s]               Est.  stn bbox = 5.216e+05 (2.60e+05 2.62e+05)
[05/25 20:56:52     59s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1352.9M
[05/25 20:56:52     59s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/25 20:56:52     59s] enableMT= 3
[05/25 20:56:52     59s] useHNameCompare= 3 (lazy mode)
[05/25 20:56:52     59s] doMTMainInit= 1
[05/25 20:56:52     59s] doMTFlushLazyWireDelete= 1
[05/25 20:56:52     59s] useFastLRoute= 0
[05/25 20:56:52     59s] useFastCRoute= 1
[05/25 20:56:52     59s] doMTNetInitAdjWires= 1
[05/25 20:56:52     59s] wireMPoolNoThreadCheck= 1
[05/25 20:56:52     59s] allMPoolNoThreadCheck= 1
[05/25 20:56:52     59s] doNotUseMPoolInCRoute= 1
[05/25 20:56:52     59s] doMTSprFixZeroViaCodes= 1
[05/25 20:56:52     59s] doMTDtrRoute1CleanupA= 1
[05/25 20:56:52     59s] doMTDtrRoute1CleanupB= 1
[05/25 20:56:52     59s] doMTWireLenCalc= 0
[05/25 20:56:52     59s] doSkipQALenRecalc= 1
[05/25 20:56:52     59s] doMTMainCleanup= 1
[05/25 20:56:52     59s] doMTMoveCellTermsToMSLayer= 1
[05/25 20:56:52     59s] doMTConvertWiresToNewViaCode= 1
[05/25 20:56:52     59s] doMTRemoveAntenna= 1
[05/25 20:56:52     59s] doMTCheckConnectivity= 1
[05/25 20:56:52     59s] enableRuntimeLog= 0
[05/25 20:56:53     59s] Congestion driven padding in post-place stage.
[05/25 20:56:53     59s] Congestion driven padding increases utilization from 0.779 to 0.779
[05/25 20:56:53     59s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.9M
[05/25 20:56:53     59s] Global placement CDP skipped at cutLevel 7.
[05/25 20:56:53     59s] Iteration  7: Total net bbox = 3.746e+05 (1.87e+05 1.87e+05)
[05/25 20:56:53     59s]               Est.  stn bbox = 5.227e+05 (2.60e+05 2.63e+05)
[05/25 20:56:53     59s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1336.9M
[05/25 20:56:55     61s] nrCritNet: 4.50% ( 1159 / 25748 ) cutoffSlk: -32.7ps stdDelay: 7.8ps
[05/25 20:56:57     63s] nrCritNet: 1.65% ( 425 / 25748 ) cutoffSlk: -37.3ps stdDelay: 7.8ps
[05/25 20:56:57     63s] Iteration  8: Total net bbox = 3.798e+05 (1.89e+05 1.90e+05)
[05/25 20:56:57     63s]               Est.  stn bbox = 5.279e+05 (2.62e+05 2.66e+05)
[05/25 20:56:57     63s]               cpu = 0:00:04.5 real = 0:00:04.0 mem = 1336.9M
[05/25 20:57:00     66s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/25 20:57:00     66s] Congestion driven padding in post-place stage.
[05/25 20:57:00     66s] Congestion driven padding increases utilization from 0.779 to 0.779
[05/25 20:57:00     66s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.9M
[05/25 20:57:00     66s] Global placement CDP skipped at cutLevel 9.
[05/25 20:57:00     66s] Iteration  9: Total net bbox = 3.695e+05 (1.86e+05 1.83e+05)
[05/25 20:57:00     66s]               Est.  stn bbox = 5.209e+05 (2.62e+05 2.59e+05)
[05/25 20:57:00     66s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 1336.9M
[05/25 20:57:03     69s] nrCritNet: 4.77% ( 1229 / 25748 ) cutoffSlk: 95.9ps stdDelay: 7.8ps
[05/25 20:57:05     71s] nrCritNet: 1.64% ( 422 / 25748 ) cutoffSlk: 59.9ps stdDelay: 7.8ps
[05/25 20:57:05     71s] Iteration 10: Total net bbox = 3.760e+05 (1.89e+05 1.87e+05)
[05/25 20:57:05     71s]               Est.  stn bbox = 5.275e+05 (2.65e+05 2.63e+05)
[05/25 20:57:05     71s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 1336.9M
[05/25 20:57:07     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/25 20:57:07     73s] Congestion driven padding in post-place stage.
[05/25 20:57:07     73s] Congestion driven padding increases utilization from 0.779 to 0.780
[05/25 20:57:07     73s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.9M
[05/25 20:57:07     73s] Global placement CDP skipped at cutLevel 11.
[05/25 20:57:07     73s] Iteration 11: Total net bbox = 3.661e+05 (1.86e+05 1.80e+05)
[05/25 20:57:07     73s]               Est.  stn bbox = 5.167e+05 (2.61e+05 2.56e+05)
[05/25 20:57:07     73s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1336.9M
[05/25 20:57:10     76s] nrCritNet: 4.99% ( 1286 / 25748 ) cutoffSlk: 117.3ps stdDelay: 7.8ps
[05/25 20:57:12     78s] nrCritNet: 1.98% ( 511 / 25748 ) cutoffSlk: 152.1ps stdDelay: 7.8ps
[05/25 20:57:12     78s] Iteration 12: Total net bbox = 3.738e+05 (1.89e+05 1.85e+05)
[05/25 20:57:12     78s]               Est.  stn bbox = 5.247e+05 (2.64e+05 2.60e+05)
[05/25 20:57:12     78s]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 1336.9M
[05/25 20:57:16     82s] Iteration 13: Total net bbox = 3.815e+05 (1.94e+05 1.88e+05)
[05/25 20:57:16     82s]               Est.  stn bbox = 5.322e+05 (2.69e+05 2.63e+05)
[05/25 20:57:16     82s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1336.9M
[05/25 20:57:16     82s] Iteration 14: Total net bbox = 3.815e+05 (1.94e+05 1.88e+05)
[05/25 20:57:16     82s]               Est.  stn bbox = 5.322e+05 (2.69e+05 2.63e+05)
[05/25 20:57:16     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.9M
[05/25 20:57:16     82s] *** cost = 3.815e+05 (1.94e+05 1.88e+05) (cpu for global=0:00:30.0) real=0:00:32.0***
[05/25 20:57:16     82s] Info: 0 clock gating cells identified, 0 (on average) moved
[05/25 20:57:17     82s] Solver runtime cpu: 0:00:14.3 real: 0:00:15.5
[05/25 20:57:17     82s] Core Placement runtime cpu: 0:00:15.6 real: 0:00:16.0
[05/25 20:57:17     82s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/25 20:57:17     82s] Type 'man IMPSP-9025' for more detail.
[05/25 20:57:17     82s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:17     82s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:57:17     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:57:17     82s] *** Starting refinePlace (0:01:23 mem=1256.9M) ***
[05/25 20:57:17     82s] Total net bbox length = 3.815e+05 (1.935e+05 1.880e+05) (ext = 4.925e+04)
[05/25 20:57:17     82s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:57:17     82s] Starting refinePlace ...
[05/25 20:57:17     82s] default core: bins with density >  0.75 = 0.789 % ( 3 / 380 )
[05/25 20:57:17     82s] Density distribution unevenness ratio = 6.392%
[05/25 20:57:17     82s]   Spread Effort: high, standalone mode, useDDP on.
[05/25 20:57:17     82s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1259.0MB) @(0:01:23 - 0:01:23).
[05/25 20:57:17     82s] Move report: preRPlace moves 21135 insts, mean move: 0.42 um, max move: 2.43 um
[05/25 20:57:17     82s] 	Max move on inst (ModInv_sub_57_33_Y_sub_56_27_Y_sub_59_27_g3637): (212.55, 127.54) --> (211.66, 129.08)
[05/25 20:57:17     82s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[05/25 20:57:17     82s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 20:57:17     82s] Placement tweakage begins.
[05/25 20:57:17     82s] wire length = 4.570e+05
[05/25 20:57:19     85s] wire length = 4.473e+05
[05/25 20:57:19     85s] Placement tweakage ends.
[05/25 20:57:19     85s] Move report: tweak moves 3960 insts, mean move: 2.21 um, max move: 18.51 um
[05/25 20:57:19     85s] 	Max move on inst (ModInv_u_reg[124]): (266.76, 154.28) --> (265.05, 137.48)
[05/25 20:57:19     85s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1259.0MB) @(0:01:23 - 0:01:25).
[05/25 20:57:19     85s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:57:19     85s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1259.0MB) @(0:01:25 - 0:01:25).
[05/25 20:57:19     85s] Move report: Detail placement moves 21135 insts, mean move: 0.79 um, max move: 18.46 um
[05/25 20:57:19     85s] 	Max move on inst (ModInv_u_reg[124]): (266.79, 154.21) --> (265.05, 137.48)
[05/25 20:57:19     85s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1259.0MB
[05/25 20:57:19     85s] Statistics of distance of Instance movement in refine placement:
[05/25 20:57:19     85s]   maximum (X+Y) =        18.46 um
[05/25 20:57:19     85s]   inst (ModInv_u_reg[124]) with max move: (266.786, 154.207) -> (265.05, 137.48)
[05/25 20:57:19     85s]   mean    (X+Y) =         0.79 um
[05/25 20:57:19     85s] Total instances flipped for WireLenOpt: 2061
[05/25 20:57:19     85s] Total instances flipped, including legalization: 1
[05/25 20:57:19     85s] Summary Report:
[05/25 20:57:19     85s] Instances move: 21135 (out of 21136 movable)
[05/25 20:57:19     85s] Instances flipped: 1
[05/25 20:57:19     85s] Mean displacement: 0.79 um
[05/25 20:57:19     85s] Max displacement: 18.46 um (Instance: ModInv_u_reg[124]) (266.786, 154.207) -> (265.05, 137.48)
[05/25 20:57:19     85s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[05/25 20:57:19     85s] Total instances moved : 21135
[05/25 20:57:19     85s] Total net bbox length = 3.747e+05 (1.858e+05 1.889e+05) (ext = 4.891e+04)
[05/25 20:57:19     85s] Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1259.0MB
[05/25 20:57:19     85s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:02.0, mem=1259.0MB) @(0:01:23 - 0:01:25).
[05/25 20:57:19     85s] *** Finished refinePlace (0:01:25 mem=1259.0M) ***
[05/25 20:57:19     85s] *** End of Placement (cpu=0:00:35.1, real=0:00:37.0, mem=1259.0M) ***
[05/25 20:57:19     85s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:19     85s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:57:19     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:57:19     85s] default core: bins with density >  0.75 = 0.789 % ( 3 / 380 )
[05/25 20:57:19     85s] Density distribution unevenness ratio = 6.402%
[05/25 20:57:19     85s] *** Free Virtual Timing Model ...(mem=1259.0M)
[05/25 20:57:19     85s] Starting congestion repair ...
[05/25 20:57:19     85s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/25 20:57:19     85s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:57:19     85s] Starting Early Global Route congestion estimation: mem = 1259.0M
[05/25 20:57:19     85s] (I)       Reading DB...
[05/25 20:57:19     85s] (I)       congestionReportName   : 
[05/25 20:57:19     85s] (I)       layerRangeFor2DCongestion : 
[05/25 20:57:19     85s] (I)       buildTerm2TermWires    : 1
[05/25 20:57:19     85s] (I)       doTrackAssignment      : 1
[05/25 20:57:19     85s] (I)       dumpBookshelfFiles     : 0
[05/25 20:57:19     85s] (I)       numThreads             : 1
[05/25 20:57:19     85s] (I)       bufferingAwareRouting  : false
[05/25 20:57:19     85s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:57:19     85s] (I)       honorPin               : false
[05/25 20:57:19     85s] (I)       honorPinGuide          : true
[05/25 20:57:19     85s] (I)       honorPartition         : false
[05/25 20:57:19     85s] (I)       allowPartitionCrossover: false
[05/25 20:57:19     85s] (I)       honorSingleEntry       : true
[05/25 20:57:19     85s] (I)       honorSingleEntryStrong : true
[05/25 20:57:19     85s] (I)       handleViaSpacingRule   : false
[05/25 20:57:19     85s] (I)       handleEolSpacingRule   : false
[05/25 20:57:19     85s] (I)       PDConstraint           : none
[05/25 20:57:19     85s] (I)       expBetterNDRHandling   : false
[05/25 20:57:19     85s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:57:19     85s] (I)       routingEffortLevel     : 3
[05/25 20:57:19     85s] (I)       effortLevel            : standard
[05/25 20:57:19     85s] [NR-eGR] minRouteLayer          : 2
[05/25 20:57:19     85s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:57:19     85s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:57:19     85s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:57:19     85s] (I)       numRowsPerGCell        : 1
[05/25 20:57:19     85s] (I)       speedUpLargeDesign     : 0
[05/25 20:57:19     85s] (I)       multiThreadingTA       : 1
[05/25 20:57:19     85s] (I)       blkAwareLayerSwitching : 1
[05/25 20:57:19     85s] (I)       optimizationMode       : false
[05/25 20:57:19     85s] (I)       routeSecondPG          : false
[05/25 20:57:19     85s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:57:19     85s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:57:19     85s] (I)       punchThroughDistance   : 500.00
[05/25 20:57:19     85s] (I)       scenicBound            : 1.15
[05/25 20:57:19     85s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:57:19     85s] (I)       source-to-sink ratio   : 0.00
[05/25 20:57:19     85s] (I)       targetCongestionRatioH : 1.00
[05/25 20:57:19     85s] (I)       targetCongestionRatioV : 1.00
[05/25 20:57:19     85s] (I)       layerCongestionRatio   : 0.70
[05/25 20:57:19     85s] (I)       m1CongestionRatio      : 0.10
[05/25 20:57:19     85s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:57:19     85s] (I)       localRouteEffort       : 1.00
[05/25 20:57:19     85s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:57:19     85s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:57:19     85s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:57:19     85s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:57:19     85s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:57:19     85s] (I)       routeVias              : 
[05/25 20:57:19     85s] (I)       readTROption           : true
[05/25 20:57:19     85s] (I)       extraSpacingFactor     : 1.00
[05/25 20:57:19     85s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:57:19     85s] (I)       routeSelectedNetsOnly  : false
[05/25 20:57:19     85s] (I)       clkNetUseMaxDemand     : false
[05/25 20:57:19     85s] (I)       extraDemandForClocks   : 0
[05/25 20:57:19     85s] (I)       steinerRemoveLayers    : false
[05/25 20:57:19     85s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:57:19     85s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:57:19     85s] (I)       spanningTreeRefinement : false
[05/25 20:57:19     85s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:57:19     85s] (I)       before initializing RouteDB syMemory usage = 1278.7 MB
[05/25 20:57:19     85s] (I)       starting read tracks
[05/25 20:57:19     85s] (I)       build grid graph
[05/25 20:57:19     85s] (I)       build grid graph start
[05/25 20:57:19     85s] [NR-eGR] Layer1 has no routable track
[05/25 20:57:19     85s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:57:19     85s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:57:19     85s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:57:19     85s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:57:19     85s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:57:19     85s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:57:19     85s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:57:19     85s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:57:19     85s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:57:19     85s] (I)       build grid graph end
[05/25 20:57:19     85s] (I)       numViaLayers=9
[05/25 20:57:19     85s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:57:19     85s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:57:19     85s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:57:19     85s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:57:19     85s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:57:19     85s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:57:19     85s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:57:19     85s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:57:19     85s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:57:19     85s] (I)       end build via table
[05/25 20:57:19     85s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:57:19     85s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:57:19     85s] (I)       readDataFromPlaceDB
[05/25 20:57:19     85s] (I)       Read net information..
[05/25 20:57:19     85s] [NR-eGR] Read numTotalNets=25748  numIgnoredNets=0
[05/25 20:57:19     85s] (I)       Read testcase time = 0.003 seconds
[05/25 20:57:19     85s] 
[05/25 20:57:19     85s] (I)       Reading via via1_4 for layer: 0 
[05/25 20:57:19     85s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:57:19     85s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:57:19     85s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:57:19     85s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:57:19     85s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:57:19     85s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:57:19     85s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:57:19     85s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:57:19     85s] (I)       build grid graph start
[05/25 20:57:19     85s] (I)       build grid graph end
[05/25 20:57:19     85s] (I)       Model blockage into capacity
[05/25 20:57:19     85s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:57:19     85s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:57:19     85s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:57:19     85s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:57:19     85s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:57:19     85s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:57:19     85s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:57:19     85s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:57:19     85s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:57:19     85s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:57:19     85s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:57:19     85s] (I)       Modeling time = 0.009 seconds
[05/25 20:57:19     85s] 
[05/25 20:57:19     85s] (I)       Number of ignored nets = 0
[05/25 20:57:19     85s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:57:19     85s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:57:19     85s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:57:19     85s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:57:19     85s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:57:19     85s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:57:19     85s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:57:19     85s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:57:19     85s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:57:19     85s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:57:19     85s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1283.1 MB
[05/25 20:57:19     85s] (I)       Ndr track 0 does not exist
[05/25 20:57:19     85s] (I)       Layer1  viaCost=200.00
[05/25 20:57:19     85s] (I)       Layer2  viaCost=200.00
[05/25 20:57:19     85s] (I)       Layer3  viaCost=100.00
[05/25 20:57:19     85s] (I)       Layer4  viaCost=100.00
[05/25 20:57:19     85s] (I)       Layer5  viaCost=100.00
[05/25 20:57:19     85s] (I)       Layer6  viaCost=100.00
[05/25 20:57:19     85s] (I)       Layer7  viaCost=100.00
[05/25 20:57:19     85s] (I)       Layer8  viaCost=100.00
[05/25 20:57:19     85s] (I)       Layer9  viaCost=100.00
[05/25 20:57:19     85s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:57:19     85s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:57:19     85s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:57:19     85s] (I)       Site Width          :   380  (dbu)
[05/25 20:57:19     85s] (I)       Row Height          :  2800  (dbu)
[05/25 20:57:19     85s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:57:19     85s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:57:19     85s] (I)       grid                :   196   195    10
[05/25 20:57:19     85s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:57:19     85s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:57:19     85s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:57:19     85s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:57:19     85s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:57:19     85s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:57:19     85s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:57:19     85s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:57:19     85s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:57:19     85s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:57:19     85s] (I)       --------------------------------------------------------
[05/25 20:57:19     85s] 
[05/25 20:57:19     85s] [NR-eGR] ============ Routing rule table ============
[05/25 20:57:19     85s] [NR-eGR] Rule id 0. Nets 25748 
[05/25 20:57:19     85s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:57:19     85s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:57:19     85s] [NR-eGR] ========================================
[05/25 20:57:19     85s] [NR-eGR] 
[05/25 20:57:19     85s] (I)       After initializing earlyGlobalRoute syMemory usage = 1283.1 MB
[05/25 20:57:19     85s] (I)       Loading and dumping file time : 0.07 seconds
[05/25 20:57:19     85s] (I)       ============= Initialization =============
[05/25 20:57:19     85s] (I)       totalPins=90638  totalGlobalPin=88847 (98.02%)
[05/25 20:57:20     85s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:57:20     85s] [NR-eGR] Layer group 1: route 25748 net(s) in layer range [2, 10]
[05/25 20:57:20     85s] (I)       ============  Phase 1a Route ============
[05/25 20:57:20     85s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:57:20     85s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:57:20     85s] (I)       Usage: 308772 = (154314 H, 154458 V) = (24.51% H, 26.95% V) = (2.160e+05um H, 2.162e+05um V)
[05/25 20:57:20     85s] (I)       
[05/25 20:57:20     85s] (I)       ============  Phase 1b Route ============
[05/25 20:57:20     85s] (I)       Phase 1b runs 0.02 seconds
[05/25 20:57:20     85s] (I)       Usage: 309355 = (154534 H, 154821 V) = (24.55% H, 27.02% V) = (2.163e+05um H, 2.167e+05um V)
[05/25 20:57:20     85s] (I)       
[05/25 20:57:20     85s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.36% V. EstWL: 4.330970e+05um
[05/25 20:57:20     85s] (I)       ============  Phase 1c Route ============
[05/25 20:57:20     85s] (I)       Level2 Grid: 40 x 39
[05/25 20:57:20     85s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:57:20     85s] (I)       Usage: 309355 = (154534 H, 154821 V) = (24.55% H, 27.02% V) = (2.163e+05um H, 2.167e+05um V)
[05/25 20:57:20     85s] (I)       
[05/25 20:57:20     85s] (I)       ============  Phase 1d Route ============
[05/25 20:57:20     85s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:57:20     85s] (I)       Usage: 309389 = (154566 H, 154823 V) = (24.55% H, 27.02% V) = (2.164e+05um H, 2.168e+05um V)
[05/25 20:57:20     85s] (I)       
[05/25 20:57:20     85s] (I)       ============  Phase 1e Route ============
[05/25 20:57:20     85s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:57:20     85s] (I)       Usage: 309389 = (154566 H, 154823 V) = (24.55% H, 27.02% V) = (2.164e+05um H, 2.168e+05um V)
[05/25 20:57:20     85s] (I)       
[05/25 20:57:20     85s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.33% V. EstWL: 4.331446e+05um
[05/25 20:57:20     85s] [NR-eGR] 
[05/25 20:57:20     85s] (I)       ============  Phase 1l Route ============
[05/25 20:57:20     85s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:57:20     85s] (I)       
[05/25 20:57:20     85s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:57:20     85s] (I)                      OverCon         OverCon         OverCon         OverCon            
[05/25 20:57:20     85s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:57:20     85s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[05/25 20:57:20     85s] (I)       ---------------------------------------------------------------------------------
[05/25 20:57:20     85s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:57:20     85s] (I)       Layer2    1556( 4.09%)     221( 0.58%)      25( 0.07%)       1( 0.00%)   ( 4.74%) 
[05/25 20:57:20     85s] (I)       Layer3      60( 0.16%)       4( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[05/25 20:57:20     85s] (I)       Layer4    2983(10.37%)      51( 0.18%)       0( 0.00%)       0( 0.00%)   (10.55%) 
[05/25 20:57:20     85s] (I)       Layer5      34( 0.09%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.09%) 
[05/25 20:57:20     85s] (I)       Layer6      45( 0.12%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[05/25 20:57:20     85s] (I)       Layer7      12( 0.03%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[05/25 20:57:20     85s] (I)       Layer8       1( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:57:20     85s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:57:20     85s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:57:20     85s] (I)       ---------------------------------------------------------------------------------
[05/25 20:57:20     85s] (I)       Total     4691( 1.46%)     276( 0.09%)      25( 0.01%)       1( 0.00%)   ( 1.56%) 
[05/25 20:57:20     85s] (I)       
[05/25 20:57:20     85s] (I)       Total Global Routing Runtime: 0.20 seconds
[05/25 20:57:20     85s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:57:20     85s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[05/25 20:57:20     85s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
[05/25 20:57:20     85s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1283.1M
[05/25 20:57:20     85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:57:20     85s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:57:20     85s] 
[05/25 20:57:20     85s] ** np local hotspot detection info verbose **
[05/25 20:57:20     85s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:57:20     85s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:57:20     85s] 
[05/25 20:57:20     85s] Skipped repairing congestion.
[05/25 20:57:20     85s] Starting Early Global Route wiring: mem = 1283.1M
[05/25 20:57:20     85s] (I)       ============= track Assignment ============
[05/25 20:57:20     85s] (I)       extract Global 3D Wires
[05/25 20:57:20     85s] (I)       Extract Global WL : time=0.01
[05/25 20:57:20     85s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 20:57:20     85s] (I)       Initialization real time=0.00 seconds
[05/25 20:57:20     86s] (I)       Kernel real time=0.19 seconds
[05/25 20:57:20     86s] (I)       End Greedy Track Assignment
[05/25 20:57:20     86s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 89993
[05/25 20:57:20     86s] [NR-eGR] Layer2(metal2)(V) length: 1.223515e+05um, number of vias: 131035
[05/25 20:57:20     86s] [NR-eGR] Layer3(metal3)(H) length: 1.691267e+05um, number of vias: 35620
[05/25 20:57:20     86s] [NR-eGR] Layer4(metal4)(V) length: 2.685497e+04um, number of vias: 18329
[05/25 20:57:20     86s] [NR-eGR] Layer5(metal5)(H) length: 5.222867e+04um, number of vias: 17774
[05/25 20:57:20     86s] [NR-eGR] Layer6(metal6)(V) length: 7.371507e+04um, number of vias: 1655
[05/25 20:57:20     86s] [NR-eGR] Layer7(metal7)(H) length: 9.063844e+03um, number of vias: 680
[05/25 20:57:20     86s] [NR-eGR] Layer8(metal8)(V) length: 1.181271e+04um, number of vias: 6
[05/25 20:57:20     86s] [NR-eGR] Layer9(metal9)(H) length: 2.520000e+00um, number of vias: 0
[05/25 20:57:20     86s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 20:57:20     86s] [NR-eGR] Total length: 4.651559e+05um, number of vias: 295092
[05/25 20:57:20     86s] Early Global Route wiring runtime: 0.33 seconds, mem = 1283.1M
[05/25 20:57:20     86s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[05/25 20:57:20     86s] *** Finishing placeDesign default flow ***
[05/25 20:57:20     86s] **placeDesign ... cpu = 0: 0:39, real = 0: 0:41, mem = 1274.9M **
[05/25 20:57:20     86s] Command spTest is not supported.
[05/25 20:57:20     86s] 
[05/25 20:57:20     86s] *** Summary of all messages that are not suppressed in this session:
[05/25 20:57:20     86s] Severity  ID               Count  Summary                                  
[05/25 20:57:20     86s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/25 20:57:20     86s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/25 20:57:20     86s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/25 20:57:20     86s] *** Message Summary: 3 warning(s), 0 error(s)
[05/25 20:57:20     86s] 
[05/25 20:57:20     86s] <CMD> timeDesign -preCTS -numPaths 200
[05/25 20:57:20     86s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/25 20:57:20     86s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/25 20:57:20     86s] Start to check current routing status for nets...
[05/25 20:57:20     86s] Using hname+ instead name for net compare
[05/25 20:57:20     86s] All nets are already routed correctly.
[05/25 20:57:20     86s] End to check current routing status for nets (mem=1274.9M)
[05/25 20:57:20     86s] Extraction called for design 'key_generation' of instances=21136 and nets=26436 using extraction engine 'preRoute' .
[05/25 20:57:20     86s] PreRoute RC Extraction called for design key_generation.
[05/25 20:57:20     86s] RC Extraction called in multi-corner(1) mode.
[05/25 20:57:20     86s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:57:20     86s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:57:20     86s] RCMode: PreRoute
[05/25 20:57:20     86s]       RC Corner Indexes            0   
[05/25 20:57:20     86s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:57:20     86s] Resistance Scaling Factor    : 1.00000 
[05/25 20:57:20     86s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:57:20     86s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:57:20     86s] Shrink Factor                : 1.00000
[05/25 20:57:20     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:57:20     86s] Updating RC grid for preRoute extraction ...
[05/25 20:57:20     86s] Initializing multi-corner resistance tables ...
[05/25 20:57:20     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1274.863M)
[05/25 20:57:20     86s] Effort level <high> specified for reg2reg path_group
[05/25 20:57:21     86s] #################################################################################
[05/25 20:57:21     86s] # Design Stage: PreRoute
[05/25 20:57:21     86s] # Design Name: key_generation
[05/25 20:57:21     86s] # Design Mode: 45nm
[05/25 20:57:21     86s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:57:21     86s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:57:21     86s] # Signoff Settings: SI Off 
[05/25 20:57:21     86s] #################################################################################
[05/25 20:57:21     86s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:57:21     86s] Calculate delays in Single mode...
[05/25 20:57:21     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 1311.1M, InitMEM = 1307.9M)
[05/25 20:57:21     86s] End AAE Lib Interpolated Model. (MEM=1327.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:57:21     86s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:57:21     86s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:57:21     86s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:57:21     86s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:57:21     86s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:57:21     86s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:57:21     87s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:57:21     87s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:57:24     89s] Total number of fetched objects 26433
[05/25 20:57:24     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:57:24     89s] End delay calculation. (MEM=1386.84 CPU=0:00:02.9 REAL=0:00:03.0)
[05/25 20:57:24     89s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1386.8M) ***
[05/25 20:57:24     90s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:01:30 mem=1386.8M)
[05/25 20:57:26     92s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.423  | -3.423  | -0.536  |
|           TNS (ns):|-184.137 |-181.375 | -2.761  |
|    Violating Paths:|   142   |   133   |    9    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    431 (431)     |   -1.046   |    431 (431)     |
|   max_tran     |    266 (6891)    |   -2.694   |    266 (6900)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.942%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 20:57:26     92s] Total CPU time: 5.9 sec
[05/25 20:57:26     92s] Total Real time: 6.0 sec
[05/25 20:57:26     92s] Total Memory Usage: 1333.125 Mbytes
[05/25 20:57:26     92s] <CMD> optDesign -preCTS -numPaths 200
[05/25 20:57:26     92s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 20:57:26     92s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:26     92s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:57:26     92s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:57:26     92s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:26     92s] GigaOpt running with 1 threads.
[05/25 20:57:26     92s] Info: 1 threads available for lower-level modules during optimization.
[05/25 20:57:26     92s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:26     92s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1339.1M, totSessionCpu=0:01:32 **
[05/25 20:57:26     92s] *** optDesign -preCTS ***
[05/25 20:57:26     92s] DRC Margin: user margin 0.0; extra margin 0.2
[05/25 20:57:26     92s] Setup Target Slack: user slack 0; extra slack 0.1
[05/25 20:57:26     92s] Hold Target Slack: user slack 0
[05/25 20:57:26     92s] Multi-VT timing optimization disabled based on library information.
[05/25 20:57:26     92s] Summary for sequential cells identification: 
[05/25 20:57:26     92s] Identified SBFF number: 16
[05/25 20:57:26     92s] Identified MBFF number: 0
[05/25 20:57:26     92s] Identified SB Latch number: 0
[05/25 20:57:26     92s] Identified MB Latch number: 0
[05/25 20:57:26     92s] Not identified SBFF number: 0
[05/25 20:57:26     92s] Not identified MBFF number: 0
[05/25 20:57:26     92s] Not identified SB Latch number: 0
[05/25 20:57:26     92s] Not identified MB Latch number: 0
[05/25 20:57:26     92s] Number of sequential cells which are not FFs: 13
[05/25 20:57:26     92s] 
[05/25 20:57:26     92s] Start to check current routing status for nets...
[05/25 20:57:26     92s] Using hname+ instead name for net compare
[05/25 20:57:26     92s] All nets are already routed correctly.
[05/25 20:57:26     92s] End to check current routing status for nets (mem=1339.1M)
[05/25 20:57:27     93s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.423  |
|           TNS (ns):|-184.137 |
|    Violating Paths:|   142   |
|          All Paths:|  1673   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    431 (431)     |   -1.046   |    431 (431)     |
|   max_tran     |    266 (6891)    |   -2.694   |    266 (6900)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.942%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1333.1M, totSessionCpu=0:01:33 **
[05/25 20:57:27     93s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/25 20:57:27     93s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:57:27     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=1333.1M
[05/25 20:57:27     93s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:27     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=1333.1M
[05/25 20:57:27     93s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:57:27     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=1333.1M
[05/25 20:57:27     93s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:27     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=1333.1M
[05/25 20:57:27     93s] *** Starting optimizing excluded clock nets MEM= 1333.1M) ***
[05/25 20:57:27     93s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1333.1M) ***
[05/25 20:57:27     93s] Summary for sequential cells identification: 
[05/25 20:57:27     93s] Identified SBFF number: 16
[05/25 20:57:27     93s] Identified MBFF number: 0
[05/25 20:57:27     93s] Identified SB Latch number: 0
[05/25 20:57:27     93s] Identified MB Latch number: 0
[05/25 20:57:27     93s] Not identified SBFF number: 0
[05/25 20:57:27     93s] Not identified MBFF number: 0
[05/25 20:57:27     93s] Not identified SB Latch number: 0
[05/25 20:57:27     93s] Not identified MB Latch number: 0
[05/25 20:57:27     93s] Number of sequential cells which are not FFs: 13
[05/25 20:57:27     93s] 
[05/25 20:57:27     93s] The useful skew maximum allowed delay is: 0.3
[05/25 20:57:28     93s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:57:28     93s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=1336.1M
[05/25 20:57:28     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=1342.1M
[05/25 20:57:28     93s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:57:28     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:34 mem=1342.1M
[05/25 20:57:28     93s] #spOpts: N=45 
[05/25 20:57:28     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:34 mem=1342.1M
[05/25 20:57:28     93s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=1342.1M
[05/25 20:57:28     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=1342.1M
[05/25 20:57:28     93s] *info: There are 9 candidate Buffer cells
[05/25 20:57:28     93s] *info: There are 6 candidate Inverter cells
[05/25 20:57:28     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=1503.1M
[05/25 20:57:28     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=1503.1M
[05/25 20:57:28     94s] 
[05/25 20:57:28     94s] Netlist preparation processing... 
[05/25 20:57:28     94s] Removed 0 instance
[05/25 20:57:28     94s] *info: Marking 0 isolation instances dont touch
[05/25 20:57:28     94s] *info: Marking 0 level shifter instances dont touch
[05/25 20:57:29     94s] Begin: GigaOpt high fanout net optimization
[05/25 20:57:29     94s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:57:29     94s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:57:29     94s] ### Creating PhyDesignMc. totSessionCpu=0:01:35 mem=1429.2M
[05/25 20:57:29     94s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:29     94s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=1429.2M
[05/25 20:57:29     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=1429.2M
[05/25 20:57:29     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=1429.2M
[05/25 20:57:30     95s] +----------+---------+--------+--------+------------+--------+
[05/25 20:57:30     95s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 20:57:30     95s] +----------+---------+--------+--------+------------+--------+
[05/25 20:57:30     95s] |    59.94%|        -|  -3.422|-184.137|   0:00:00.0| 1562.7M|
[05/25 20:57:30     95s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:57:30     95s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:57:30     95s] |    59.94%|        -|  -3.422|-184.137|   0:00:00.0| 1562.7M|
[05/25 20:57:30     95s] +----------+---------+--------+--------+------------+--------+
[05/25 20:57:30     95s] 
[05/25 20:57:30     95s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1562.7M) ***
[05/25 20:57:30     95s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:57:30     95s] 0 Ndr or Layer constraints added by optimization 
[05/25 20:57:30     95s] **** End NDR-Layer Usage Statistics ****
[05/25 20:57:30     95s] End: GigaOpt high fanout net optimization
[05/25 20:57:30     95s] Begin: GigaOpt DRV Optimization
[05/25 20:57:30     95s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:57:30     95s] PhyDesignGrid: maxLocalDensity 3.00
[05/25 20:57:30     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=1543.6M
[05/25 20:57:30     95s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:30     95s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=1543.6M
[05/25 20:57:30     95s] ### Creating LA Mngr. totSessionCpu=0:01:36 mem=1543.6M
[05/25 20:57:30     95s] ### Creating LA Mngr, finished. totSessionCpu=0:01:36 mem=1543.6M
[05/25 20:57:30     95s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:57:30     95s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[05/25 20:57:30     95s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:57:30     95s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[05/25 20:57:30     95s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:57:30     96s] Info: violation cost 24159.386719 (cap = 389.692261, tran = 23752.652344, len = 0.000000, fanout load = 0.000000, fanout count = 17.000000, glitch 0.000000)
[05/25 20:57:30     96s] |   697   | 15039   |    -2.73   |   698   |    698  |    -1.06   |     0   |     0   |     0   |     0   | -3.42 |          0|          0|          0|  59.94  |            |           |
[05/25 20:57:40    106s] Info: violation cost 0.000587 (cap = 0.000587, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:57:40    106s] |     0   |     0   |     0.00   |     1   |      1  |    -0.00   |     0   |     0   |     0   |     0   | -0.63 |        544|          0|        360|  60.77  |   0:00:10.0|    1596.7M|
[05/25 20:57:40    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:57:40    106s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.63 |          0|          0|          0|  60.77  |   0:00:00.0|    1596.7M|
[05/25 20:57:40    106s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:57:40    106s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:57:40    106s] Layer 4 has 120 constrained nets 
[05/25 20:57:40    106s] **** End NDR-Layer Usage Statistics ****
[05/25 20:57:40    106s] 
[05/25 20:57:40    106s] *** Finish DRV Fixing (cpu=0:00:10.6 real=0:00:10.0 mem=1596.7M) ***
[05/25 20:57:40    106s] 
[05/25 20:57:40    106s] End: GigaOpt DRV Optimization
[05/25 20:57:40    106s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/25 20:57:40    106s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1445.4M, totSessionCpu=0:01:46 **
[05/25 20:57:40    106s] Begin: GigaOpt Global Optimization
[05/25 20:57:40    106s] *info: use new DP (enabled)
[05/25 20:57:40    106s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:57:40    106s] PhyDesignGrid: maxLocalDensity 1.20
[05/25 20:57:40    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=1445.4M
[05/25 20:57:40    106s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:40    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=1445.4M
[05/25 20:57:41    106s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=1445.4M
[05/25 20:57:41    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=1445.4M
[05/25 20:57:41    107s] *info: 1 clock net excluded
[05/25 20:57:41    107s] *info: 2 special nets excluded.
[05/25 20:57:41    107s] *info: 1 no-driver net excluded.
[05/25 20:57:44    110s] ** GigaOpt Global Opt WNS Slack -0.633  TNS Slack -9.381 
[05/25 20:57:44    110s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:57:44    110s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:57:44    110s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:57:44    110s] |  -0.633|  -9.381|    60.77%|   0:00:00.0| 1595.0M|        an|  default| ModInv_x_reg[128]/D     |
[05/25 20:57:46    111s] |  -0.139|  -0.802|    60.90%|   0:00:02.0| 1603.5M|        an|  default| ModInv_x_reg[128]/D     |
[05/25 20:57:46    112s] |  -0.056|  -0.112|    60.99%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    112s] |  -0.023|  -0.024|    61.00%|   0:00:01.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    112s] |  -0.023|  -0.024|    61.00%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    113s] |  -0.023|  -0.024|    61.00%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    113s] |  -0.021|  -0.021|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    113s] |  -0.021|  -0.021|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    113s] |  -0.015|  -0.015|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    113s] |  -0.015|  -0.015|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    113s] |  -0.015|  -0.015|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    113s] |  -0.013|  -0.013|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    113s] |  -0.013|  -0.013|    61.02%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    113s] |  -0.013|  -0.013|    61.02%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:57:47    113s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:57:47    113s] 
[05/25 20:57:47    113s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1641.6M) ***
[05/25 20:57:47    113s] 
[05/25 20:57:47    113s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1641.6M) ***
[05/25 20:57:47    113s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:57:47    113s] Layer 4 has 125 constrained nets 
[05/25 20:57:47    113s] **** End NDR-Layer Usage Statistics ****
[05/25 20:57:47    113s] ** GigaOpt Global Opt End WNS Slack -0.013  TNS Slack -0.013 
[05/25 20:57:47    113s] End: GigaOpt Global Optimization
[05/25 20:57:47    113s] 
[05/25 20:57:47    113s] Active setup views:
[05/25 20:57:47    113s]  an
[05/25 20:57:47    113s]   Dominating endpoints: 0
[05/25 20:57:47    113s]   Dominating TNS: -0.000
[05/25 20:57:47    113s] 
[05/25 20:57:47    113s] *** Timing NOT met, worst failing slack is -0.013
[05/25 20:57:47    113s] *** Check timing (0:00:00.0)
[05/25 20:57:47    113s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:57:47    113s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=1451.5M
[05/25 20:57:47    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=1451.5M
[05/25 20:57:48    113s] Begin: Area Reclaim Optimization
[05/25 20:57:48    113s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:57:48    113s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=1602.3M
[05/25 20:57:48    113s] #spOpts: N=45 mergeVia=F 
[05/25 20:57:48    113s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=1602.3M
[05/25 20:57:48    113s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=1602.3M
[05/25 20:57:48    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=1602.3M
[05/25 20:57:48    113s] Reclaim Optimization WNS Slack -0.013  TNS Slack -0.013 Density 61.02
[05/25 20:57:48    113s] +----------+---------+--------+--------+------------+--------+
[05/25 20:57:48    113s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 20:57:48    113s] +----------+---------+--------+--------+------------+--------+
[05/25 20:57:48    113s] |    61.02%|        -|  -0.013|  -0.013|   0:00:00.0| 1602.3M|
[05/25 20:57:49    114s] |    61.02%|        0|  -0.013|  -0.013|   0:00:01.0| 1602.3M|
[05/25 20:57:50    116s] |    61.02%|      108|  -0.013|  -0.013|   0:00:01.0| 1621.4M|
[05/25 20:57:50    116s] |    60.95%|       35|  -0.013|  -0.013|   0:00:00.0| 1621.4M|
[05/25 20:57:52    117s] |    60.85%|      132|  -0.012|  -0.012|   0:00:02.0| 1621.4M|
[05/25 20:57:52    118s] |    60.84%|       12|  -0.012|  -0.012|   0:00:00.0| 1621.4M|
[05/25 20:57:52    118s] |    60.84%|        0|  -0.012|  -0.012|   0:00:00.0| 1621.4M|
[05/25 20:57:52    118s] +----------+---------+--------+--------+------------+--------+
[05/25 20:57:52    118s] Reclaim Optimization End WNS Slack -0.012  TNS Slack -0.012 Density 60.84
[05/25 20:57:52    118s] 
[05/25 20:57:52    118s] ** Summary: Restruct = 0 Buffer Deletion = 28 Declone = 12 Resize = 144 **
[05/25 20:57:52    118s] --------------------------------------------------------------
[05/25 20:57:52    118s] |                                   | Total     | Sequential |
[05/25 20:57:52    118s] --------------------------------------------------------------
[05/25 20:57:52    118s] | Num insts resized                 |     134  |       0    |
[05/25 20:57:52    118s] | Num insts undone                  |       0  |       0    |
[05/25 20:57:52    118s] | Num insts Downsized               |     134  |       0    |
[05/25 20:57:52    118s] | Num insts Samesized               |       0  |       0    |
[05/25 20:57:52    118s] | Num insts Upsized                 |       0  |       0    |
[05/25 20:57:52    118s] | Num multiple commits+uncommits    |      10  |       -    |
[05/25 20:57:52    118s] --------------------------------------------------------------
[05/25 20:57:52    118s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:57:52    118s] Layer 4 has 17 constrained nets 
[05/25 20:57:52    118s] **** End NDR-Layer Usage Statistics ****
[05/25 20:57:52    118s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:04.0) **
[05/25 20:57:52    118s] Executing incremental physical updates
[05/25 20:57:52    118s] Executing incremental physical updates
[05/25 20:57:52    118s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=1453.48M, totSessionCpu=0:01:58).
[05/25 20:57:52    118s] **INFO: Flow update: Design is easy to close.
[05/25 20:57:52    118s] setup target slack: 0.1
[05/25 20:57:52    118s] extra slack: 0.1
[05/25 20:57:52    118s] std delay: 0.0078
[05/25 20:57:52    118s] real setup target slack: 0.0078
[05/25 20:57:52    118s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:57:52    118s] ### Creating PhyDesignMc. totSessionCpu=0:01:58 mem=1453.5M
[05/25 20:57:52    118s] #spOpts: N=45 
[05/25 20:57:52    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:58 mem=1453.5M
[05/25 20:57:52    118s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:57:52    118s] [NR-eGR] Started earlyGlobalRoute kernel
[05/25 20:57:52    118s] [NR-eGR] Initial Peak syMemory usage = 1453.5 MB
[05/25 20:57:52    118s] (I)       Reading DB...
[05/25 20:57:52    118s] (I)       congestionReportName   : 
[05/25 20:57:52    118s] (I)       layerRangeFor2DCongestion : 
[05/25 20:57:52    118s] (I)       buildTerm2TermWires    : 0
[05/25 20:57:52    118s] (I)       doTrackAssignment      : 1
[05/25 20:57:52    118s] (I)       dumpBookshelfFiles     : 0
[05/25 20:57:52    118s] (I)       numThreads             : 1
[05/25 20:57:52    118s] (I)       bufferingAwareRouting  : false
[05/25 20:57:52    118s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:57:52    118s] (I)       honorPin               : false
[05/25 20:57:52    118s] (I)       honorPinGuide          : true
[05/25 20:57:52    118s] (I)       honorPartition         : false
[05/25 20:57:52    118s] (I)       allowPartitionCrossover: false
[05/25 20:57:52    118s] (I)       honorSingleEntry       : true
[05/25 20:57:52    118s] (I)       honorSingleEntryStrong : true
[05/25 20:57:52    118s] (I)       handleViaSpacingRule   : false
[05/25 20:57:52    118s] (I)       handleEolSpacingRule   : false
[05/25 20:57:52    118s] (I)       PDConstraint           : none
[05/25 20:57:52    118s] (I)       expBetterNDRHandling   : false
[05/25 20:57:52    118s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:57:52    118s] (I)       routingEffortLevel     : 3
[05/25 20:57:52    118s] (I)       effortLevel            : standard
[05/25 20:57:52    118s] [NR-eGR] minRouteLayer          : 2
[05/25 20:57:52    118s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:57:52    118s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:57:52    118s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:57:52    118s] (I)       numRowsPerGCell        : 1
[05/25 20:57:52    118s] (I)       speedUpLargeDesign     : 0
[05/25 20:57:52    118s] (I)       multiThreadingTA       : 1
[05/25 20:57:52    118s] (I)       blkAwareLayerSwitching : 1
[05/25 20:57:52    118s] (I)       optimizationMode       : false
[05/25 20:57:52    118s] (I)       routeSecondPG          : false
[05/25 20:57:52    118s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:57:52    118s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:57:52    118s] (I)       punchThroughDistance   : 500.00
[05/25 20:57:52    118s] (I)       scenicBound            : 1.15
[05/25 20:57:52    118s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:57:52    118s] (I)       source-to-sink ratio   : 0.00
[05/25 20:57:52    118s] (I)       targetCongestionRatioH : 1.00
[05/25 20:57:52    118s] (I)       targetCongestionRatioV : 1.00
[05/25 20:57:52    118s] (I)       layerCongestionRatio   : 0.70
[05/25 20:57:52    118s] (I)       m1CongestionRatio      : 0.10
[05/25 20:57:52    118s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:57:52    118s] (I)       localRouteEffort       : 1.00
[05/25 20:57:52    118s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:57:52    118s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:57:52    118s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:57:52    118s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:57:52    118s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:57:52    118s] (I)       routeVias              : 
[05/25 20:57:52    118s] (I)       readTROption           : true
[05/25 20:57:52    118s] (I)       extraSpacingFactor     : 1.00
[05/25 20:57:52    118s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:57:52    118s] (I)       routeSelectedNetsOnly  : false
[05/25 20:57:52    118s] (I)       clkNetUseMaxDemand     : false
[05/25 20:57:52    118s] (I)       extraDemandForClocks   : 0
[05/25 20:57:52    118s] (I)       steinerRemoveLayers    : false
[05/25 20:57:52    118s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:57:52    118s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:57:52    118s] (I)       spanningTreeRefinement : false
[05/25 20:57:52    118s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:57:52    118s] (I)       before initializing RouteDB syMemory usage = 1474.5 MB
[05/25 20:57:52    118s] (I)       starting read tracks
[05/25 20:57:52    118s] (I)       build grid graph
[05/25 20:57:52    118s] (I)       build grid graph start
[05/25 20:57:52    118s] [NR-eGR] Layer1 has no routable track
[05/25 20:57:52    118s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:57:52    118s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:57:52    118s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:57:52    118s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:57:52    118s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:57:52    118s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:57:52    118s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:57:52    118s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:57:52    118s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:57:52    118s] (I)       build grid graph end
[05/25 20:57:52    118s] (I)       numViaLayers=9
[05/25 20:57:52    118s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:57:52    118s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:57:52    118s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:57:52    118s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:57:52    118s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:57:52    118s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:57:52    118s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:57:52    118s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:57:52    118s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:57:52    118s] (I)       end build via table
[05/25 20:57:52    118s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:57:52    118s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:57:52    118s] (I)       readDataFromPlaceDB
[05/25 20:57:52    118s] (I)       Read net information..
[05/25 20:57:52    118s] [NR-eGR] Read numTotalNets=26361  numIgnoredNets=0
[05/25 20:57:52    118s] (I)       Read testcase time = 0.003 seconds
[05/25 20:57:52    118s] 
[05/25 20:57:52    118s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:57:52    118s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:57:52    118s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:57:52    118s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:57:52    118s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:57:52    118s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:57:52    118s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:57:52    118s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:57:52    118s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:57:52    118s] (I)       build grid graph start
[05/25 20:57:52    118s] (I)       build grid graph end
[05/25 20:57:52    118s] (I)       Model blockage into capacity
[05/25 20:57:52    118s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:57:52    118s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:57:52    118s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:57:52    118s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:57:52    118s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:57:52    118s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:57:52    118s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:57:52    118s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:57:52    118s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:57:52    118s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:57:52    118s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:57:52    118s] (I)       Modeling time = 0.010 seconds
[05/25 20:57:52    118s] 
[05/25 20:57:52    118s] (I)       Number of ignored nets = 0
[05/25 20:57:52    118s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:57:52    118s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:57:52    118s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:57:52    118s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:57:52    118s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:57:52    118s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:57:52    118s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:57:52    118s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:57:52    118s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:57:52    118s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:57:52    118s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1478.9 MB
[05/25 20:57:52    118s] (I)       Ndr track 0 does not exist
[05/25 20:57:52    118s] (I)       Layer1  viaCost=200.00
[05/25 20:57:52    118s] (I)       Layer2  viaCost=200.00
[05/25 20:57:52    118s] (I)       Layer3  viaCost=100.00
[05/25 20:57:52    118s] (I)       Layer4  viaCost=100.00
[05/25 20:57:52    118s] (I)       Layer5  viaCost=100.00
[05/25 20:57:52    118s] (I)       Layer6  viaCost=100.00
[05/25 20:57:52    118s] (I)       Layer7  viaCost=100.00
[05/25 20:57:52    118s] (I)       Layer8  viaCost=100.00
[05/25 20:57:52    118s] (I)       Layer9  viaCost=100.00
[05/25 20:57:52    118s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:57:52    118s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:57:52    118s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:57:52    118s] (I)       Site Width          :   380  (dbu)
[05/25 20:57:52    118s] (I)       Row Height          :  2800  (dbu)
[05/25 20:57:52    118s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:57:52    118s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:57:52    118s] (I)       grid                :   196   195    10
[05/25 20:57:52    118s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:57:52    118s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:57:52    118s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:57:52    118s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:57:52    118s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:57:52    118s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:57:52    118s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:57:52    118s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:57:52    118s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:57:52    118s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:57:52    118s] (I)       --------------------------------------------------------
[05/25 20:57:52    118s] 
[05/25 20:57:52    118s] [NR-eGR] ============ Routing rule table ============
[05/25 20:57:52    118s] [NR-eGR] Rule id 0. Nets 26361 
[05/25 20:57:52    118s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:57:52    118s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:57:52    118s] [NR-eGR] ========================================
[05/25 20:57:52    118s] [NR-eGR] 
[05/25 20:57:52    118s] (I)       After initializing earlyGlobalRoute syMemory usage = 1478.9 MB
[05/25 20:57:52    118s] (I)       Loading and dumping file time : 0.08 seconds
[05/25 20:57:52    118s] (I)       ============= Initialization =============
[05/25 20:57:52    118s] (I)       totalPins=91864  totalGlobalPin=89618 (97.56%)
[05/25 20:57:52    118s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:57:52    118s] [NR-eGR] Layer group 1: route 26361 net(s) in layer range [2, 10]
[05/25 20:57:52    118s] (I)       ============  Phase 1a Route ============
[05/25 20:57:53    118s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:57:53    118s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:57:53    118s] (I)       Usage: 311635 = (155686 H, 155949 V) = (24.73% H, 27.21% V) = (2.180e+05um H, 2.183e+05um V)
[05/25 20:57:53    118s] (I)       
[05/25 20:57:53    118s] (I)       ============  Phase 1b Route ============
[05/25 20:57:53    118s] (I)       Phase 1b runs 0.02 seconds
[05/25 20:57:53    118s] (I)       Usage: 311856 = (155836 H, 156020 V) = (24.76% H, 27.23% V) = (2.182e+05um H, 2.184e+05um V)
[05/25 20:57:53    118s] (I)       
[05/25 20:57:53    118s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.26% V. EstWL: 4.365984e+05um
[05/25 20:57:53    118s] (I)       ============  Phase 1c Route ============
[05/25 20:57:53    118s] (I)       Level2 Grid: 40 x 39
[05/25 20:57:53    118s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:57:53    118s] (I)       Usage: 311856 = (155836 H, 156020 V) = (24.76% H, 27.23% V) = (2.182e+05um H, 2.184e+05um V)
[05/25 20:57:53    118s] (I)       
[05/25 20:57:53    118s] (I)       ============  Phase 1d Route ============
[05/25 20:57:53    118s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:57:53    118s] (I)       Usage: 311887 = (155864 H, 156023 V) = (24.76% H, 27.23% V) = (2.182e+05um H, 2.184e+05um V)
[05/25 20:57:53    118s] (I)       
[05/25 20:57:53    118s] (I)       ============  Phase 1e Route ============
[05/25 20:57:53    118s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:57:53    118s] (I)       Usage: 311887 = (155864 H, 156023 V) = (24.76% H, 27.23% V) = (2.182e+05um H, 2.184e+05um V)
[05/25 20:57:53    118s] (I)       
[05/25 20:57:53    118s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 1.17% V. EstWL: 4.366418e+05um
[05/25 20:57:53    118s] [NR-eGR] 
[05/25 20:57:53    118s] (I)       ============  Phase 1l Route ============
[05/25 20:57:53    118s] (I)       Phase 1l runs 0.08 seconds
[05/25 20:57:53    118s] (I)       
[05/25 20:57:53    118s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:57:53    118s] (I)                      OverCon         OverCon         OverCon         OverCon            
[05/25 20:57:53    118s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:57:53    118s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[05/25 20:57:53    118s] (I)       ---------------------------------------------------------------------------------
[05/25 20:57:53    118s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:57:53    118s] (I)       Layer2    1879( 4.94%)     339( 0.89%)      40( 0.11%)       3( 0.01%)   ( 5.95%) 
[05/25 20:57:53    118s] (I)       Layer3      53( 0.14%)       5( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[05/25 20:57:53    118s] (I)       Layer4    3040(10.57%)      45( 0.16%)       0( 0.00%)       0( 0.00%)   (10.72%) 
[05/25 20:57:53    118s] (I)       Layer5      53( 0.14%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.14%) 
[05/25 20:57:53    118s] (I)       Layer6      74( 0.19%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.19%) 
[05/25 20:57:53    118s] (I)       Layer7      24( 0.06%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[05/25 20:57:53    118s] (I)       Layer8       1( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:57:53    118s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:57:53    118s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:57:53    118s] (I)       ---------------------------------------------------------------------------------
[05/25 20:57:53    118s] (I)       Total     5124( 1.60%)     389( 0.12%)      40( 0.01%)       3( 0.00%)   ( 1.73%) 
[05/25 20:57:53    118s] (I)       
[05/25 20:57:53    118s] (I)       Total Global Routing Runtime: 0.22 seconds
[05/25 20:57:53    118s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:57:53    118s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.03% V
[05/25 20:57:53    118s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.03% V
[05/25 20:57:53    118s] [NR-eGR] End Peak syMemory usage = 1478.9 MB
[05/25 20:57:53    118s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.30 seconds
[05/25 20:57:53    118s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:57:53    118s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:57:53    118s] 
[05/25 20:57:53    118s] ** np local hotspot detection info verbose **
[05/25 20:57:53    118s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:57:53    118s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:57:53    118s] 
[05/25 20:57:53    118s] #spOpts: N=45 
[05/25 20:57:53    118s] Apply auto density screen in post-place stage.
[05/25 20:57:53    118s] Auto density screen increases utilization from 0.608 to 0.608
[05/25 20:57:53    118s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1478.9M
[05/25 20:57:53    118s] *** Starting refinePlace (0:01:59 mem=1478.9M) ***
[05/25 20:57:53    118s] Total net bbox length = 3.906e+05 (1.941e+05 1.965e+05) (ext = 4.731e+04)
[05/25 20:57:53    118s] default core: bins with density >  0.75 = 1.32 % ( 5 / 380 )
[05/25 20:57:53    118s] Density distribution unevenness ratio = 6.516%
[05/25 20:57:53    118s] RPlace IncrNP: Rollback Lev = -5
[05/25 20:57:53    118s] RPlace: Density =0.772973, incremental np is triggered.
[05/25 20:57:53    118s] incr SKP is on..., with optDC mode
[05/25 20:57:53    119s] (cpu=0:00:00.2 mem=1478.9M) ***
[05/25 20:57:53    119s] *** Build Virtual Sizing Timing Model
[05/25 20:57:53    119s] (cpu=0:00:00.3 mem=1478.9M) ***
[05/25 20:57:54    120s] Persistent padding is off here.
[05/25 20:57:54    120s] Congestion driven padding in post-place stage.
[05/25 20:57:54    120s] Congestion driven padding increases utilization from 0.800 to 0.803
[05/25 20:57:54    120s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1501.0M
[05/25 20:57:54    120s] limitMaxMove 0, priorityInstMaxMove -1
[05/25 20:57:54    120s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[05/25 20:57:54    120s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/25 20:57:54    120s] No instances found in the vector
[05/25 20:57:54    120s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:58:01    127s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/25 20:58:01    127s] No instances found in the vector
[05/25 20:58:01    127s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:58:09    134s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/25 20:58:09    134s] No instances found in the vector
[05/25 20:58:09    134s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:58:19    144s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/25 20:58:19    144s] No instances found in the vector
[05/25 20:58:19    144s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:58:24    148s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/25 20:58:24    148s] No instances found in the vector
[05/25 20:58:24    148s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:58:27    151s] default core: bins with density >  0.75 = 2.37 % ( 9 / 380 )
[05/25 20:58:27    151s] Density distribution unevenness ratio = 6.700%
[05/25 20:58:27    151s] RPlace postIncrNP: Density = 0.772973 -> 0.824324.
[05/25 20:58:27    151s] RPlace postIncrNP Info: Density distribution changes:
[05/25 20:58:27    151s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:58:27    151s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:58:27    151s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:58:27    151s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:58:27    151s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:58:27    151s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:58:27    151s] [0.80 - 0.85] :	 0 (0.00%) -> 2 (0.53%)
[05/25 20:58:27    151s] [CPU] RefinePlace/IncrNP (cpu=0:00:32.7, real=0:00:34.0, mem=1560.7MB) @(0:01:59 - 0:02:32).
[05/25 20:58:27    151s] Move report: incrNP moves 21603 insts, mean move: 5.21 um, max move: 123.66 um
[05/25 20:58:27    151s] 	Max move on inst (FE_OFC0_rst): (166.06, 21.28) --> (202.92, 108.08)
[05/25 20:58:27    151s] Move report: Timing Driven Placement moves 21603 insts, mean move: 5.21 um, max move: 123.66 um
[05/25 20:58:27    151s] 	Max move on inst (FE_OFC0_rst): (166.06, 21.28) --> (202.92, 108.08)
[05/25 20:58:27    151s] 	Runtime: CPU: 0:00:32.7 REAL: 0:00:34.0 MEM: 1560.7MB
[05/25 20:58:27    151s] Starting refinePlace ...
[05/25 20:58:27    151s] default core: bins with density >  0.75 = 2.37 % ( 9 / 380 )
[05/25 20:58:27    151s] Density distribution unevenness ratio = 6.700%
[05/25 20:58:27    151s]   Spread Effort: high, pre-route mode, useDDP on.
[05/25 20:58:27    151s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1560.7MB) @(0:02:32 - 0:02:32).
[05/25 20:58:27    151s] Move report: preRPlace moves 1375 insts, mean move: 0.30 um, max move: 2.54 um
[05/25 20:58:27    151s] 	Max move on inst (FE_OFC84_n_out_11): (93.10, 60.48) --> (94.24, 59.08)
[05/25 20:58:27    151s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[05/25 20:58:27    151s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 20:58:27    151s] Placement tweakage begins.
[05/25 20:58:27    151s] wire length = 4.567e+05
[05/25 20:58:28    152s] wire length = 4.467e+05
[05/25 20:58:28    152s] Placement tweakage ends.
[05/25 20:58:28    152s] Move report: tweak moves 2875 insts, mean move: 1.75 um, max move: 12.73 um
[05/25 20:58:28    152s] 	Max move on inst (FE_OFC627_n_1198): (156.37, 145.88) --> (143.64, 145.88)
[05/25 20:58:28    152s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=1560.7MB) @(0:02:32 - 0:02:33).
[05/25 20:58:28    153s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:58:28    153s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1560.7MB) @(0:02:33 - 0:02:33).
[05/25 20:58:28    153s] Move report: Detail placement moves 4015 insts, mean move: 1.33 um, max move: 12.73 um
[05/25 20:58:28    153s] 	Max move on inst (FE_OFC627_n_1198): (156.37, 145.88) --> (143.64, 145.88)
[05/25 20:58:28    153s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1560.7MB
[05/25 20:58:28    153s] Statistics of distance of Instance movement in refine placement:
[05/25 20:58:28    153s]   maximum (X+Y) =       123.66 um
[05/25 20:58:28    153s]   inst (FE_OFC0_rst) with max move: (166.06, 21.28) -> (202.92, 108.08)
[05/25 20:58:28    153s]   mean    (X+Y) =         5.22 um
[05/25 20:58:28    153s] Total instances flipped for WireLenOpt: 2135
[05/25 20:58:28    153s] Total instances flipped, including legalization: 27
[05/25 20:58:28    153s] Summary Report:
[05/25 20:58:28    153s] Instances move: 21599 (out of 21749 movable)
[05/25 20:58:28    153s] Instances flipped: 27
[05/25 20:58:28    153s] Mean displacement: 5.22 um
[05/25 20:58:28    153s] Max displacement: 123.66 um (Instance: FE_OFC0_rst) (166.06, 21.28) -> (202.92, 108.08)
[05/25 20:58:28    153s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[05/25 20:58:28    153s] Total instances moved : 21599
[05/25 20:58:28    153s] Total net bbox length = 3.799e+05 (1.888e+05 1.911e+05) (ext = 4.754e+04)
[05/25 20:58:28    153s] Runtime: CPU: 0:00:34.4 REAL: 0:00:35.0 MEM: 1560.7MB
[05/25 20:58:28    153s] [CPU] RefinePlace/total (cpu=0:00:34.4, real=0:00:35.0, mem=1560.7MB) @(0:01:59 - 0:02:33).
[05/25 20:58:28    153s] *** Finished refinePlace (0:02:33 mem=1560.7M) ***
[05/25 20:58:28    153s] #spOpts: N=45 
[05/25 20:58:28    153s] default core: bins with density >  0.75 = 2.37 % ( 9 / 380 )
[05/25 20:58:28    153s] Density distribution unevenness ratio = 6.702%
[05/25 20:58:28    153s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/25 20:58:28    153s] Type 'man IMPSP-9025' for more detail.
[05/25 20:58:28    153s] Trial Route Overflow 0(H) 0(V)
[05/25 20:58:28    153s] Starting congestion repair ...
[05/25 20:58:28    153s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/25 20:58:28    153s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:58:28    153s] Starting Early Global Route congestion estimation: mem = 1560.7M
[05/25 20:58:28    153s] (I)       Reading DB...
[05/25 20:58:28    153s] (I)       congestionReportName   : 
[05/25 20:58:28    153s] (I)       layerRangeFor2DCongestion : 
[05/25 20:58:28    153s] (I)       buildTerm2TermWires    : 1
[05/25 20:58:28    153s] (I)       doTrackAssignment      : 1
[05/25 20:58:28    153s] (I)       dumpBookshelfFiles     : 0
[05/25 20:58:28    153s] (I)       numThreads             : 1
[05/25 20:58:28    153s] (I)       bufferingAwareRouting  : false
[05/25 20:58:28    153s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:58:28    153s] (I)       honorPin               : false
[05/25 20:58:28    153s] (I)       honorPinGuide          : true
[05/25 20:58:28    153s] (I)       honorPartition         : false
[05/25 20:58:28    153s] (I)       allowPartitionCrossover: false
[05/25 20:58:28    153s] (I)       honorSingleEntry       : true
[05/25 20:58:28    153s] (I)       honorSingleEntryStrong : true
[05/25 20:58:28    153s] (I)       handleViaSpacingRule   : false
[05/25 20:58:28    153s] (I)       handleEolSpacingRule   : false
[05/25 20:58:28    153s] (I)       PDConstraint           : none
[05/25 20:58:28    153s] (I)       expBetterNDRHandling   : false
[05/25 20:58:28    153s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:58:28    153s] (I)       routingEffortLevel     : 3
[05/25 20:58:28    153s] (I)       effortLevel            : standard
[05/25 20:58:28    153s] [NR-eGR] minRouteLayer          : 2
[05/25 20:58:28    153s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:58:28    153s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:58:28    153s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:58:28    153s] (I)       numRowsPerGCell        : 1
[05/25 20:58:28    153s] (I)       speedUpLargeDesign     : 0
[05/25 20:58:28    153s] (I)       multiThreadingTA       : 1
[05/25 20:58:28    153s] (I)       blkAwareLayerSwitching : 1
[05/25 20:58:28    153s] (I)       optimizationMode       : false
[05/25 20:58:28    153s] (I)       routeSecondPG          : false
[05/25 20:58:28    153s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:58:28    153s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:58:28    153s] (I)       punchThroughDistance   : 500.00
[05/25 20:58:28    153s] (I)       scenicBound            : 1.15
[05/25 20:58:28    153s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:58:28    153s] (I)       source-to-sink ratio   : 0.00
[05/25 20:58:28    153s] (I)       targetCongestionRatioH : 1.00
[05/25 20:58:28    153s] (I)       targetCongestionRatioV : 1.00
[05/25 20:58:28    153s] (I)       layerCongestionRatio   : 0.70
[05/25 20:58:28    153s] (I)       m1CongestionRatio      : 0.10
[05/25 20:58:28    153s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:58:28    153s] (I)       localRouteEffort       : 1.00
[05/25 20:58:28    153s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:58:28    153s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:58:28    153s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:58:28    153s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:58:28    153s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:58:28    153s] (I)       routeVias              : 
[05/25 20:58:28    153s] (I)       readTROption           : true
[05/25 20:58:28    153s] (I)       extraSpacingFactor     : 1.00
[05/25 20:58:28    153s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:58:28    153s] (I)       routeSelectedNetsOnly  : false
[05/25 20:58:28    153s] (I)       clkNetUseMaxDemand     : false
[05/25 20:58:28    153s] (I)       extraDemandForClocks   : 0
[05/25 20:58:28    153s] (I)       steinerRemoveLayers    : false
[05/25 20:58:28    153s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:58:28    153s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:58:28    153s] (I)       spanningTreeRefinement : false
[05/25 20:58:28    153s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:58:28    153s] (I)       before initializing RouteDB syMemory usage = 1560.7 MB
[05/25 20:58:28    153s] (I)       starting read tracks
[05/25 20:58:28    153s] (I)       build grid graph
[05/25 20:58:28    153s] (I)       build grid graph start
[05/25 20:58:28    153s] [NR-eGR] Layer1 has no routable track
[05/25 20:58:28    153s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:58:28    153s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:58:28    153s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:58:28    153s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:58:28    153s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:58:28    153s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:58:28    153s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:58:28    153s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:58:28    153s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:58:28    153s] (I)       build grid graph end
[05/25 20:58:28    153s] (I)       numViaLayers=9
[05/25 20:58:28    153s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:58:28    153s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:58:28    153s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:58:28    153s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:58:28    153s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:58:28    153s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:58:28    153s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:58:28    153s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:58:28    153s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:58:28    153s] (I)       end build via table
[05/25 20:58:28    153s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:58:28    153s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:58:28    153s] (I)       readDataFromPlaceDB
[05/25 20:58:28    153s] (I)       Read net information..
[05/25 20:58:28    153s] [NR-eGR] Read numTotalNets=26361  numIgnoredNets=0
[05/25 20:58:28    153s] (I)       Read testcase time = 0.003 seconds
[05/25 20:58:28    153s] 
[05/25 20:58:28    153s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:58:28    153s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:58:28    153s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:58:28    153s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:58:28    153s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:58:28    153s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:58:28    153s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:58:28    153s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:58:28    153s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:58:28    153s] (I)       build grid graph start
[05/25 20:58:28    153s] (I)       build grid graph end
[05/25 20:58:28    153s] (I)       Model blockage into capacity
[05/25 20:58:28    153s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:58:28    153s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:58:28    153s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:58:28    153s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:58:28    153s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:58:28    153s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:58:28    153s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:58:28    153s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:58:28    153s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:58:28    153s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:58:28    153s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:58:28    153s] (I)       Modeling time = 0.009 seconds
[05/25 20:58:28    153s] 
[05/25 20:58:28    153s] (I)       Number of ignored nets = 0
[05/25 20:58:28    153s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:58:28    153s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:58:28    153s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:58:28    153s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:58:28    153s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:58:28    153s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:58:28    153s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:58:28    153s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:58:28    153s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:58:28    153s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:58:28    153s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1560.7 MB
[05/25 20:58:28    153s] (I)       Ndr track 0 does not exist
[05/25 20:58:28    153s] (I)       Layer1  viaCost=200.00
[05/25 20:58:28    153s] (I)       Layer2  viaCost=200.00
[05/25 20:58:28    153s] (I)       Layer3  viaCost=100.00
[05/25 20:58:28    153s] (I)       Layer4  viaCost=100.00
[05/25 20:58:28    153s] (I)       Layer5  viaCost=100.00
[05/25 20:58:28    153s] (I)       Layer6  viaCost=100.00
[05/25 20:58:28    153s] (I)       Layer7  viaCost=100.00
[05/25 20:58:28    153s] (I)       Layer8  viaCost=100.00
[05/25 20:58:28    153s] (I)       Layer9  viaCost=100.00
[05/25 20:58:28    153s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:58:28    153s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:58:28    153s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:58:28    153s] (I)       Site Width          :   380  (dbu)
[05/25 20:58:28    153s] (I)       Row Height          :  2800  (dbu)
[05/25 20:58:28    153s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:58:28    153s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:58:28    153s] (I)       grid                :   196   195    10
[05/25 20:58:28    153s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:58:28    153s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:58:28    153s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:58:28    153s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:58:28    153s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:58:28    153s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:58:28    153s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:58:28    153s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:58:28    153s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:58:28    153s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:58:28    153s] (I)       --------------------------------------------------------
[05/25 20:58:28    153s] 
[05/25 20:58:28    153s] [NR-eGR] ============ Routing rule table ============
[05/25 20:58:28    153s] [NR-eGR] Rule id 0. Nets 26361 
[05/25 20:58:28    153s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:58:28    153s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:58:28    153s] [NR-eGR] ========================================
[05/25 20:58:28    153s] [NR-eGR] 
[05/25 20:58:28    153s] (I)       After initializing earlyGlobalRoute syMemory usage = 1560.7 MB
[05/25 20:58:28    153s] (I)       Loading and dumping file time : 0.07 seconds
[05/25 20:58:28    153s] (I)       ============= Initialization =============
[05/25 20:58:28    153s] (I)       totalPins=91864  totalGlobalPin=90271 (98.27%)
[05/25 20:58:28    153s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:58:28    153s] [NR-eGR] Layer group 1: route 26361 net(s) in layer range [2, 10]
[05/25 20:58:28    153s] (I)       ============  Phase 1a Route ============
[05/25 20:58:28    153s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:58:28    153s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:58:28    153s] (I)       Usage: 308497 = (153779 H, 154718 V) = (24.43% H, 27.00% V) = (2.153e+05um H, 2.166e+05um V)
[05/25 20:58:28    153s] (I)       
[05/25 20:58:28    153s] (I)       ============  Phase 1b Route ============
[05/25 20:58:28    153s] (I)       Phase 1b runs 0.01 seconds
[05/25 20:58:28    153s] (I)       Usage: 308771 = (153963 H, 154808 V) = (24.46% H, 27.01% V) = (2.155e+05um H, 2.167e+05um V)
[05/25 20:58:28    153s] (I)       
[05/25 20:58:28    153s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.01% V. EstWL: 4.322794e+05um
[05/25 20:58:28    153s] (I)       ============  Phase 1c Route ============
[05/25 20:58:28    153s] (I)       Level2 Grid: 40 x 39
[05/25 20:58:28    153s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:58:28    153s] (I)       Usage: 308771 = (153963 H, 154808 V) = (24.46% H, 27.01% V) = (2.155e+05um H, 2.167e+05um V)
[05/25 20:58:28    153s] (I)       
[05/25 20:58:28    153s] (I)       ============  Phase 1d Route ============
[05/25 20:58:28    153s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:58:28    153s] (I)       Usage: 308788 = (153975 H, 154813 V) = (24.46% H, 27.01% V) = (2.156e+05um H, 2.167e+05um V)
[05/25 20:58:28    153s] (I)       
[05/25 20:58:28    153s] (I)       ============  Phase 1e Route ============
[05/25 20:58:28    153s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:58:28    153s] (I)       Usage: 308788 = (153975 H, 154813 V) = (24.46% H, 27.01% V) = (2.156e+05um H, 2.167e+05um V)
[05/25 20:58:28    153s] (I)       
[05/25 20:58:28    153s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 1.00% V. EstWL: 4.323032e+05um
[05/25 20:58:28    153s] [NR-eGR] 
[05/25 20:58:28    153s] (I)       ============  Phase 1l Route ============
[05/25 20:58:29    153s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:58:29    153s] (I)       
[05/25 20:58:29    153s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:58:29    153s] (I)                      OverCon         OverCon         OverCon         OverCon            
[05/25 20:58:29    153s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:58:29    153s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[05/25 20:58:29    153s] (I)       ---------------------------------------------------------------------------------
[05/25 20:58:29    153s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:29    153s] (I)       Layer2    1760( 4.63%)     243( 0.64%)       9( 0.02%)       1( 0.00%)   ( 5.29%) 
[05/25 20:58:29    153s] (I)       Layer3      60( 0.16%)       2( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[05/25 20:58:29    153s] (I)       Layer4    2937(10.21%)      41( 0.14%)       0( 0.00%)       0( 0.00%)   (10.35%) 
[05/25 20:58:29    153s] (I)       Layer5      47( 0.13%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[05/25 20:58:29    153s] (I)       Layer6      38( 0.10%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[05/25 20:58:29    153s] (I)       Layer7      10( 0.03%)       2( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[05/25 20:58:29    153s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:29    153s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:29    153s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:29    153s] (I)       ---------------------------------------------------------------------------------
[05/25 20:58:29    153s] (I)       Total     4852( 1.51%)     288( 0.09%)       9( 0.00%)       1( 0.00%)   ( 1.61%) 
[05/25 20:58:29    153s] (I)       
[05/25 20:58:29    153s] (I)       Total Global Routing Runtime: 0.20 seconds
[05/25 20:58:29    153s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:58:29    153s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[05/25 20:58:29    153s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.02% V
[05/25 20:58:29    153s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1560.7M
[05/25 20:58:29    153s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:58:29    153s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:58:29    153s] 
[05/25 20:58:29    153s] ** np local hotspot detection info verbose **
[05/25 20:58:29    153s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:58:29    153s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:58:29    153s] 
[05/25 20:58:29    153s] Skipped repairing congestion.
[05/25 20:58:29    153s] Starting Early Global Route wiring: mem = 1560.7M
[05/25 20:58:29    153s] (I)       ============= track Assignment ============
[05/25 20:58:29    153s] (I)       extract Global 3D Wires
[05/25 20:58:29    153s] (I)       Extract Global WL : time=0.01
[05/25 20:58:29    153s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 20:58:29    153s] (I)       Initialization real time=0.00 seconds
[05/25 20:58:29    153s] (I)       Kernel real time=0.18 seconds
[05/25 20:58:29    153s] (I)       End Greedy Track Assignment
[05/25 20:58:29    153s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91219
[05/25 20:58:29    153s] [NR-eGR] Layer2(metal2)(V) length: 1.253405e+05um, number of vias: 134290
[05/25 20:58:29    153s] [NR-eGR] Layer3(metal3)(H) length: 1.686649e+05um, number of vias: 35362
[05/25 20:58:29    153s] [NR-eGR] Layer4(metal4)(V) length: 2.676075e+04um, number of vias: 18421
[05/25 20:58:29    153s] [NR-eGR] Layer5(metal5)(H) length: 5.230458e+04um, number of vias: 17866
[05/25 20:58:29    153s] [NR-eGR] Layer6(metal6)(V) length: 7.208490e+04um, number of vias: 1709
[05/25 20:58:29    153s] [NR-eGR] Layer7(metal7)(H) length: 9.060949e+03um, number of vias: 659
[05/25 20:58:29    153s] [NR-eGR] Layer8(metal8)(V) length: 1.093113e+04um, number of vias: 4
[05/25 20:58:29    153s] [NR-eGR] Layer9(metal9)(H) length: 1.680000e+00um, number of vias: 0
[05/25 20:58:29    153s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 20:58:29    153s] [NR-eGR] Total length: 4.651494e+05um, number of vias: 299530
[05/25 20:58:29    154s] Early Global Route wiring runtime: 0.40 seconds, mem = 1546.3M
[05/25 20:58:29    154s] End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
[05/25 20:58:29    154s] Start to check current routing status for nets...
[05/25 20:58:29    154s] Using hname+ instead name for net compare
[05/25 20:58:29    154s] All nets are already routed correctly.
[05/25 20:58:29    154s] End to check current routing status for nets (mem=1546.3M)
[05/25 20:58:29    154s] Extraction called for design 'key_generation' of instances=21749 and nets=27049 using extraction engine 'preRoute' .
[05/25 20:58:29    154s] PreRoute RC Extraction called for design key_generation.
[05/25 20:58:29    154s] RC Extraction called in multi-corner(1) mode.
[05/25 20:58:29    154s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:58:29    154s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:58:29    154s] RCMode: PreRoute
[05/25 20:58:29    154s]       RC Corner Indexes            0   
[05/25 20:58:29    154s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:58:29    154s] Resistance Scaling Factor    : 1.00000 
[05/25 20:58:29    154s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:58:29    154s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:58:29    154s] Shrink Factor                : 1.00000
[05/25 20:58:29    154s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:58:29    154s] Updating RC grid for preRoute extraction ...
[05/25 20:58:29    154s] Initializing multi-corner resistance tables ...
[05/25 20:58:29    154s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1546.262M)
[05/25 20:58:30    154s] Compute RC Scale Done ...
[05/25 20:58:30    154s] **optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 1439.7M, totSessionCpu=0:02:35 **
[05/25 20:58:30    154s] #################################################################################
[05/25 20:58:30    154s] # Design Stage: PreRoute
[05/25 20:58:30    154s] # Design Name: key_generation
[05/25 20:58:30    154s] # Design Mode: 45nm
[05/25 20:58:30    154s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:58:30    154s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:58:30    154s] # Signoff Settings: SI Off 
[05/25 20:58:30    154s] #################################################################################
[05/25 20:58:30    155s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:58:30    155s] Calculate delays in Single mode...
[05/25 20:58:30    155s] Topological Sorting (REAL = 0:00:00.0, MEM = 1446.8M, InitMEM = 1443.5M)
[05/25 20:58:30    155s] End AAE Lib Interpolated Model. (MEM=1463.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:58:33    158s] Total number of fetched objects 27046
[05/25 20:58:33    158s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:58:33    158s] End delay calculation. (MEM=1501.41 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:58:33    158s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1501.4M) ***
[05/25 20:58:34    159s] *** Timing NOT met, worst failing slack is -0.089
[05/25 20:58:34    159s] *** Check timing (0:00:00.0)
[05/25 20:58:34    159s] Begin: GigaOpt Optimization in WNS mode
[05/25 20:58:34    159s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:58:34    159s] PhyDesignGrid: maxLocalDensity 1.00
[05/25 20:58:34    159s] ### Creating PhyDesignMc. totSessionCpu=0:02:39 mem=1501.4M
[05/25 20:58:34    159s] #spOpts: N=45 
[05/25 20:58:34    159s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:58:34    159s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:58:34    159s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:39 mem=1501.4M
[05/25 20:58:34    159s] ### Creating LA Mngr. totSessionCpu=0:02:39 mem=1501.4M
[05/25 20:58:34    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:39 mem=1501.4M
[05/25 20:58:35    159s] *info: 1 clock net excluded
[05/25 20:58:35    159s] *info: 2 special nets excluded.
[05/25 20:58:35    159s] *info: 1 no-driver net excluded.
[05/25 20:58:35    160s] Effort level <high> specified for reg2reg path_group
[05/25 20:58:36    160s] ** GigaOpt Optimizer WNS Slack -0.089 TNS Slack -0.399 Density 60.84
[05/25 20:58:36    160s] Optimizer WNS Pass 0
[05/25 20:58:36    161s] Active Path Group: reg2reg  
[05/25 20:58:36    161s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:58:36    161s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:58:36    161s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:58:36    161s] |  -0.089|   -0.089|  -0.390|   -0.399|    60.84%|   0:00:00.0| 1631.9M|        an|  reg2reg| ModInv_x_reg[128]/D     |
[05/25 20:58:36    161s] |   0.000|   -0.010|   0.000|   -0.010|    60.86%|   0:00:00.0| 1631.9M|        an|  reg2reg| ModInv_u_reg[127]/D     |
[05/25 20:58:36    161s] |   0.012|   -0.010|   0.000|   -0.010|    60.86%|   0:00:00.0| 1631.9M|        NA|       NA| NA                      |
[05/25 20:58:36    161s] |   0.012|   -0.010|   0.000|   -0.010|    60.86%|   0:00:00.0| 1631.9M|        an|       NA| NA                      |
[05/25 20:58:36    161s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:58:36    161s] 
[05/25 20:58:36    161s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1631.9M) ***
[05/25 20:58:36    161s] Active Path Group: default 
[05/25 20:58:36    161s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:58:36    161s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:58:36    161s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:58:36    161s] |  -0.010|   -0.010|  -0.010|   -0.010|    60.86%|   0:00:00.0| 1631.9M|        an|  default| lambda_reg[127]/D       |
[05/25 20:58:36    161s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:58:37    161s] Dumping Information for Job 0 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
[05/25 20:58:37    161s] |   0.008|    0.008|   0.000|    0.000|    60.86%|   0:00:01.0| 1670.0M|        an|  default| lambda_reg[127]/D       |
[05/25 20:58:37    161s] |   0.012|    0.014|   0.000|    0.000|    60.87%|   0:00:00.0| 1670.0M|        NA|       NA| NA                      |
[05/25 20:58:37    161s] |   0.012|    0.014|   0.000|    0.000|    60.87%|   0:00:00.0| 1670.0M|        an|       NA| NA                      |
[05/25 20:58:37    161s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:58:37    161s] 
[05/25 20:58:37    161s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1670.0M) ***
[05/25 20:58:37    161s] 
[05/25 20:58:37    161s] *** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=1670.0M) ***
[05/25 20:58:37    161s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 60.87
[05/25 20:58:37    162s] *** Starting refinePlace (0:02:42 mem=1686.0M) ***
[05/25 20:58:37    162s] Total net bbox length = 3.800e+05 (1.888e+05 1.912e+05) (ext = 4.754e+04)
[05/25 20:58:37    162s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:58:37    162s] default core: bins with density >  0.75 = 2.37 % ( 9 / 380 )
[05/25 20:58:37    162s] Density distribution unevenness ratio = 6.686%
[05/25 20:58:37    162s] RPlace IncrNP Skipped
[05/25 20:58:37    162s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1686.0MB) @(0:02:42 - 0:02:42).
[05/25 20:58:37    162s] Starting refinePlace ...
[05/25 20:58:37    162s] default core: bins with density >  0.75 = 2.37 % ( 9 / 380 )
[05/25 20:58:37    162s] Density distribution unevenness ratio = 6.686%
[05/25 20:58:37    162s]   Spread Effort: high, pre-route mode, useDDP on.
[05/25 20:58:37    162s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1686.0MB) @(0:02:42 - 0:02:42).
[05/25 20:58:37    162s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:58:37    162s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 20:58:37    162s] Move report: legalization moves 15 insts, mean move: 0.97 um, max move: 2.73 um
[05/25 20:58:37    162s] 	Max move on inst (FE_OCPC726_mul_83_27_n_324): (198.36, 192.08) --> (199.69, 190.68)
[05/25 20:58:37    162s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1686.0MB) @(0:02:42 - 0:02:42).
[05/25 20:58:37    162s] Move report: Detail placement moves 15 insts, mean move: 0.97 um, max move: 2.73 um
[05/25 20:58:37    162s] 	Max move on inst (FE_OCPC726_mul_83_27_n_324): (198.36, 192.08) --> (199.69, 190.68)
[05/25 20:58:37    162s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1686.0MB
[05/25 20:58:37    162s] Statistics of distance of Instance movement in refine placement:
[05/25 20:58:37    162s]   maximum (X+Y) =         2.73 um
[05/25 20:58:37    162s]   inst (FE_OCPC726_mul_83_27_n_324) with max move: (198.36, 192.08) -> (199.69, 190.68)
[05/25 20:58:37    162s]   mean    (X+Y) =         0.97 um
[05/25 20:58:37    162s] Summary Report:
[05/25 20:58:37    162s] Instances move: 15 (out of 21763 movable)
[05/25 20:58:37    162s] Instances flipped: 0
[05/25 20:58:37    162s] Mean displacement: 0.97 um
[05/25 20:58:37    162s] Max displacement: 2.73 um (Instance: FE_OCPC726_mul_83_27_n_324) (198.36, 192.08) -> (199.69, 190.68)
[05/25 20:58:37    162s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[05/25 20:58:37    162s] Total instances moved : 15
[05/25 20:58:37    162s] Total net bbox length = 3.800e+05 (1.888e+05 1.912e+05) (ext = 4.754e+04)
[05/25 20:58:37    162s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1686.0MB
[05/25 20:58:37    162s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1686.0MB) @(0:02:42 - 0:02:42).
[05/25 20:58:37    162s] *** Finished refinePlace (0:02:42 mem=1686.0M) ***
[05/25 20:58:37    162s] *** maximum move = 2.73 um ***
[05/25 20:58:37    162s] *** Finished re-routing un-routed nets (1686.0M) ***
[05/25 20:58:37    162s] 
[05/25 20:58:37    162s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1686.0M) ***
[05/25 20:58:37    162s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 60.87
[05/25 20:58:37    162s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:58:37    162s] Layer 4 has 18 constrained nets 
[05/25 20:58:37    162s] Layer 7 has 1 constrained nets 
[05/25 20:58:37    162s] **** End NDR-Layer Usage Statistics ****
[05/25 20:58:37    162s] 
[05/25 20:58:37    162s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1686.0M) ***
[05/25 20:58:37    162s] 
[05/25 20:58:37    162s] End: GigaOpt Optimization in WNS mode
[05/25 20:58:37    162s] *** Timing NOT met, worst failing slack is 0.014
[05/25 20:58:37    162s] *** Check timing (0:00:00.0)
[05/25 20:58:37    162s] **INFO: Flow update: Design timing is met.
[05/25 20:58:37    162s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:58:37    162s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=1469.2M
[05/25 20:58:37    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=1469.2M
[05/25 20:58:37    162s] Begin: Area Reclaim Optimization
[05/25 20:58:38    162s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:58:38    162s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=1622.0M
[05/25 20:58:38    162s] #spOpts: N=45 
[05/25 20:58:38    162s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=1622.0M
[05/25 20:58:38    162s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=1622.0M
[05/25 20:58:38    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=1622.0M
[05/25 20:58:38    163s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.87
[05/25 20:58:38    163s] +----------+---------+--------+--------+------------+--------+
[05/25 20:58:38    163s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 20:58:38    163s] +----------+---------+--------+--------+------------+--------+
[05/25 20:58:38    163s] |    60.87%|        -|   0.000|   0.000|   0:00:00.0| 1622.0M|
[05/25 20:58:38    163s] |    60.84%|       15|   0.000|   0.000|   0:00:00.0| 1622.0M|
[05/25 20:58:39    163s] |    60.83%|       18|   0.000|   0.000|   0:00:01.0| 1622.0M|
[05/25 20:58:39    163s] |    60.83%|        2|   0.000|   0.000|   0:00:00.0| 1622.0M|
[05/25 20:58:39    163s] |    60.83%|        0|   0.000|   0.000|   0:00:00.0| 1622.0M|
[05/25 20:58:39    163s] +----------+---------+--------+--------+------------+--------+
[05/25 20:58:39    163s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.83
[05/25 20:58:39    163s] 
[05/25 20:58:39    163s] ** Summary: Restruct = 0 Buffer Deletion = 14 Declone = 2 Resize = 20 **
[05/25 20:58:39    163s] --------------------------------------------------------------
[05/25 20:58:39    163s] |                                   | Total     | Sequential |
[05/25 20:58:39    163s] --------------------------------------------------------------
[05/25 20:58:39    163s] | Num insts resized                 |      18  |       0    |
[05/25 20:58:39    163s] | Num insts undone                  |       0  |       0    |
[05/25 20:58:39    163s] | Num insts Downsized               |      18  |       0    |
[05/25 20:58:39    163s] | Num insts Samesized               |       0  |       0    |
[05/25 20:58:39    163s] | Num insts Upsized                 |       0  |       0    |
[05/25 20:58:39    163s] | Num multiple commits+uncommits    |       2  |       -    |
[05/25 20:58:39    163s] --------------------------------------------------------------
[05/25 20:58:39    163s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:58:39    163s] Layer 4 has 18 constrained nets 
[05/25 20:58:39    163s] Layer 7 has 1 constrained nets 
[05/25 20:58:39    163s] **** End NDR-Layer Usage Statistics ****
[05/25 20:58:39    163s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
[05/25 20:58:39    164s] *** Starting refinePlace (0:02:44 mem=1622.0M) ***
[05/25 20:58:39    164s] Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
[05/25 20:58:39    164s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:58:39    164s] Starting refinePlace ...
[05/25 20:58:39    164s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:58:39    164s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1622.0MB) @(0:02:44 - 0:02:44).
[05/25 20:58:39    164s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:58:39    164s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1622.0MB
[05/25 20:58:39    164s] Statistics of distance of Instance movement in refine placement:
[05/25 20:58:39    164s]   maximum (X+Y) =         0.00 um
[05/25 20:58:39    164s]   mean    (X+Y) =         0.00 um
[05/25 20:58:39    164s] Summary Report:
[05/25 20:58:39    164s] Instances move: 0 (out of 21747 movable)
[05/25 20:58:39    164s] Instances flipped: 0
[05/25 20:58:39    164s] Mean displacement: 0.00 um
[05/25 20:58:39    164s] Max displacement: 0.00 um 
[05/25 20:58:39    164s] Total instances moved : 0
[05/25 20:58:39    164s] Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
[05/25 20:58:39    164s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1622.0MB
[05/25 20:58:39    164s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1622.0MB) @(0:02:44 - 0:02:44).
[05/25 20:58:39    164s] *** Finished refinePlace (0:02:44 mem=1622.0M) ***
[05/25 20:58:39    164s] *** maximum move = 0.00 um ***
[05/25 20:58:39    164s] *** Finished re-routing un-routed nets (1622.0M) ***
[05/25 20:58:39    164s] 
[05/25 20:58:39    164s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1622.0M) ***
[05/25 20:58:39    164s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1473.18M, totSessionCpu=0:02:44).
[05/25 20:58:39    164s] ### Creating LA Mngr. totSessionCpu=0:02:45 mem=1473.2M
[05/25 20:58:39    164s] ### Creating LA Mngr, finished. totSessionCpu=0:02:45 mem=1473.2M
[05/25 20:58:39    164s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:58:39    164s] [PSP] Started earlyGlobalRoute kernel
[05/25 20:58:39    164s] [PSP] Initial Peak syMemory usage = 1473.2 MB
[05/25 20:58:39    164s] (I)       Reading DB...
[05/25 20:58:39    164s] (I)       congestionReportName   : 
[05/25 20:58:39    164s] (I)       layerRangeFor2DCongestion : 
[05/25 20:58:39    164s] (I)       buildTerm2TermWires    : 1
[05/25 20:58:39    164s] (I)       doTrackAssignment      : 1
[05/25 20:58:39    164s] (I)       dumpBookshelfFiles     : 0
[05/25 20:58:39    164s] (I)       numThreads             : 1
[05/25 20:58:39    164s] (I)       bufferingAwareRouting  : false
[05/25 20:58:39    164s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:58:39    164s] (I)       honorPin               : false
[05/25 20:58:39    164s] (I)       honorPinGuide          : true
[05/25 20:58:39    164s] (I)       honorPartition         : false
[05/25 20:58:39    164s] (I)       allowPartitionCrossover: false
[05/25 20:58:39    164s] (I)       honorSingleEntry       : true
[05/25 20:58:39    164s] (I)       honorSingleEntryStrong : true
[05/25 20:58:39    164s] (I)       handleViaSpacingRule   : false
[05/25 20:58:39    164s] (I)       handleEolSpacingRule   : false
[05/25 20:58:39    164s] (I)       PDConstraint           : none
[05/25 20:58:39    164s] (I)       expBetterNDRHandling   : false
[05/25 20:58:39    164s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:58:39    164s] (I)       routingEffortLevel     : 3
[05/25 20:58:39    164s] (I)       effortLevel            : standard
[05/25 20:58:39    164s] [NR-eGR] minRouteLayer          : 2
[05/25 20:58:39    164s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:58:39    164s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:58:39    164s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:58:39    164s] (I)       numRowsPerGCell        : 1
[05/25 20:58:39    164s] (I)       speedUpLargeDesign     : 0
[05/25 20:58:39    164s] (I)       multiThreadingTA       : 1
[05/25 20:58:39    164s] (I)       blkAwareLayerSwitching : 1
[05/25 20:58:39    164s] (I)       optimizationMode       : false
[05/25 20:58:39    164s] (I)       routeSecondPG          : false
[05/25 20:58:39    164s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:58:39    164s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:58:39    164s] (I)       punchThroughDistance   : 500.00
[05/25 20:58:39    164s] (I)       scenicBound            : 1.15
[05/25 20:58:39    164s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:58:39    164s] (I)       source-to-sink ratio   : 0.00
[05/25 20:58:39    164s] (I)       targetCongestionRatioH : 1.00
[05/25 20:58:39    164s] (I)       targetCongestionRatioV : 1.00
[05/25 20:58:39    164s] (I)       layerCongestionRatio   : 0.70
[05/25 20:58:39    164s] (I)       m1CongestionRatio      : 0.10
[05/25 20:58:39    164s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:58:39    164s] (I)       localRouteEffort       : 1.00
[05/25 20:58:39    164s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:58:39    164s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:58:39    164s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:58:39    164s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:58:39    164s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:58:39    164s] (I)       routeVias              : 
[05/25 20:58:39    164s] (I)       readTROption           : true
[05/25 20:58:39    164s] (I)       extraSpacingFactor     : 1.00
[05/25 20:58:39    164s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:58:39    164s] (I)       routeSelectedNetsOnly  : false
[05/25 20:58:39    164s] (I)       clkNetUseMaxDemand     : false
[05/25 20:58:39    164s] (I)       extraDemandForClocks   : 0
[05/25 20:58:39    164s] (I)       steinerRemoveLayers    : false
[05/25 20:58:39    164s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:58:39    164s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:58:39    164s] (I)       spanningTreeRefinement : false
[05/25 20:58:39    164s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:58:39    164s] (I)       before initializing RouteDB syMemory usage = 1492.9 MB
[05/25 20:58:39    164s] (I)       starting read tracks
[05/25 20:58:39    164s] (I)       build grid graph
[05/25 20:58:39    164s] (I)       build grid graph start
[05/25 20:58:39    164s] [NR-eGR] Layer1 has no routable track
[05/25 20:58:39    164s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:58:39    164s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:58:39    164s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:58:39    164s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:58:39    164s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:58:39    164s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:58:39    164s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:58:39    164s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:58:39    164s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:58:39    164s] (I)       build grid graph end
[05/25 20:58:39    164s] (I)       numViaLayers=9
[05/25 20:58:39    164s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:58:39    164s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:58:39    164s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:58:39    164s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:58:39    164s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:58:39    164s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:58:39    164s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:58:39    164s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:58:39    164s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:58:39    164s] (I)       end build via table
[05/25 20:58:39    164s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:58:39    164s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:58:39    164s] (I)       readDataFromPlaceDB
[05/25 20:58:39    164s] (I)       Read net information..
[05/25 20:58:39    164s] [NR-eGR] Read numTotalNets=26359  numIgnoredNets=0
[05/25 20:58:39    164s] (I)       Read testcase time = 0.004 seconds
[05/25 20:58:39    164s] 
[05/25 20:58:39    164s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:58:39    164s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:58:39    164s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:58:39    164s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:58:39    164s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:58:39    164s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:58:39    164s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:58:39    164s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:58:39    164s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:58:39    164s] (I)       build grid graph start
[05/25 20:58:39    164s] (I)       build grid graph end
[05/25 20:58:39    164s] (I)       Model blockage into capacity
[05/25 20:58:39    164s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:58:39    164s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:58:39    164s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:58:39    164s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:58:39    164s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:58:39    164s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:58:39    164s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:58:39    164s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:58:39    164s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:58:39    164s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:58:39    164s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:58:39    164s] (I)       Modeling time = 0.009 seconds
[05/25 20:58:39    164s] 
[05/25 20:58:39    164s] (I)       Number of ignored nets = 0
[05/25 20:58:39    164s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:58:39    164s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:58:39    164s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:58:39    164s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:58:39    164s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:58:39    164s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:58:39    164s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:58:39    164s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:58:39    164s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:58:39    164s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:58:39    164s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1497.4 MB
[05/25 20:58:39    164s] (I)       Ndr track 0 does not exist
[05/25 20:58:39    164s] (I)       Layer1  viaCost=200.00
[05/25 20:58:39    164s] (I)       Layer2  viaCost=200.00
[05/25 20:58:39    164s] (I)       Layer3  viaCost=100.00
[05/25 20:58:39    164s] (I)       Layer4  viaCost=100.00
[05/25 20:58:39    164s] (I)       Layer5  viaCost=100.00
[05/25 20:58:39    164s] (I)       Layer6  viaCost=100.00
[05/25 20:58:39    164s] (I)       Layer7  viaCost=100.00
[05/25 20:58:39    164s] (I)       Layer8  viaCost=100.00
[05/25 20:58:39    164s] (I)       Layer9  viaCost=100.00
[05/25 20:58:39    164s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:58:39    164s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:58:39    164s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:58:39    164s] (I)       Site Width          :   380  (dbu)
[05/25 20:58:39    164s] (I)       Row Height          :  2800  (dbu)
[05/25 20:58:39    164s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:58:39    164s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:58:39    164s] (I)       grid                :   196   195    10
[05/25 20:58:39    164s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:58:39    164s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:58:39    164s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:58:39    164s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:58:39    164s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:58:39    164s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:58:39    164s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:58:39    164s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:58:39    164s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:58:39    164s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:58:39    164s] (I)       --------------------------------------------------------
[05/25 20:58:39    164s] 
[05/25 20:58:39    164s] [NR-eGR] ============ Routing rule table ============
[05/25 20:58:39    164s] [NR-eGR] Rule id 0. Nets 26359 
[05/25 20:58:39    164s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:58:39    164s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:58:39    164s] [NR-eGR] ========================================
[05/25 20:58:39    164s] [NR-eGR] 
[05/25 20:58:39    164s] (I)       After initializing earlyGlobalRoute syMemory usage = 1497.4 MB
[05/25 20:58:39    164s] (I)       Loading and dumping file time : 0.07 seconds
[05/25 20:58:39    164s] (I)       ============= Initialization =============
[05/25 20:58:39    164s] (I)       totalPins=91862  totalGlobalPin=90264 (98.26%)
[05/25 20:58:39    164s] (I)       total 2D Cap : 631481 = (282855 H, 348626 V)
[05/25 20:58:39    164s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [4, 10]
[05/25 20:58:39    164s] (I)       ============  Phase 1a Route ============
[05/25 20:58:39    164s] (I)       Phase 1a runs 0.00 seconds
[05/25 20:58:39    164s] (I)       Usage: 3145 = (1230 H, 1915 V) = (0.43% H, 0.55% V) = (1.722e+03um H, 2.681e+03um V)
[05/25 20:58:39    164s] (I)       
[05/25 20:58:39    164s] (I)       ============  Phase 1b Route ============
[05/25 20:58:39    164s] (I)       Usage: 3145 = (1230 H, 1915 V) = (0.43% H, 0.55% V) = (1.722e+03um H, 2.681e+03um V)
[05/25 20:58:39    164s] (I)       
[05/25 20:58:39    164s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.403000e+03um
[05/25 20:58:39    164s] (I)       ============  Phase 1c Route ============
[05/25 20:58:39    164s] (I)       Usage: 3145 = (1230 H, 1915 V) = (0.43% H, 0.55% V) = (1.722e+03um H, 2.681e+03um V)
[05/25 20:58:39    164s] (I)       
[05/25 20:58:39    164s] (I)       ============  Phase 1d Route ============
[05/25 20:58:39    164s] (I)       Usage: 3145 = (1230 H, 1915 V) = (0.43% H, 0.55% V) = (1.722e+03um H, 2.681e+03um V)
[05/25 20:58:39    164s] (I)       
[05/25 20:58:39    164s] (I)       ============  Phase 1e Route ============
[05/25 20:58:39    164s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:58:39    164s] (I)       Usage: 3145 = (1230 H, 1915 V) = (0.43% H, 0.55% V) = (1.722e+03um H, 2.681e+03um V)
[05/25 20:58:39    164s] (I)       
[05/25 20:58:39    164s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.403000e+03um
[05/25 20:58:39    164s] [NR-eGR] 
[05/25 20:58:39    164s] (I)       Phase 1l runs 0.00 seconds
[05/25 20:58:39    164s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:58:39    164s] [NR-eGR] Layer group 2: route 26340 net(s) in layer range [2, 10]
[05/25 20:58:39    164s] (I)       ============  Phase 1a Route ============
[05/25 20:58:40    164s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:58:40    164s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:58:40    164s] (I)       Usage: 308546 = (153795 H, 154751 V) = (24.43% H, 27.00% V) = (2.153e+05um H, 2.167e+05um V)
[05/25 20:58:40    164s] (I)       
[05/25 20:58:40    164s] (I)       ============  Phase 1b Route ============
[05/25 20:58:40    164s] (I)       Phase 1b runs 0.02 seconds
[05/25 20:58:40    164s] (I)       Usage: 308816 = (153983 H, 154833 V) = (24.46% H, 27.02% V) = (2.156e+05um H, 2.168e+05um V)
[05/25 20:58:40    164s] (I)       
[05/25 20:58:40    164s] (I)       earlyGlobalRoute overflow of layer group 2: 0.05% H + 1.01% V. EstWL: 4.279394e+05um
[05/25 20:58:40    164s] (I)       ============  Phase 1c Route ============
[05/25 20:58:40    164s] (I)       Level2 Grid: 40 x 39
[05/25 20:58:40    164s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:58:40    164s] (I)       Usage: 308816 = (153983 H, 154833 V) = (24.46% H, 27.02% V) = (2.156e+05um H, 2.168e+05um V)
[05/25 20:58:40    164s] (I)       
[05/25 20:58:40    164s] (I)       ============  Phase 1d Route ============
[05/25 20:58:40    164s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:58:40    164s] (I)       Usage: 308841 = (154000 H, 154841 V) = (24.46% H, 27.02% V) = (2.156e+05um H, 2.168e+05um V)
[05/25 20:58:40    164s] (I)       
[05/25 20:58:40    164s] (I)       ============  Phase 1e Route ============
[05/25 20:58:40    164s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:58:40    164s] (I)       Usage: 308841 = (154000 H, 154841 V) = (24.46% H, 27.02% V) = (2.156e+05um H, 2.168e+05um V)
[05/25 20:58:40    164s] (I)       
[05/25 20:58:40    164s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.05% H + 0.99% V. EstWL: 4.279744e+05um
[05/25 20:58:40    164s] [NR-eGR] 
[05/25 20:58:40    164s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:58:40    164s] (I)       ============  Phase 1l Route ============
[05/25 20:58:40    164s] (I)       
[05/25 20:58:40    164s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:58:40    164s] (I)                      OverCon         OverCon         OverCon            
[05/25 20:58:40    164s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:58:40    164s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[05/25 20:58:40    164s] (I)       ------------------------------------------------------------------
[05/25 20:58:40    164s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:40    164s] (I)       Layer2    1673( 4.40%)     240( 0.63%)      13( 0.03%)   ( 5.07%) 
[05/25 20:58:40    164s] (I)       Layer3      48( 0.13%)       1( 0.00%)       0( 0.00%)   ( 0.13%) 
[05/25 20:58:40    164s] (I)       Layer4    2940(10.22%)      38( 0.13%)       0( 0.00%)   (10.35%) 
[05/25 20:58:40    164s] (I)       Layer5      48( 0.13%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[05/25 20:58:40    164s] (I)       Layer6      47( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[05/25 20:58:40    164s] (I)       Layer7      17( 0.04%)       2( 0.01%)       0( 0.00%)   ( 0.05%) 
[05/25 20:58:40    164s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:40    164s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:40    164s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:40    164s] (I)       ------------------------------------------------------------------
[05/25 20:58:40    164s] (I)       Total     4773( 1.49%)     281( 0.09%)      13( 0.00%)   ( 1.58%) 
[05/25 20:58:40    164s] (I)       
[05/25 20:58:40    164s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/25 20:58:40    164s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:58:40    164s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[05/25 20:58:40    164s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
[05/25 20:58:40    164s] (I)       ============= track Assignment ============
[05/25 20:58:40    164s] (I)       extract Global 3D Wires
[05/25 20:58:40    164s] (I)       Extract Global WL : time=0.01
[05/25 20:58:40    164s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 20:58:40    164s] (I)       Initialization real time=0.00 seconds
[05/25 20:58:40    165s] (I)       Kernel real time=0.19 seconds
[05/25 20:58:40    165s] (I)       End Greedy Track Assignment
[05/25 20:58:40    165s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91217
[05/25 20:58:40    165s] [NR-eGR] Layer2(metal2)(V) length: 1.247531e+05um, number of vias: 134333
[05/25 20:58:40    165s] [NR-eGR] Layer3(metal3)(H) length: 1.683667e+05um, number of vias: 35381
[05/25 20:58:40    165s] [NR-eGR] Layer4(metal4)(V) length: 2.657990e+04um, number of vias: 18595
[05/25 20:58:40    165s] [NR-eGR] Layer5(metal5)(H) length: 5.228478e+04um, number of vias: 18003
[05/25 20:58:40    165s] [NR-eGR] Layer6(metal6)(V) length: 7.245817e+04um, number of vias: 1764
[05/25 20:58:40    165s] [NR-eGR] Layer7(metal7)(H) length: 9.379194e+03um, number of vias: 717
[05/25 20:58:40    165s] [NR-eGR] Layer8(metal8)(V) length: 1.139209e+04um, number of vias: 8
[05/25 20:58:40    165s] [NR-eGR] Layer9(metal9)(H) length: 3.360000e+00um, number of vias: 0
[05/25 20:58:40    165s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 20:58:40    165s] [NR-eGR] Total length: 4.652173e+05um, number of vias: 300018
[05/25 20:58:40    165s] [NR-eGR] End Peak syMemory usage = 1482.9 MB
[05/25 20:58:40    165s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.72 seconds
[05/25 20:58:40    165s] Extraction called for design 'key_generation' of instances=21747 and nets=27047 using extraction engine 'preRoute' .
[05/25 20:58:40    165s] PreRoute RC Extraction called for design key_generation.
[05/25 20:58:40    165s] RC Extraction called in multi-corner(1) mode.
[05/25 20:58:40    165s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:58:40    165s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:58:40    165s] RCMode: PreRoute
[05/25 20:58:40    165s]       RC Corner Indexes            0   
[05/25 20:58:40    165s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:58:40    165s] Resistance Scaling Factor    : 1.00000 
[05/25 20:58:40    165s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:58:40    165s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:58:40    165s] Shrink Factor                : 1.00000
[05/25 20:58:40    165s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:58:40    165s] Updating RC grid for preRoute extraction ...
[05/25 20:58:40    165s] Initializing multi-corner resistance tables ...
[05/25 20:58:40    165s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1482.895M)
[05/25 20:58:41    166s] Compute RC Scale Done ...
[05/25 20:58:41    166s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:58:41    166s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:58:41    166s] 
[05/25 20:58:41    166s] ** np local hotspot detection info verbose **
[05/25 20:58:41    166s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:58:41    166s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:58:41    166s] 
[05/25 20:58:41    166s] #################################################################################
[05/25 20:58:41    166s] # Design Stage: PreRoute
[05/25 20:58:41    166s] # Design Name: key_generation
[05/25 20:58:41    166s] # Design Mode: 45nm
[05/25 20:58:41    166s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:58:41    166s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:58:41    166s] # Signoff Settings: SI Off 
[05/25 20:58:41    166s] #################################################################################
[05/25 20:58:41    166s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:58:41    166s] Calculate delays in Single mode...
[05/25 20:58:41    166s] Topological Sorting (REAL = 0:00:00.0, MEM = 1538.1M, InitMEM = 1538.1M)
[05/25 20:58:41    166s] End AAE Lib Interpolated Model. (MEM=1554.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:58:44    169s] Total number of fetched objects 27044
[05/25 20:58:44    169s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:58:44    169s] End delay calculation. (MEM=1554.59 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:58:44    169s] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1554.6M) ***
[05/25 20:58:44    169s] Begin: GigaOpt postEco DRV Optimization
[05/25 20:58:45    169s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:58:45    169s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:58:45    169s] ### Creating PhyDesignMc. totSessionCpu=0:02:50 mem=1554.6M
[05/25 20:58:45    169s] #spOpts: N=45 
[05/25 20:58:45    169s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:58:45    169s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:58:45    169s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=1554.6M
[05/25 20:58:45    169s] ### Creating LA Mngr. totSessionCpu=0:02:50 mem=1554.6M
[05/25 20:58:45    169s] ### Creating LA Mngr, finished. totSessionCpu=0:02:50 mem=1554.6M
[05/25 20:58:45    170s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:58:45    170s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[05/25 20:58:45    170s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:58:45    170s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[05/25 20:58:45    170s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:58:45    170s] Info: violation cost 2.160374 (cap = 2.160374, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:58:45    170s] |     0   |     0   |     0.00   |    77   |     77  |    -0.01   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  60.83  |            |           |
[05/25 20:58:48    173s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:58:48    173s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.00 |          5|          0|         72|  61.35  |   0:00:03.0|    1669.1M|
[05/25 20:58:48    173s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:58:48    173s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  61.35  |   0:00:00.0|    1669.1M|
[05/25 20:58:48    173s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:58:48    173s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:58:48    173s] Layer 4 has 17 constrained nets 
[05/25 20:58:48    173s] Layer 7 has 1 constrained nets 
[05/25 20:58:48    173s] **** End NDR-Layer Usage Statistics ****
[05/25 20:58:48    173s] 
[05/25 20:58:48    173s] *** Finish DRV Fixing (cpu=0:00:03.7 real=0:00:03.0 mem=1669.1M) ***
[05/25 20:58:48    173s] 
[05/25 20:58:48    173s] *** Starting refinePlace (0:02:54 mem=1701.1M) ***
[05/25 20:58:48    173s] Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
[05/25 20:58:48    173s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:58:48    173s] Starting refinePlace ...
[05/25 20:58:49    173s] Move report: legalization moves 281 insts, mean move: 1.54 um, max move: 8.78 um
[05/25 20:58:49    173s] 	Max move on inst (mul_83_27_g86378): (98.99, 166.88) --> (99.37, 158.48)
[05/25 20:58:49    173s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1701.1MB) @(0:02:54 - 0:02:54).
[05/25 20:58:49    173s] Move report: Detail placement moves 281 insts, mean move: 1.54 um, max move: 8.78 um
[05/25 20:58:49    173s] 	Max move on inst (mul_83_27_g86378): (98.99, 166.88) --> (99.37, 158.48)
[05/25 20:58:49    173s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1701.1MB
[05/25 20:58:49    173s] Statistics of distance of Instance movement in refine placement:
[05/25 20:58:49    173s]   maximum (X+Y) =         8.78 um
[05/25 20:58:49    173s]   inst (mul_83_27_g86378) with max move: (98.99, 166.88) -> (99.37, 158.48)
[05/25 20:58:49    173s]   mean    (X+Y) =         1.54 um
[05/25 20:58:49    173s] Summary Report:
[05/25 20:58:49    173s] Instances move: 281 (out of 21752 movable)
[05/25 20:58:49    173s] Instances flipped: 0
[05/25 20:58:49    173s] Mean displacement: 1.54 um
[05/25 20:58:49    173s] Max displacement: 8.78 um (Instance: mul_83_27_g86378) (98.99, 166.88) -> (99.37, 158.48)
[05/25 20:58:49    173s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
[05/25 20:58:49    173s] Total instances moved : 281
[05/25 20:58:49    173s] Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
[05/25 20:58:49    173s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1701.1MB
[05/25 20:58:49    173s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1701.1MB) @(0:02:54 - 0:02:54).
[05/25 20:58:49    173s] *** Finished refinePlace (0:02:54 mem=1701.1M) ***
[05/25 20:58:49    173s] *** maximum move = 8.78 um ***
[05/25 20:58:49    173s] *** Finished re-routing un-routed nets (1701.1M) ***
[05/25 20:58:49    174s] 
[05/25 20:58:49    174s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1701.1M) ***
[05/25 20:58:49    174s] End: GigaOpt postEco DRV Optimization
[05/25 20:58:49    174s] GigaOpt: WNS changes after routing: 0.004 -> -0.004 (bump = 0.008)
[05/25 20:58:49    174s] Begin: GigaOpt postEco optimization
[05/25 20:58:49    174s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:58:49    174s] PhyDesignGrid: maxLocalDensity 1.00
[05/25 20:58:49    174s] ### Creating PhyDesignMc. totSessionCpu=0:02:54 mem=1650.0M
[05/25 20:58:49    174s] #spOpts: N=45 
[05/25 20:58:49    174s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=1650.0M
[05/25 20:58:49    174s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1650.0M
[05/25 20:58:49    174s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=1650.0M
[05/25 20:58:50    174s] *info: 1 clock net excluded
[05/25 20:58:50    174s] *info: 2 special nets excluded.
[05/25 20:58:50    174s] *info: 1 no-driver net excluded.
[05/25 20:58:50    175s] ** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.004 Density 61.35
[05/25 20:58:50    175s] Optimizer WNS Pass 0
[05/25 20:58:50    175s] Active Path Group: reg2reg  
[05/25 20:58:50    175s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:58:50    175s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:58:50    175s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:58:50    175s] |  -0.004|   -0.004|  -0.004|   -0.004|    61.35%|   0:00:00.0| 1684.3M|        an|  reg2reg| ModInv_u_reg[127]/D     |
[05/25 20:58:50    175s] |   0.000|    0.002|   0.000|    0.000|    61.35%|   0:00:00.0| 1684.3M|        an|       NA| NA                      |
[05/25 20:58:50    175s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:58:50    175s] 
[05/25 20:58:50    175s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1684.3M) ***
[05/25 20:58:50    175s] 
[05/25 20:58:50    175s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1684.3M) ***
[05/25 20:58:50    175s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.35
[05/25 20:58:50    175s] *** Starting refinePlace (0:02:55 mem=1684.3M) ***
[05/25 20:58:50    175s] Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
[05/25 20:58:50    175s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:58:50    175s] Starting refinePlace ...
[05/25 20:58:50    175s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:58:50    175s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1684.3MB) @(0:02:55 - 0:02:56).
[05/25 20:58:50    175s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:58:50    175s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1684.3MB
[05/25 20:58:50    175s] Statistics of distance of Instance movement in refine placement:
[05/25 20:58:50    175s]   maximum (X+Y) =         0.00 um
[05/25 20:58:50    175s]   mean    (X+Y) =         0.00 um
[05/25 20:58:50    175s] Summary Report:
[05/25 20:58:50    175s] Instances move: 0 (out of 21752 movable)
[05/25 20:58:50    175s] Instances flipped: 0
[05/25 20:58:50    175s] Mean displacement: 0.00 um
[05/25 20:58:50    175s] Max displacement: 0.00 um 
[05/25 20:58:50    175s] Total instances moved : 0
[05/25 20:58:50    175s] Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
[05/25 20:58:50    175s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1684.3MB
[05/25 20:58:50    175s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1684.3MB) @(0:02:55 - 0:02:56).
[05/25 20:58:50    175s] *** Finished refinePlace (0:02:56 mem=1684.3M) ***
[05/25 20:58:50    175s] *** maximum move = 0.00 um ***
[05/25 20:58:50    175s] *** Finished re-routing un-routed nets (1684.3M) ***
[05/25 20:58:50    175s] 
[05/25 20:58:50    175s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1684.3M) ***
[05/25 20:58:51    175s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.35
[05/25 20:58:51    175s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:58:51    175s] Layer 4 has 17 constrained nets 
[05/25 20:58:51    175s] Layer 7 has 1 constrained nets 
[05/25 20:58:51    175s] **** End NDR-Layer Usage Statistics ****
[05/25 20:58:51    175s] 
[05/25 20:58:51    175s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1684.3M) ***
[05/25 20:58:51    175s] 
[05/25 20:58:51    175s] End: GigaOpt postEco optimization
[05/25 20:58:51    175s] **INFO: Flow update: Design timing is met.
[05/25 20:58:51    175s] **INFO: Flow update: Design timing is met.
[05/25 20:58:51    175s] *** Steiner Routed Nets: 0.015%; Threshold: 100; Threshold for Hold: 100
[05/25 20:58:51    175s] Start to check current routing status for nets...
[05/25 20:58:51    175s] Using hname+ instead name for net compare
[05/25 20:58:51    175s] All nets are already routed correctly.
[05/25 20:58:51    175s] End to check current routing status for nets (mem=1650.0M)
[05/25 20:58:51    175s] doiPBLastSyncSlave
[05/25 20:58:51    176s] Extraction called for design 'key_generation' of instances=21752 and nets=27052 using extraction engine 'preRoute' .
[05/25 20:58:51    176s] PreRoute RC Extraction called for design key_generation.
[05/25 20:58:51    176s] RC Extraction called in multi-corner(1) mode.
[05/25 20:58:51    176s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:58:51    176s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:58:51    176s] RCMode: PreRoute
[05/25 20:58:51    176s]       RC Corner Indexes            0   
[05/25 20:58:51    176s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:58:51    176s] Resistance Scaling Factor    : 1.00000 
[05/25 20:58:51    176s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:58:51    176s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:58:51    176s] Shrink Factor                : 1.00000
[05/25 20:58:51    176s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:58:51    176s] Initializing multi-corner resistance tables ...
[05/25 20:58:51    176s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1635.520M)
[05/25 20:58:51    176s] Skewing Data Summary (End_of_FINAL)
[05/25 20:58:51    176s] --------------------------------------------------
[05/25 20:58:51    176s]  Total skewed count:0
[05/25 20:58:51    176s] --------------------------------------------------
[05/25 20:58:51    176s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:58:51    176s] [PSP] Started earlyGlobalRoute kernel
[05/25 20:58:51    176s] [PSP] Initial Peak syMemory usage = 1635.5 MB
[05/25 20:58:51    176s] (I)       Reading DB...
[05/25 20:58:51    176s] (I)       congestionReportName   : 
[05/25 20:58:51    176s] (I)       layerRangeFor2DCongestion : 
[05/25 20:58:51    176s] (I)       buildTerm2TermWires    : 0
[05/25 20:58:51    176s] (I)       doTrackAssignment      : 1
[05/25 20:58:51    176s] (I)       dumpBookshelfFiles     : 0
[05/25 20:58:51    176s] (I)       numThreads             : 1
[05/25 20:58:51    176s] (I)       bufferingAwareRouting  : false
[05/25 20:58:51    176s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:58:51    176s] (I)       honorPin               : false
[05/25 20:58:51    176s] (I)       honorPinGuide          : true
[05/25 20:58:51    176s] (I)       honorPartition         : false
[05/25 20:58:51    176s] (I)       allowPartitionCrossover: false
[05/25 20:58:51    176s] (I)       honorSingleEntry       : true
[05/25 20:58:51    176s] (I)       honorSingleEntryStrong : true
[05/25 20:58:51    176s] (I)       handleViaSpacingRule   : false
[05/25 20:58:51    176s] (I)       handleEolSpacingRule   : false
[05/25 20:58:51    176s] (I)       PDConstraint           : none
[05/25 20:58:51    176s] (I)       expBetterNDRHandling   : false
[05/25 20:58:51    176s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:58:51    176s] (I)       routingEffortLevel     : 3
[05/25 20:58:51    176s] (I)       effortLevel            : standard
[05/25 20:58:51    176s] [NR-eGR] minRouteLayer          : 2
[05/25 20:58:51    176s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:58:51    176s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:58:51    176s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:58:51    176s] (I)       numRowsPerGCell        : 1
[05/25 20:58:51    176s] (I)       speedUpLargeDesign     : 0
[05/25 20:58:51    176s] (I)       multiThreadingTA       : 1
[05/25 20:58:51    176s] (I)       blkAwareLayerSwitching : 1
[05/25 20:58:51    176s] (I)       optimizationMode       : false
[05/25 20:58:51    176s] (I)       routeSecondPG          : false
[05/25 20:58:51    176s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:58:51    176s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:58:51    176s] (I)       punchThroughDistance   : 500.00
[05/25 20:58:51    176s] (I)       scenicBound            : 1.15
[05/25 20:58:51    176s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:58:51    176s] (I)       source-to-sink ratio   : 0.00
[05/25 20:58:51    176s] (I)       targetCongestionRatioH : 1.00
[05/25 20:58:51    176s] (I)       targetCongestionRatioV : 1.00
[05/25 20:58:51    176s] (I)       layerCongestionRatio   : 0.70
[05/25 20:58:51    176s] (I)       m1CongestionRatio      : 0.10
[05/25 20:58:51    176s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:58:51    176s] (I)       localRouteEffort       : 1.00
[05/25 20:58:51    176s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:58:51    176s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:58:51    176s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:58:51    176s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:58:51    176s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:58:51    176s] (I)       routeVias              : 
[05/25 20:58:51    176s] (I)       readTROption           : true
[05/25 20:58:51    176s] (I)       extraSpacingFactor     : 1.00
[05/25 20:58:51    176s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:58:51    176s] (I)       routeSelectedNetsOnly  : false
[05/25 20:58:51    176s] (I)       clkNetUseMaxDemand     : false
[05/25 20:58:51    176s] (I)       extraDemandForClocks   : 0
[05/25 20:58:51    176s] (I)       steinerRemoveLayers    : false
[05/25 20:58:51    176s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:58:51    176s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:58:51    176s] (I)       spanningTreeRefinement : false
[05/25 20:58:51    176s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:58:51    176s] (I)       before initializing RouteDB syMemory usage = 1635.5 MB
[05/25 20:58:51    176s] (I)       starting read tracks
[05/25 20:58:51    176s] (I)       build grid graph
[05/25 20:58:51    176s] (I)       build grid graph start
[05/25 20:58:51    176s] [NR-eGR] Layer1 has no routable track
[05/25 20:58:51    176s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:58:51    176s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:58:51    176s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:58:51    176s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:58:51    176s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:58:51    176s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:58:51    176s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:58:51    176s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:58:51    176s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:58:51    176s] (I)       build grid graph end
[05/25 20:58:51    176s] (I)       numViaLayers=9
[05/25 20:58:51    176s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:58:51    176s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:58:51    176s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:58:51    176s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:58:51    176s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:58:51    176s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:58:51    176s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:58:51    176s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:58:51    176s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:58:51    176s] (I)       end build via table
[05/25 20:58:51    176s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:58:51    176s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:58:51    176s] (I)       readDataFromPlaceDB
[05/25 20:58:51    176s] (I)       Read net information..
[05/25 20:58:51    176s] [NR-eGR] Read numTotalNets=26364  numIgnoredNets=0
[05/25 20:58:51    176s] (I)       Read testcase time = 0.003 seconds
[05/25 20:58:51    176s] 
[05/25 20:58:51    176s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:58:51    176s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:58:51    176s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:58:51    176s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:58:51    176s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:58:51    176s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:58:51    176s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:58:51    176s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:58:51    176s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:58:51    176s] (I)       build grid graph start
[05/25 20:58:51    176s] (I)       build grid graph end
[05/25 20:58:51    176s] (I)       Model blockage into capacity
[05/25 20:58:51    176s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:58:51    176s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:58:51    176s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:58:51    176s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:58:51    176s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:58:51    176s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:58:51    176s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:58:51    176s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:58:51    176s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:58:51    176s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:58:51    176s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:58:51    176s] (I)       Modeling time = 0.009 seconds
[05/25 20:58:51    176s] 
[05/25 20:58:51    176s] (I)       Number of ignored nets = 0
[05/25 20:58:51    176s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:58:51    176s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:58:51    176s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:58:51    176s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:58:51    176s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:58:51    176s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:58:51    176s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:58:51    176s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:58:51    176s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:58:51    176s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:58:51    176s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1635.5 MB
[05/25 20:58:51    176s] (I)       Ndr track 0 does not exist
[05/25 20:58:51    176s] (I)       Layer1  viaCost=200.00
[05/25 20:58:51    176s] (I)       Layer2  viaCost=200.00
[05/25 20:58:51    176s] (I)       Layer3  viaCost=100.00
[05/25 20:58:51    176s] (I)       Layer4  viaCost=100.00
[05/25 20:58:51    176s] (I)       Layer5  viaCost=100.00
[05/25 20:58:51    176s] (I)       Layer6  viaCost=100.00
[05/25 20:58:51    176s] (I)       Layer7  viaCost=100.00
[05/25 20:58:51    176s] (I)       Layer8  viaCost=100.00
[05/25 20:58:51    176s] (I)       Layer9  viaCost=100.00
[05/25 20:58:51    176s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:58:51    176s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:58:51    176s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:58:51    176s] (I)       Site Width          :   380  (dbu)
[05/25 20:58:51    176s] (I)       Row Height          :  2800  (dbu)
[05/25 20:58:51    176s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:58:51    176s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:58:51    176s] (I)       grid                :   196   195    10
[05/25 20:58:51    176s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:58:51    176s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:58:51    176s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:58:51    176s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:58:51    176s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:58:51    176s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:58:51    176s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:58:51    176s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:58:51    176s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:58:51    176s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:58:51    176s] (I)       --------------------------------------------------------
[05/25 20:58:51    176s] 
[05/25 20:58:51    176s] [NR-eGR] ============ Routing rule table ============
[05/25 20:58:51    176s] [NR-eGR] Rule id 0. Nets 26364 
[05/25 20:58:51    176s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:58:51    176s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:58:51    176s] [NR-eGR] ========================================
[05/25 20:58:51    176s] [NR-eGR] 
[05/25 20:58:51    176s] (I)       After initializing earlyGlobalRoute syMemory usage = 1635.5 MB
[05/25 20:58:51    176s] (I)       Loading and dumping file time : 0.08 seconds
[05/25 20:58:51    176s] (I)       ============= Initialization =============
[05/25 20:58:51    176s] (I)       totalPins=91872  totalGlobalPin=90239 (98.22%)
[05/25 20:58:51    176s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:58:51    176s] [NR-eGR] Layer group 1: route 26364 net(s) in layer range [2, 10]
[05/25 20:58:51    176s] (I)       ============  Phase 1a Route ============
[05/25 20:58:51    176s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:58:51    176s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:58:51    176s] (I)       Usage: 308802 = (153981 H, 154821 V) = (24.46% H, 27.02% V) = (2.156e+05um H, 2.167e+05um V)
[05/25 20:58:51    176s] (I)       
[05/25 20:58:51    176s] (I)       ============  Phase 1b Route ============
[05/25 20:58:51    176s] (I)       Phase 1b runs 0.02 seconds
[05/25 20:58:51    176s] (I)       Usage: 309061 = (154170 H, 154891 V) = (24.49% H, 27.03% V) = (2.158e+05um H, 2.168e+05um V)
[05/25 20:58:51    176s] (I)       
[05/25 20:58:51    176s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.02% V. EstWL: 4.326854e+05um
[05/25 20:58:51    176s] (I)       ============  Phase 1c Route ============
[05/25 20:58:51    176s] (I)       Level2 Grid: 40 x 39
[05/25 20:58:51    176s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:58:51    176s] (I)       Usage: 309061 = (154170 H, 154891 V) = (24.49% H, 27.03% V) = (2.158e+05um H, 2.168e+05um V)
[05/25 20:58:51    176s] (I)       
[05/25 20:58:51    176s] (I)       ============  Phase 1d Route ============
[05/25 20:58:51    176s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:58:51    176s] (I)       Usage: 309082 = (154186 H, 154896 V) = (24.49% H, 27.03% V) = (2.159e+05um H, 2.169e+05um V)
[05/25 20:58:51    176s] (I)       
[05/25 20:58:51    176s] (I)       ============  Phase 1e Route ============
[05/25 20:58:51    176s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:58:51    176s] (I)       Usage: 309082 = (154186 H, 154896 V) = (24.49% H, 27.03% V) = (2.159e+05um H, 2.169e+05um V)
[05/25 20:58:51    176s] (I)       
[05/25 20:58:51    176s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.99% V. EstWL: 4.327148e+05um
[05/25 20:58:51    176s] [NR-eGR] 
[05/25 20:58:51    176s] (I)       ============  Phase 1l Route ============
[05/25 20:58:52    176s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:58:52    176s] (I)       
[05/25 20:58:52    176s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:58:52    176s] (I)                      OverCon         OverCon         OverCon         OverCon            
[05/25 20:58:52    176s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:58:52    176s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[05/25 20:58:52    176s] (I)       ---------------------------------------------------------------------------------
[05/25 20:58:52    176s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:52    176s] (I)       Layer2    1732( 4.55%)     241( 0.63%)      10( 0.03%)       1( 0.00%)   ( 5.22%) 
[05/25 20:58:52    176s] (I)       Layer3      64( 0.17%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[05/25 20:58:52    176s] (I)       Layer4    3012(10.47%)      46( 0.16%)       0( 0.00%)       0( 0.00%)   (10.63%) 
[05/25 20:58:52    176s] (I)       Layer5      38( 0.10%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[05/25 20:58:52    176s] (I)       Layer6      56( 0.15%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[05/25 20:58:52    176s] (I)       Layer7      14( 0.04%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[05/25 20:58:52    176s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:52    176s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:52    176s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:58:52    176s] (I)       ---------------------------------------------------------------------------------
[05/25 20:58:52    176s] (I)       Total     4916( 1.53%)     289( 0.09%)      10( 0.00%)       1( 0.00%)   ( 1.63%) 
[05/25 20:58:52    176s] (I)       
[05/25 20:58:52    176s] (I)       Total Global Routing Runtime: 0.20 seconds
[05/25 20:58:52    176s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:58:52    176s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/25 20:58:52    176s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/25 20:58:52    176s] [NR-eGR] End Peak syMemory usage = 1635.5 MB
[05/25 20:58:52    176s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
[05/25 20:58:52    176s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:58:52    176s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:58:52    176s] 
[05/25 20:58:52    176s] ** np local hotspot detection info verbose **
[05/25 20:58:52    176s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:58:52    176s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:58:52    176s] 
[05/25 20:58:52    176s] #################################################################################
[05/25 20:58:52    176s] # Design Stage: PreRoute
[05/25 20:58:52    176s] # Design Name: key_generation
[05/25 20:58:52    176s] # Design Mode: 45nm
[05/25 20:58:52    176s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:58:52    176s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:58:52    176s] # Signoff Settings: SI Off 
[05/25 20:58:52    176s] #################################################################################
[05/25 20:58:52    176s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:58:52    176s] Calculate delays in Single mode...
[05/25 20:58:52    176s] Topological Sorting (REAL = 0:00:00.0, MEM = 1633.5M, InitMEM = 1633.5M)
[05/25 20:58:52    177s] End AAE Lib Interpolated Model. (MEM=1649.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:58:55    179s] Total number of fetched objects 27049
[05/25 20:58:55    179s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:58:55    179s] End delay calculation. (MEM=1649.98 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:58:55    179s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1650.0M) ***
[05/25 20:58:55    180s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:03:00 mem=1650.0M)
[05/25 20:58:55    180s] Reported timing to dir ./timingReports
[05/25 20:58:55    180s] **optDesign ... cpu = 0:01:28, real = 0:01:29, mem = 1464.1M, totSessionCpu=0:03:00 **
[05/25 20:58:57    182s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.348%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:01:31, mem = 1464.1M, totSessionCpu=0:03:02 **
[05/25 20:58:57    182s] *** Finished optDesign ***
[05/25 20:58:57    182s] 
[05/25 20:58:57    182s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:31 real=  0:01:32)
[05/25 20:58:57    182s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[05/25 20:58:57    182s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:07.1 real=0:00:07.1)
[05/25 20:58:57    182s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:06.5 real=0:00:06.5)
[05/25 20:58:57    182s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:36.5 real=0:00:37.5)
[05/25 20:58:57    182s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[05/25 20:58:57    182s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:09.8 real=0:00:09.7)
[05/25 20:58:57    182s] Info: pop threads available for lower-level modules during optimization.
[05/25 20:58:57    182s] <CMD> setDrawView place
[05/25 20:58:57    182s] <CMD> saveDesign Top_place.enc
[05/25 20:58:57    182s] #- Begin Save netlist data ... (date=05/25 20:58:57, mem=1464.1M)
[05/25 20:58:57    182s] Writing Binary DB to Top_place.enc.dat.tmp/key_generation.v.bin ...
[05/25 20:58:57    182s] #- End Save netlist data ... (date=05/25 20:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.8M, current mem=1978.1M)
[05/25 20:58:57    182s] #- Begin Save AAE data ... (date=05/25 20:58:57, mem=1978.1M)
[05/25 20:58:57    182s] Saving AAE Data ...
[05/25 20:58:57    182s] #- End Save AAE data ... (date=05/25 20:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.8M, current mem=1978.1M)
[05/25 20:58:57    182s] #- Begin Save clock tree data ... (date=05/25 20:58:57, mem=1978.1M)
[05/25 20:58:57    182s] #- End Save clock tree data ... (date=05/25 20:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.8M, current mem=1978.1M)
[05/25 20:58:57    182s] Saving preference file Top_place.enc.dat.tmp/gui.pref.tcl ...
[05/25 20:58:57    182s] Saving mode setting ...
[05/25 20:58:57    182s] Saving global file ...
[05/25 20:58:57    182s] #- Begin Save floorplan data ... (date=05/25 20:58:57, mem=1978.1M)
[05/25 20:58:57    182s] Saving floorplan file ...
[05/25 20:58:57    182s] #- End Save floorplan data ... (date=05/25 20:58:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=890.4M, current mem=1978.1M)
[05/25 20:58:57    182s] Saving Drc markers ...
[05/25 20:58:57    182s] ... No Drc file written since there is no markers found.
[05/25 20:58:57    182s] #- Begin Save placement data ... (date=05/25 20:58:57, mem=1978.1M)
[05/25 20:58:57    182s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 20:58:57    182s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1978.1M) ***
[05/25 20:58:57    182s] #- End Save placement data ... (date=05/25 20:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.4M, current mem=1978.1M)
[05/25 20:58:57    182s] #- Begin Save routing data ... (date=05/25 20:58:57, mem=1978.1M)
[05/25 20:58:57    182s] Saving route file ...
[05/25 20:58:58    182s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1978.1M) ***
[05/25 20:58:58    182s] #- End Save routing data ... (date=05/25 20:58:58, total cpu=0:00:00.2, real=0:00:01.0, peak res=891.0M, current mem=1978.1M)
[05/25 20:58:58    182s] Saving property file Top_place.enc.dat.tmp/key_generation.prop
[05/25 20:58:58    182s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1978.1M) ***
[05/25 20:58:58    182s] #- Begin Save power constraints data ... (date=05/25 20:58:58, mem=1978.1M)
[05/25 20:58:58    182s] #- End Save power constraints data ... (date=05/25 20:58:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.0M, current mem=1978.1M)
[05/25 20:58:58    182s] Saving rc congestion map Top_place.enc.dat.tmp/key_generation.congmap.gz ...
[05/25 20:58:58    182s] No integration constraint in the design.
[05/25 20:58:58    182s] Generated self-contained design Top_place.enc.dat.tmp
[05/25 20:58:58    182s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:58:58    182s] 
[05/25 21:01:20    187s] <CMD> setLayerPreference allM0 -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM2 -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM3 -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 21:01:20    187s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 21:01:25    187s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 21:01:25    187s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM0 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM2 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM3 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 21:01:26    188s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 21:01:26    188s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM0 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM2 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM3 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 21:01:28    188s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 21:01:28    188s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 21:01:29    188s] <CMD> setLayerPreference allM0 -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM2 -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM3 -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 21:01:29    188s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 21:01:30    188s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 21:01:30    188s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 21:01:35    188s] <CMD> setLayerPreference allM0 -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM2 -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM3 -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 21:01:35    188s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 21:01:36    188s] <CMD> setLayerPreference allM0 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM2 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM3 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 21:01:36    188s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 21:01:40    189s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 21:01:40    189s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 21:01:43    189s] <CMD> setLayerPreference allM0 -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM2 -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM3 -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 21:01:43    189s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 21:02:14    191s] <CMD> encMessage warning 0
[05/25 21:02:14    191s] Suppress "**WARN ..." messages.
[05/25 21:02:14    191s] <CMD> encMessage debug 0
[05/25 21:02:14    191s] <CMD> encMessage info 0
[05/25 21:02:14    192s] Free PSO.
[05/25 21:02:15    192s] 
[05/25 21:02:15    192s] 
[05/25 21:02:15    192s] Info (SM2C): Status of key globals:
[05/25 21:02:15    192s] 	 MMMC-by-default flow     : 1
[05/25 21:02:15    192s] 	 Default MMMC objs envvar : 0
[05/25 21:02:15    192s] 	 Data portability         : 0
[05/25 21:02:15    192s] 	 MMMC PV Emulation        : 0
[05/25 21:02:15    192s] 	 MMMC debug               : 0
[05/25 21:02:15    192s] 	 Init_Design flow         : 1
[05/25 21:02:15    192s] 
[05/25 21:02:15    192s] 
[05/25 21:02:15    192s] 	 CTE SM2C global          : false
[05/25 21:02:15    192s] 	 Reporting view filter    : false
[05/25 21:02:15    192s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 21:02:15    192s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[05/25 21:02:15    192s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
[05/25 21:02:15    192s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.21min, fe_real=14.37min, fe_mem=1125.1M) ***
[05/25 21:02:15    192s] *** Netlist is unique.
[05/25 21:02:15    192s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
[05/25 21:02:15    192s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:15    192s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:15    192s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:15    192s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:15    192s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:15    192s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:15    192s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:15    192s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:21    193s] <CMD> encMessage warning 0
[05/25 21:02:21    193s] Suppress "**WARN ..." messages.
[05/25 21:02:21    193s] <CMD> encMessage debug 0
[05/25 21:02:21    193s] <CMD> encMessage info 0
[05/25 21:02:21    193s] Free PSO.
[05/25 21:02:21    194s] 
[05/25 21:02:21    194s] 
[05/25 21:02:21    194s] Info (SM2C): Status of key globals:
[05/25 21:02:21    194s] 	 MMMC-by-default flow     : 1
[05/25 21:02:21    194s] 	 Default MMMC objs envvar : 0
[05/25 21:02:21    194s] 	 Data portability         : 0
[05/25 21:02:21    194s] 	 MMMC PV Emulation        : 0
[05/25 21:02:21    194s] 	 MMMC debug               : 0
[05/25 21:02:21    194s] 	 Init_Design flow         : 1
[05/25 21:02:21    194s] 
[05/25 21:02:21    194s] 
[05/25 21:02:21    194s] 	 CTE SM2C global          : false
[05/25 21:02:21    194s] 	 Reporting view filter    : false
[05/25 21:02:21    194s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
[05/25 21:02:22    194s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.24min, fe_real=14.48min, fe_mem=1141.1M) ***
[05/25 21:02:22    194s] *** Netlist is unique.
[05/25 21:02:22    194s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
[05/25 21:02:22    194s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:22    194s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:22    194s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:22    194s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:22    194s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:22    194s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:22    194s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:02:22    194s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:22    194s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:02:25    195s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 21:02:25    195s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 21:02:27    195s] <CMD> setLayerPreference allM0 -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM2 -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM3 -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 21:02:27    195s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 21:02:28    195s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 21:02:28    195s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 21:02:32    195s] <CMD> pan -2.983 3.717
[05/25 21:02:33    196s] <CMD> pan -1.744 6.333
[05/25 21:02:36    196s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:02:36    196s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:02:37    196s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:02:38    196s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:02:39    196s] <CMD> setLayerPreference allM1 -isVisible 0
[05/25 21:02:42    196s] <CMD> setLayerPreference allM10 -isVisible 0
[05/25 21:02:43    196s] <CMD> setLayerPreference bump -isVisible 0
[05/25 21:02:43    196s] <CMD> setLayerPreference bumpBack -isVisible 0
[05/25 21:02:43    196s] <CMD> setLayerPreference bumpConnect -isVisible 0
[05/25 21:02:44    196s] <CMD> setLayerPreference bump -isVisible 1
[05/25 21:02:44    196s] <CMD> setLayerPreference bumpBack -isVisible 1
[05/25 21:02:44    196s] <CMD> setLayerPreference bumpConnect -isVisible 1
[05/25 21:02:45    196s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/25 21:02:46    196s] <CMD> setLayerPreference allM9 -isVisible 0
[05/25 21:02:47    196s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/25 21:02:47    196s] <CMD> setLayerPreference allM8 -isVisible 0
[05/25 21:02:48    196s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/25 21:02:48    196s] <CMD> setLayerPreference allM7 -isVisible 0
[05/25 21:02:49    196s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/25 21:02:49    196s] <CMD> setLayerPreference allM6 -isVisible 0
[05/25 21:02:50    196s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/25 21:02:52    196s] <CMD> setLayerPreference allM5 -isVisible 0
[05/25 21:02:52    196s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/25 21:02:53    196s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:02:56    196s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:02:56    197s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:02:57    197s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:02:57    197s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:02:58    197s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:03:00    197s] <CMD> setLayerPreference allM4 -isVisible 0
[05/25 21:03:04    197s] <CMD> selectVia 204.0400 65.9950 205.0400 66.1650 4 VSS
[05/25 21:03:37    200s] <CMD> encMessage warning 0
[05/25 21:03:37    200s] Suppress "**WARN ..." messages.
[05/25 21:03:37    200s] <CMD> encMessage debug 0
[05/25 21:03:37    200s] <CMD> encMessage info 0
[05/25 21:03:37    201s] Free PSO.
[05/25 21:03:37    201s] 
[05/25 21:03:37    201s] 
[05/25 21:03:37    201s] Info (SM2C): Status of key globals:
[05/25 21:03:37    201s] 	 MMMC-by-default flow     : 1
[05/25 21:03:37    201s] 	 Default MMMC objs envvar : 0
[05/25 21:03:37    201s] 	 Data portability         : 0
[05/25 21:03:37    201s] 	 MMMC PV Emulation        : 0
[05/25 21:03:37    201s] 	 MMMC debug               : 0
[05/25 21:03:37    201s] 	 Init_Design flow         : 1
[05/25 21:03:37    201s] 
[05/25 21:03:37    201s] 
[05/25 21:03:37    201s] 	 CTE SM2C global          : false
[05/25 21:03:37    201s] 	 Reporting view filter    : false
[05/25 21:03:37    201s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/viewDefinition.tcl
[05/25 21:03:37    201s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.36min, fe_real=15.73min, fe_mem=1140.5M) ***
[05/25 21:03:37    201s] *** Netlist is unique.
[05/25 21:03:38    201s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/gui.pref.tcl ...
[05/25 21:03:38    201s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:38    201s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:38    201s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:38    201s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:38    201s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:38    201s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:38    201s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:38    201s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:38    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:38    201s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:45    202s] <CMD> setLayerPreference allM0 -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM1 -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM2 -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM3 -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM4 -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM5 -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM6 -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM7 -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM8 -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM9 -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/25 21:03:45    202s] <CMD> setLayerPreference allM10 -isVisible 1
[05/25 21:03:52    202s] <CMD> encMessage warning 0
[05/25 21:03:52    202s] Suppress "**WARN ..." messages.
[05/25 21:03:52    202s] <CMD> encMessage debug 0
[05/25 21:03:52    202s] <CMD> encMessage info 0
[05/25 21:03:52    203s] Free PSO.
[05/25 21:03:52    203s] 
[05/25 21:03:52    203s] 
[05/25 21:03:52    203s] Info (SM2C): Status of key globals:
[05/25 21:03:52    203s] 	 MMMC-by-default flow     : 1
[05/25 21:03:52    203s] 	 Default MMMC objs envvar : 0
[05/25 21:03:52    203s] 	 Data portability         : 0
[05/25 21:03:52    203s] 	 MMMC PV Emulation        : 0
[05/25 21:03:52    203s] 	 MMMC debug               : 0
[05/25 21:03:52    203s] 	 Init_Design flow         : 1
[05/25 21:03:52    203s] 
[05/25 21:03:52    203s] 
[05/25 21:03:52    203s] 	 CTE SM2C global          : false
[05/25 21:03:52    203s] 	 Reporting view filter    : false
[05/25 21:03:53    203s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/viewDefinition.tcl
[05/25 21:03:53    203s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.39min, fe_real=16.00min, fe_mem=1142.5M) ***
[05/25 21:03:53    203s] *** Netlist is unique.
[05/25 21:03:53    203s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/gui.pref.tcl ...
[05/25 21:03:53    203s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:53    203s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:53    203s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:53    203s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:53    203s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:53    203s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:53    203s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:53    203s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:53    203s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:03:53    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:03:53    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:05:27    208s] <CMD> encMessage warning 0
[05/25 21:05:27    208s] Suppress "**WARN ..." messages.
[05/25 21:05:27    208s] <CMD> encMessage debug 0
[05/25 21:05:27    208s] <CMD> encMessage info 0
[05/25 21:05:27    208s] Free PSO.
[05/25 21:05:27    208s] 
[05/25 21:05:27    208s] 
[05/25 21:05:27    208s] Info (SM2C): Status of key globals:
[05/25 21:05:27    208s] 	 MMMC-by-default flow     : 1
[05/25 21:05:27    208s] 	 Default MMMC objs envvar : 0
[05/25 21:05:27    208s] 	 Data portability         : 0
[05/25 21:05:27    208s] 	 MMMC PV Emulation        : 0
[05/25 21:05:27    208s] 	 MMMC debug               : 0
[05/25 21:05:27    208s] 	 Init_Design flow         : 1
[05/25 21:05:27    208s] 
[05/25 21:05:27    208s] 
[05/25 21:05:27    208s] 	 CTE SM2C global          : false
[05/25 21:05:27    208s] 	 Reporting view filter    : false
[05/25 21:05:27    208s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top.enc.dat/viewDefinition.tcl
[05/25 21:05:27    208s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.48min, fe_real=17.57min, fe_mem=1142.5M) ***
[05/25 21:05:28    208s] *** Netlist is unique.
[05/25 21:05:28    208s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top.enc.dat/gui.pref.tcl ...
[05/25 21:05:28    208s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:05:28    208s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:05:28    208s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:05:28    208s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:05:28    208s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:05:28    209s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:05:28    209s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:05:28    209s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:05:28    209s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:05:28    209s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:05:28    209s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:05:28    209s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:08:36    215s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow io -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 0 bottom 0 left 0 right 0} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/25 21:08:36    215s] #- Begin addRing (date=05/25 21:08:36, mem=1500.2M)
[05/25 21:08:36    215s] 
[05/25 21:08:36    215s] The power planner will calculate offsets from I/O rows.
[05/25 21:08:36    215s] Ring generation is complete.
[05/25 21:08:36    215s] vias are now being generated.
[05/25 21:08:36    215s] addRing created 9 wires.
[05/25 21:08:36    215s] ViaGen created 14 vias and deleted 0 via to avoid violation.
[05/25 21:08:36    215s] +--------+----------------+----------------+
[05/25 21:08:36    215s] |  Layer |     Created    |     Deleted    |
[05/25 21:08:36    215s] +--------+----------------+----------------+
[05/25 21:08:36    215s] | metal4 |        5       |       NA       |
[05/25 21:08:36    215s] |  via4  |        9       |        0       |
[05/25 21:08:36    215s] | metal5 |        4       |       NA       |
[05/25 21:08:36    215s] |  via5  |        1       |        0       |
[05/25 21:08:36    215s] |  via6  |        1       |        0       |
[05/25 21:08:36    215s] |  via7  |        1       |        0       |
[05/25 21:08:36    215s] |  via8  |        1       |        0       |
[05/25 21:08:36    215s] |  via9  |        1       |        0       |
[05/25 21:08:36    215s] +--------+----------------+----------------+
[05/25 21:08:36    215s] #- End addRing (date=05/25 21:08:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=682.7M, current mem=1500.2M)
[05/25 21:08:36    215s] <CMD> addStripe -block_ring_top_layer_limit metal5 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -set_to_set_distance 5 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal5 -spacing 1 -xleft_offset 1 -merge_stripes_value 0.095 -layer metal4 -block_ring_bottom_layer_limit metal3 -width 1 -nets {VSS VDD} -stacked_via_bottom_layer metal1
[05/25 21:08:36    215s] #- Begin addStripe (date=05/25 21:08:36, mem=1500.2M)
[05/25 21:08:36    215s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[05/25 21:08:36    215s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[05/25 21:08:36    215s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[05/25 21:08:36    215s] 
[05/25 21:08:36    215s] Starting stripe generation ...
[05/25 21:08:36    215s] Non-Default setAddStripeOption Settings :
[05/25 21:08:36    215s]   NONE
[05/25 21:08:36    215s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 269.540 0.000 269.540 271.160 with width 1.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[05/25 21:08:36    215s] Stripe generation is complete.
[05/25 21:08:36    215s] vias are now being generated.
[05/25 21:08:36    215s] addStripe created 106 wires.
[05/25 21:08:36    215s] ViaGen created 212 vias and deleted 0 via to avoid violation.
[05/25 21:08:36    215s] +--------+----------------+----------------+
[05/25 21:08:36    215s] |  Layer |     Created    |     Deleted    |
[05/25 21:08:36    215s] +--------+----------------+----------------+
[05/25 21:08:36    215s] | metal4 |       106      |       NA       |
[05/25 21:08:36    215s] |  via4  |       212      |        0       |
[05/25 21:08:36    215s] +--------+----------------+----------------+
[05/25 21:08:36    215s] #- End addStripe (date=05/25 21:08:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=682.9M, current mem=1500.2M)
[05/25 21:08:36    215s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 10 } -blockPinTarget {nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 -crossoverViaTopLayer 10 -targetViaBottomLayer 1 -nets { VDD VSS }
[05/25 21:08:36    215s] #- Begin sroute (date=05/25 21:08:36, mem=1500.2M)
[05/25 21:08:36    215s] **WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[05/25 21:08:36    215s] **WARN: (IMPSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/25 21:08:36    215s] **WARN: (IMPSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/25 21:08:36    215s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/25 21:08:36    215s] **WARN: (IMPSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/25 21:08:36    215s] *** Begin SPECIAL ROUTE on Sat May 25 21:08:36 2024 ***
[05/25 21:08:36    215s] SPECIAL ROUTE ran on directory: /home/sfs6562/CE392/backend/innovus
[05/25 21:08:36    215s] SPECIAL ROUTE ran on machine: gordon.ece.northwestern.edu (Linux 4.18.0-553.el8_10.x86_64 x86_64 3.00Ghz)
[05/25 21:08:36    215s] 
[05/25 21:08:36    215s] Begin option processing ...
[05/25 21:08:36    215s] srouteConnectPowerBump set to false
[05/25 21:08:36    215s] routeSelectNet set to "VDD VSS"
[05/25 21:08:36    215s] routeSpecial set to true
[05/25 21:08:36    215s] srouteBlockPin set to "useLef"
[05/25 21:08:36    215s] srouteBottomLayerLimit set to 1
[05/25 21:08:36    215s] srouteBottomTargetLayerLimit set to 1
[05/25 21:08:36    215s] srouteConnectConverterPin set to false
[05/25 21:08:36    215s] srouteCrossoverViaBottomLayer set to 1
[05/25 21:08:36    215s] srouteCrossoverViaTopLayer set to 10
[05/25 21:08:36    215s] srouteFollowCorePinEnd set to 3
[05/25 21:08:36    215s] srouteJogControl set to "preferWithChanges differentLayer"
[05/25 21:08:36    215s] srouteLevelShifterMaxGap set to 1
[05/25 21:08:36    215s] sroutePadPinAllPorts set to true
[05/25 21:08:36    215s] sroutePreserveExistingRoutes set to true
[05/25 21:08:36    215s] srouteRoutePowerBarPortOnBothDir set to true
[05/25 21:08:36    215s] srouteStopBlockPin set to "nearestTarget"
[05/25 21:08:36    215s] srouteTopLayerLimit set to 10
[05/25 21:08:36    215s] srouteTopTargetLayerLimit set to 10
[05/25 21:08:36    215s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1974.00 megs.
[05/25 21:08:36    215s] 
[05/25 21:08:36    215s] Reading DB technology information...
[05/25 21:08:36    215s] Finished reading DB technology information.
[05/25 21:08:36    215s] Reading floorplan and netlist information...
[05/25 21:08:36    215s] Finished reading floorplan and netlist information.
[05/25 21:08:36    215s] Read in 20 layers, 10 routing layers, 1 overlap layer
[05/25 21:08:36    215s] Read in 134 macros, 44 used
[05/25 21:08:36    215s] Read in 44 components
[05/25 21:08:36    215s]   44 core components: 44 unplaced, 0 placed, 0 fixed
[05/25 21:08:36    215s] Read in 828 physical pins
[05/25 21:08:36    215s]   828 physical pins: 0 unplaced, 774 placed, 54 fixed
[05/25 21:08:36    215s] Read in 774 nets
[05/25 21:08:36    215s] Read in 2 special nets, 2 routed
[05/25 21:08:36    215s] Read in 916 terminals
[05/25 21:08:36    215s] 2 nets selected.
[05/25 21:08:36    215s] 
[05/25 21:08:36    215s] Begin power routing ...
[05/25 21:08:36    215s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/25 21:08:36    215s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/25 21:08:36    215s] Type 'man IMPSR-1256' for more detail.
[05/25 21:08:36    215s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/25 21:08:36    215s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/25 21:08:36    215s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/25 21:08:36    215s] Type 'man IMPSR-1256' for more detail.
[05/25 21:08:36    215s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/25 21:08:36    216s] CPU time for FollowPin 0 seconds
[05/25 21:08:37    216s] CPU time for FollowPin 0 seconds
[05/25 21:08:37    216s]   Number of IO ports routed: 0
[05/25 21:08:37    216s]   Number of Block ports routed: 0
[05/25 21:08:37    216s]   Number of Stripe ports routed: 0
[05/25 21:08:37    216s]   Number of Core ports routed: 382
[05/25 21:08:37    216s]   Number of Pad ports routed: 0
[05/25 21:08:37    216s]   Number of Power Bump ports routed: 0
[05/25 21:08:37    216s]   Number of Followpin connections: 191
[05/25 21:08:37    216s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 1976.00 megs.
[05/25 21:08:37    216s] 
[05/25 21:08:37    216s] 
[05/25 21:08:37    216s] 
[05/25 21:08:37    216s]  Begin updating DB with routing results ...
[05/25 21:08:37    216s]  Updating DB with 43 via definition ...
[05/25 21:08:37    216s]  Updating DB with 828 io pins ...
[05/25 21:08:37    216s] 
sroute post-processing starts at Sat May 25 21:08:37 2024
The viaGen is rebuilding shadow vias for net VSS.
[05/25 21:08:37    216s] sroute post-processing ends at Sat May 25 21:08:37 2024
sroute created 574 wires.
[05/25 21:08:37    216s] ViaGen created 31515 vias and deleted 0 via to avoid violation.
[05/25 21:08:37    216s] +--------+----------------+----------------+
[05/25 21:08:37    216s] |  Layer |     Created    |     Deleted    |
[05/25 21:08:37    216s] +--------+----------------+----------------+
[05/25 21:08:37    216s] | metal1 |       573      |       NA       |
[05/25 21:08:37    216s] |  via1  |      10505     |        0       |
[05/25 21:08:37    216s] | metal2 |        1       |       NA       |
[05/25 21:08:37    216s] |  via2  |      10505     |        0       |
[05/25 21:08:37    216s] |  via3  |      10505     |        0       |
[05/25 21:08:37    216s] +--------+----------------+----------------+
[05/25 21:08:37    216s] #- End sroute (date=05/25 21:08:37, total cpu=0:00:00.9, real=0:00:01.0, peak res=703.9M, current mem=1237.5M)
[05/25 21:08:40    216s] <CMD> saveDesign Top_power.enc
[05/25 21:08:41    216s] #- Begin Save netlist data ... (date=05/25 21:08:41, mem=1237.5M)
[05/25 21:08:41    216s] Writing Binary DB to Top_power.enc.dat.tmp/key_generation.v.bin ...
[05/25 21:08:41    216s] #- End Save netlist data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.2M, current mem=1751.5M)
[05/25 21:08:41    216s] #- Begin Save AAE data ... (date=05/25 21:08:41, mem=1751.5M)
[05/25 21:08:41    216s] Saving AAE Data ...
[05/25 21:08:41    216s] #- End Save AAE data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.2M, current mem=1751.5M)
[05/25 21:08:41    216s] #- Begin Save clock tree data ... (date=05/25 21:08:41, mem=1751.5M)
[05/25 21:08:41    216s] #- End Save clock tree data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.3M, current mem=1751.5M)
[05/25 21:08:41    216s] Saving preference file Top_power.enc.dat.tmp/gui.pref.tcl ...
[05/25 21:08:41    216s] Saving mode setting ...
[05/25 21:08:41    216s] Saving global file ...
[05/25 21:08:41    216s] #- Begin Save floorplan data ... (date=05/25 21:08:41, mem=1751.5M)
[05/25 21:08:41    216s] Saving floorplan file ...
[05/25 21:08:41    216s] #- End Save floorplan data ... (date=05/25 21:08:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=707.6M, current mem=1751.5M)
[05/25 21:08:41    216s] Saving Drc markers ...
[05/25 21:08:41    216s] ... No Drc file written since there is no markers found.
[05/25 21:08:41    216s] #- Begin Save placement data ... (date=05/25 21:08:41, mem=1751.5M)
[05/25 21:08:41    216s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 21:08:41    216s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1751.5M) ***
[05/25 21:08:41    216s] #- End Save placement data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.7M, current mem=1751.5M)
[05/25 21:08:41    216s] #- Begin Save routing data ... (date=05/25 21:08:41, mem=1751.5M)
[05/25 21:08:41    216s] Saving route file ...
[05/25 21:08:41    216s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1751.5M) ***
[05/25 21:08:41    216s] #- End Save routing data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.7M, current mem=1751.5M)
[05/25 21:08:41    216s] Saving property file Top_power.enc.dat.tmp/key_generation.prop
[05/25 21:08:41    216s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1751.5M) ***
[05/25 21:08:41    216s] #- Begin Save power constraints data ... (date=05/25 21:08:41, mem=1751.5M)
[05/25 21:08:41    216s] #- End Save power constraints data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.7M, current mem=1751.5M)
[05/25 21:08:41    216s] No integration constraint in the design.
[05/25 21:08:41    216s] Generated self-contained design Top_power.enc.dat.tmp
[05/25 21:08:41    216s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 21:08:41    216s] 
[05/25 21:09:16    218s] <CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer metal1 -add_vias 1 -top_layer metal8
[05/25 21:09:16    218s] #- Begin editPowerVia (date=05/25 21:09:16, mem=1233.2M)
[05/25 21:09:16    218s] 
[05/25 21:09:16    218s] The editPowerVia process is running on the entire design.
[05/25 21:09:16    218s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (3.04, 2.99) (270.37, 3.00)
[05/25 21:09:16    218s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.00, 2.99) (3.04, 3.00)
[05/25 21:09:16    218s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (270.37, 2.99) (271.41, 3.00)
[05/25 21:09:17    218s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (3.04, 269.16) (270.37, 269.17)
[05/25 21:09:17    218s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.00, 269.16) (3.04, 269.17)
[05/25 21:09:17    218s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (270.37, 269.16) (271.41, 269.17)
[05/25 21:09:17    218s] ViaGen created 0 via and deleted 0 via to avoid violation.
[05/25 21:09:17    218s] #- End editPowerVia (date=05/25 21:09:17, total cpu=0:00:00.3, real=0:00:01.0, peak res=699.0M, current mem=1233.2M)
[05/25 21:09:17    218s] <CMD> setEndCapMode -reset
[05/25 21:09:17    218s] <CMD> setEndCapMode -boundary_tap false
[05/25 21:09:17    218s] <CMD> setPlaceMode -reset
[05/25 21:09:17    218s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/25 21:09:17    218s] <CMD> setPlaceMode -fp false
[05/25 21:09:17    218s] <CMD> placeDesign
[05/25 21:09:17    218s] *** Starting placeDesign default flow ***
[05/25 21:09:17    218s] *** Start deleteBufferTree ***
[05/25 21:09:17    218s] Info: Detect buffers to remove automatically.
[05/25 21:09:17    218s] Analyzing netlist ...
[05/25 21:09:17    218s] Updating netlist
[05/25 21:09:17    219s] AAE DB initialization (MEM=1290.82 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/25 21:09:17    219s] siFlow : Timing analysis mode is single, using late cdB files
[05/25 21:09:17    219s] Start AAE Lib Loading. (MEM=1290.82)
[05/25 21:09:17    219s] End AAE Lib Loading. (MEM=1481.56 CPU=0:00:00.0 Real=0:00:00.0)
[05/25 21:09:17    219s] 
[05/25 21:09:17    219s] *summary: 16 instances (buffers/inverters) removed
[05/25 21:09:17    219s] *** Finish deleteBufferTree (0:00:00.7) ***
[05/25 21:09:17    219s] **INFO: Enable pre-place timing setting for timing analysis
[05/25 21:09:17    219s] Set Using Default Delay Limit as 101.
[05/25 21:09:17    219s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/25 21:09:17    219s] Set Default Net Delay as 0 ps.
[05/25 21:09:17    219s] Set Default Net Load as 0 pF. 
[05/25 21:09:17    219s] **INFO: Analyzing IO path groups for slack adjustment
[05/25 21:09:18    219s] Effort level <high> specified for reg2reg_tmp.167240 path_group
[05/25 21:09:18    219s] #################################################################################
[05/25 21:09:18    219s] # Design Stage: PreRoute
[05/25 21:09:18    219s] # Design Name: key_generation
[05/25 21:09:18    219s] # Design Mode: 45nm
[05/25 21:09:18    219s] # Analysis Mode: MMMC Non-OCV 
[05/25 21:09:18    219s] # Parasitics Mode: No SPEF/RCDB
[05/25 21:09:18    219s] # Signoff Settings: SI Off 
[05/25 21:09:18    219s] #################################################################################
[05/25 21:09:18    219s] Calculate delays in Single mode...
[05/25 21:09:18    219s] Topological Sorting (REAL = 0:00:00.0, MEM = 1486.8M, InitMEM = 1483.6M)
[05/25 21:09:18    219s] End AAE Lib Interpolated Model. (MEM=1503.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 21:09:20    221s] Total number of fetched objects 26433
[05/25 21:09:20    221s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 21:09:20    221s] End delay calculation. (MEM=1627.27 CPU=0:00:02.0 REAL=0:00:02.0)
[05/25 21:09:20    221s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1627.3M) ***
[05/25 21:09:20    221s] **INFO: Disable pre-place timing setting for timing analysis
[05/25 21:09:20    221s] Set Using Default Delay Limit as 1000.
[05/25 21:09:20    221s] Set Default Net Delay as 1000 ps.
[05/25 21:09:20    221s] Set Default Net Load as 0.5 pF. 
[05/25 21:09:20    221s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/25 21:09:20    221s] Deleted 0 physical inst  (cell - / prefix -).
[05/25 21:09:20    221s] *** Starting "NanoPlace(TM) placement v#3 (mem=1612.8M)" ...
[05/25 21:09:20    222s] *** Build Buffered Sizing Timing Model
[05/25 21:09:20    222s] (cpu=0:00:00.2 mem=1612.8M) ***
[05/25 21:09:20    222s] *** Build Virtual Sizing Timing Model
[05/25 21:09:20    222s] (cpu=0:00:00.3 mem=1612.8M) ***
[05/25 21:09:20    222s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/25 21:09:20    222s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/25 21:09:20    222s] Define the scan chains before using this option.
[05/25 21:09:20    222s] Type 'man IMPSP-9042' for more detail.
[05/25 21:09:20    222s] #spOpts: N=45 
[05/25 21:09:20    222s] #std cell=21136 (0 fixed + 21136 movable) #block=0 (0 floating + 0 preplaced)
[05/25 21:09:20    222s] #ioInst=0 #net=25748 #term=90638 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=773
[05/25 21:09:20    222s] stdCell: 21136 single + 0 double + 0 multi
[05/25 21:09:20    222s] Total standard cell length = 30.4462 (mm), area = 0.0426 (mm^2)
[05/25 21:09:20    222s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 21:09:21    222s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 21:09:21    222s] Apply auto density screen in pre-place stage.
[05/25 21:09:21    222s] Auto density screen increases utilization from 0.599 to 0.608
[05/25 21:09:21    222s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1612.8M
[05/25 21:09:21    222s] Average module density = 0.608.
[05/25 21:09:21    222s] Density for the design = 0.608.
[05/25 21:09:21    222s]        = stdcell_area 160243 sites (42625 um^2) / alloc_area 263546 sites (70103 um^2).
[05/25 21:09:21    222s] Pin Density = 0.3390.
[05/25 21:09:21    222s]             = total # of pins 90638 / total area 267330.
[05/25 21:09:21    222s] Initial padding reaches pin density 0.583 for top
[05/25 21:09:21    222s] Initial padding increases density from 0.608 to 0.779 for top
[05/25 21:09:21    222s] === lastAutoLevel = 9 
[05/25 21:09:21    222s] === macro end level: 6 ===
[05/25 21:09:22    224s] Clock gating cells determined by native netlist tracing.
[05/25 21:09:22    224s] Effort level <high> specified for reg2reg path_group
[05/25 21:09:23    224s] Iteration  1: Total net bbox = 2.358e+05 (1.03e+05 1.32e+05)
[05/25 21:09:23    224s]               Est.  stn bbox = 2.629e+05 (1.15e+05 1.48e+05)
[05/25 21:09:23    224s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1627.3M
[05/25 21:09:23    224s] Iteration  2: Total net bbox = 2.358e+05 (1.03e+05 1.32e+05)
[05/25 21:09:23    224s]               Est.  stn bbox = 2.629e+05 (1.15e+05 1.48e+05)
[05/25 21:09:23    224s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1627.3M
[05/25 21:09:23    225s] Iteration  3: Total net bbox = 2.125e+05 (1.06e+05 1.06e+05)
[05/25 21:09:23    225s]               Est.  stn bbox = 2.648e+05 (1.32e+05 1.33e+05)
[05/25 21:09:23    225s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1627.3M
[05/25 21:09:23    225s] Total number of setup views is 1.
[05/25 21:09:23    225s] Total number of active setup views is 1.
[05/25 21:09:23    225s] Active setup views:
[05/25 21:09:23    225s]     an
[05/25 21:09:25    226s] Iteration  4: Total net bbox = 3.469e+05 (1.77e+05 1.70e+05)
[05/25 21:09:25    226s]               Est.  stn bbox = 4.607e+05 (2.34e+05 2.27e+05)
[05/25 21:09:25    226s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1627.3M
[05/25 21:09:28    229s] Iteration  5: Total net bbox = 3.694e+05 (1.82e+05 1.88e+05)
[05/25 21:09:28    229s]               Est.  stn bbox = 5.077e+05 (2.49e+05 2.59e+05)
[05/25 21:09:28    229s]               cpu = 0:00:02.1 real = 0:00:03.0 mem = 1627.3M
[05/25 21:09:29    230s] Iteration  6: Total net bbox = 3.735e+05 (1.87e+05 1.86e+05)
[05/25 21:09:29    230s]               Est.  stn bbox = 5.216e+05 (2.60e+05 2.62e+05)
[05/25 21:09:29    230s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1643.3M
[05/25 21:09:29    230s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/25 21:09:30    230s] Congestion driven padding in post-place stage.
[05/25 21:09:30    230s] Congestion driven padding increases utilization from 0.779 to 0.779
[05/25 21:09:30    230s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1627.3M
[05/25 21:09:30    230s] Global placement CDP skipped at cutLevel 7.
[05/25 21:09:30    231s] Iteration  7: Total net bbox = 3.746e+05 (1.87e+05 1.87e+05)
[05/25 21:09:30    231s]               Est.  stn bbox = 5.227e+05 (2.60e+05 2.63e+05)
[05/25 21:09:30    231s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1627.3M
[05/25 21:09:32    233s] nrCritNet: 4.50% ( 1159 / 25748 ) cutoffSlk: -32.7ps stdDelay: 7.8ps
[05/25 21:09:34    235s] nrCritNet: 1.65% ( 425 / 25748 ) cutoffSlk: -37.3ps stdDelay: 7.8ps
[05/25 21:09:34    235s] Iteration  8: Total net bbox = 3.798e+05 (1.89e+05 1.90e+05)
[05/25 21:09:34    235s]               Est.  stn bbox = 5.279e+05 (2.62e+05 2.66e+05)
[05/25 21:09:34    235s]               cpu = 0:00:04.5 real = 0:00:04.0 mem = 1627.3M
[05/25 21:09:37    238s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/25 21:09:37    238s] Congestion driven padding in post-place stage.
[05/25 21:09:37    238s] Congestion driven padding increases utilization from 0.779 to 0.779
[05/25 21:09:37    238s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1627.3M
[05/25 21:09:37    238s] Global placement CDP skipped at cutLevel 9.
[05/25 21:09:37    238s] Iteration  9: Total net bbox = 3.695e+05 (1.86e+05 1.83e+05)
[05/25 21:09:37    238s]               Est.  stn bbox = 5.209e+05 (2.62e+05 2.59e+05)
[05/25 21:09:37    238s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1627.3M
[05/25 21:09:39    240s] nrCritNet: 4.77% ( 1229 / 25748 ) cutoffSlk: 95.9ps stdDelay: 7.8ps
[05/25 21:09:42    242s] nrCritNet: 1.64% ( 422 / 25748 ) cutoffSlk: 59.9ps stdDelay: 7.8ps
[05/25 21:09:42    242s] Iteration 10: Total net bbox = 3.760e+05 (1.89e+05 1.87e+05)
[05/25 21:09:42    242s]               Est.  stn bbox = 5.275e+05 (2.65e+05 2.63e+05)
[05/25 21:09:42    242s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 1627.3M
[05/25 21:09:44    244s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/25 21:09:44    244s] Congestion driven padding in post-place stage.
[05/25 21:09:44    245s] Congestion driven padding increases utilization from 0.779 to 0.780
[05/25 21:09:44    245s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1627.3M
[05/25 21:09:44    245s] Global placement CDP skipped at cutLevel 11.
[05/25 21:09:44    245s] Iteration 11: Total net bbox = 3.661e+05 (1.86e+05 1.80e+05)
[05/25 21:09:44    245s]               Est.  stn bbox = 5.167e+05 (2.61e+05 2.56e+05)
[05/25 21:09:44    245s]               cpu = 0:00:02.5 real = 0:00:02.0 mem = 1627.3M
[05/25 21:09:46    247s] nrCritNet: 4.99% ( 1286 / 25748 ) cutoffSlk: 117.3ps stdDelay: 7.8ps
[05/25 21:09:49    249s] nrCritNet: 1.98% ( 511 / 25748 ) cutoffSlk: 152.1ps stdDelay: 7.8ps
[05/25 21:09:49    249s] Iteration 12: Total net bbox = 3.738e+05 (1.89e+05 1.85e+05)
[05/25 21:09:49    249s]               Est.  stn bbox = 5.247e+05 (2.64e+05 2.60e+05)
[05/25 21:09:49    249s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 1627.3M
[05/25 21:09:53    253s] Iteration 13: Total net bbox = 3.815e+05 (1.94e+05 1.88e+05)
[05/25 21:09:53    253s]               Est.  stn bbox = 5.322e+05 (2.69e+05 2.63e+05)
[05/25 21:09:53    253s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1627.3M
[05/25 21:09:53    253s] Iteration 14: Total net bbox = 3.815e+05 (1.94e+05 1.88e+05)
[05/25 21:09:53    253s]               Est.  stn bbox = 5.322e+05 (2.69e+05 2.63e+05)
[05/25 21:09:53    253s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1627.3M
[05/25 21:09:53    253s] *** cost = 3.815e+05 (1.94e+05 1.88e+05) (cpu for global=0:00:29.8) real=0:00:31.0***
[05/25 21:09:53    253s] Info: 0 clock gating cells identified, 0 (on average) moved
[05/25 21:09:53    254s] Solver runtime cpu: 0:00:14.2 real: 0:00:15.3
[05/25 21:09:53    254s] Core Placement runtime cpu: 0:00:15.4 real: 0:00:15.0
[05/25 21:09:53    254s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/25 21:09:53    254s] Type 'man IMPSP-9025' for more detail.
[05/25 21:09:53    254s] #spOpts: N=45 mergeVia=F 
[05/25 21:09:53    254s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 21:09:53    254s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 21:09:53    254s] *** Starting refinePlace (0:04:14 mem=1524.0M) ***
[05/25 21:09:53    254s] Total net bbox length = 3.815e+05 (1.935e+05 1.880e+05) (ext = 4.925e+04)
[05/25 21:09:53    254s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:09:53    254s] Starting refinePlace ...
[05/25 21:09:54    254s] default core: bins with density >  0.75 = 0.789 % ( 3 / 380 )
[05/25 21:09:54    254s] Density distribution unevenness ratio = 6.392%
[05/25 21:09:54    254s]   Spread Effort: high, standalone mode, useDDP on.
[05/25 21:09:54    254s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1526.1MB) @(0:04:14 - 0:04:14).
[05/25 21:09:54    254s] Move report: preRPlace moves 21135 insts, mean move: 0.42 um, max move: 2.43 um
[05/25 21:09:54    254s] 	Max move on inst (ModInv_sub_57_33_Y_sub_56_27_Y_sub_59_27_g3637): (212.55, 127.54) --> (211.66, 129.08)
[05/25 21:09:54    254s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[05/25 21:09:54    254s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 21:09:54    254s] Placement tweakage begins.
[05/25 21:09:54    254s] wire length = 4.570e+05
[05/25 21:09:56    256s] wire length = 4.473e+05
[05/25 21:09:56    256s] Placement tweakage ends.
[05/25 21:09:56    256s] Move report: tweak moves 3960 insts, mean move: 2.21 um, max move: 18.51 um
[05/25 21:09:56    256s] 	Max move on inst (ModInv_u_reg[124]): (266.76, 154.28) --> (265.05, 137.48)
[05/25 21:09:56    256s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1526.1MB) @(0:04:14 - 0:04:17).
[05/25 21:09:56    256s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:09:56    256s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1526.1MB) @(0:04:17 - 0:04:17).
[05/25 21:09:56    256s] Move report: Detail placement moves 21135 insts, mean move: 0.79 um, max move: 18.46 um
[05/25 21:09:56    256s] 	Max move on inst (ModInv_u_reg[124]): (266.79, 154.21) --> (265.05, 137.48)
[05/25 21:09:56    256s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1526.1MB
[05/25 21:09:56    256s] Statistics of distance of Instance movement in refine placement:
[05/25 21:09:56    256s]   maximum (X+Y) =        18.46 um
[05/25 21:09:56    256s]   inst (ModInv_u_reg[124]) with max move: (266.786, 154.207) -> (265.05, 137.48)
[05/25 21:09:56    256s]   mean    (X+Y) =         0.79 um
[05/25 21:09:56    256s] Total instances flipped for WireLenOpt: 2061
[05/25 21:09:56    256s] Total instances flipped, including legalization: 1
[05/25 21:09:56    256s] Summary Report:
[05/25 21:09:56    256s] Instances move: 21135 (out of 21136 movable)
[05/25 21:09:56    256s] Instances flipped: 1
[05/25 21:09:56    256s] Mean displacement: 0.79 um
[05/25 21:09:56    256s] Max displacement: 18.46 um (Instance: ModInv_u_reg[124]) (266.786, 154.207) -> (265.05, 137.48)
[05/25 21:09:56    256s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[05/25 21:09:56    256s] Total instances moved : 21135
[05/25 21:09:56    256s] Total net bbox length = 3.747e+05 (1.858e+05 1.889e+05) (ext = 4.891e+04)
[05/25 21:09:56    256s] Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1526.1MB
[05/25 21:09:56    256s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:03.0, mem=1526.1MB) @(0:04:14 - 0:04:17).
[05/25 21:09:56    256s] *** Finished refinePlace (0:04:17 mem=1526.1M) ***
[05/25 21:09:56    256s] *** End of Placement (cpu=0:00:34.9, real=0:00:36.0, mem=1526.1M) ***
[05/25 21:09:56    256s] #spOpts: N=45 mergeVia=F 
[05/25 21:09:56    256s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 21:09:56    256s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 21:09:56    256s] default core: bins with density >  0.75 = 0.789 % ( 3 / 380 )
[05/25 21:09:56    256s] Density distribution unevenness ratio = 6.402%
[05/25 21:09:56    256s] *** Free Virtual Timing Model ...(mem=1526.1M)
[05/25 21:09:56    257s] Starting congestion repair ...
[05/25 21:09:56    257s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/25 21:09:56    257s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 21:09:56    257s] Starting Early Global Route congestion estimation: mem = 1526.1M
[05/25 21:09:56    257s] (I)       Reading DB...
[05/25 21:09:56    257s] (I)       congestionReportName   : 
[05/25 21:09:56    257s] (I)       layerRangeFor2DCongestion : 
[05/25 21:09:56    257s] (I)       buildTerm2TermWires    : 1
[05/25 21:09:56    257s] (I)       doTrackAssignment      : 1
[05/25 21:09:56    257s] (I)       dumpBookshelfFiles     : 0
[05/25 21:09:56    257s] (I)       numThreads             : 1
[05/25 21:09:56    257s] (I)       bufferingAwareRouting  : false
[05/25 21:09:56    257s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 21:09:56    257s] (I)       honorPin               : false
[05/25 21:09:56    257s] (I)       honorPinGuide          : true
[05/25 21:09:56    257s] (I)       honorPartition         : false
[05/25 21:09:56    257s] (I)       allowPartitionCrossover: false
[05/25 21:09:56    257s] (I)       honorSingleEntry       : true
[05/25 21:09:56    257s] (I)       honorSingleEntryStrong : true
[05/25 21:09:56    257s] (I)       handleViaSpacingRule   : false
[05/25 21:09:56    257s] (I)       handleEolSpacingRule   : false
[05/25 21:09:56    257s] (I)       PDConstraint           : none
[05/25 21:09:56    257s] (I)       expBetterNDRHandling   : false
[05/25 21:09:56    257s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 21:09:56    257s] (I)       routingEffortLevel     : 3
[05/25 21:09:56    257s] (I)       effortLevel            : standard
[05/25 21:09:56    257s] [NR-eGR] minRouteLayer          : 2
[05/25 21:09:56    257s] [NR-eGR] maxRouteLayer          : 127
[05/25 21:09:56    257s] (I)       relaxedTopLayerCeiling : 127
[05/25 21:09:56    257s] (I)       relaxedBottomLayerFloor: 2
[05/25 21:09:56    257s] (I)       numRowsPerGCell        : 1
[05/25 21:09:56    257s] (I)       speedUpLargeDesign     : 0
[05/25 21:09:56    257s] (I)       multiThreadingTA       : 1
[05/25 21:09:56    257s] (I)       blkAwareLayerSwitching : 1
[05/25 21:09:56    257s] (I)       optimizationMode       : false
[05/25 21:09:56    257s] (I)       routeSecondPG          : false
[05/25 21:09:56    257s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 21:09:56    257s] (I)       detourLimitForLayerRelax: 0.00
[05/25 21:09:56    257s] (I)       punchThroughDistance   : 500.00
[05/25 21:09:56    257s] (I)       scenicBound            : 1.15
[05/25 21:09:56    257s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 21:09:56    257s] (I)       source-to-sink ratio   : 0.00
[05/25 21:09:56    257s] (I)       targetCongestionRatioH : 1.00
[05/25 21:09:56    257s] (I)       targetCongestionRatioV : 1.00
[05/25 21:09:56    257s] (I)       layerCongestionRatio   : 0.70
[05/25 21:09:56    257s] (I)       m1CongestionRatio      : 0.10
[05/25 21:09:56    257s] (I)       m2m3CongestionRatio    : 0.70
[05/25 21:09:56    257s] (I)       localRouteEffort       : 1.00
[05/25 21:09:56    257s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 21:09:56    257s] (I)       supplyScaleFactorH     : 1.00
[05/25 21:09:56    257s] (I)       supplyScaleFactorV     : 1.00
[05/25 21:09:56    257s] (I)       highlight3DOverflowFactor: 0.00
[05/25 21:09:56    257s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 21:09:56    257s] (I)       routeVias              : 
[05/25 21:09:56    257s] (I)       readTROption           : true
[05/25 21:09:56    257s] (I)       extraSpacingFactor     : 1.00
[05/25 21:09:56    257s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 21:09:56    257s] (I)       routeSelectedNetsOnly  : false
[05/25 21:09:56    257s] (I)       clkNetUseMaxDemand     : false
[05/25 21:09:56    257s] (I)       extraDemandForClocks   : 0
[05/25 21:09:56    257s] (I)       steinerRemoveLayers    : false
[05/25 21:09:56    257s] (I)       demoteLayerScenicScale : 1.00
[05/25 21:09:56    257s] (I)       nonpreferLayerCostScale : 1.00
[05/25 21:09:56    257s] (I)       spanningTreeRefinement : false
[05/25 21:09:56    257s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 21:09:56    257s] (I)       before initializing RouteDB syMemory usage = 1545.9 MB
[05/25 21:09:56    257s] (I)       starting read tracks
[05/25 21:09:56    257s] (I)       build grid graph
[05/25 21:09:56    257s] (I)       build grid graph start
[05/25 21:09:56    257s] [NR-eGR] Layer1 has no routable track
[05/25 21:09:56    257s] [NR-eGR] Layer2 has single uniform track structure
[05/25 21:09:56    257s] [NR-eGR] Layer3 has single uniform track structure
[05/25 21:09:56    257s] [NR-eGR] Layer4 has single uniform track structure
[05/25 21:09:56    257s] [NR-eGR] Layer5 has single uniform track structure
[05/25 21:09:56    257s] [NR-eGR] Layer6 has single uniform track structure
[05/25 21:09:56    257s] [NR-eGR] Layer7 has single uniform track structure
[05/25 21:09:56    257s] [NR-eGR] Layer8 has single uniform track structure
[05/25 21:09:56    257s] [NR-eGR] Layer9 has single uniform track structure
[05/25 21:09:56    257s] [NR-eGR] Layer10 has single uniform track structure
[05/25 21:09:56    257s] (I)       build grid graph end
[05/25 21:09:56    257s] (I)       numViaLayers=9
[05/25 21:09:56    257s] (I)       Reading via via1_8 for layer: 0 
[05/25 21:09:56    257s] (I)       Reading via via2_8 for layer: 1 
[05/25 21:09:56    257s] (I)       Reading via via3_2 for layer: 2 
[05/25 21:09:56    257s] (I)       Reading via via4_0 for layer: 3 
[05/25 21:09:56    257s] (I)       Reading via via5_0 for layer: 4 
[05/25 21:09:56    257s] (I)       Reading via via6_0 for layer: 5 
[05/25 21:09:56    257s] (I)       Reading via via7_0 for layer: 6 
[05/25 21:09:56    257s] (I)       Reading via via8_0 for layer: 7 
[05/25 21:09:56    257s] (I)       Reading via via9_0 for layer: 8 
[05/25 21:09:56    257s] (I)       end build via table
[05/25 21:09:56    257s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 21:09:56    257s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 21:09:56    257s] (I)       readDataFromPlaceDB
[05/25 21:09:56    257s] (I)       Read net information..
[05/25 21:09:56    257s] [NR-eGR] Read numTotalNets=25748  numIgnoredNets=0
[05/25 21:09:56    257s] (I)       Read testcase time = 0.003 seconds
[05/25 21:09:56    257s] 
[05/25 21:09:56    257s] (I)       Reading via via1_4 for layer: 0 
[05/25 21:09:56    257s] (I)       Reading via via2_8 for layer: 1 
[05/25 21:09:56    257s] (I)       Reading via via3_2 for layer: 2 
[05/25 21:09:56    257s] (I)       Reading via via4_0 for layer: 3 
[05/25 21:09:56    257s] (I)       Reading via via5_0 for layer: 4 
[05/25 21:09:56    257s] (I)       Reading via via6_0 for layer: 5 
[05/25 21:09:56    257s] (I)       Reading via via7_0 for layer: 6 
[05/25 21:09:56    257s] (I)       Reading via via8_0 for layer: 7 
[05/25 21:09:56    257s] (I)       Reading via via9_0 for layer: 8 
[05/25 21:09:56    257s] (I)       build grid graph start
[05/25 21:09:56    257s] (I)       build grid graph end
[05/25 21:09:56    257s] (I)       Model blockage into capacity
[05/25 21:09:56    257s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 21:09:56    257s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 21:09:56    257s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 21:09:56    257s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 21:09:56    257s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 21:09:56    257s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 21:09:56    257s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 21:09:56    257s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 21:09:56    257s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 21:09:56    257s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 21:09:56    257s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 21:09:56    257s] (I)       Modeling time = 0.009 seconds
[05/25 21:09:56    257s] 
[05/25 21:09:56    257s] (I)       Number of ignored nets = 0
[05/25 21:09:56    257s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 21:09:56    257s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 21:09:56    257s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 21:09:56    257s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 21:09:56    257s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 21:09:56    257s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 21:09:56    257s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 21:09:56    257s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 21:09:56    257s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 21:09:56    257s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 21:09:56    257s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1545.9 MB
[05/25 21:09:56    257s] (I)       Ndr track 0 does not exist
[05/25 21:09:56    257s] (I)       Layer1  viaCost=200.00
[05/25 21:09:56    257s] (I)       Layer2  viaCost=200.00
[05/25 21:09:56    257s] (I)       Layer3  viaCost=100.00
[05/25 21:09:56    257s] (I)       Layer4  viaCost=100.00
[05/25 21:09:56    257s] (I)       Layer5  viaCost=100.00
[05/25 21:09:56    257s] (I)       Layer6  viaCost=100.00
[05/25 21:09:56    257s] (I)       Layer7  viaCost=100.00
[05/25 21:09:56    257s] (I)       Layer8  viaCost=100.00
[05/25 21:09:56    257s] (I)       Layer9  viaCost=100.00
[05/25 21:09:56    257s] (I)       ---------------------Grid Graph Info--------------------
[05/25 21:09:56    257s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 21:09:56    257s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 21:09:56    257s] (I)       Site Width          :   380  (dbu)
[05/25 21:09:56    257s] (I)       Row Height          :  2800  (dbu)
[05/25 21:09:56    257s] (I)       GCell Width         :  2800  (dbu)
[05/25 21:09:56    257s] (I)       GCell Height        :  2800  (dbu)
[05/25 21:09:56    257s] (I)       grid                :   196   195    10
[05/25 21:09:56    257s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 21:09:56    257s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 21:09:56    257s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 21:09:56    257s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 21:09:56    257s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 21:09:56    257s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 21:09:56    257s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 21:09:56    257s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 21:09:56    257s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 21:09:56    257s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 21:09:56    257s] (I)       --------------------------------------------------------
[05/25 21:09:56    257s] 
[05/25 21:09:56    257s] [NR-eGR] ============ Routing rule table ============
[05/25 21:09:56    257s] [NR-eGR] Rule id 0. Nets 25748 
[05/25 21:09:56    257s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 21:09:56    257s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 21:09:56    257s] [NR-eGR] ========================================
[05/25 21:09:56    257s] [NR-eGR] 
[05/25 21:09:56    257s] (I)       After initializing earlyGlobalRoute syMemory usage = 1545.9 MB
[05/25 21:09:56    257s] (I)       Loading and dumping file time : 0.07 seconds
[05/25 21:09:56    257s] (I)       ============= Initialization =============
[05/25 21:09:56    257s] (I)       totalPins=90638  totalGlobalPin=88847 (98.02%)
[05/25 21:09:56    257s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 21:09:56    257s] [NR-eGR] Layer group 1: route 25748 net(s) in layer range [2, 10]
[05/25 21:09:56    257s] (I)       ============  Phase 1a Route ============
[05/25 21:09:57    257s] (I)       Phase 1a runs 0.04 seconds
[05/25 21:09:57    257s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 21:09:57    257s] (I)       Usage: 308772 = (154314 H, 154458 V) = (24.51% H, 26.95% V) = (2.160e+05um H, 2.162e+05um V)
[05/25 21:09:57    257s] (I)       
[05/25 21:09:57    257s] (I)       ============  Phase 1b Route ============
[05/25 21:09:57    257s] (I)       Phase 1b runs 0.02 seconds
[05/25 21:09:57    257s] (I)       Usage: 309355 = (154534 H, 154821 V) = (24.55% H, 27.02% V) = (2.163e+05um H, 2.167e+05um V)
[05/25 21:09:57    257s] (I)       
[05/25 21:09:57    257s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.36% V. EstWL: 4.330970e+05um
[05/25 21:09:57    257s] (I)       ============  Phase 1c Route ============
[05/25 21:09:57    257s] (I)       Level2 Grid: 40 x 39
[05/25 21:09:57    257s] (I)       Phase 1c runs 0.01 seconds
[05/25 21:09:57    257s] (I)       Usage: 309355 = (154534 H, 154821 V) = (24.55% H, 27.02% V) = (2.163e+05um H, 2.167e+05um V)
[05/25 21:09:57    257s] (I)       
[05/25 21:09:57    257s] (I)       ============  Phase 1d Route ============
[05/25 21:09:57    257s] (I)       Phase 1d runs 0.01 seconds
[05/25 21:09:57    257s] (I)       Usage: 309389 = (154566 H, 154823 V) = (24.55% H, 27.02% V) = (2.164e+05um H, 2.168e+05um V)
[05/25 21:09:57    257s] (I)       
[05/25 21:09:57    257s] (I)       ============  Phase 1e Route ============
[05/25 21:09:57    257s] (I)       Phase 1e runs 0.00 seconds
[05/25 21:09:57    257s] (I)       Usage: 309389 = (154566 H, 154823 V) = (24.55% H, 27.02% V) = (2.164e+05um H, 2.168e+05um V)
[05/25 21:09:57    257s] (I)       
[05/25 21:09:57    257s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.33% V. EstWL: 4.331446e+05um
[05/25 21:09:57    257s] [NR-eGR] 
[05/25 21:09:57    257s] (I)       ============  Phase 1l Route ============
[05/25 21:09:57    257s] (I)       Phase 1l runs 0.07 seconds
[05/25 21:09:57    257s] (I)       
[05/25 21:09:57    257s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 21:09:57    257s] (I)                      OverCon         OverCon         OverCon         OverCon            
[05/25 21:09:57    257s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[05/25 21:09:57    257s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[05/25 21:09:57    257s] (I)       ---------------------------------------------------------------------------------
[05/25 21:09:57    257s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:09:57    257s] (I)       Layer2    1556( 4.09%)     221( 0.58%)      25( 0.07%)       1( 0.00%)   ( 4.74%) 
[05/25 21:09:57    257s] (I)       Layer3      60( 0.16%)       4( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[05/25 21:09:57    257s] (I)       Layer4    2983(10.37%)      51( 0.18%)       0( 0.00%)       0( 0.00%)   (10.55%) 
[05/25 21:09:57    257s] (I)       Layer5      34( 0.09%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.09%) 
[05/25 21:09:57    257s] (I)       Layer6      45( 0.12%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[05/25 21:09:57    257s] (I)       Layer7      12( 0.03%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[05/25 21:09:57    257s] (I)       Layer8       1( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:09:57    257s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:09:57    257s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:09:57    257s] (I)       ---------------------------------------------------------------------------------
[05/25 21:09:57    257s] (I)       Total     4691( 1.46%)     276( 0.09%)      25( 0.01%)       1( 0.00%)   ( 1.56%) 
[05/25 21:09:57    257s] (I)       
[05/25 21:09:57    257s] (I)       Total Global Routing Runtime: 0.21 seconds
[05/25 21:09:57    257s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 21:09:57    257s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[05/25 21:09:57    257s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
[05/25 21:09:57    257s] Early Global Route congestion estimation runtime: 0.29 seconds, mem = 1545.9M
[05/25 21:09:57    257s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 21:09:57    257s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 21:09:57    257s] 
[05/25 21:09:57    257s] ** np local hotspot detection info verbose **
[05/25 21:09:57    257s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 21:09:57    257s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 21:09:57    257s] 
[05/25 21:09:57    257s] Skipped repairing congestion.
[05/25 21:09:57    257s] Starting Early Global Route wiring: mem = 1545.9M
[05/25 21:09:57    257s] (I)       ============= track Assignment ============
[05/25 21:09:57    257s] (I)       extract Global 3D Wires
[05/25 21:09:57    257s] (I)       Extract Global WL : time=0.01
[05/25 21:09:57    257s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 21:09:57    257s] (I)       Initialization real time=0.00 seconds
[05/25 21:09:57    257s] (I)       Kernel real time=0.19 seconds
[05/25 21:09:57    257s] (I)       End Greedy Track Assignment
[05/25 21:09:57    257s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 89993
[05/25 21:09:57    257s] [NR-eGR] Layer2(metal2)(V) length: 1.223515e+05um, number of vias: 131035
[05/25 21:09:57    257s] [NR-eGR] Layer3(metal3)(H) length: 1.691267e+05um, number of vias: 35620
[05/25 21:09:57    257s] [NR-eGR] Layer4(metal4)(V) length: 2.685497e+04um, number of vias: 18329
[05/25 21:09:57    257s] [NR-eGR] Layer5(metal5)(H) length: 5.222867e+04um, number of vias: 17774
[05/25 21:09:57    257s] [NR-eGR] Layer6(metal6)(V) length: 7.371507e+04um, number of vias: 1655
[05/25 21:09:57    257s] [NR-eGR] Layer7(metal7)(H) length: 9.063844e+03um, number of vias: 680
[05/25 21:09:57    257s] [NR-eGR] Layer8(metal8)(V) length: 1.181271e+04um, number of vias: 6
[05/25 21:09:57    257s] [NR-eGR] Layer9(metal9)(H) length: 2.520000e+00um, number of vias: 0
[05/25 21:09:57    257s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 21:09:57    257s] [NR-eGR] Total length: 4.651559e+05um, number of vias: 295092
[05/25 21:09:57    257s] Early Global Route wiring runtime: 0.32 seconds, mem = 1545.9M
[05/25 21:09:57    257s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[05/25 21:09:57    257s] *** Finishing placeDesign default flow ***
[05/25 21:09:57    257s] **placeDesign ... cpu = 0: 0:39, real = 0: 0:40, mem = 1524.0M **
[05/25 21:09:57    257s] Command spTest is not supported.
[05/25 21:09:57    257s] 
[05/25 21:09:57    257s] *** Summary of all messages that are not suppressed in this session:
[05/25 21:09:57    257s] Severity  ID               Count  Summary                                  
[05/25 21:09:57    257s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/25 21:09:57    257s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/25 21:09:57    257s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/25 21:09:57    257s] *** Message Summary: 3 warning(s), 0 error(s)
[05/25 21:09:57    257s] 
[05/25 21:09:57    257s] <CMD> timeDesign -preCTS -numPaths 200
[05/25 21:09:57    257s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/25 21:09:57    257s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/25 21:09:57    257s] Start to check current routing status for nets...
[05/25 21:09:57    257s] Using hname+ instead name for net compare
[05/25 21:09:57    257s] All nets are already routed correctly.
[05/25 21:09:57    257s] End to check current routing status for nets (mem=1524.0M)
[05/25 21:09:57    257s] Extraction called for design 'key_generation' of instances=21136 and nets=26436 using extraction engine 'preRoute' .
[05/25 21:09:57    257s] PreRoute RC Extraction called for design key_generation.
[05/25 21:09:57    257s] RC Extraction called in multi-corner(1) mode.
[05/25 21:09:57    257s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 21:09:57    257s] Type 'man IMPEXT-6197' for more detail.
[05/25 21:09:57    257s] RCMode: PreRoute
[05/25 21:09:57    257s]       RC Corner Indexes            0   
[05/25 21:09:57    257s] Capacitance Scaling Factor   : 1.00000 
[05/25 21:09:57    257s] Resistance Scaling Factor    : 1.00000 
[05/25 21:09:57    257s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 21:09:57    257s] Clock Res. Scaling Factor    : 1.00000 
[05/25 21:09:57    257s] Shrink Factor                : 1.00000
[05/25 21:09:57    257s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 21:09:57    257s] Updating RC grid for preRoute extraction ...
[05/25 21:09:57    257s] Initializing multi-corner resistance tables ...
[05/25 21:09:57    257s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1524.031M)
[05/25 21:09:57    257s] Effort level <high> specified for reg2reg path_group
[05/25 21:09:58    258s] #################################################################################
[05/25 21:09:58    258s] # Design Stage: PreRoute
[05/25 21:09:58    258s] # Design Name: key_generation
[05/25 21:09:58    258s] # Design Mode: 45nm
[05/25 21:09:58    258s] # Analysis Mode: MMMC Non-OCV 
[05/25 21:09:58    258s] # Parasitics Mode: No SPEF/RCDB
[05/25 21:09:58    258s] # Signoff Settings: SI Off 
[05/25 21:09:58    258s] #################################################################################
[05/25 21:09:58    258s] AAE_INFO: 1 threads acquired from CTE.
[05/25 21:09:58    258s] Calculate delays in Single mode...
[05/25 21:09:58    258s] Topological Sorting (REAL = 0:00:00.0, MEM = 1555.5M, InitMEM = 1552.3M)
[05/25 21:09:58    258s] End AAE Lib Interpolated Model. (MEM=1572.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 21:09:58    258s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 21:09:58    258s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 21:09:58    258s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 21:09:58    258s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 21:09:58    258s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 21:09:58    258s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 21:09:58    258s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 21:09:58    258s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 21:10:01    261s] Total number of fetched objects 26433
[05/25 21:10:01    261s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 21:10:01    261s] End delay calculation. (MEM=1629.25 CPU=0:00:02.9 REAL=0:00:03.0)
[05/25 21:10:01    261s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1629.2M) ***
[05/25 21:10:01    261s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:04:22 mem=1629.2M)
[05/25 21:10:03    263s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.423  | -3.423  | -0.536  |
|           TNS (ns):|-184.137 |-181.375 | -2.761  |
|    Violating Paths:|   142   |   133   |    9    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    431 (431)     |   -1.046   |    431 (431)     |
|   max_tran     |    266 (6891)    |   -2.694   |    266 (6900)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.942%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 21:10:03    263s] Total CPU time: 5.93 sec
[05/25 21:10:03    263s] Total Real time: 6.0 sec
[05/25 21:10:03    263s] Total Memory Usage: 1572.011719 Mbytes
[05/25 21:10:03    263s] <CMD> optDesign -preCTS -numPaths 200
[05/25 21:10:03    263s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 21:10:03    263s] #spOpts: N=45 mergeVia=F 
[05/25 21:10:03    263s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 21:10:03    263s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 21:10:03    263s] #spOpts: N=45 mergeVia=F 
[05/25 21:10:03    263s] GigaOpt running with 1 threads.
[05/25 21:10:03    263s] Info: 1 threads available for lower-level modules during optimization.
[05/25 21:10:03    263s] #spOpts: N=45 mergeVia=F 
[05/25 21:10:03    263s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1578.0M, totSessionCpu=0:04:24 **
[05/25 21:10:03    263s] *** optDesign -preCTS ***
[05/25 21:10:03    263s] DRC Margin: user margin 0.0; extra margin 0.2
[05/25 21:10:03    263s] Setup Target Slack: user slack 0; extra slack 0.1
[05/25 21:10:03    263s] Hold Target Slack: user slack 0
[05/25 21:10:03    263s] Multi-VT timing optimization disabled based on library information.
[05/25 21:10:03    263s] Summary for sequential cells identification: 
[05/25 21:10:03    263s] Identified SBFF number: 16
[05/25 21:10:03    263s] Identified MBFF number: 0
[05/25 21:10:03    263s] Identified SB Latch number: 0
[05/25 21:10:03    263s] Identified MB Latch number: 0
[05/25 21:10:03    263s] Not identified SBFF number: 0
[05/25 21:10:03    263s] Not identified MBFF number: 0
[05/25 21:10:03    263s] Not identified SB Latch number: 0
[05/25 21:10:03    263s] Not identified MB Latch number: 0
[05/25 21:10:03    263s] Number of sequential cells which are not FFs: 13
[05/25 21:10:03    263s] 
[05/25 21:10:03    263s] Start to check current routing status for nets...
[05/25 21:10:03    263s] Using hname+ instead name for net compare
[05/25 21:10:03    263s] All nets are already routed correctly.
[05/25 21:10:03    263s] End to check current routing status for nets (mem=1578.0M)
[05/25 21:10:04    264s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.423  |
|           TNS (ns):|-184.137 |
|    Violating Paths:|   142   |
|          All Paths:|  1673   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    431 (431)     |   -1.046   |    431 (431)     |
|   max_tran     |    266 (6891)    |   -2.694   |    266 (6900)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.942%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1572.0M, totSessionCpu=0:04:25 **
[05/25 21:10:04    264s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/25 21:10:04    264s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 21:10:04    264s] ### Creating PhyDesignMc. totSessionCpu=0:04:25 mem=1572.0M
[05/25 21:10:04    264s] #spOpts: N=45 mergeVia=F 
[05/25 21:10:04    264s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:25 mem=1572.0M
[05/25 21:10:04    264s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 21:10:04    264s] ### Creating PhyDesignMc. totSessionCpu=0:04:25 mem=1572.0M
[05/25 21:10:04    264s] #spOpts: N=45 mergeVia=F 
[05/25 21:10:04    264s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:25 mem=1572.0M
[05/25 21:10:04    264s] *** Starting optimizing excluded clock nets MEM= 1572.0M) ***
[05/25 21:10:04    264s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1572.0M) ***
[05/25 21:10:04    264s] Summary for sequential cells identification: 
[05/25 21:10:04    264s] Identified SBFF number: 16
[05/25 21:10:04    264s] Identified MBFF number: 0
[05/25 21:10:04    264s] Identified SB Latch number: 0
[05/25 21:10:04    264s] Identified MB Latch number: 0
[05/25 21:10:04    264s] Not identified SBFF number: 0
[05/25 21:10:04    264s] Not identified MBFF number: 0
[05/25 21:10:04    264s] Not identified SB Latch number: 0
[05/25 21:10:04    264s] Not identified MB Latch number: 0
[05/25 21:10:04    264s] Number of sequential cells which are not FFs: 13
[05/25 21:10:04    264s] 
[05/25 21:10:04    264s] The useful skew maximum allowed delay is: 0.3
[05/25 21:10:05    265s] Info: 1 clock net  excluded from IPO operation.
[05/25 21:10:05    265s] ### Creating LA Mngr. totSessionCpu=0:04:25 mem=1574.0M
[05/25 21:10:05    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:25 mem=1578.0M
[05/25 21:10:05    265s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 21:10:05    265s] ### Creating PhyDesignMc. totSessionCpu=0:04:25 mem=1578.0M
[05/25 21:10:05    265s] #spOpts: N=45 
[05/25 21:10:05    265s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:25 mem=1578.0M
[05/25 21:10:05    265s] ### Creating LA Mngr. totSessionCpu=0:04:25 mem=1578.0M
[05/25 21:10:05    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:25 mem=1578.0M
[05/25 21:10:05    265s] ### Creating LA Mngr. totSessionCpu=0:04:26 mem=1739.0M
[05/25 21:10:05    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=1739.0M
[05/25 21:10:05    265s] 
[05/25 21:10:05    265s] Netlist preparation processing... 
[05/25 21:10:05    265s] Removed 0 instance
[05/25 21:10:05    265s] *info: Marking 0 isolation instances dont touch
[05/25 21:10:05    265s] *info: Marking 0 level shifter instances dont touch
[05/25 21:10:05    266s] Begin: GigaOpt high fanout net optimization
[05/25 21:10:05    266s] Info: 1 clock net  excluded from IPO operation.
[05/25 21:10:05    266s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 21:10:05    266s] ### Creating PhyDesignMc. totSessionCpu=0:04:26 mem=1665.0M
[05/25 21:10:05    266s] #spOpts: N=45 mergeVia=F 
[05/25 21:10:06    266s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:26 mem=1665.0M
[05/25 21:10:06    266s] ### Creating LA Mngr. totSessionCpu=0:04:26 mem=1665.0M
[05/25 21:10:06    266s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=1665.0M
[05/25 21:10:06    266s] +----------+---------+--------+--------+------------+--------+
[05/25 21:10:06    266s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 21:10:06    266s] +----------+---------+--------+--------+------------+--------+
[05/25 21:10:06    266s] |    59.94%|        -|  -3.422|-184.137|   0:00:00.0| 1798.6M|
[05/25 21:10:06    266s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 21:10:06    266s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 21:10:06    266s] |    59.94%|        -|  -3.422|-184.137|   0:00:00.0| 1798.6M|
[05/25 21:10:06    266s] +----------+---------+--------+--------+------------+--------+
[05/25 21:10:06    266s] 
[05/25 21:10:06    266s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1798.6M) ***
[05/25 21:10:06    266s] **** Begin NDR-Layer Usage Statistics ****
[05/25 21:10:06    266s] 0 Ndr or Layer constraints added by optimization 
[05/25 21:10:06    266s] **** End NDR-Layer Usage Statistics ****
[05/25 21:10:06    266s] End: GigaOpt high fanout net optimization
[05/25 21:10:06    266s] Begin: GigaOpt DRV Optimization
[05/25 21:10:06    266s] Info: 1 clock net  excluded from IPO operation.
[05/25 21:10:06    266s] PhyDesignGrid: maxLocalDensity 3.00
[05/25 21:10:06    266s] ### Creating PhyDesignMc. totSessionCpu=0:04:27 mem=1779.5M
[05/25 21:10:06    266s] #spOpts: N=45 mergeVia=F 
[05/25 21:10:06    266s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:27 mem=1779.5M
[05/25 21:10:06    266s] ### Creating LA Mngr. totSessionCpu=0:04:27 mem=1779.5M
[05/25 21:10:06    266s] ### Creating LA Mngr, finished. totSessionCpu=0:04:27 mem=1779.5M
[05/25 21:10:06    266s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 21:10:06    266s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[05/25 21:10:06    266s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 21:10:06    266s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[05/25 21:10:06    266s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 21:10:06    266s] Info: violation cost 24159.386719 (cap = 389.692261, tran = 23752.652344, len = 0.000000, fanout load = 0.000000, fanout count = 17.000000, glitch 0.000000)
[05/25 21:10:06    266s] |   697   | 15039   |    -2.73   |   698   |    698  |    -1.06   |     0   |     0   |     0   |     0   | -3.42 |          0|          0|          0|  59.94  |            |           |
[05/25 21:10:17    277s] Info: violation cost 0.000587 (cap = 0.000587, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 21:10:17    277s] |     0   |     0   |     0.00   |     1   |      1  |    -0.00   |     0   |     0   |     0   |     0   | -0.63 |        544|          0|        360|  60.77  |   0:00:11.0|    1813.9M|
[05/25 21:10:17    277s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 21:10:17    277s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.63 |          0|          0|          0|  60.77  |   0:00:00.0|    1813.9M|
[05/25 21:10:17    277s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 21:10:17    277s] **** Begin NDR-Layer Usage Statistics ****
[05/25 21:10:17    277s] Layer 4 has 120 constrained nets 
[05/25 21:10:17    277s] **** End NDR-Layer Usage Statistics ****
[05/25 21:10:17    277s] 
[05/25 21:10:17    277s] *** Finish DRV Fixing (cpu=0:00:10.9 real=0:00:11.0 mem=1813.9M) ***
[05/25 21:10:17    277s] 
[05/25 21:10:17    277s] End: GigaOpt DRV Optimization
[05/25 21:10:17    277s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/25 21:10:17    277s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1661.1M, totSessionCpu=0:04:38 **
[05/25 21:10:17    277s] Begin: GigaOpt Global Optimization
[05/25 21:10:17    277s] *info: use new DP (enabled)
[05/25 21:10:17    277s] Info: 1 clock net  excluded from IPO operation.
[05/25 21:10:17    277s] PhyDesignGrid: maxLocalDensity 1.20
[05/25 21:10:17    277s] ### Creating PhyDesignMc. totSessionCpu=0:04:38 mem=1661.1M
[05/25 21:10:17    277s] #spOpts: N=45 mergeVia=F 
[05/25 21:10:17    277s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:38 mem=1661.1M
[05/25 21:10:17    277s] ### Creating LA Mngr. totSessionCpu=0:04:38 mem=1661.1M
[05/25 21:10:17    277s] ### Creating LA Mngr, finished. totSessionCpu=0:04:38 mem=1661.1M
[05/25 21:10:18    278s] *info: 1 clock net excluded
[05/25 21:10:18    278s] *info: 2 special nets excluded.
[05/25 21:10:18    278s] *info: 1 no-driver net excluded.
[05/25 21:10:21    281s] ** GigaOpt Global Opt WNS Slack -0.633  TNS Slack -9.381 
[05/25 21:10:21    281s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:10:21    281s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 21:10:21    281s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:10:21    281s] |  -0.633|  -9.381|    60.77%|   0:00:00.0| 1810.6M|        an|  default| ModInv_x_reg[128]/D     |
[05/25 21:10:22    283s] |  -0.139|  -0.802|    60.90%|   0:00:01.0| 1822.1M|        an|  default| ModInv_x_reg[128]/D     |
[05/25 21:10:23    283s] |  -0.056|  -0.112|    60.99%|   0:00:01.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.023|  -0.024|    61.00%|   0:00:01.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.023|  -0.024|    61.00%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.023|  -0.024|    61.00%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.021|  -0.021|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.021|  -0.021|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.015|  -0.015|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.015|  -0.015|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.015|  -0.015|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.013|  -0.013|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.013|  -0.013|    61.02%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] |  -0.013|  -0.013|    61.02%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
[05/25 21:10:24    284s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:10:24    284s] 
[05/25 21:10:24    284s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1860.3M) ***
[05/25 21:10:24    284s] 
[05/25 21:10:24    284s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1860.3M) ***
[05/25 21:10:24    284s] **** Begin NDR-Layer Usage Statistics ****
[05/25 21:10:24    284s] Layer 4 has 125 constrained nets 
[05/25 21:10:24    284s] **** End NDR-Layer Usage Statistics ****
[05/25 21:10:24    284s] ** GigaOpt Global Opt End WNS Slack -0.013  TNS Slack -0.013 
[05/25 21:10:24    284s] End: GigaOpt Global Optimization
[05/25 21:10:24    284s] 
[05/25 21:10:24    284s] Active setup views:
[05/25 21:10:24    284s]  an
[05/25 21:10:24    284s]   Dominating endpoints: 0
[05/25 21:10:24    284s]   Dominating TNS: -0.000
[05/25 21:10:24    284s] 
[05/25 21:10:24    285s] *** Timing NOT met, worst failing slack is -0.013
[05/25 21:10:24    285s] *** Check timing (0:00:00.0)
[05/25 21:10:24    285s] Info: 1 clock net  excluded from IPO operation.
[05/25 21:10:24    285s] ### Creating LA Mngr. totSessionCpu=0:04:45 mem=1670.6M
[05/25 21:10:24    285s] ### Creating LA Mngr, finished. totSessionCpu=0:04:45 mem=1670.6M
[05/25 21:10:24    285s] Begin: Area Reclaim Optimization
[05/25 21:10:25    285s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 21:10:25    285s] ### Creating PhyDesignMc. totSessionCpu=0:04:45 mem=1821.4M
[05/25 21:10:25    285s] #spOpts: N=45 mergeVia=F 
[05/25 21:10:25    285s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:45 mem=1821.4M
[05/25 21:10:25    285s] ### Creating LA Mngr. totSessionCpu=0:04:45 mem=1821.4M
[05/25 21:10:25    285s] ### Creating LA Mngr, finished. totSessionCpu=0:04:45 mem=1821.4M
[05/25 21:10:25    285s] Reclaim Optimization WNS Slack -0.013  TNS Slack -0.013 Density 61.02
[05/25 21:10:25    285s] +----------+---------+--------+--------+------------+--------+
[05/25 21:10:25    285s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 21:10:25    285s] +----------+---------+--------+--------+------------+--------+
[05/25 21:10:25    285s] |    61.02%|        -|  -0.013|  -0.013|   0:00:00.0| 1821.4M|
[05/25 21:10:25    286s] |    61.02%|        0|  -0.013|  -0.013|   0:00:00.0| 1821.4M|
[05/25 21:10:27    287s] |    61.02%|      108|  -0.013|  -0.013|   0:00:02.0| 1840.5M|
[05/25 21:10:27    287s] |    60.95%|       35|  -0.013|  -0.013|   0:00:00.0| 1840.5M|
[05/25 21:10:29    289s] |    60.85%|      132|  -0.012|  -0.012|   0:00:02.0| 1840.5M|
[05/25 21:10:29    289s] |    60.84%|       12|  -0.012|  -0.012|   0:00:00.0| 1840.5M|
[05/25 21:10:29    289s] |    60.84%|        0|  -0.012|  -0.012|   0:00:00.0| 1840.5M|
[05/25 21:10:29    289s] +----------+---------+--------+--------+------------+--------+
[05/25 21:10:29    289s] Reclaim Optimization End WNS Slack -0.012  TNS Slack -0.012 Density 60.84
[05/25 21:10:29    289s] 
[05/25 21:10:29    289s] ** Summary: Restruct = 0 Buffer Deletion = 28 Declone = 12 Resize = 144 **
[05/25 21:10:29    289s] --------------------------------------------------------------
[05/25 21:10:29    289s] |                                   | Total     | Sequential |
[05/25 21:10:29    289s] --------------------------------------------------------------
[05/25 21:10:29    289s] | Num insts resized                 |     134  |       0    |
[05/25 21:10:29    289s] | Num insts undone                  |       0  |       0    |
[05/25 21:10:29    289s] | Num insts Downsized               |     134  |       0    |
[05/25 21:10:29    289s] | Num insts Samesized               |       0  |       0    |
[05/25 21:10:29    289s] | Num insts Upsized                 |       0  |       0    |
[05/25 21:10:29    289s] | Num multiple commits+uncommits    |      10  |       -    |
[05/25 21:10:29    289s] --------------------------------------------------------------
[05/25 21:10:29    289s] **** Begin NDR-Layer Usage Statistics ****
[05/25 21:10:29    289s] Layer 4 has 17 constrained nets 
[05/25 21:10:29    289s] **** End NDR-Layer Usage Statistics ****
[05/25 21:10:29    289s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
[05/25 21:10:29    289s] Executing incremental physical updates
[05/25 21:10:29    289s] Executing incremental physical updates
[05/25 21:10:29    289s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1672.62M, totSessionCpu=0:04:50).
[05/25 21:10:29    289s] **INFO: Flow update: Design is easy to close.
[05/25 21:10:29    289s] setup target slack: 0.1
[05/25 21:10:29    289s] extra slack: 0.1
[05/25 21:10:29    289s] std delay: 0.0078
[05/25 21:10:29    289s] real setup target slack: 0.0078
[05/25 21:10:29    289s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 21:10:29    289s] ### Creating PhyDesignMc. totSessionCpu=0:04:50 mem=1672.6M
[05/25 21:10:29    289s] #spOpts: N=45 
[05/25 21:10:29    289s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:50 mem=1672.6M
[05/25 21:10:29    290s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 21:10:29    290s] [NR-eGR] Started earlyGlobalRoute kernel
[05/25 21:10:29    290s] [NR-eGR] Initial Peak syMemory usage = 1672.6 MB
[05/25 21:10:29    290s] (I)       Reading DB...
[05/25 21:10:30    290s] (I)       congestionReportName   : 
[05/25 21:10:30    290s] (I)       layerRangeFor2DCongestion : 
[05/25 21:10:30    290s] (I)       buildTerm2TermWires    : 0
[05/25 21:10:30    290s] (I)       doTrackAssignment      : 1
[05/25 21:10:30    290s] (I)       dumpBookshelfFiles     : 0
[05/25 21:10:30    290s] (I)       numThreads             : 1
[05/25 21:10:30    290s] (I)       bufferingAwareRouting  : false
[05/25 21:10:30    290s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 21:10:30    290s] (I)       honorPin               : false
[05/25 21:10:30    290s] (I)       honorPinGuide          : true
[05/25 21:10:30    290s] (I)       honorPartition         : false
[05/25 21:10:30    290s] (I)       allowPartitionCrossover: false
[05/25 21:10:30    290s] (I)       honorSingleEntry       : true
[05/25 21:10:30    290s] (I)       honorSingleEntryStrong : true
[05/25 21:10:30    290s] (I)       handleViaSpacingRule   : false
[05/25 21:10:30    290s] (I)       handleEolSpacingRule   : false
[05/25 21:10:30    290s] (I)       PDConstraint           : none
[05/25 21:10:30    290s] (I)       expBetterNDRHandling   : false
[05/25 21:10:30    290s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 21:10:30    290s] (I)       routingEffortLevel     : 3
[05/25 21:10:30    290s] (I)       effortLevel            : standard
[05/25 21:10:30    290s] [NR-eGR] minRouteLayer          : 2
[05/25 21:10:30    290s] [NR-eGR] maxRouteLayer          : 127
[05/25 21:10:30    290s] (I)       relaxedTopLayerCeiling : 127
[05/25 21:10:30    290s] (I)       relaxedBottomLayerFloor: 2
[05/25 21:10:30    290s] (I)       numRowsPerGCell        : 1
[05/25 21:10:30    290s] (I)       speedUpLargeDesign     : 0
[05/25 21:10:30    290s] (I)       multiThreadingTA       : 1
[05/25 21:10:30    290s] (I)       blkAwareLayerSwitching : 1
[05/25 21:10:30    290s] (I)       optimizationMode       : false
[05/25 21:10:30    290s] (I)       routeSecondPG          : false
[05/25 21:10:30    290s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 21:10:30    290s] (I)       detourLimitForLayerRelax: 0.00
[05/25 21:10:30    290s] (I)       punchThroughDistance   : 500.00
[05/25 21:10:30    290s] (I)       scenicBound            : 1.15
[05/25 21:10:30    290s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 21:10:30    290s] (I)       source-to-sink ratio   : 0.00
[05/25 21:10:30    290s] (I)       targetCongestionRatioH : 1.00
[05/25 21:10:30    290s] (I)       targetCongestionRatioV : 1.00
[05/25 21:10:30    290s] (I)       layerCongestionRatio   : 0.70
[05/25 21:10:30    290s] (I)       m1CongestionRatio      : 0.10
[05/25 21:10:30    290s] (I)       m2m3CongestionRatio    : 0.70
[05/25 21:10:30    290s] (I)       localRouteEffort       : 1.00
[05/25 21:10:30    290s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 21:10:30    290s] (I)       supplyScaleFactorH     : 1.00
[05/25 21:10:30    290s] (I)       supplyScaleFactorV     : 1.00
[05/25 21:10:30    290s] (I)       highlight3DOverflowFactor: 0.00
[05/25 21:10:30    290s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 21:10:30    290s] (I)       routeVias              : 
[05/25 21:10:30    290s] (I)       readTROption           : true
[05/25 21:10:30    290s] (I)       extraSpacingFactor     : 1.00
[05/25 21:10:30    290s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 21:10:30    290s] (I)       routeSelectedNetsOnly  : false
[05/25 21:10:30    290s] (I)       clkNetUseMaxDemand     : false
[05/25 21:10:30    290s] (I)       extraDemandForClocks   : 0
[05/25 21:10:30    290s] (I)       steinerRemoveLayers    : false
[05/25 21:10:30    290s] (I)       demoteLayerScenicScale : 1.00
[05/25 21:10:30    290s] (I)       nonpreferLayerCostScale : 1.00
[05/25 21:10:30    290s] (I)       spanningTreeRefinement : false
[05/25 21:10:30    290s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 21:10:30    290s] (I)       before initializing RouteDB syMemory usage = 1692.4 MB
[05/25 21:10:30    290s] (I)       starting read tracks
[05/25 21:10:30    290s] (I)       build grid graph
[05/25 21:10:30    290s] (I)       build grid graph start
[05/25 21:10:30    290s] [NR-eGR] Layer1 has no routable track
[05/25 21:10:30    290s] [NR-eGR] Layer2 has single uniform track structure
[05/25 21:10:30    290s] [NR-eGR] Layer3 has single uniform track structure
[05/25 21:10:30    290s] [NR-eGR] Layer4 has single uniform track structure
[05/25 21:10:30    290s] [NR-eGR] Layer5 has single uniform track structure
[05/25 21:10:30    290s] [NR-eGR] Layer6 has single uniform track structure
[05/25 21:10:30    290s] [NR-eGR] Layer7 has single uniform track structure
[05/25 21:10:30    290s] [NR-eGR] Layer8 has single uniform track structure
[05/25 21:10:30    290s] [NR-eGR] Layer9 has single uniform track structure
[05/25 21:10:30    290s] [NR-eGR] Layer10 has single uniform track structure
[05/25 21:10:30    290s] (I)       build grid graph end
[05/25 21:10:30    290s] (I)       numViaLayers=9
[05/25 21:10:30    290s] (I)       Reading via via1_8 for layer: 0 
[05/25 21:10:30    290s] (I)       Reading via via2_8 for layer: 1 
[05/25 21:10:30    290s] (I)       Reading via via3_2 for layer: 2 
[05/25 21:10:30    290s] (I)       Reading via via4_0 for layer: 3 
[05/25 21:10:30    290s] (I)       Reading via via5_0 for layer: 4 
[05/25 21:10:30    290s] (I)       Reading via via6_0 for layer: 5 
[05/25 21:10:30    290s] (I)       Reading via via7_0 for layer: 6 
[05/25 21:10:30    290s] (I)       Reading via via8_0 for layer: 7 
[05/25 21:10:30    290s] (I)       Reading via via9_0 for layer: 8 
[05/25 21:10:30    290s] (I)       end build via table
[05/25 21:10:30    290s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 21:10:30    290s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 21:10:30    290s] (I)       readDataFromPlaceDB
[05/25 21:10:30    290s] (I)       Read net information..
[05/25 21:10:30    290s] [NR-eGR] Read numTotalNets=26361  numIgnoredNets=0
[05/25 21:10:30    290s] (I)       Read testcase time = 0.004 seconds
[05/25 21:10:30    290s] 
[05/25 21:10:30    290s] (I)       Reading via via1_8 for layer: 0 
[05/25 21:10:30    290s] (I)       Reading via via2_8 for layer: 1 
[05/25 21:10:30    290s] (I)       Reading via via3_2 for layer: 2 
[05/25 21:10:30    290s] (I)       Reading via via4_0 for layer: 3 
[05/25 21:10:30    290s] (I)       Reading via via5_0 for layer: 4 
[05/25 21:10:30    290s] (I)       Reading via via6_0 for layer: 5 
[05/25 21:10:30    290s] (I)       Reading via via7_0 for layer: 6 
[05/25 21:10:30    290s] (I)       Reading via via8_0 for layer: 7 
[05/25 21:10:30    290s] (I)       Reading via via9_0 for layer: 8 
[05/25 21:10:30    290s] (I)       build grid graph start
[05/25 21:10:30    290s] (I)       build grid graph end
[05/25 21:10:30    290s] (I)       Model blockage into capacity
[05/25 21:10:30    290s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 21:10:30    290s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 21:10:30    290s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 21:10:30    290s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 21:10:30    290s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 21:10:30    290s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 21:10:30    290s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 21:10:30    290s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 21:10:30    290s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 21:10:30    290s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 21:10:30    290s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 21:10:30    290s] (I)       Modeling time = 0.009 seconds
[05/25 21:10:30    290s] 
[05/25 21:10:30    290s] (I)       Number of ignored nets = 0
[05/25 21:10:30    290s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 21:10:30    290s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 21:10:30    290s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 21:10:30    290s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 21:10:30    290s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 21:10:30    290s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 21:10:30    290s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 21:10:30    290s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 21:10:30    290s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 21:10:30    290s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 21:10:30    290s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1696.8 MB
[05/25 21:10:30    290s] (I)       Ndr track 0 does not exist
[05/25 21:10:30    290s] (I)       Layer1  viaCost=200.00
[05/25 21:10:30    290s] (I)       Layer2  viaCost=200.00
[05/25 21:10:30    290s] (I)       Layer3  viaCost=100.00
[05/25 21:10:30    290s] (I)       Layer4  viaCost=100.00
[05/25 21:10:30    290s] (I)       Layer5  viaCost=100.00
[05/25 21:10:30    290s] (I)       Layer6  viaCost=100.00
[05/25 21:10:30    290s] (I)       Layer7  viaCost=100.00
[05/25 21:10:30    290s] (I)       Layer8  viaCost=100.00
[05/25 21:10:30    290s] (I)       Layer9  viaCost=100.00
[05/25 21:10:30    290s] (I)       ---------------------Grid Graph Info--------------------
[05/25 21:10:30    290s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 21:10:30    290s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 21:10:30    290s] (I)       Site Width          :   380  (dbu)
[05/25 21:10:30    290s] (I)       Row Height          :  2800  (dbu)
[05/25 21:10:30    290s] (I)       GCell Width         :  2800  (dbu)
[05/25 21:10:30    290s] (I)       GCell Height        :  2800  (dbu)
[05/25 21:10:30    290s] (I)       grid                :   196   195    10
[05/25 21:10:30    290s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 21:10:30    290s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 21:10:30    290s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 21:10:30    290s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 21:10:30    290s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 21:10:30    290s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 21:10:30    290s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 21:10:30    290s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 21:10:30    290s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 21:10:30    290s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 21:10:30    290s] (I)       --------------------------------------------------------
[05/25 21:10:30    290s] 
[05/25 21:10:30    290s] [NR-eGR] ============ Routing rule table ============
[05/25 21:10:30    290s] [NR-eGR] Rule id 0. Nets 26361 
[05/25 21:10:30    290s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 21:10:30    290s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 21:10:30    290s] [NR-eGR] ========================================
[05/25 21:10:30    290s] [NR-eGR] 
[05/25 21:10:30    290s] (I)       After initializing earlyGlobalRoute syMemory usage = 1696.8 MB
[05/25 21:10:30    290s] (I)       Loading and dumping file time : 0.08 seconds
[05/25 21:10:30    290s] (I)       ============= Initialization =============
[05/25 21:10:30    290s] (I)       totalPins=91864  totalGlobalPin=89618 (97.56%)
[05/25 21:10:30    290s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 21:10:30    290s] [NR-eGR] Layer group 1: route 26361 net(s) in layer range [2, 10]
[05/25 21:10:30    290s] (I)       ============  Phase 1a Route ============
[05/25 21:10:30    290s] (I)       Phase 1a runs 0.04 seconds
[05/25 21:10:30    290s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 21:10:30    290s] (I)       Usage: 311635 = (155686 H, 155949 V) = (24.73% H, 27.21% V) = (2.180e+05um H, 2.183e+05um V)
[05/25 21:10:30    290s] (I)       
[05/25 21:10:30    290s] (I)       ============  Phase 1b Route ============
[05/25 21:10:30    290s] (I)       Phase 1b runs 0.02 seconds
[05/25 21:10:30    290s] (I)       Usage: 311856 = (155836 H, 156020 V) = (24.76% H, 27.23% V) = (2.182e+05um H, 2.184e+05um V)
[05/25 21:10:30    290s] (I)       
[05/25 21:10:30    290s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.26% V. EstWL: 4.365984e+05um
[05/25 21:10:30    290s] (I)       ============  Phase 1c Route ============
[05/25 21:10:30    290s] (I)       Level2 Grid: 40 x 39
[05/25 21:10:30    290s] (I)       Phase 1c runs 0.01 seconds
[05/25 21:10:30    290s] (I)       Usage: 311856 = (155836 H, 156020 V) = (24.76% H, 27.23% V) = (2.182e+05um H, 2.184e+05um V)
[05/25 21:10:30    290s] (I)       
[05/25 21:10:30    290s] (I)       ============  Phase 1d Route ============
[05/25 21:10:30    290s] (I)       Phase 1d runs 0.01 seconds
[05/25 21:10:30    290s] (I)       Usage: 311887 = (155864 H, 156023 V) = (24.76% H, 27.23% V) = (2.182e+05um H, 2.184e+05um V)
[05/25 21:10:30    290s] (I)       
[05/25 21:10:30    290s] (I)       ============  Phase 1e Route ============
[05/25 21:10:30    290s] (I)       Phase 1e runs 0.00 seconds
[05/25 21:10:30    290s] (I)       Usage: 311887 = (155864 H, 156023 V) = (24.76% H, 27.23% V) = (2.182e+05um H, 2.184e+05um V)
[05/25 21:10:30    290s] (I)       
[05/25 21:10:30    290s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 1.17% V. EstWL: 4.366418e+05um
[05/25 21:10:30    290s] [NR-eGR] 
[05/25 21:10:30    290s] (I)       ============  Phase 1l Route ============
[05/25 21:10:30    290s] (I)       Phase 1l runs 0.07 seconds
[05/25 21:10:30    290s] (I)       
[05/25 21:10:30    290s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 21:10:30    290s] (I)                      OverCon         OverCon         OverCon         OverCon            
[05/25 21:10:30    290s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[05/25 21:10:30    290s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[05/25 21:10:30    290s] (I)       ---------------------------------------------------------------------------------
[05/25 21:10:30    290s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:10:30    290s] (I)       Layer2    1879( 4.94%)     339( 0.89%)      40( 0.11%)       3( 0.01%)   ( 5.95%) 
[05/25 21:10:30    290s] (I)       Layer3      53( 0.14%)       5( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[05/25 21:10:30    290s] (I)       Layer4    3040(10.57%)      45( 0.16%)       0( 0.00%)       0( 0.00%)   (10.72%) 
[05/25 21:10:30    290s] (I)       Layer5      53( 0.14%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.14%) 
[05/25 21:10:30    290s] (I)       Layer6      74( 0.19%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.19%) 
[05/25 21:10:30    290s] (I)       Layer7      24( 0.06%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[05/25 21:10:30    290s] (I)       Layer8       1( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:10:30    290s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:10:30    290s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:10:30    290s] (I)       ---------------------------------------------------------------------------------
[05/25 21:10:30    290s] (I)       Total     5124( 1.60%)     389( 0.12%)      40( 0.01%)       3( 0.00%)   ( 1.73%) 
[05/25 21:10:30    290s] (I)       
[05/25 21:10:30    290s] (I)       Total Global Routing Runtime: 0.20 seconds
[05/25 21:10:30    290s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 21:10:30    290s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.03% V
[05/25 21:10:30    290s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.03% V
[05/25 21:10:30    290s] [NR-eGR] End Peak syMemory usage = 1696.8 MB
[05/25 21:10:30    290s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
[05/25 21:10:30    290s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 21:10:30    290s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 21:10:30    290s] 
[05/25 21:10:30    290s] ** np local hotspot detection info verbose **
[05/25 21:10:30    290s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 21:10:30    290s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 21:10:30    290s] 
[05/25 21:10:30    290s] #spOpts: N=45 
[05/25 21:10:30    290s] Apply auto density screen in post-place stage.
[05/25 21:10:30    290s] Auto density screen increases utilization from 0.608 to 0.608
[05/25 21:10:30    290s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1696.8M
[05/25 21:10:30    290s] *** Starting refinePlace (0:04:50 mem=1696.8M) ***
[05/25 21:10:30    290s] Total net bbox length = 3.906e+05 (1.941e+05 1.965e+05) (ext = 4.731e+04)
[05/25 21:10:30    290s] default core: bins with density >  0.75 = 1.32 % ( 5 / 380 )
[05/25 21:10:30    290s] Density distribution unevenness ratio = 6.516%
[05/25 21:10:30    290s] RPlace IncrNP: Rollback Lev = -5
[05/25 21:10:30    290s] RPlace: Density =0.772973, incremental np is triggered.
[05/25 21:10:30    290s] incr SKP is on..., with optDC mode
[05/25 21:10:30    290s] (cpu=0:00:00.2 mem=1696.8M) ***
[05/25 21:10:30    290s] *** Build Virtual Sizing Timing Model
[05/25 21:10:30    290s] (cpu=0:00:00.3 mem=1696.8M) ***
[05/25 21:10:31    291s] Persistent padding is off here.
[05/25 21:10:31    291s] Congestion driven padding in post-place stage.
[05/25 21:10:31    292s] Congestion driven padding increases utilization from 0.800 to 0.803
[05/25 21:10:31    292s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1720.7M
[05/25 21:10:32    292s] limitMaxMove 0, priorityInstMaxMove -1
[05/25 21:10:32    292s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[05/25 21:10:32    292s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/25 21:10:32    292s] No instances found in the vector
[05/25 21:10:32    292s] 0 (out of 0) MH cells were successfully legalized.
[05/25 21:10:38    298s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/25 21:10:38    298s] No instances found in the vector
[05/25 21:10:38    298s] 0 (out of 0) MH cells were successfully legalized.
[05/25 21:10:46    306s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/25 21:10:46    306s] No instances found in the vector
[05/25 21:10:46    306s] 0 (out of 0) MH cells were successfully legalized.
[05/25 21:10:57    316s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/25 21:10:57    316s] No instances found in the vector
[05/25 21:10:57    316s] 0 (out of 0) MH cells were successfully legalized.
[05/25 21:11:01    320s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/25 21:11:01    320s] No instances found in the vector
[05/25 21:11:01    320s] 0 (out of 0) MH cells were successfully legalized.
[05/25 21:11:04    323s] default core: bins with density >  0.75 = 2.37 % ( 9 / 380 )
[05/25 21:11:04    323s] Density distribution unevenness ratio = 6.700%
[05/25 21:11:04    323s] RPlace postIncrNP: Density = 0.772973 -> 0.824324.
[05/25 21:11:04    323s] RPlace postIncrNP Info: Density distribution changes:
[05/25 21:11:04    323s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/25 21:11:04    323s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[05/25 21:11:04    323s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[05/25 21:11:04    323s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[05/25 21:11:04    323s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[05/25 21:11:04    323s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[05/25 21:11:04    323s] [0.80 - 0.85] :	 0 (0.00%) -> 2 (0.53%)
[05/25 21:11:04    323s] [CPU] RefinePlace/IncrNP (cpu=0:00:32.9, real=0:00:34.0, mem=1784.2MB) @(0:04:50 - 0:05:23).
[05/25 21:11:04    323s] Move report: incrNP moves 21603 insts, mean move: 5.21 um, max move: 123.66 um
[05/25 21:11:04    323s] 	Max move on inst (FE_OFC727_rst): (166.06, 21.28) --> (202.92, 108.08)
[05/25 21:11:04    323s] Move report: Timing Driven Placement moves 21603 insts, mean move: 5.21 um, max move: 123.66 um
[05/25 21:11:04    323s] 	Max move on inst (FE_OFC727_rst): (166.06, 21.28) --> (202.92, 108.08)
[05/25 21:11:04    323s] 	Runtime: CPU: 0:00:32.9 REAL: 0:00:34.0 MEM: 1784.2MB
[05/25 21:11:04    323s] Starting refinePlace ...
[05/25 21:11:04    323s] default core: bins with density >  0.75 = 2.37 % ( 9 / 380 )
[05/25 21:11:04    323s] Density distribution unevenness ratio = 6.700%
[05/25 21:11:04    323s]   Spread Effort: high, pre-route mode, useDDP on.
[05/25 21:11:04    323s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1784.2MB) @(0:05:23 - 0:05:23).
[05/25 21:11:04    323s] Move report: preRPlace moves 1375 insts, mean move: 0.30 um, max move: 2.54 um
[05/25 21:11:04    323s] 	Max move on inst (FE_OFC811_n_out_11): (93.10, 60.48) --> (94.24, 59.08)
[05/25 21:11:04    323s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[05/25 21:11:04    323s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 21:11:04    323s] Placement tweakage begins.
[05/25 21:11:04    323s] wire length = 4.567e+05
[05/25 21:11:05    324s] wire length = 4.467e+05
[05/25 21:11:05    324s] Placement tweakage ends.
[05/25 21:11:05    324s] Move report: tweak moves 2875 insts, mean move: 1.75 um, max move: 12.73 um
[05/25 21:11:05    324s] 	Max move on inst (FE_OFC1354_n_1198): (156.37, 145.88) --> (143.64, 145.88)
[05/25 21:11:05    324s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=1784.2MB) @(0:05:23 - 0:05:25).
[05/25 21:11:05    324s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:11:05    324s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1784.2MB) @(0:05:25 - 0:05:25).
[05/25 21:11:05    324s] Move report: Detail placement moves 4015 insts, mean move: 1.33 um, max move: 12.73 um
[05/25 21:11:05    324s] 	Max move on inst (FE_OFC1354_n_1198): (156.37, 145.88) --> (143.64, 145.88)
[05/25 21:11:05    324s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1784.2MB
[05/25 21:11:05    324s] Statistics of distance of Instance movement in refine placement:
[05/25 21:11:05    324s]   maximum (X+Y) =       123.66 um
[05/25 21:11:05    324s]   inst (FE_OFC727_rst) with max move: (166.06, 21.28) -> (202.92, 108.08)
[05/25 21:11:05    324s]   mean    (X+Y) =         5.22 um
[05/25 21:11:05    324s] Total instances flipped for WireLenOpt: 2135
[05/25 21:11:05    324s] Total instances flipped, including legalization: 27
[05/25 21:11:05    324s] Summary Report:
[05/25 21:11:05    324s] Instances move: 21599 (out of 21749 movable)
[05/25 21:11:05    324s] Instances flipped: 27
[05/25 21:11:05    324s] Mean displacement: 5.22 um
[05/25 21:11:05    324s] Max displacement: 123.66 um (Instance: FE_OFC727_rst) (166.06, 21.28) -> (202.92, 108.08)
[05/25 21:11:05    324s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[05/25 21:11:05    324s] Total instances moved : 21599
[05/25 21:11:05    324s] Total net bbox length = 3.799e+05 (1.888e+05 1.911e+05) (ext = 4.754e+04)
[05/25 21:11:05    324s] Runtime: CPU: 0:00:34.6 REAL: 0:00:35.0 MEM: 1784.2MB
[05/25 21:11:05    324s] [CPU] RefinePlace/total (cpu=0:00:34.6, real=0:00:35.0, mem=1784.2MB) @(0:04:50 - 0:05:25).
[05/25 21:11:05    324s] *** Finished refinePlace (0:05:25 mem=1784.2M) ***
[05/25 21:11:05    325s] #spOpts: N=45 
[05/25 21:11:05    325s] default core: bins with density >  0.75 = 2.37 % ( 9 / 380 )
[05/25 21:11:05    325s] Density distribution unevenness ratio = 6.702%
[05/25 21:11:06    325s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/25 21:11:06    325s] Type 'man IMPSP-9025' for more detail.
[05/25 21:11:06    325s] Trial Route Overflow 0(H) 0(V)
[05/25 21:11:06    325s] Starting congestion repair ...
[05/25 21:11:06    325s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/25 21:11:06    325s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 21:11:06    325s] Starting Early Global Route congestion estimation: mem = 1784.2M
[05/25 21:11:06    325s] (I)       Reading DB...
[05/25 21:11:06    325s] (I)       congestionReportName   : 
[05/25 21:11:06    325s] (I)       layerRangeFor2DCongestion : 
[05/25 21:11:06    325s] (I)       buildTerm2TermWires    : 1
[05/25 21:11:06    325s] (I)       doTrackAssignment      : 1
[05/25 21:11:06    325s] (I)       dumpBookshelfFiles     : 0
[05/25 21:11:06    325s] (I)       numThreads             : 1
[05/25 21:11:06    325s] (I)       bufferingAwareRouting  : false
[05/25 21:11:06    325s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 21:11:06    325s] (I)       honorPin               : false
[05/25 21:11:06    325s] (I)       honorPinGuide          : true
[05/25 21:11:06    325s] (I)       honorPartition         : false
[05/25 21:11:06    325s] (I)       allowPartitionCrossover: false
[05/25 21:11:06    325s] (I)       honorSingleEntry       : true
[05/25 21:11:06    325s] (I)       honorSingleEntryStrong : true
[05/25 21:11:06    325s] (I)       handleViaSpacingRule   : false
[05/25 21:11:06    325s] (I)       handleEolSpacingRule   : false
[05/25 21:11:06    325s] (I)       PDConstraint           : none
[05/25 21:11:06    325s] (I)       expBetterNDRHandling   : false
[05/25 21:11:06    325s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 21:11:06    325s] (I)       routingEffortLevel     : 3
[05/25 21:11:06    325s] (I)       effortLevel            : standard
[05/25 21:11:06    325s] [NR-eGR] minRouteLayer          : 2
[05/25 21:11:06    325s] [NR-eGR] maxRouteLayer          : 127
[05/25 21:11:06    325s] (I)       relaxedTopLayerCeiling : 127
[05/25 21:11:06    325s] (I)       relaxedBottomLayerFloor: 2
[05/25 21:11:06    325s] (I)       numRowsPerGCell        : 1
[05/25 21:11:06    325s] (I)       speedUpLargeDesign     : 0
[05/25 21:11:06    325s] (I)       multiThreadingTA       : 1
[05/25 21:11:06    325s] (I)       blkAwareLayerSwitching : 1
[05/25 21:11:06    325s] (I)       optimizationMode       : false
[05/25 21:11:06    325s] (I)       routeSecondPG          : false
[05/25 21:11:06    325s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 21:11:06    325s] (I)       detourLimitForLayerRelax: 0.00
[05/25 21:11:06    325s] (I)       punchThroughDistance   : 500.00
[05/25 21:11:06    325s] (I)       scenicBound            : 1.15
[05/25 21:11:06    325s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 21:11:06    325s] (I)       source-to-sink ratio   : 0.00
[05/25 21:11:06    325s] (I)       targetCongestionRatioH : 1.00
[05/25 21:11:06    325s] (I)       targetCongestionRatioV : 1.00
[05/25 21:11:06    325s] (I)       layerCongestionRatio   : 0.70
[05/25 21:11:06    325s] (I)       m1CongestionRatio      : 0.10
[05/25 21:11:06    325s] (I)       m2m3CongestionRatio    : 0.70
[05/25 21:11:06    325s] (I)       localRouteEffort       : 1.00
[05/25 21:11:06    325s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 21:11:06    325s] (I)       supplyScaleFactorH     : 1.00
[05/25 21:11:06    325s] (I)       supplyScaleFactorV     : 1.00
[05/25 21:11:06    325s] (I)       highlight3DOverflowFactor: 0.00
[05/25 21:11:06    325s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 21:11:06    325s] (I)       routeVias              : 
[05/25 21:11:06    325s] (I)       readTROption           : true
[05/25 21:11:06    325s] (I)       extraSpacingFactor     : 1.00
[05/25 21:11:06    325s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 21:11:06    325s] (I)       routeSelectedNetsOnly  : false
[05/25 21:11:06    325s] (I)       clkNetUseMaxDemand     : false
[05/25 21:11:06    325s] (I)       extraDemandForClocks   : 0
[05/25 21:11:06    325s] (I)       steinerRemoveLayers    : false
[05/25 21:11:06    325s] (I)       demoteLayerScenicScale : 1.00
[05/25 21:11:06    325s] (I)       nonpreferLayerCostScale : 1.00
[05/25 21:11:06    325s] (I)       spanningTreeRefinement : false
[05/25 21:11:06    325s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 21:11:06    325s] (I)       before initializing RouteDB syMemory usage = 1784.2 MB
[05/25 21:11:06    325s] (I)       starting read tracks
[05/25 21:11:06    325s] (I)       build grid graph
[05/25 21:11:06    325s] (I)       build grid graph start
[05/25 21:11:06    325s] [NR-eGR] Layer1 has no routable track
[05/25 21:11:06    325s] [NR-eGR] Layer2 has single uniform track structure
[05/25 21:11:06    325s] [NR-eGR] Layer3 has single uniform track structure
[05/25 21:11:06    325s] [NR-eGR] Layer4 has single uniform track structure
[05/25 21:11:06    325s] [NR-eGR] Layer5 has single uniform track structure
[05/25 21:11:06    325s] [NR-eGR] Layer6 has single uniform track structure
[05/25 21:11:06    325s] [NR-eGR] Layer7 has single uniform track structure
[05/25 21:11:06    325s] [NR-eGR] Layer8 has single uniform track structure
[05/25 21:11:06    325s] [NR-eGR] Layer9 has single uniform track structure
[05/25 21:11:06    325s] [NR-eGR] Layer10 has single uniform track structure
[05/25 21:11:06    325s] (I)       build grid graph end
[05/25 21:11:06    325s] (I)       numViaLayers=9
[05/25 21:11:06    325s] (I)       Reading via via1_8 for layer: 0 
[05/25 21:11:06    325s] (I)       Reading via via2_8 for layer: 1 
[05/25 21:11:06    325s] (I)       Reading via via3_2 for layer: 2 
[05/25 21:11:06    325s] (I)       Reading via via4_0 for layer: 3 
[05/25 21:11:06    325s] (I)       Reading via via5_0 for layer: 4 
[05/25 21:11:06    325s] (I)       Reading via via6_0 for layer: 5 
[05/25 21:11:06    325s] (I)       Reading via via7_0 for layer: 6 
[05/25 21:11:06    325s] (I)       Reading via via8_0 for layer: 7 
[05/25 21:11:06    325s] (I)       Reading via via9_0 for layer: 8 
[05/25 21:11:06    325s] (I)       end build via table
[05/25 21:11:06    325s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 21:11:06    325s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 21:11:06    325s] (I)       readDataFromPlaceDB
[05/25 21:11:06    325s] (I)       Read net information..
[05/25 21:11:06    325s] [NR-eGR] Read numTotalNets=26361  numIgnoredNets=0
[05/25 21:11:06    325s] (I)       Read testcase time = 0.003 seconds
[05/25 21:11:06    325s] 
[05/25 21:11:06    325s] (I)       Reading via via1_8 for layer: 0 
[05/25 21:11:06    325s] (I)       Reading via via2_8 for layer: 1 
[05/25 21:11:06    325s] (I)       Reading via via3_2 for layer: 2 
[05/25 21:11:06    325s] (I)       Reading via via4_0 for layer: 3 
[05/25 21:11:06    325s] (I)       Reading via via5_0 for layer: 4 
[05/25 21:11:06    325s] (I)       Reading via via6_0 for layer: 5 
[05/25 21:11:06    325s] (I)       Reading via via7_0 for layer: 6 
[05/25 21:11:06    325s] (I)       Reading via via8_0 for layer: 7 
[05/25 21:11:06    325s] (I)       Reading via via9_0 for layer: 8 
[05/25 21:11:06    325s] (I)       build grid graph start
[05/25 21:11:06    325s] (I)       build grid graph end
[05/25 21:11:06    325s] (I)       Model blockage into capacity
[05/25 21:11:06    325s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 21:11:06    325s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 21:11:06    325s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 21:11:06    325s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 21:11:06    325s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 21:11:06    325s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 21:11:06    325s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 21:11:06    325s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 21:11:06    325s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 21:11:06    325s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 21:11:06    325s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 21:11:06    325s] (I)       Modeling time = 0.009 seconds
[05/25 21:11:06    325s] 
[05/25 21:11:06    325s] (I)       Number of ignored nets = 0
[05/25 21:11:06    325s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 21:11:06    325s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 21:11:06    325s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 21:11:06    325s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 21:11:06    325s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 21:11:06    325s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 21:11:06    325s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 21:11:06    325s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 21:11:06    325s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 21:11:06    325s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 21:11:06    325s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1784.2 MB
[05/25 21:11:06    325s] (I)       Ndr track 0 does not exist
[05/25 21:11:06    325s] (I)       Layer1  viaCost=200.00
[05/25 21:11:06    325s] (I)       Layer2  viaCost=200.00
[05/25 21:11:06    325s] (I)       Layer3  viaCost=100.00
[05/25 21:11:06    325s] (I)       Layer4  viaCost=100.00
[05/25 21:11:06    325s] (I)       Layer5  viaCost=100.00
[05/25 21:11:06    325s] (I)       Layer6  viaCost=100.00
[05/25 21:11:06    325s] (I)       Layer7  viaCost=100.00
[05/25 21:11:06    325s] (I)       Layer8  viaCost=100.00
[05/25 21:11:06    325s] (I)       Layer9  viaCost=100.00
[05/25 21:11:06    325s] (I)       ---------------------Grid Graph Info--------------------
[05/25 21:11:06    325s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 21:11:06    325s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 21:11:06    325s] (I)       Site Width          :   380  (dbu)
[05/25 21:11:06    325s] (I)       Row Height          :  2800  (dbu)
[05/25 21:11:06    325s] (I)       GCell Width         :  2800  (dbu)
[05/25 21:11:06    325s] (I)       GCell Height        :  2800  (dbu)
[05/25 21:11:06    325s] (I)       grid                :   196   195    10
[05/25 21:11:06    325s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 21:11:06    325s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 21:11:06    325s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 21:11:06    325s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 21:11:06    325s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 21:11:06    325s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 21:11:06    325s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 21:11:06    325s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 21:11:06    325s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 21:11:06    325s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 21:11:06    325s] (I)       --------------------------------------------------------
[05/25 21:11:06    325s] 
[05/25 21:11:06    325s] [NR-eGR] ============ Routing rule table ============
[05/25 21:11:06    325s] [NR-eGR] Rule id 0. Nets 26361 
[05/25 21:11:06    325s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 21:11:06    325s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 21:11:06    325s] [NR-eGR] ========================================
[05/25 21:11:06    325s] [NR-eGR] 
[05/25 21:11:06    325s] (I)       After initializing earlyGlobalRoute syMemory usage = 1784.2 MB
[05/25 21:11:06    325s] (I)       Loading and dumping file time : 0.07 seconds
[05/25 21:11:06    325s] (I)       ============= Initialization =============
[05/25 21:11:06    325s] (I)       totalPins=91864  totalGlobalPin=90271 (98.27%)
[05/25 21:11:06    325s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 21:11:06    325s] [NR-eGR] Layer group 1: route 26361 net(s) in layer range [2, 10]
[05/25 21:11:06    325s] (I)       ============  Phase 1a Route ============
[05/25 21:11:06    325s] (I)       Phase 1a runs 0.04 seconds
[05/25 21:11:06    325s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 21:11:06    325s] (I)       Usage: 308497 = (153779 H, 154718 V) = (24.43% H, 27.00% V) = (2.153e+05um H, 2.166e+05um V)
[05/25 21:11:06    325s] (I)       
[05/25 21:11:06    325s] (I)       ============  Phase 1b Route ============
[05/25 21:11:06    325s] (I)       Phase 1b runs 0.02 seconds
[05/25 21:11:06    325s] (I)       Usage: 308771 = (153963 H, 154808 V) = (24.46% H, 27.01% V) = (2.155e+05um H, 2.167e+05um V)
[05/25 21:11:06    325s] (I)       
[05/25 21:11:06    325s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.01% V. EstWL: 4.322794e+05um
[05/25 21:11:06    325s] (I)       ============  Phase 1c Route ============
[05/25 21:11:06    325s] (I)       Level2 Grid: 40 x 39
[05/25 21:11:06    325s] (I)       Phase 1c runs 0.01 seconds
[05/25 21:11:06    325s] (I)       Usage: 308771 = (153963 H, 154808 V) = (24.46% H, 27.01% V) = (2.155e+05um H, 2.167e+05um V)
[05/25 21:11:06    325s] (I)       
[05/25 21:11:06    325s] (I)       ============  Phase 1d Route ============
[05/25 21:11:06    325s] (I)       Phase 1d runs 0.01 seconds
[05/25 21:11:06    325s] (I)       Usage: 308788 = (153975 H, 154813 V) = (24.46% H, 27.01% V) = (2.156e+05um H, 2.167e+05um V)
[05/25 21:11:06    325s] (I)       
[05/25 21:11:06    325s] (I)       ============  Phase 1e Route ============
[05/25 21:11:06    325s] (I)       Phase 1e runs 0.00 seconds
[05/25 21:11:06    325s] (I)       Usage: 308788 = (153975 H, 154813 V) = (24.46% H, 27.01% V) = (2.156e+05um H, 2.167e+05um V)
[05/25 21:11:06    325s] (I)       
[05/25 21:11:06    325s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 1.00% V. EstWL: 4.323032e+05um
[05/25 21:11:06    325s] [NR-eGR] 
[05/25 21:11:06    325s] (I)       ============  Phase 1l Route ============
[05/25 21:11:06    325s] (I)       Phase 1l runs 0.07 seconds
[05/25 21:11:06    325s] (I)       
[05/25 21:11:06    325s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 21:11:06    325s] (I)                      OverCon         OverCon         OverCon         OverCon            
[05/25 21:11:06    325s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[05/25 21:11:06    325s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[05/25 21:11:06    325s] (I)       ---------------------------------------------------------------------------------
[05/25 21:11:06    325s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:06    325s] (I)       Layer2    1760( 4.63%)     243( 0.64%)       9( 0.02%)       1( 0.00%)   ( 5.29%) 
[05/25 21:11:06    325s] (I)       Layer3      60( 0.16%)       2( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[05/25 21:11:06    325s] (I)       Layer4    2937(10.21%)      41( 0.14%)       0( 0.00%)       0( 0.00%)   (10.35%) 
[05/25 21:11:06    325s] (I)       Layer5      47( 0.13%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[05/25 21:11:06    325s] (I)       Layer6      38( 0.10%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[05/25 21:11:06    325s] (I)       Layer7      10( 0.03%)       2( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[05/25 21:11:06    325s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:06    325s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:06    325s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:06    325s] (I)       ---------------------------------------------------------------------------------
[05/25 21:11:06    325s] (I)       Total     4852( 1.51%)     288( 0.09%)       9( 0.00%)       1( 0.00%)   ( 1.61%) 
[05/25 21:11:06    325s] (I)       
[05/25 21:11:06    325s] (I)       Total Global Routing Runtime: 0.21 seconds
[05/25 21:11:06    325s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 21:11:06    325s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[05/25 21:11:06    325s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.02% V
[05/25 21:11:06    325s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1784.2M
[05/25 21:11:06    325s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 21:11:06    325s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 21:11:06    325s] 
[05/25 21:11:06    325s] ** np local hotspot detection info verbose **
[05/25 21:11:06    325s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 21:11:06    325s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 21:11:06    325s] 
[05/25 21:11:06    325s] Skipped repairing congestion.
[05/25 21:11:06    325s] Starting Early Global Route wiring: mem = 1784.2M
[05/25 21:11:06    325s] (I)       ============= track Assignment ============
[05/25 21:11:06    325s] (I)       extract Global 3D Wires
[05/25 21:11:06    325s] (I)       Extract Global WL : time=0.01
[05/25 21:11:06    325s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 21:11:06    325s] (I)       Initialization real time=0.00 seconds
[05/25 21:11:06    325s] (I)       Kernel real time=0.18 seconds
[05/25 21:11:06    325s] (I)       End Greedy Track Assignment
[05/25 21:11:06    325s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91219
[05/25 21:11:06    325s] [NR-eGR] Layer2(metal2)(V) length: 1.253405e+05um, number of vias: 134290
[05/25 21:11:06    325s] [NR-eGR] Layer3(metal3)(H) length: 1.686649e+05um, number of vias: 35362
[05/25 21:11:06    325s] [NR-eGR] Layer4(metal4)(V) length: 2.676075e+04um, number of vias: 18421
[05/25 21:11:06    325s] [NR-eGR] Layer5(metal5)(H) length: 5.230458e+04um, number of vias: 17866
[05/25 21:11:06    325s] [NR-eGR] Layer6(metal6)(V) length: 7.208490e+04um, number of vias: 1709
[05/25 21:11:06    325s] [NR-eGR] Layer7(metal7)(H) length: 9.060949e+03um, number of vias: 659
[05/25 21:11:06    325s] [NR-eGR] Layer8(metal8)(V) length: 1.093113e+04um, number of vias: 4
[05/25 21:11:06    325s] [NR-eGR] Layer9(metal9)(H) length: 1.680000e+00um, number of vias: 0
[05/25 21:11:06    325s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 21:11:06    325s] [NR-eGR] Total length: 4.651494e+05um, number of vias: 299530
[05/25 21:11:06    325s] Early Global Route wiring runtime: 0.40 seconds, mem = 1769.7M
[05/25 21:11:06    325s] End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
[05/25 21:11:06    325s] Start to check current routing status for nets...
[05/25 21:11:06    325s] Using hname+ instead name for net compare
[05/25 21:11:06    325s] All nets are already routed correctly.
[05/25 21:11:06    325s] End to check current routing status for nets (mem=1769.7M)
[05/25 21:11:06    325s] Extraction called for design 'key_generation' of instances=21749 and nets=27049 using extraction engine 'preRoute' .
[05/25 21:11:06    325s] PreRoute RC Extraction called for design key_generation.
[05/25 21:11:06    325s] RC Extraction called in multi-corner(1) mode.
[05/25 21:11:06    325s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 21:11:06    325s] Type 'man IMPEXT-6197' for more detail.
[05/25 21:11:06    325s] RCMode: PreRoute
[05/25 21:11:06    325s]       RC Corner Indexes            0   
[05/25 21:11:06    325s] Capacitance Scaling Factor   : 1.00000 
[05/25 21:11:06    325s] Resistance Scaling Factor    : 1.00000 
[05/25 21:11:06    325s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 21:11:06    325s] Clock Res. Scaling Factor    : 1.00000 
[05/25 21:11:06    325s] Shrink Factor                : 1.00000
[05/25 21:11:06    325s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 21:11:06    325s] Updating RC grid for preRoute extraction ...
[05/25 21:11:06    325s] Initializing multi-corner resistance tables ...
[05/25 21:11:06    325s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1769.727M)
[05/25 21:11:07    326s] Compute RC Scale Done ...
[05/25 21:11:07    326s] **optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 1659.5M, totSessionCpu=0:05:27 **
[05/25 21:11:07    326s] #################################################################################
[05/25 21:11:07    326s] # Design Stage: PreRoute
[05/25 21:11:07    326s] # Design Name: key_generation
[05/25 21:11:07    326s] # Design Mode: 45nm
[05/25 21:11:07    326s] # Analysis Mode: MMMC Non-OCV 
[05/25 21:11:07    326s] # Parasitics Mode: No SPEF/RCDB
[05/25 21:11:07    326s] # Signoff Settings: SI Off 
[05/25 21:11:07    326s] #################################################################################
[05/25 21:11:07    327s] AAE_INFO: 1 threads acquired from CTE.
[05/25 21:11:07    327s] Calculate delays in Single mode...
[05/25 21:11:07    327s] Topological Sorting (REAL = 0:00:00.0, MEM = 1663.3M, InitMEM = 1663.3M)
[05/25 21:11:08    327s] End AAE Lib Interpolated Model. (MEM=1679.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 21:11:10    329s] Total number of fetched objects 27046
[05/25 21:11:10    329s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 21:11:10    329s] End delay calculation. (MEM=1738.96 CPU=0:00:02.8 REAL=0:00:02.0)
[05/25 21:11:10    329s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1739.0M) ***
[05/25 21:11:11    330s] *** Timing NOT met, worst failing slack is -0.089
[05/25 21:11:11    330s] *** Check timing (0:00:00.0)
[05/25 21:11:11    330s] Begin: GigaOpt Optimization in WNS mode
[05/25 21:11:11    330s] Info: 1 clock net  excluded from IPO operation.
[05/25 21:11:11    330s] PhyDesignGrid: maxLocalDensity 1.00
[05/25 21:11:11    330s] ### Creating PhyDesignMc. totSessionCpu=0:05:31 mem=1739.0M
[05/25 21:11:11    330s] #spOpts: N=45 
[05/25 21:11:11    330s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 21:11:11    330s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 21:11:11    330s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:31 mem=1739.0M
[05/25 21:11:12    331s] ### Creating LA Mngr. totSessionCpu=0:05:31 mem=1739.0M
[05/25 21:11:12    331s] ### Creating LA Mngr, finished. totSessionCpu=0:05:31 mem=1739.0M
[05/25 21:11:12    331s] *info: 1 clock net excluded
[05/25 21:11:12    331s] *info: 2 special nets excluded.
[05/25 21:11:12    331s] *info: 1 no-driver net excluded.
[05/25 21:11:12    331s] Effort level <high> specified for reg2reg path_group
[05/25 21:11:13    332s] ** GigaOpt Optimizer WNS Slack -0.089 TNS Slack -0.399 Density 60.84
[05/25 21:11:13    332s] Optimizer WNS Pass 0
[05/25 21:11:13    332s] Active Path Group: reg2reg  
[05/25 21:11:13    332s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:11:13    332s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 21:11:13    332s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:11:13    332s] |  -0.089|   -0.089|  -0.390|   -0.399|    60.84%|   0:00:00.0| 1833.3M|        an|  reg2reg| ModInv_x_reg[128]/D     |
[05/25 21:11:14    333s] |   0.000|   -0.010|   0.000|   -0.010|    60.86%|   0:00:01.0| 1838.0M|        an|  reg2reg| ModInv_u_reg[127]/D     |
[05/25 21:11:14    333s] |   0.012|   -0.010|   0.000|   -0.010|    60.86%|   0:00:00.0| 1838.0M|        NA|       NA| NA                      |
[05/25 21:11:14    333s] |   0.012|   -0.010|   0.000|   -0.010|    60.86%|   0:00:00.0| 1838.0M|        an|       NA| NA                      |
[05/25 21:11:14    333s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:11:14    333s] 
[05/25 21:11:14    333s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1838.0M) ***
[05/25 21:11:14    333s] Active Path Group: default 
[05/25 21:11:14    333s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:11:14    333s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 21:11:14    333s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:11:14    333s] |  -0.010|   -0.010|  -0.010|   -0.010|    60.86%|   0:00:00.0| 1838.0M|        an|  default| lambda_reg[127]/D       |
[05/25 21:11:14    333s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 21:11:14    333s] Dumping Information for Job 0 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
[05/25 21:11:14    333s] |   0.008|    0.008|   0.000|    0.000|    60.86%|   0:00:00.0| 1876.2M|        an|  default| lambda_reg[127]/D       |
[05/25 21:11:14    333s] |   0.012|    0.014|   0.000|    0.000|    60.87%|   0:00:00.0| 1876.2M|        NA|       NA| NA                      |
[05/25 21:11:14    333s] |   0.012|    0.014|   0.000|    0.000|    60.87%|   0:00:00.0| 1876.2M|        an|       NA| NA                      |
[05/25 21:11:14    333s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:11:14    333s] 
[05/25 21:11:14    333s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1876.2M) ***
[05/25 21:11:14    333s] 
[05/25 21:11:14    333s] *** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=1876.2M) ***
[05/25 21:11:14    333s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 60.87
[05/25 21:11:14    333s] *** Starting refinePlace (0:05:34 mem=1892.2M) ***
[05/25 21:11:14    333s] Total net bbox length = 3.800e+05 (1.888e+05 1.912e+05) (ext = 4.754e+04)
[05/25 21:11:14    333s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:11:14    333s] default core: bins with density >  0.75 = 2.37 % ( 9 / 380 )
[05/25 21:11:14    333s] Density distribution unevenness ratio = 6.686%
[05/25 21:11:14    333s] RPlace IncrNP Skipped
[05/25 21:11:14    333s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1892.2MB) @(0:05:34 - 0:05:34).
[05/25 21:11:14    333s] Starting refinePlace ...
[05/25 21:11:14    333s] default core: bins with density >  0.75 = 2.37 % ( 9 / 380 )
[05/25 21:11:14    333s] Density distribution unevenness ratio = 6.686%
[05/25 21:11:14    333s]   Spread Effort: high, pre-route mode, useDDP on.
[05/25 21:11:14    333s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1892.2MB) @(0:05:34 - 0:05:34).
[05/25 21:11:14    333s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:11:14    333s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 21:11:15    334s] Move report: legalization moves 15 insts, mean move: 0.97 um, max move: 2.73 um
[05/25 21:11:15    334s] 	Max move on inst (FE_OCPC1453_mul_83_27_n_324): (198.36, 192.08) --> (199.69, 190.68)
[05/25 21:11:15    334s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1892.2MB) @(0:05:34 - 0:05:34).
[05/25 21:11:15    334s] Move report: Detail placement moves 15 insts, mean move: 0.97 um, max move: 2.73 um
[05/25 21:11:15    334s] 	Max move on inst (FE_OCPC1453_mul_83_27_n_324): (198.36, 192.08) --> (199.69, 190.68)
[05/25 21:11:15    334s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1892.2MB
[05/25 21:11:15    334s] Statistics of distance of Instance movement in refine placement:
[05/25 21:11:15    334s]   maximum (X+Y) =         2.73 um
[05/25 21:11:15    334s]   inst (FE_OCPC1453_mul_83_27_n_324) with max move: (198.36, 192.08) -> (199.69, 190.68)
[05/25 21:11:15    334s]   mean    (X+Y) =         0.97 um
[05/25 21:11:15    334s] Summary Report:
[05/25 21:11:15    334s] Instances move: 15 (out of 21763 movable)
[05/25 21:11:15    334s] Instances flipped: 0
[05/25 21:11:15    334s] Mean displacement: 0.97 um
[05/25 21:11:15    334s] Max displacement: 2.73 um (Instance: FE_OCPC1453_mul_83_27_n_324) (198.36, 192.08) -> (199.69, 190.68)
[05/25 21:11:15    334s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[05/25 21:11:15    334s] Total instances moved : 15
[05/25 21:11:15    334s] Total net bbox length = 3.800e+05 (1.888e+05 1.912e+05) (ext = 4.754e+04)
[05/25 21:11:15    334s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1892.2MB
[05/25 21:11:15    334s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1892.2MB) @(0:05:34 - 0:05:34).
[05/25 21:11:15    334s] *** Finished refinePlace (0:05:34 mem=1892.2M) ***
[05/25 21:11:15    334s] *** maximum move = 2.73 um ***
[05/25 21:11:15    334s] *** Finished re-routing un-routed nets (1892.2M) ***
[05/25 21:11:15    334s] 
[05/25 21:11:15    334s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1892.2M) ***
[05/25 21:11:15    334s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 60.87
[05/25 21:11:15    334s] **** Begin NDR-Layer Usage Statistics ****
[05/25 21:11:15    334s] Layer 4 has 18 constrained nets 
[05/25 21:11:15    334s] Layer 7 has 1 constrained nets 
[05/25 21:11:15    334s] **** End NDR-Layer Usage Statistics ****
[05/25 21:11:15    334s] 
[05/25 21:11:15    334s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=1892.2M) ***
[05/25 21:11:15    334s] 
[05/25 21:11:15    334s] End: GigaOpt Optimization in WNS mode
[05/25 21:11:15    334s] *** Timing NOT met, worst failing slack is 0.014
[05/25 21:11:15    334s] *** Check timing (0:00:00.0)
[05/25 21:11:15    334s] **INFO: Flow update: Design timing is met.
[05/25 21:11:15    334s] Info: 1 clock net  excluded from IPO operation.
[05/25 21:11:15    334s] ### Creating LA Mngr. totSessionCpu=0:05:34 mem=1681.4M
[05/25 21:11:15    334s] ### Creating LA Mngr, finished. totSessionCpu=0:05:34 mem=1681.4M
[05/25 21:11:15    334s] Begin: Area Reclaim Optimization
[05/25 21:11:15    334s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 21:11:15    334s] ### Creating PhyDesignMc. totSessionCpu=0:05:35 mem=1834.2M
[05/25 21:11:15    334s] #spOpts: N=45 
[05/25 21:11:15    334s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:35 mem=1834.2M
[05/25 21:11:15    334s] ### Creating LA Mngr. totSessionCpu=0:05:35 mem=1834.2M
[05/25 21:11:15    334s] ### Creating LA Mngr, finished. totSessionCpu=0:05:35 mem=1834.2M
[05/25 21:11:15    334s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.87
[05/25 21:11:15    334s] +----------+---------+--------+--------+------------+--------+
[05/25 21:11:15    334s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 21:11:15    334s] +----------+---------+--------+--------+------------+--------+
[05/25 21:11:15    334s] |    60.87%|        -|   0.000|   0.000|   0:00:00.0| 1834.2M|
[05/25 21:11:16    335s] |    60.84%|       15|   0.000|   0.000|   0:00:01.0| 1834.2M|
[05/25 21:11:16    335s] |    60.83%|       18|   0.000|   0.000|   0:00:00.0| 1834.2M|
[05/25 21:11:16    335s] |    60.83%|        2|   0.000|   0.000|   0:00:00.0| 1834.2M|
[05/25 21:11:16    335s] |    60.83%|        0|   0.000|   0.000|   0:00:00.0| 1834.2M|
[05/25 21:11:16    335s] +----------+---------+--------+--------+------------+--------+
[05/25 21:11:16    335s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.83
[05/25 21:11:16    335s] 
[05/25 21:11:16    335s] ** Summary: Restruct = 0 Buffer Deletion = 14 Declone = 2 Resize = 20 **
[05/25 21:11:16    335s] --------------------------------------------------------------
[05/25 21:11:16    335s] |                                   | Total     | Sequential |
[05/25 21:11:16    335s] --------------------------------------------------------------
[05/25 21:11:16    335s] | Num insts resized                 |      18  |       0    |
[05/25 21:11:16    335s] | Num insts undone                  |       0  |       0    |
[05/25 21:11:16    335s] | Num insts Downsized               |      18  |       0    |
[05/25 21:11:16    335s] | Num insts Samesized               |       0  |       0    |
[05/25 21:11:16    335s] | Num insts Upsized                 |       0  |       0    |
[05/25 21:11:16    335s] | Num multiple commits+uncommits    |       2  |       -    |
[05/25 21:11:16    335s] --------------------------------------------------------------
[05/25 21:11:16    335s] **** Begin NDR-Layer Usage Statistics ****
[05/25 21:11:16    335s] Layer 4 has 18 constrained nets 
[05/25 21:11:16    335s] Layer 7 has 1 constrained nets 
[05/25 21:11:16    335s] **** End NDR-Layer Usage Statistics ****
[05/25 21:11:16    335s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[05/25 21:11:16    335s] *** Starting refinePlace (0:05:36 mem=1834.2M) ***
[05/25 21:11:16    335s] Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
[05/25 21:11:16    335s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:11:16    335s] Starting refinePlace ...
[05/25 21:11:16    336s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:11:16    336s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1834.2MB) @(0:05:36 - 0:05:36).
[05/25 21:11:16    336s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:11:16    336s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1834.2MB
[05/25 21:11:16    336s] Statistics of distance of Instance movement in refine placement:
[05/25 21:11:16    336s]   maximum (X+Y) =         0.00 um
[05/25 21:11:16    336s]   mean    (X+Y) =         0.00 um
[05/25 21:11:16    336s] Summary Report:
[05/25 21:11:16    336s] Instances move: 0 (out of 21747 movable)
[05/25 21:11:16    336s] Instances flipped: 0
[05/25 21:11:16    336s] Mean displacement: 0.00 um
[05/25 21:11:16    336s] Max displacement: 0.00 um 
[05/25 21:11:16    336s] Total instances moved : 0
[05/25 21:11:16    336s] Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
[05/25 21:11:16    336s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1834.2MB
[05/25 21:11:16    336s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1834.2MB) @(0:05:36 - 0:05:36).
[05/25 21:11:16    336s] *** Finished refinePlace (0:05:36 mem=1834.2M) ***
[05/25 21:11:17    336s] *** maximum move = 0.00 um ***
[05/25 21:11:17    336s] *** Finished re-routing un-routed nets (1834.2M) ***
[05/25 21:11:17    336s] 
[05/25 21:11:17    336s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1834.2M) ***
[05/25 21:11:17    336s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1685.41M, totSessionCpu=0:05:36).
[05/25 21:11:17    336s] ### Creating LA Mngr. totSessionCpu=0:05:36 mem=1685.4M
[05/25 21:11:17    336s] ### Creating LA Mngr, finished. totSessionCpu=0:05:36 mem=1685.4M
[05/25 21:11:17    336s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 21:11:17    336s] [PSP] Started earlyGlobalRoute kernel
[05/25 21:11:17    336s] [PSP] Initial Peak syMemory usage = 1685.4 MB
[05/25 21:11:17    336s] (I)       Reading DB...
[05/25 21:11:17    336s] (I)       congestionReportName   : 
[05/25 21:11:17    336s] (I)       layerRangeFor2DCongestion : 
[05/25 21:11:17    336s] (I)       buildTerm2TermWires    : 1
[05/25 21:11:17    336s] (I)       doTrackAssignment      : 1
[05/25 21:11:17    336s] (I)       dumpBookshelfFiles     : 0
[05/25 21:11:17    336s] (I)       numThreads             : 1
[05/25 21:11:17    336s] (I)       bufferingAwareRouting  : false
[05/25 21:11:17    336s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 21:11:17    336s] (I)       honorPin               : false
[05/25 21:11:17    336s] (I)       honorPinGuide          : true
[05/25 21:11:17    336s] (I)       honorPartition         : false
[05/25 21:11:17    336s] (I)       allowPartitionCrossover: false
[05/25 21:11:17    336s] (I)       honorSingleEntry       : true
[05/25 21:11:17    336s] (I)       honorSingleEntryStrong : true
[05/25 21:11:17    336s] (I)       handleViaSpacingRule   : false
[05/25 21:11:17    336s] (I)       handleEolSpacingRule   : false
[05/25 21:11:17    336s] (I)       PDConstraint           : none
[05/25 21:11:17    336s] (I)       expBetterNDRHandling   : false
[05/25 21:11:17    336s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 21:11:17    336s] (I)       routingEffortLevel     : 3
[05/25 21:11:17    336s] (I)       effortLevel            : standard
[05/25 21:11:17    336s] [NR-eGR] minRouteLayer          : 2
[05/25 21:11:17    336s] [NR-eGR] maxRouteLayer          : 127
[05/25 21:11:17    336s] (I)       relaxedTopLayerCeiling : 127
[05/25 21:11:17    336s] (I)       relaxedBottomLayerFloor: 2
[05/25 21:11:17    336s] (I)       numRowsPerGCell        : 1
[05/25 21:11:17    336s] (I)       speedUpLargeDesign     : 0
[05/25 21:11:17    336s] (I)       multiThreadingTA       : 1
[05/25 21:11:17    336s] (I)       blkAwareLayerSwitching : 1
[05/25 21:11:17    336s] (I)       optimizationMode       : false
[05/25 21:11:17    336s] (I)       routeSecondPG          : false
[05/25 21:11:17    336s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 21:11:17    336s] (I)       detourLimitForLayerRelax: 0.00
[05/25 21:11:17    336s] (I)       punchThroughDistance   : 500.00
[05/25 21:11:17    336s] (I)       scenicBound            : 1.15
[05/25 21:11:17    336s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 21:11:17    336s] (I)       source-to-sink ratio   : 0.00
[05/25 21:11:17    336s] (I)       targetCongestionRatioH : 1.00
[05/25 21:11:17    336s] (I)       targetCongestionRatioV : 1.00
[05/25 21:11:17    336s] (I)       layerCongestionRatio   : 0.70
[05/25 21:11:17    336s] (I)       m1CongestionRatio      : 0.10
[05/25 21:11:17    336s] (I)       m2m3CongestionRatio    : 0.70
[05/25 21:11:17    336s] (I)       localRouteEffort       : 1.00
[05/25 21:11:17    336s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 21:11:17    336s] (I)       supplyScaleFactorH     : 1.00
[05/25 21:11:17    336s] (I)       supplyScaleFactorV     : 1.00
[05/25 21:11:17    336s] (I)       highlight3DOverflowFactor: 0.00
[05/25 21:11:17    336s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 21:11:17    336s] (I)       routeVias              : 
[05/25 21:11:17    336s] (I)       readTROption           : true
[05/25 21:11:17    336s] (I)       extraSpacingFactor     : 1.00
[05/25 21:11:17    336s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 21:11:17    336s] (I)       routeSelectedNetsOnly  : false
[05/25 21:11:17    336s] (I)       clkNetUseMaxDemand     : false
[05/25 21:11:17    336s] (I)       extraDemandForClocks   : 0
[05/25 21:11:17    336s] (I)       steinerRemoveLayers    : false
[05/25 21:11:17    336s] (I)       demoteLayerScenicScale : 1.00
[05/25 21:11:17    336s] (I)       nonpreferLayerCostScale : 1.00
[05/25 21:11:17    336s] (I)       spanningTreeRefinement : false
[05/25 21:11:17    336s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 21:11:17    336s] (I)       before initializing RouteDB syMemory usage = 1706.4 MB
[05/25 21:11:17    336s] (I)       starting read tracks
[05/25 21:11:17    336s] (I)       build grid graph
[05/25 21:11:17    336s] (I)       build grid graph start
[05/25 21:11:17    336s] [NR-eGR] Layer1 has no routable track
[05/25 21:11:17    336s] [NR-eGR] Layer2 has single uniform track structure
[05/25 21:11:17    336s] [NR-eGR] Layer3 has single uniform track structure
[05/25 21:11:17    336s] [NR-eGR] Layer4 has single uniform track structure
[05/25 21:11:17    336s] [NR-eGR] Layer5 has single uniform track structure
[05/25 21:11:17    336s] [NR-eGR] Layer6 has single uniform track structure
[05/25 21:11:17    336s] [NR-eGR] Layer7 has single uniform track structure
[05/25 21:11:17    336s] [NR-eGR] Layer8 has single uniform track structure
[05/25 21:11:17    336s] [NR-eGR] Layer9 has single uniform track structure
[05/25 21:11:17    336s] [NR-eGR] Layer10 has single uniform track structure
[05/25 21:11:17    336s] (I)       build grid graph end
[05/25 21:11:17    336s] (I)       numViaLayers=9
[05/25 21:11:17    336s] (I)       Reading via via1_8 for layer: 0 
[05/25 21:11:17    336s] (I)       Reading via via2_8 for layer: 1 
[05/25 21:11:17    336s] (I)       Reading via via3_2 for layer: 2 
[05/25 21:11:17    336s] (I)       Reading via via4_0 for layer: 3 
[05/25 21:11:17    336s] (I)       Reading via via5_0 for layer: 4 
[05/25 21:11:17    336s] (I)       Reading via via6_0 for layer: 5 
[05/25 21:11:17    336s] (I)       Reading via via7_0 for layer: 6 
[05/25 21:11:17    336s] (I)       Reading via via8_0 for layer: 7 
[05/25 21:11:17    336s] (I)       Reading via via9_0 for layer: 8 
[05/25 21:11:17    336s] (I)       end build via table
[05/25 21:11:17    336s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 21:11:17    336s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 21:11:17    336s] (I)       readDataFromPlaceDB
[05/25 21:11:17    336s] (I)       Read net information..
[05/25 21:11:17    336s] [NR-eGR] Read numTotalNets=26359  numIgnoredNets=0
[05/25 21:11:17    336s] (I)       Read testcase time = 0.004 seconds
[05/25 21:11:17    336s] 
[05/25 21:11:17    336s] (I)       Reading via via1_8 for layer: 0 
[05/25 21:11:17    336s] (I)       Reading via via2_8 for layer: 1 
[05/25 21:11:17    336s] (I)       Reading via via3_2 for layer: 2 
[05/25 21:11:17    336s] (I)       Reading via via4_0 for layer: 3 
[05/25 21:11:17    336s] (I)       Reading via via5_0 for layer: 4 
[05/25 21:11:17    336s] (I)       Reading via via6_0 for layer: 5 
[05/25 21:11:17    336s] (I)       Reading via via7_0 for layer: 6 
[05/25 21:11:17    336s] (I)       Reading via via8_0 for layer: 7 
[05/25 21:11:17    336s] (I)       Reading via via9_0 for layer: 8 
[05/25 21:11:17    336s] (I)       build grid graph start
[05/25 21:11:17    336s] (I)       build grid graph end
[05/25 21:11:17    336s] (I)       Model blockage into capacity
[05/25 21:11:17    336s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 21:11:17    336s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 21:11:17    336s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 21:11:17    336s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 21:11:17    336s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 21:11:17    336s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 21:11:17    336s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 21:11:17    336s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 21:11:17    336s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 21:11:17    336s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 21:11:17    336s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 21:11:17    336s] (I)       Modeling time = 0.010 seconds
[05/25 21:11:17    336s] 
[05/25 21:11:17    336s] (I)       Number of ignored nets = 0
[05/25 21:11:17    336s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 21:11:17    336s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 21:11:17    336s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 21:11:17    336s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 21:11:17    336s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 21:11:17    336s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 21:11:17    336s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 21:11:17    336s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 21:11:17    336s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 21:11:17    336s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 21:11:17    336s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1710.8 MB
[05/25 21:11:17    336s] (I)       Ndr track 0 does not exist
[05/25 21:11:17    336s] (I)       Layer1  viaCost=200.00
[05/25 21:11:17    336s] (I)       Layer2  viaCost=200.00
[05/25 21:11:17    336s] (I)       Layer3  viaCost=100.00
[05/25 21:11:17    336s] (I)       Layer4  viaCost=100.00
[05/25 21:11:17    336s] (I)       Layer5  viaCost=100.00
[05/25 21:11:17    336s] (I)       Layer6  viaCost=100.00
[05/25 21:11:17    336s] (I)       Layer7  viaCost=100.00
[05/25 21:11:17    336s] (I)       Layer8  viaCost=100.00
[05/25 21:11:17    336s] (I)       Layer9  viaCost=100.00
[05/25 21:11:17    336s] (I)       ---------------------Grid Graph Info--------------------
[05/25 21:11:17    336s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 21:11:17    336s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 21:11:17    336s] (I)       Site Width          :   380  (dbu)
[05/25 21:11:17    336s] (I)       Row Height          :  2800  (dbu)
[05/25 21:11:17    336s] (I)       GCell Width         :  2800  (dbu)
[05/25 21:11:17    336s] (I)       GCell Height        :  2800  (dbu)
[05/25 21:11:17    336s] (I)       grid                :   196   195    10
[05/25 21:11:17    336s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 21:11:17    336s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 21:11:17    336s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 21:11:17    336s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 21:11:17    336s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 21:11:17    336s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 21:11:17    336s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 21:11:17    336s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 21:11:17    336s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 21:11:17    336s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 21:11:17    336s] (I)       --------------------------------------------------------
[05/25 21:11:17    336s] 
[05/25 21:11:17    336s] [NR-eGR] ============ Routing rule table ============
[05/25 21:11:17    336s] [NR-eGR] Rule id 0. Nets 26359 
[05/25 21:11:17    336s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 21:11:17    336s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 21:11:17    336s] [NR-eGR] ========================================
[05/25 21:11:17    336s] [NR-eGR] 
[05/25 21:11:17    336s] (I)       After initializing earlyGlobalRoute syMemory usage = 1710.8 MB
[05/25 21:11:17    336s] (I)       Loading and dumping file time : 0.07 seconds
[05/25 21:11:17    336s] (I)       ============= Initialization =============
[05/25 21:11:17    336s] (I)       totalPins=91862  totalGlobalPin=90264 (98.26%)
[05/25 21:11:17    336s] (I)       total 2D Cap : 631481 = (282855 H, 348626 V)
[05/25 21:11:17    336s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [4, 10]
[05/25 21:11:17    336s] (I)       ============  Phase 1a Route ============
[05/25 21:11:17    336s] (I)       Phase 1a runs 0.00 seconds
[05/25 21:11:17    336s] (I)       Usage: 3145 = (1230 H, 1915 V) = (0.43% H, 0.55% V) = (1.722e+03um H, 2.681e+03um V)
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] (I)       ============  Phase 1b Route ============
[05/25 21:11:17    336s] (I)       Usage: 3145 = (1230 H, 1915 V) = (0.43% H, 0.55% V) = (1.722e+03um H, 2.681e+03um V)
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.403000e+03um
[05/25 21:11:17    336s] (I)       ============  Phase 1c Route ============
[05/25 21:11:17    336s] (I)       Usage: 3145 = (1230 H, 1915 V) = (0.43% H, 0.55% V) = (1.722e+03um H, 2.681e+03um V)
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] (I)       ============  Phase 1d Route ============
[05/25 21:11:17    336s] (I)       Usage: 3145 = (1230 H, 1915 V) = (0.43% H, 0.55% V) = (1.722e+03um H, 2.681e+03um V)
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] (I)       ============  Phase 1e Route ============
[05/25 21:11:17    336s] (I)       Phase 1e runs 0.00 seconds
[05/25 21:11:17    336s] (I)       Usage: 3145 = (1230 H, 1915 V) = (0.43% H, 0.55% V) = (1.722e+03um H, 2.681e+03um V)
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.403000e+03um
[05/25 21:11:17    336s] [NR-eGR] 
[05/25 21:11:17    336s] (I)       Phase 1l runs 0.00 seconds
[05/25 21:11:17    336s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 21:11:17    336s] [NR-eGR] Layer group 2: route 26340 net(s) in layer range [2, 10]
[05/25 21:11:17    336s] (I)       ============  Phase 1a Route ============
[05/25 21:11:17    336s] (I)       Phase 1a runs 0.04 seconds
[05/25 21:11:17    336s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 21:11:17    336s] (I)       Usage: 308546 = (153795 H, 154751 V) = (24.43% H, 27.00% V) = (2.153e+05um H, 2.167e+05um V)
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] (I)       ============  Phase 1b Route ============
[05/25 21:11:17    336s] (I)       Phase 1b runs 0.02 seconds
[05/25 21:11:17    336s] (I)       Usage: 308816 = (153983 H, 154833 V) = (24.46% H, 27.02% V) = (2.156e+05um H, 2.168e+05um V)
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] (I)       earlyGlobalRoute overflow of layer group 2: 0.05% H + 1.01% V. EstWL: 4.279394e+05um
[05/25 21:11:17    336s] (I)       ============  Phase 1c Route ============
[05/25 21:11:17    336s] (I)       Level2 Grid: 40 x 39
[05/25 21:11:17    336s] (I)       Phase 1c runs 0.01 seconds
[05/25 21:11:17    336s] (I)       Usage: 308816 = (153983 H, 154833 V) = (24.46% H, 27.02% V) = (2.156e+05um H, 2.168e+05um V)
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] (I)       ============  Phase 1d Route ============
[05/25 21:11:17    336s] (I)       Phase 1d runs 0.01 seconds
[05/25 21:11:17    336s] (I)       Usage: 308841 = (154000 H, 154841 V) = (24.46% H, 27.02% V) = (2.156e+05um H, 2.168e+05um V)
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] (I)       ============  Phase 1e Route ============
[05/25 21:11:17    336s] (I)       Phase 1e runs 0.00 seconds
[05/25 21:11:17    336s] (I)       Usage: 308841 = (154000 H, 154841 V) = (24.46% H, 27.02% V) = (2.156e+05um H, 2.168e+05um V)
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.05% H + 0.99% V. EstWL: 4.279744e+05um
[05/25 21:11:17    336s] [NR-eGR] 
[05/25 21:11:17    336s] (I)       Phase 1l runs 0.07 seconds
[05/25 21:11:17    336s] (I)       ============  Phase 1l Route ============
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 21:11:17    336s] (I)                      OverCon         OverCon         OverCon            
[05/25 21:11:17    336s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[05/25 21:11:17    336s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[05/25 21:11:17    336s] (I)       ------------------------------------------------------------------
[05/25 21:11:17    336s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:17    336s] (I)       Layer2    1673( 4.40%)     240( 0.63%)      13( 0.03%)   ( 5.07%) 
[05/25 21:11:17    336s] (I)       Layer3      48( 0.13%)       1( 0.00%)       0( 0.00%)   ( 0.13%) 
[05/25 21:11:17    336s] (I)       Layer4    2940(10.22%)      38( 0.13%)       0( 0.00%)   (10.35%) 
[05/25 21:11:17    336s] (I)       Layer5      48( 0.13%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[05/25 21:11:17    336s] (I)       Layer6      47( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[05/25 21:11:17    336s] (I)       Layer7      17( 0.04%)       2( 0.01%)       0( 0.00%)   ( 0.05%) 
[05/25 21:11:17    336s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:17    336s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:17    336s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:17    336s] (I)       ------------------------------------------------------------------
[05/25 21:11:17    336s] (I)       Total     4773( 1.49%)     281( 0.09%)      13( 0.00%)   ( 1.58%) 
[05/25 21:11:17    336s] (I)       
[05/25 21:11:17    336s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/25 21:11:17    336s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 21:11:17    336s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[05/25 21:11:17    336s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
[05/25 21:11:17    336s] (I)       ============= track Assignment ============
[05/25 21:11:17    336s] (I)       extract Global 3D Wires
[05/25 21:11:17    336s] (I)       Extract Global WL : time=0.01
[05/25 21:11:17    336s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 21:11:17    336s] (I)       Initialization real time=0.00 seconds
[05/25 21:11:17    336s] (I)       Kernel real time=0.19 seconds
[05/25 21:11:17    336s] (I)       End Greedy Track Assignment
[05/25 21:11:17    336s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91217
[05/25 21:11:17    336s] [NR-eGR] Layer2(metal2)(V) length: 1.247531e+05um, number of vias: 134333
[05/25 21:11:17    336s] [NR-eGR] Layer3(metal3)(H) length: 1.683667e+05um, number of vias: 35381
[05/25 21:11:17    336s] [NR-eGR] Layer4(metal4)(V) length: 2.657990e+04um, number of vias: 18595
[05/25 21:11:17    336s] [NR-eGR] Layer5(metal5)(H) length: 5.228478e+04um, number of vias: 18003
[05/25 21:11:17    336s] [NR-eGR] Layer6(metal6)(V) length: 7.245817e+04um, number of vias: 1764
[05/25 21:11:17    336s] [NR-eGR] Layer7(metal7)(H) length: 9.379194e+03um, number of vias: 717
[05/25 21:11:17    336s] [NR-eGR] Layer8(metal8)(V) length: 1.139209e+04um, number of vias: 8
[05/25 21:11:17    336s] [NR-eGR] Layer9(metal9)(H) length: 3.360000e+00um, number of vias: 0
[05/25 21:11:17    336s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 21:11:17    336s] [NR-eGR] Total length: 4.652173e+05um, number of vias: 300018
[05/25 21:11:17    337s] [NR-eGR] End Peak syMemory usage = 1696.4 MB
[05/25 21:11:17    337s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.72 seconds
[05/25 21:11:17    337s] Extraction called for design 'key_generation' of instances=21747 and nets=27047 using extraction engine 'preRoute' .
[05/25 21:11:17    337s] PreRoute RC Extraction called for design key_generation.
[05/25 21:11:17    337s] RC Extraction called in multi-corner(1) mode.
[05/25 21:11:17    337s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 21:11:17    337s] Type 'man IMPEXT-6197' for more detail.
[05/25 21:11:17    337s] RCMode: PreRoute
[05/25 21:11:17    337s]       RC Corner Indexes            0   
[05/25 21:11:17    337s] Capacitance Scaling Factor   : 1.00000 
[05/25 21:11:17    337s] Resistance Scaling Factor    : 1.00000 
[05/25 21:11:17    337s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 21:11:17    337s] Clock Res. Scaling Factor    : 1.00000 
[05/25 21:11:17    337s] Shrink Factor                : 1.00000
[05/25 21:11:17    337s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 21:11:17    337s] Updating RC grid for preRoute extraction ...
[05/25 21:11:17    337s] Initializing multi-corner resistance tables ...
[05/25 21:11:18    337s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1696.375M)
[05/25 21:11:18    337s] Compute RC Scale Done ...
[05/25 21:11:18    337s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 21:11:18    337s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 21:11:18    337s] 
[05/25 21:11:18    337s] ** np local hotspot detection info verbose **
[05/25 21:11:18    337s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 21:11:18    337s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 21:11:18    337s] 
[05/25 21:11:18    337s] #################################################################################
[05/25 21:11:18    337s] # Design Stage: PreRoute
[05/25 21:11:18    337s] # Design Name: key_generation
[05/25 21:11:18    337s] # Design Mode: 45nm
[05/25 21:11:18    337s] # Analysis Mode: MMMC Non-OCV 
[05/25 21:11:18    337s] # Parasitics Mode: No SPEF/RCDB
[05/25 21:11:18    337s] # Signoff Settings: SI Off 
[05/25 21:11:18    337s] #################################################################################
[05/25 21:11:19    338s] AAE_INFO: 1 threads acquired from CTE.
[05/25 21:11:19    338s] Calculate delays in Single mode...
[05/25 21:11:19    338s] Topological Sorting (REAL = 0:00:00.0, MEM = 1751.6M, InitMEM = 1751.6M)
[05/25 21:11:19    338s] End AAE Lib Interpolated Model. (MEM=1768.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 21:11:22    341s] Total number of fetched objects 27044
[05/25 21:11:22    341s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 21:11:22    341s] End delay calculation. (MEM=1768.07 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 21:11:22    341s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1768.1M) ***
[05/25 21:11:22    341s] Begin: GigaOpt postEco DRV Optimization
[05/25 21:11:22    341s] Info: 1 clock net  excluded from IPO operation.
[05/25 21:11:22    341s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 21:11:22    341s] ### Creating PhyDesignMc. totSessionCpu=0:05:42 mem=1768.1M
[05/25 21:11:22    341s] #spOpts: N=45 
[05/25 21:11:22    341s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 21:11:22    341s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 21:11:22    341s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:42 mem=1768.1M
[05/25 21:11:22    341s] ### Creating LA Mngr. totSessionCpu=0:05:42 mem=1768.1M
[05/25 21:11:22    341s] ### Creating LA Mngr, finished. totSessionCpu=0:05:42 mem=1768.1M
[05/25 21:11:22    342s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 21:11:22    342s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[05/25 21:11:22    342s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 21:11:22    342s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[05/25 21:11:22    342s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 21:11:23    342s] Info: violation cost 2.160374 (cap = 2.160374, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 21:11:23    342s] |     0   |     0   |     0.00   |    77   |     77  |    -0.01   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  60.83  |            |           |
[05/25 21:11:26    345s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 21:11:26    345s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.00 |          5|          0|         72|  61.35  |   0:00:03.0|    1882.5M|
[05/25 21:11:26    345s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 21:11:26    345s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  61.35  |   0:00:00.0|    1882.5M|
[05/25 21:11:26    345s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 21:11:26    345s] **** Begin NDR-Layer Usage Statistics ****
[05/25 21:11:26    345s] Layer 4 has 17 constrained nets 
[05/25 21:11:26    345s] Layer 7 has 1 constrained nets 
[05/25 21:11:26    345s] **** End NDR-Layer Usage Statistics ****
[05/25 21:11:26    345s] 
[05/25 21:11:26    345s] *** Finish DRV Fixing (cpu=0:00:03.7 real=0:00:04.0 mem=1882.5M) ***
[05/25 21:11:26    345s] 
[05/25 21:11:26    345s] *** Starting refinePlace (0:05:46 mem=1914.5M) ***
[05/25 21:11:26    345s] Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
[05/25 21:11:26    345s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:11:26    345s] Starting refinePlace ...
[05/25 21:11:26    345s] Move report: legalization moves 281 insts, mean move: 1.54 um, max move: 8.78 um
[05/25 21:11:26    345s] 	Max move on inst (mul_83_27_g86378): (98.99, 166.88) --> (99.37, 158.48)
[05/25 21:11:26    345s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1914.5MB) @(0:05:46 - 0:05:46).
[05/25 21:11:26    345s] Move report: Detail placement moves 281 insts, mean move: 1.54 um, max move: 8.78 um
[05/25 21:11:26    345s] 	Max move on inst (mul_83_27_g86378): (98.99, 166.88) --> (99.37, 158.48)
[05/25 21:11:26    345s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1914.5MB
[05/25 21:11:26    345s] Statistics of distance of Instance movement in refine placement:
[05/25 21:11:26    345s]   maximum (X+Y) =         8.78 um
[05/25 21:11:26    345s]   inst (mul_83_27_g86378) with max move: (98.99, 166.88) -> (99.37, 158.48)
[05/25 21:11:26    345s]   mean    (X+Y) =         1.54 um
[05/25 21:11:26    345s] Summary Report:
[05/25 21:11:26    345s] Instances move: 281 (out of 21752 movable)
[05/25 21:11:26    345s] Instances flipped: 0
[05/25 21:11:26    345s] Mean displacement: 1.54 um
[05/25 21:11:26    345s] Max displacement: 8.78 um (Instance: mul_83_27_g86378) (98.99, 166.88) -> (99.37, 158.48)
[05/25 21:11:26    345s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
[05/25 21:11:26    345s] Total instances moved : 281
[05/25 21:11:26    345s] Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
[05/25 21:11:26    345s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1914.5MB
[05/25 21:11:26    345s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1914.5MB) @(0:05:46 - 0:05:46).
[05/25 21:11:26    345s] *** Finished refinePlace (0:05:46 mem=1914.5M) ***
[05/25 21:11:26    345s] *** maximum move = 8.78 um ***
[05/25 21:11:26    345s] *** Finished re-routing un-routed nets (1914.5M) ***
[05/25 21:11:26    345s] 
[05/25 21:11:26    345s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1914.5M) ***
[05/25 21:11:26    345s] End: GigaOpt postEco DRV Optimization
[05/25 21:11:26    345s] GigaOpt: WNS changes after routing: 0.004 -> -0.004 (bump = 0.008)
[05/25 21:11:26    345s] Begin: GigaOpt postEco optimization
[05/25 21:11:26    345s] Info: 1 clock net  excluded from IPO operation.
[05/25 21:11:26    345s] PhyDesignGrid: maxLocalDensity 1.00
[05/25 21:11:26    345s] ### Creating PhyDesignMc. totSessionCpu=0:05:46 mem=1863.5M
[05/25 21:11:26    345s] #spOpts: N=45 
[05/25 21:11:26    346s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:46 mem=1863.5M
[05/25 21:11:26    346s] ### Creating LA Mngr. totSessionCpu=0:05:46 mem=1863.5M
[05/25 21:11:26    346s] ### Creating LA Mngr, finished. totSessionCpu=0:05:46 mem=1863.5M
[05/25 21:11:27    346s] *info: 1 clock net excluded
[05/25 21:11:27    346s] *info: 2 special nets excluded.
[05/25 21:11:27    346s] *info: 1 no-driver net excluded.
[05/25 21:11:27    346s] ** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.004 Density 61.35
[05/25 21:11:27    346s] Optimizer WNS Pass 0
[05/25 21:11:27    346s] Active Path Group: reg2reg  
[05/25 21:11:27    346s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:11:27    346s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 21:11:27    346s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:11:27    346s] |  -0.004|   -0.004|  -0.004|   -0.004|    61.35%|   0:00:00.0| 1897.8M|        an|  reg2reg| ModInv_u_reg[127]/D     |
[05/25 21:11:27    347s] |   0.000|    0.002|   0.000|    0.000|    61.35%|   0:00:00.0| 1897.8M|        an|       NA| NA                      |
[05/25 21:11:27    347s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 21:11:27    347s] 
[05/25 21:11:27    347s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1897.8M) ***
[05/25 21:11:27    347s] 
[05/25 21:11:27    347s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1897.8M) ***
[05/25 21:11:27    347s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.35
[05/25 21:11:28    347s] *** Starting refinePlace (0:05:47 mem=1897.8M) ***
[05/25 21:11:28    347s] Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
[05/25 21:11:28    347s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:11:28    347s] Starting refinePlace ...
[05/25 21:11:28    347s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:11:28    347s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1897.8MB) @(0:05:47 - 0:05:47).
[05/25 21:11:28    347s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 21:11:28    347s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1897.8MB
[05/25 21:11:28    347s] Statistics of distance of Instance movement in refine placement:
[05/25 21:11:28    347s]   maximum (X+Y) =         0.00 um
[05/25 21:11:28    347s]   mean    (X+Y) =         0.00 um
[05/25 21:11:28    347s] Summary Report:
[05/25 21:11:28    347s] Instances move: 0 (out of 21752 movable)
[05/25 21:11:28    347s] Instances flipped: 0
[05/25 21:11:28    347s] Mean displacement: 0.00 um
[05/25 21:11:28    347s] Max displacement: 0.00 um 
[05/25 21:11:28    347s] Total instances moved : 0
[05/25 21:11:28    347s] Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
[05/25 21:11:28    347s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1897.8MB
[05/25 21:11:28    347s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1897.8MB) @(0:05:47 - 0:05:47).
[05/25 21:11:28    347s] *** Finished refinePlace (0:05:47 mem=1897.8M) ***
[05/25 21:11:28    347s] *** maximum move = 0.00 um ***
[05/25 21:11:28    347s] *** Finished re-routing un-routed nets (1897.8M) ***
[05/25 21:11:28    347s] 
[05/25 21:11:28    347s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1897.8M) ***
[05/25 21:11:28    347s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.35
[05/25 21:11:28    347s] **** Begin NDR-Layer Usage Statistics ****
[05/25 21:11:28    347s] Layer 4 has 17 constrained nets 
[05/25 21:11:28    347s] Layer 7 has 1 constrained nets 
[05/25 21:11:28    347s] **** End NDR-Layer Usage Statistics ****
[05/25 21:11:28    347s] 
[05/25 21:11:28    347s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1897.8M) ***
[05/25 21:11:28    347s] 
[05/25 21:11:28    347s] End: GigaOpt postEco optimization
[05/25 21:11:28    347s] **INFO: Flow update: Design timing is met.
[05/25 21:11:28    347s] **INFO: Flow update: Design timing is met.
[05/25 21:11:28    347s] *** Steiner Routed Nets: 0.015%; Threshold: 100; Threshold for Hold: 100
[05/25 21:11:28    347s] Start to check current routing status for nets...
[05/25 21:11:28    347s] Using hname+ instead name for net compare
[05/25 21:11:28    347s] All nets are already routed correctly.
[05/25 21:11:28    347s] End to check current routing status for nets (mem=1863.5M)
[05/25 21:11:28    347s] doiPBLastSyncSlave
[05/25 21:11:28    347s] Extraction called for design 'key_generation' of instances=21752 and nets=27052 using extraction engine 'preRoute' .
[05/25 21:11:28    347s] PreRoute RC Extraction called for design key_generation.
[05/25 21:11:28    347s] RC Extraction called in multi-corner(1) mode.
[05/25 21:11:28    347s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 21:11:28    347s] Type 'man IMPEXT-6197' for more detail.
[05/25 21:11:28    347s] RCMode: PreRoute
[05/25 21:11:28    347s]       RC Corner Indexes            0   
[05/25 21:11:28    347s] Capacitance Scaling Factor   : 1.00000 
[05/25 21:11:28    347s] Resistance Scaling Factor    : 1.00000 
[05/25 21:11:28    347s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 21:11:28    347s] Clock Res. Scaling Factor    : 1.00000 
[05/25 21:11:28    347s] Shrink Factor                : 1.00000
[05/25 21:11:28    347s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 21:11:28    347s] Initializing multi-corner resistance tables ...
[05/25 21:11:28    347s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1849.000M)
[05/25 21:11:28    347s] Skewing Data Summary (End_of_FINAL)
[05/25 21:11:29    348s] --------------------------------------------------
[05/25 21:11:29    348s]  Total skewed count:0
[05/25 21:11:29    348s] --------------------------------------------------
[05/25 21:11:29    348s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 21:11:29    348s] [PSP] Started earlyGlobalRoute kernel
[05/25 21:11:29    348s] [PSP] Initial Peak syMemory usage = 1849.0 MB
[05/25 21:11:29    348s] (I)       Reading DB...
[05/25 21:11:29    348s] (I)       congestionReportName   : 
[05/25 21:11:29    348s] (I)       layerRangeFor2DCongestion : 
[05/25 21:11:29    348s] (I)       buildTerm2TermWires    : 0
[05/25 21:11:29    348s] (I)       doTrackAssignment      : 1
[05/25 21:11:29    348s] (I)       dumpBookshelfFiles     : 0
[05/25 21:11:29    348s] (I)       numThreads             : 1
[05/25 21:11:29    348s] (I)       bufferingAwareRouting  : false
[05/25 21:11:29    348s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 21:11:29    348s] (I)       honorPin               : false
[05/25 21:11:29    348s] (I)       honorPinGuide          : true
[05/25 21:11:29    348s] (I)       honorPartition         : false
[05/25 21:11:29    348s] (I)       allowPartitionCrossover: false
[05/25 21:11:29    348s] (I)       honorSingleEntry       : true
[05/25 21:11:29    348s] (I)       honorSingleEntryStrong : true
[05/25 21:11:29    348s] (I)       handleViaSpacingRule   : false
[05/25 21:11:29    348s] (I)       handleEolSpacingRule   : false
[05/25 21:11:29    348s] (I)       PDConstraint           : none
[05/25 21:11:29    348s] (I)       expBetterNDRHandling   : false
[05/25 21:11:29    348s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 21:11:29    348s] (I)       routingEffortLevel     : 3
[05/25 21:11:29    348s] (I)       effortLevel            : standard
[05/25 21:11:29    348s] [NR-eGR] minRouteLayer          : 2
[05/25 21:11:29    348s] [NR-eGR] maxRouteLayer          : 127
[05/25 21:11:29    348s] (I)       relaxedTopLayerCeiling : 127
[05/25 21:11:29    348s] (I)       relaxedBottomLayerFloor: 2
[05/25 21:11:29    348s] (I)       numRowsPerGCell        : 1
[05/25 21:11:29    348s] (I)       speedUpLargeDesign     : 0
[05/25 21:11:29    348s] (I)       multiThreadingTA       : 1
[05/25 21:11:29    348s] (I)       blkAwareLayerSwitching : 1
[05/25 21:11:29    348s] (I)       optimizationMode       : false
[05/25 21:11:29    348s] (I)       routeSecondPG          : false
[05/25 21:11:29    348s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 21:11:29    348s] (I)       detourLimitForLayerRelax: 0.00
[05/25 21:11:29    348s] (I)       punchThroughDistance   : 500.00
[05/25 21:11:29    348s] (I)       scenicBound            : 1.15
[05/25 21:11:29    348s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 21:11:29    348s] (I)       source-to-sink ratio   : 0.00
[05/25 21:11:29    348s] (I)       targetCongestionRatioH : 1.00
[05/25 21:11:29    348s] (I)       targetCongestionRatioV : 1.00
[05/25 21:11:29    348s] (I)       layerCongestionRatio   : 0.70
[05/25 21:11:29    348s] (I)       m1CongestionRatio      : 0.10
[05/25 21:11:29    348s] (I)       m2m3CongestionRatio    : 0.70
[05/25 21:11:29    348s] (I)       localRouteEffort       : 1.00
[05/25 21:11:29    348s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 21:11:29    348s] (I)       supplyScaleFactorH     : 1.00
[05/25 21:11:29    348s] (I)       supplyScaleFactorV     : 1.00
[05/25 21:11:29    348s] (I)       highlight3DOverflowFactor: 0.00
[05/25 21:11:29    348s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 21:11:29    348s] (I)       routeVias              : 
[05/25 21:11:29    348s] (I)       readTROption           : true
[05/25 21:11:29    348s] (I)       extraSpacingFactor     : 1.00
[05/25 21:11:29    348s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 21:11:29    348s] (I)       routeSelectedNetsOnly  : false
[05/25 21:11:29    348s] (I)       clkNetUseMaxDemand     : false
[05/25 21:11:29    348s] (I)       extraDemandForClocks   : 0
[05/25 21:11:29    348s] (I)       steinerRemoveLayers    : false
[05/25 21:11:29    348s] (I)       demoteLayerScenicScale : 1.00
[05/25 21:11:29    348s] (I)       nonpreferLayerCostScale : 1.00
[05/25 21:11:29    348s] (I)       spanningTreeRefinement : false
[05/25 21:11:29    348s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 21:11:29    348s] (I)       before initializing RouteDB syMemory usage = 1849.0 MB
[05/25 21:11:29    348s] (I)       starting read tracks
[05/25 21:11:29    348s] (I)       build grid graph
[05/25 21:11:29    348s] (I)       build grid graph start
[05/25 21:11:29    348s] [NR-eGR] Layer1 has no routable track
[05/25 21:11:29    348s] [NR-eGR] Layer2 has single uniform track structure
[05/25 21:11:29    348s] [NR-eGR] Layer3 has single uniform track structure
[05/25 21:11:29    348s] [NR-eGR] Layer4 has single uniform track structure
[05/25 21:11:29    348s] [NR-eGR] Layer5 has single uniform track structure
[05/25 21:11:29    348s] [NR-eGR] Layer6 has single uniform track structure
[05/25 21:11:29    348s] [NR-eGR] Layer7 has single uniform track structure
[05/25 21:11:29    348s] [NR-eGR] Layer8 has single uniform track structure
[05/25 21:11:29    348s] [NR-eGR] Layer9 has single uniform track structure
[05/25 21:11:29    348s] [NR-eGR] Layer10 has single uniform track structure
[05/25 21:11:29    348s] (I)       build grid graph end
[05/25 21:11:29    348s] (I)       numViaLayers=9
[05/25 21:11:29    348s] (I)       Reading via via1_8 for layer: 0 
[05/25 21:11:29    348s] (I)       Reading via via2_8 for layer: 1 
[05/25 21:11:29    348s] (I)       Reading via via3_2 for layer: 2 
[05/25 21:11:29    348s] (I)       Reading via via4_0 for layer: 3 
[05/25 21:11:29    348s] (I)       Reading via via5_0 for layer: 4 
[05/25 21:11:29    348s] (I)       Reading via via6_0 for layer: 5 
[05/25 21:11:29    348s] (I)       Reading via via7_0 for layer: 6 
[05/25 21:11:29    348s] (I)       Reading via via8_0 for layer: 7 
[05/25 21:11:29    348s] (I)       Reading via via9_0 for layer: 8 
[05/25 21:11:29    348s] (I)       end build via table
[05/25 21:11:29    348s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 21:11:29    348s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 21:11:29    348s] (I)       readDataFromPlaceDB
[05/25 21:11:29    348s] (I)       Read net information..
[05/25 21:11:29    348s] [NR-eGR] Read numTotalNets=26364  numIgnoredNets=0
[05/25 21:11:29    348s] (I)       Read testcase time = 0.003 seconds
[05/25 21:11:29    348s] 
[05/25 21:11:29    348s] (I)       Reading via via1_8 for layer: 0 
[05/25 21:11:29    348s] (I)       Reading via via2_8 for layer: 1 
[05/25 21:11:29    348s] (I)       Reading via via3_2 for layer: 2 
[05/25 21:11:29    348s] (I)       Reading via via4_0 for layer: 3 
[05/25 21:11:29    348s] (I)       Reading via via5_0 for layer: 4 
[05/25 21:11:29    348s] (I)       Reading via via6_0 for layer: 5 
[05/25 21:11:29    348s] (I)       Reading via via7_0 for layer: 6 
[05/25 21:11:29    348s] (I)       Reading via via8_0 for layer: 7 
[05/25 21:11:29    348s] (I)       Reading via via9_0 for layer: 8 
[05/25 21:11:29    348s] (I)       build grid graph start
[05/25 21:11:29    348s] (I)       build grid graph end
[05/25 21:11:29    348s] (I)       Model blockage into capacity
[05/25 21:11:29    348s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 21:11:29    348s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 21:11:29    348s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 21:11:29    348s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 21:11:29    348s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 21:11:29    348s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 21:11:29    348s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 21:11:29    348s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 21:11:29    348s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 21:11:29    348s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 21:11:29    348s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 21:11:29    348s] (I)       Modeling time = 0.010 seconds
[05/25 21:11:29    348s] 
[05/25 21:11:29    348s] (I)       Number of ignored nets = 0
[05/25 21:11:29    348s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 21:11:29    348s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 21:11:29    348s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 21:11:29    348s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 21:11:29    348s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 21:11:29    348s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 21:11:29    348s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 21:11:29    348s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 21:11:29    348s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 21:11:29    348s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 21:11:29    348s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1849.0 MB
[05/25 21:11:29    348s] (I)       Ndr track 0 does not exist
[05/25 21:11:29    348s] (I)       Layer1  viaCost=200.00
[05/25 21:11:29    348s] (I)       Layer2  viaCost=200.00
[05/25 21:11:29    348s] (I)       Layer3  viaCost=100.00
[05/25 21:11:29    348s] (I)       Layer4  viaCost=100.00
[05/25 21:11:29    348s] (I)       Layer5  viaCost=100.00
[05/25 21:11:29    348s] (I)       Layer6  viaCost=100.00
[05/25 21:11:29    348s] (I)       Layer7  viaCost=100.00
[05/25 21:11:29    348s] (I)       Layer8  viaCost=100.00
[05/25 21:11:29    348s] (I)       Layer9  viaCost=100.00
[05/25 21:11:29    348s] (I)       ---------------------Grid Graph Info--------------------
[05/25 21:11:29    348s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 21:11:29    348s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 21:11:29    348s] (I)       Site Width          :   380  (dbu)
[05/25 21:11:29    348s] (I)       Row Height          :  2800  (dbu)
[05/25 21:11:29    348s] (I)       GCell Width         :  2800  (dbu)
[05/25 21:11:29    348s] (I)       GCell Height        :  2800  (dbu)
[05/25 21:11:29    348s] (I)       grid                :   196   195    10
[05/25 21:11:29    348s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 21:11:29    348s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 21:11:29    348s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 21:11:29    348s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 21:11:29    348s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 21:11:29    348s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 21:11:29    348s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 21:11:29    348s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 21:11:29    348s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 21:11:29    348s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 21:11:29    348s] (I)       --------------------------------------------------------
[05/25 21:11:29    348s] 
[05/25 21:11:29    348s] [NR-eGR] ============ Routing rule table ============
[05/25 21:11:29    348s] [NR-eGR] Rule id 0. Nets 26364 
[05/25 21:11:29    348s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 21:11:29    348s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 21:11:29    348s] [NR-eGR] ========================================
[05/25 21:11:29    348s] [NR-eGR] 
[05/25 21:11:29    348s] (I)       After initializing earlyGlobalRoute syMemory usage = 1849.0 MB
[05/25 21:11:29    348s] (I)       Loading and dumping file time : 0.08 seconds
[05/25 21:11:29    348s] (I)       ============= Initialization =============
[05/25 21:11:29    348s] (I)       totalPins=91872  totalGlobalPin=90239 (98.22%)
[05/25 21:11:29    348s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 21:11:29    348s] [NR-eGR] Layer group 1: route 26364 net(s) in layer range [2, 10]
[05/25 21:11:29    348s] (I)       ============  Phase 1a Route ============
[05/25 21:11:29    348s] (I)       Phase 1a runs 0.04 seconds
[05/25 21:11:29    348s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 21:11:29    348s] (I)       Usage: 308802 = (153981 H, 154821 V) = (24.46% H, 27.02% V) = (2.156e+05um H, 2.167e+05um V)
[05/25 21:11:29    348s] (I)       
[05/25 21:11:29    348s] (I)       ============  Phase 1b Route ============
[05/25 21:11:29    348s] (I)       Phase 1b runs 0.02 seconds
[05/25 21:11:29    348s] (I)       Usage: 309061 = (154170 H, 154891 V) = (24.49% H, 27.03% V) = (2.158e+05um H, 2.168e+05um V)
[05/25 21:11:29    348s] (I)       
[05/25 21:11:29    348s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.02% V. EstWL: 4.326854e+05um
[05/25 21:11:29    348s] (I)       ============  Phase 1c Route ============
[05/25 21:11:29    348s] (I)       Level2 Grid: 40 x 39
[05/25 21:11:29    348s] (I)       Phase 1c runs 0.01 seconds
[05/25 21:11:29    348s] (I)       Usage: 309061 = (154170 H, 154891 V) = (24.49% H, 27.03% V) = (2.158e+05um H, 2.168e+05um V)
[05/25 21:11:29    348s] (I)       
[05/25 21:11:29    348s] (I)       ============  Phase 1d Route ============
[05/25 21:11:29    348s] (I)       Phase 1d runs 0.01 seconds
[05/25 21:11:29    348s] (I)       Usage: 309082 = (154186 H, 154896 V) = (24.49% H, 27.03% V) = (2.159e+05um H, 2.169e+05um V)
[05/25 21:11:29    348s] (I)       
[05/25 21:11:29    348s] (I)       ============  Phase 1e Route ============
[05/25 21:11:29    348s] (I)       Phase 1e runs 0.00 seconds
[05/25 21:11:29    348s] (I)       Usage: 309082 = (154186 H, 154896 V) = (24.49% H, 27.03% V) = (2.159e+05um H, 2.169e+05um V)
[05/25 21:11:29    348s] (I)       
[05/25 21:11:29    348s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.99% V. EstWL: 4.327148e+05um
[05/25 21:11:29    348s] [NR-eGR] 
[05/25 21:11:29    348s] (I)       ============  Phase 1l Route ============
[05/25 21:11:29    348s] (I)       Phase 1l runs 0.07 seconds
[05/25 21:11:29    348s] (I)       
[05/25 21:11:29    348s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 21:11:29    348s] (I)                      OverCon         OverCon         OverCon         OverCon            
[05/25 21:11:29    348s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[05/25 21:11:29    348s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[05/25 21:11:29    348s] (I)       ---------------------------------------------------------------------------------
[05/25 21:11:29    348s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:29    348s] (I)       Layer2    1732( 4.55%)     241( 0.63%)      10( 0.03%)       1( 0.00%)   ( 5.22%) 
[05/25 21:11:29    348s] (I)       Layer3      64( 0.17%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[05/25 21:11:29    348s] (I)       Layer4    3012(10.47%)      46( 0.16%)       0( 0.00%)       0( 0.00%)   (10.63%) 
[05/25 21:11:29    348s] (I)       Layer5      38( 0.10%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[05/25 21:11:29    348s] (I)       Layer6      56( 0.15%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[05/25 21:11:29    348s] (I)       Layer7      14( 0.04%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[05/25 21:11:29    348s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:29    348s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:29    348s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 21:11:29    348s] (I)       ---------------------------------------------------------------------------------
[05/25 21:11:29    348s] (I)       Total     4916( 1.53%)     289( 0.09%)      10( 0.00%)       1( 0.00%)   ( 1.63%) 
[05/25 21:11:29    348s] (I)       
[05/25 21:11:29    348s] (I)       Total Global Routing Runtime: 0.20 seconds
[05/25 21:11:29    348s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 21:11:29    348s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[05/25 21:11:29    348s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[05/25 21:11:29    348s] [NR-eGR] End Peak syMemory usage = 1849.0 MB
[05/25 21:11:29    348s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
[05/25 21:11:29    348s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 21:11:29    348s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 21:11:29    348s] 
[05/25 21:11:29    348s] ** np local hotspot detection info verbose **
[05/25 21:11:29    348s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 21:11:29    348s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 21:11:29    348s] 
[05/25 21:11:29    348s] #################################################################################
[05/25 21:11:29    348s] # Design Stage: PreRoute
[05/25 21:11:29    348s] # Design Name: key_generation
[05/25 21:11:29    348s] # Design Mode: 45nm
[05/25 21:11:29    348s] # Analysis Mode: MMMC Non-OCV 
[05/25 21:11:29    348s] # Parasitics Mode: No SPEF/RCDB
[05/25 21:11:29    348s] # Signoff Settings: SI Off 
[05/25 21:11:29    348s] #################################################################################
[05/25 21:11:29    348s] AAE_INFO: 1 threads acquired from CTE.
[05/25 21:11:29    348s] Calculate delays in Single mode...
[05/25 21:11:29    348s] Topological Sorting (REAL = 0:00:00.0, MEM = 1847.0M, InitMEM = 1847.0M)
[05/25 21:11:29    348s] End AAE Lib Interpolated Model. (MEM=1863.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 21:11:32    351s] Total number of fetched objects 27049
[05/25 21:11:32    351s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 21:11:32    351s] End delay calculation. (MEM=1863.46 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 21:11:32    351s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1863.5M) ***
[05/25 21:11:32    351s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:05:52 mem=1863.5M)
[05/25 21:11:32    351s] Reported timing to dir ./timingReports
[05/25 21:11:32    352s] **optDesign ... cpu = 0:01:28, real = 0:01:29, mem = 1682.5M, totSessionCpu=0:05:52 **
[05/25 21:11:34    353s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.348%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:01:31, mem = 1682.5M, totSessionCpu=0:05:54 **
[05/25 21:11:34    353s] *** Finished optDesign ***
[05/25 21:11:34    353s] 
[05/25 21:11:34    353s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:31 real=  0:01:32)
[05/25 21:11:34    353s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[05/25 21:11:34    353s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:07.3 real=0:00:07.4)
[05/25 21:11:34    353s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:06.6 real=0:00:06.6)
[05/25 21:11:34    353s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:36.7 real=0:00:37.6)
[05/25 21:11:34    353s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[05/25 21:11:34    353s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:09.9 real=0:00:09.8)
[05/25 21:11:34    353s] Info: pop threads available for lower-level modules during optimization.
[05/25 21:11:34    353s] <CMD> setDrawView place
[05/25 21:11:34    353s] <CMD> saveDesign Top_place
[05/25 21:11:34    353s] #- Begin Save netlist data ... (date=05/25 21:11:34, mem=1682.5M)
[05/25 21:11:34    353s] Writing Binary DB to Top_place.dat/key_generation.v.bin ...
[05/25 21:11:34    354s] #- End Save netlist data ... (date=05/25 21:11:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.9M, current mem=2194.5M)
[05/25 21:11:34    354s] #- Begin Save AAE data ... (date=05/25 21:11:34, mem=2194.5M)
[05/25 21:11:34    354s] Saving AAE Data ...
[05/25 21:11:34    354s] #- End Save AAE data ... (date=05/25 21:11:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.9M, current mem=2194.5M)
[05/25 21:11:34    354s] #- Begin Save clock tree data ... (date=05/25 21:11:34, mem=2194.5M)
[05/25 21:11:34    354s] #- End Save clock tree data ... (date=05/25 21:11:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.9M, current mem=2194.5M)
[05/25 21:11:34    354s] Saving preference file Top_place.dat/gui.pref.tcl ...
[05/25 21:11:34    354s] Saving mode setting ...
[05/25 21:11:34    354s] Saving global file ...
[05/25 21:11:34    354s] #- Begin Save floorplan data ... (date=05/25 21:11:34, mem=2194.5M)
[05/25 21:11:34    354s] Saving floorplan file ...
[05/25 21:11:35    354s] #- End Save floorplan data ... (date=05/25 21:11:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=935.5M, current mem=2194.5M)
[05/25 21:11:35    354s] Saving Drc markers ...
[05/25 21:11:35    354s] ... No Drc file written since there is no markers found.
[05/25 21:11:35    354s] #- Begin Save placement data ... (date=05/25 21:11:35, mem=2194.5M)
[05/25 21:11:35    354s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 21:11:35    354s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2194.5M) ***
[05/25 21:11:35    354s] #- End Save placement data ... (date=05/25 21:11:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.1M, current mem=2194.5M)
[05/25 21:11:35    354s] #- Begin Save routing data ... (date=05/25 21:11:35, mem=2194.5M)
[05/25 21:11:35    354s] Saving route file ...
[05/25 21:11:35    354s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2194.5M) ***
[05/25 21:11:35    354s] #- End Save routing data ... (date=05/25 21:11:35, total cpu=0:00:00.2, real=0:00:00.0, peak res=933.0M, current mem=2194.5M)
[05/25 21:11:35    354s] Saving property file Top_place.dat/key_generation.prop
[05/25 21:11:35    354s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2194.5M) ***
[05/25 21:11:35    354s] #- Begin Save power constraints data ... (date=05/25 21:11:35, mem=2194.5M)
[05/25 21:11:35    354s] #- End Save power constraints data ... (date=05/25 21:11:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=933.0M, current mem=2194.5M)
[05/25 21:11:35    354s] Saving rc congestion map Top_place.dat/key_generation.congmap.gz ...
[05/25 21:11:35    354s] No integration constraint in the design.
[05/25 21:11:35    354s] Generated self-contained design Top_place.dat
[05/25 21:11:35    354s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 21:11:35    354s] 
[05/25 21:13:08    362s] <CMD> encMessage warning 0
[05/25 21:13:08    362s] Suppress "**WARN ..." messages.
[05/25 21:13:08    362s] <CMD> encMessage debug 0
[05/25 21:13:08    362s] <CMD> encMessage info 0
[05/25 21:13:08    362s] Free PSO.
[05/25 21:13:09    362s] 
[05/25 21:13:09    362s] 
[05/25 21:13:09    362s] Info (SM2C): Status of key globals:
[05/25 21:13:09    362s] 	 MMMC-by-default flow     : 1
[05/25 21:13:09    362s] 	 Default MMMC objs envvar : 0
[05/25 21:13:09    362s] 	 Data portability         : 0
[05/25 21:13:09    362s] 	 MMMC PV Emulation        : 0
[05/25 21:13:09    362s] 	 MMMC debug               : 0
[05/25 21:13:09    362s] 	 Init_Design flow         : 1
[05/25 21:13:09    362s] 
[05/25 21:13:09    362s] 
[05/25 21:13:09    362s] 	 CTE SM2C global          : false
[05/25 21:13:09    362s] 	 Reporting view filter    : false
[05/25 21:13:09    362s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_place.dat/viewDefinition.tcl
[05/25 21:13:09    362s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=6.05min, fe_real=25.27min, fe_mem=1254.7M) ***
[05/25 21:13:09    363s] *** Netlist is unique.
[05/25 21:13:09    363s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_place.dat/gui.pref.tcl ...
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:09    363s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:09    363s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:21    364s] <CMD> setDrawView place
[05/25 21:13:38    366s] <CMD> encMessage warning 0
[05/25 21:13:38    366s] Suppress "**WARN ..." messages.
[05/25 21:13:38    366s] <CMD> encMessage debug 0
[05/25 21:13:38    366s] <CMD> encMessage info 0
[05/25 21:13:38    366s] Free PSO.
[05/25 21:13:38    366s] 
[05/25 21:13:38    366s] 
[05/25 21:13:38    366s] Info (SM2C): Status of key globals:
[05/25 21:13:38    366s] 	 MMMC-by-default flow     : 1
[05/25 21:13:38    366s] 	 Default MMMC objs envvar : 0
[05/25 21:13:38    366s] 	 Data portability         : 0
[05/25 21:13:38    366s] 	 MMMC PV Emulation        : 0
[05/25 21:13:38    366s] 	 MMMC debug               : 0
[05/25 21:13:38    366s] 	 Init_Design flow         : 1
[05/25 21:13:38    366s] 
[05/25 21:13:38    366s] 
[05/25 21:13:38    366s] 	 CTE SM2C global          : false
[05/25 21:13:38    366s] 	 Reporting view filter    : false
[05/25 21:13:38    366s] Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
[05/25 21:13:38    367s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=6.12min, fe_real=25.75min, fe_mem=1277.4M) ***
[05/25 21:13:38    367s] *** Netlist is unique.
[05/25 21:13:38    367s] Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
[05/25 21:13:38    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:38    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:38    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:38    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:38    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:38    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:38    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:38    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:38    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:38    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:39    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:39    367s] **WARN: analysis view an not found, use default_view_setup
[05/25 21:13:39    367s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:39    367s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 21:13:46    368s] <CMD> setDrawView
[05/25 21:13:46    368s] 
[05/25 21:13:46    368s] Usage: setDrawView [-help] <mode>
[05/25 21:13:46    368s] 
[05/25 21:13:46    368s] **ERROR: (IMPTCM-46):	Argument "mode" is required for command "setDrawView", either this option is not specified or an option prior to it is not specified correctly.
[05/25 21:13:46    368s]   
[05/25 21:13:52    368s] <CMD> setDrawView place
[05/25 21:14:04    369s] <CMD> pan 40.039 9.735
[05/25 21:19:53    381s] <CMD> pan -230.297 58.610
[05/25 21:20:26    382s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[05/25 21:20:27    382s] Innovus terminated by user interrupt.
[05/25 21:20:27    382s] 
[05/25 21:20:27    382s] *** Memory Usage v#1 (Current mem = 1368.059M, initial mem = 183.527M) ***
[05/25 21:20:27    382s] 
[05/25 21:20:27    382s] *** Summary of all messages that are not suppressed in this session:
[05/25 21:20:27    382s] Severity  ID               Count  Summary                                  
[05/25 21:20:27    382s] WARNING   IMPEXT-6197          8  The Cap table file is not specified. Thi...
[05/25 21:20:27    382s] WARNING   IMPEXT-2766        130  The sheet resistance for layer %s is not...
[05/25 21:20:27    382s] WARNING   IMPEXT-2773        130  The via resistance between layers %s and...
[05/25 21:20:27    382s] WARNING   IMPEXT-2882         18  Unable to find the resistance for via '%...
[05/25 21:20:27    382s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/25 21:20:27    382s] WARNING   IMPPP-532           12  ViaGen Warning: top layer and bottom lay...
[05/25 21:20:27    382s] WARNING   IMPPP-4022           6  Option "-%s" is obsolete and has been re...
[05/25 21:20:27    382s] WARNING   IMPPP-354            2  The power planner did not generate %s st...
[05/25 21:20:27    382s] WARNING   IMPSR-4054           2  Option %s is obsolete. The obsolete opti...
[05/25 21:20:27    382s] WARNING   IMPSR-4053           8  Option %s is obsolete and has been repla...
[05/25 21:20:27    382s] WARNING   IMPSR-1254           4  Cannot find any block pin of net %s. Che...
[05/25 21:20:27    382s] WARNING   IMPSR-1256           4  Cannot find any CORE class pad pin of ne...
[05/25 21:20:27    382s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[05/25 21:20:27    382s] WARNING   IMPSP-9042           2  Scan chains were not defined, -place_glo...
[05/25 21:20:27    382s] ERROR     IMPSP-613            1  Binary placement-file can only be loaded...
[05/25 21:20:27    382s] ERROR     IMPTCM-46            1  Argument "%s" is required for command "%...
[05/25 21:20:27    382s] *** Message Summary: 332 warning(s), 2 error(s)
[05/25 21:20:27    382s] 
[05/25 21:20:27    382s] --- Ending "Innovus" (totcpu=0:06:23, real=0:32:34, mem=1368.1M) ---
