// Seed: 1397956276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  input id_2;
  output id_1;
  logic id_9;
  assign id_1 = id_6;
  initial begin
    id_1 <= 1;
  end
  assign id_3 = 1;
  type_11(
      id_1, 1 - id_8, 1, id_2, 1, 1'd0
  );
endmodule
