#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_0000019d07863770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019d07863900 .scope module, "top_tb" "top_tb" 3 11;
 .timescale -9 -12;
v0000019d078b1690_0 .net "Accu_out_wire", 7 0, L_0000019d0785fe90;  1 drivers
v0000019d078b0510_0 .net "PC_Addr_wire", 5 0, L_0000019d078604b0;  1 drivers
v0000019d078b0b50_0 .var "clk_tb", 0 0;
v0000019d078b0bf0_0 .var "inR3_reg", 7 0;
v0000019d078b0790_0 .var "nReset_tb", 0 0;
E_0000019d07851ea0 .event anyedge, v0000019d078aac60_0;
S_0000019d07841500 .scope module, "DebMod_CheckAccuVal" "DebugModule" 3 28, 4 6 0, S_0000019d07863900;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "addr";
    .port_info 1 /INPUT 8 "accuValue";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "isAccuValueCorrect";
    .port_info 4 /OUTPUT 8 "correctValueAccu";
P_0000019d07841690 .param/l "INS_ADDR_WIDTH" 0 4 6, +C4<00000000000000000000000000000110>;
P_0000019d078416c8 .param/l "MEM_LEN" 0 4 6, +C4<00000000000000000000000001000000>;
P_0000019d07841700 .param/l "MEM_WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
P_0000019d07841738 .param/str "accuValueCheckFilePath" 1 4 17, "Assembler/accuCheckValues.hex";
L_0000019d07860280 .functor BUFZ 8, L_0000019d078b1cd0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019d078579c0 .array "Mem", 0 63, 7 0;
v0000019d07857a60_0 .net *"_ivl_0", 7 0, L_0000019d078b1cd0;  1 drivers
L_0000019d078d2138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019d078574c0_0 .net/2u *"_ivl_10", 0 0, L_0000019d078d2138;  1 drivers
L_0000019d078d2180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019d07857560_0 .net/2u *"_ivl_12", 0 0, L_0000019d078d2180;  1 drivers
v0000019d07857ce0_0 .net *"_ivl_2", 7 0, L_0000019d078b0dd0;  1 drivers
L_0000019d078d20f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019d07857e20_0 .net *"_ivl_5", 1 0, L_0000019d078d20f0;  1 drivers
v0000019d078abca0_0 .net *"_ivl_8", 0 0, L_0000019d078b08d0;  1 drivers
v0000019d078aab20_0 .net "accuValue", 7 0, L_0000019d0785fe90;  alias, 1 drivers
v0000019d078aac60_0 .net "addr", 5 0, L_0000019d078604b0;  alias, 1 drivers
v0000019d078ab2a0_0 .net "clk", 0 0, v0000019d078b0b50_0;  1 drivers
v0000019d078aa6c0_0 .net "correctValueAccu", 7 0, L_0000019d07860280;  1 drivers
v0000019d078aa760_0 .var "delayDaddr", 5 0;
v0000019d078aa260_0 .var "delayQaddr", 5 0;
v0000019d078aabc0_0 .var/i "i", 31 0;
v0000019d078aa800_0 .net "isAccuValueCorrect", 0 0, L_0000019d078b0970;  1 drivers
E_0000019d07852760 .event posedge, v0000019d078ab2a0_0;
E_0000019d078524e0 .event negedge, v0000019d078ab2a0_0;
L_0000019d078b1cd0 .array/port v0000019d078579c0, L_0000019d078b0dd0;
L_0000019d078b0dd0 .concat [ 6 2 0 0], v0000019d078aa260_0, L_0000019d078d20f0;
L_0000019d078b08d0 .cmp/eq 8, L_0000019d07860280, L_0000019d0785fe90;
L_0000019d078b0970 .functor MUXZ 1, L_0000019d078d2180, L_0000019d078d2138, L_0000019d078b08d0, C4<>;
S_0000019d07841780 .scope module, "top1" "top" 3 21, 5 14 0, S_0000019d07863900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nReset";
    .port_info 2 /INPUT 8 "inR3";
    .port_info 3 /OUTPUT 6 "PC_Addr_o";
    .port_info 4 /OUTPUT 8 "Accu_out_o";
L_0000019d07860210 .functor AND 1, v0000019d078b0790_0, v0000019d078abde0_0, C4<1>, C4<1>;
L_0000019d078604b0 .functor BUFZ 6, v0000019d078af680_0, C4<000000>, C4<000000>, C4<000000>;
L_0000019d0785fe90 .functor BUFZ 8, v0000019d078ab660_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019d078af2c0_0 .net "ALU_2_Accu", 7 0, v0000019d078aaf80_0;  1 drivers
v0000019d078af360_0 .net "ALU_Co", 0 0, v0000019d078aae40_0;  1 drivers
v0000019d078af720_0 .net "Accu_out", 7 0, v0000019d078ab660_0;  1 drivers
v0000019d078af4a0_0 .net "Accu_out_o", 7 0, L_0000019d0785fe90;  alias, 1 drivers
v0000019d078b0fb0_0 .net "DataMem_2_Mult", 7 0, L_0000019d0785ff70;  1 drivers
v0000019d078b1910_0 .net "ID_ALUCode", 2 0, v0000019d078aada0_0;  1 drivers
v0000019d078b0470_0 .net "ID_Accu_CE", 0 0, v0000019d078abac0_0;  1 drivers
v0000019d078b0a10_0 .net "ID_Carry_CE", 0 0, v0000019d078abde0_0;  1 drivers
v0000019d078b0830_0 .net "ID_ControlPC", 6 0, v0000019d078ab8e0_0;  1 drivers
v0000019d078b1190_0 .net "ID_Data", 7 0, L_0000019d078603d0;  1 drivers
v0000019d078b05b0_0 .net "ID_DataMem_WE", 0 0, v0000019d078aa620_0;  1 drivers
v0000019d078b2130_0 .net "ID_RegAddr", 3 0, v0000019d078ab200_0;  1 drivers
v0000019d078b1b90_0 .net "ID_RegCE", 0 0, v0000019d078ab3e0_0;  1 drivers
v0000019d078b1f50_0 .net "ID_SelDataSource", 1 0, v0000019d078ab480_0;  1 drivers
v0000019d078b19b0_0 .net "Mult_2_ALU", 7 0, v0000019d078ae3c0_0;  1 drivers
v0000019d078b1050_0 .net "PC_Addr", 5 0, v0000019d078af680_0;  1 drivers
v0000019d078b06f0_0 .net "PC_Addr_o", 5 0, L_0000019d078604b0;  alias, 1 drivers
v0000019d078b10f0_0 .net "PM_Ins", 12 0, L_0000019d07860670;  1 drivers
v0000019d078b15f0_0 .net "RegCarry_2_ALU", 0 0, v0000019d078ae320_0;  1 drivers
v0000019d078b1550_0 .net "RegFile_2_Mult", 7 0, v0000019d078aedc0_0;  1 drivers
v0000019d078b0330_0 .net "clk", 0 0, v0000019d078b0b50_0;  alias, 1 drivers
v0000019d078b1eb0_0 .net "inR3", 7 0, v0000019d078b0bf0_0;  1 drivers
v0000019d078b1e10_0 .net "nReset", 0 0, v0000019d078b0790_0;  1 drivers
L_0000019d078b1230 .part v0000019d078ab8e0_0, 6, 1;
L_0000019d078b12d0 .part v0000019d078ab8e0_0, 0, 6;
S_0000019d07823360 .scope module, "A" "DffPIPO_CE_SET" 5 148, 6 7 0, S_0000019d07841780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0000019d077b99a0 .param/l "SET" 0 6 7, +C4<00000000000000000000000000000000>;
P_0000019d077b99d8 .param/l "SIZE" 0 6 7, +C4<00000000000000000000000000001000>;
v0000019d078aa300_0 .net "CE", 0 0, v0000019d078abac0_0;  alias, 1 drivers
v0000019d078ab5c0_0 .net "D", 7 0, v0000019d078aaf80_0;  alias, 1 drivers
v0000019d078ab660_0 .var "Q", 7 0;
v0000019d078abfc0_0 .net "clk", 0 0, v0000019d078b0b50_0;  alias, 1 drivers
v0000019d078aaa80_0 .net "nReset", 0 0, v0000019d078b0790_0;  alias, 1 drivers
S_0000019d078234f0 .scope module, "ALU_1" "ALU" 5 129, 7 10 0, S_0000019d07841780;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUCode";
    .port_info 1 /INPUT 8 "AccuIn";
    .port_info 2 /INPUT 8 "DataIn";
    .port_info 3 /INPUT 1 "Ci";
    .port_info 4 /OUTPUT 1 "Co";
    .port_info 5 /OUTPUT 8 "DataOut";
v0000019d078ab980_0 .net "ALUCode", 2 0, v0000019d078aada0_0;  alias, 1 drivers
v0000019d078aa8a0_0 .net "AccuIn", 7 0, v0000019d078ab660_0;  alias, 1 drivers
v0000019d078abe80_0 .net "Ci", 0 0, v0000019d078ae320_0;  alias, 1 drivers
v0000019d078aae40_0 .var "Co", 0 0;
v0000019d078ab700_0 .net "DataIn", 7 0, v0000019d078ae3c0_0;  alias, 1 drivers
v0000019d078aaf80_0 .var "DataOut", 7 0;
E_0000019d07852560 .event anyedge, v0000019d078ab980_0, v0000019d078ab660_0, v0000019d078ab700_0, v0000019d078abe80_0;
S_0000019d077bd2c0 .scope module, "DM" "DataMemory" 5 109, 8 7 0, S_0000019d07841780;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Accu";
    .port_info 1 /INPUT 1 "WriteEnable";
    .port_info 2 /INPUT 8 "Addr";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 8 "DataOut";
P_0000019d077ba520 .param/l "DATA_LEN" 0 8 7, +C4<00000000000000000000000100000000>;
P_0000019d077ba558 .param/l "DATA_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
L_0000019d0785ff70 .functor BUFZ 8, L_0000019d078b1c30, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019d078aad00_0 .net "Accu", 7 0, v0000019d078ab660_0;  alias, 1 drivers
v0000019d078aa580_0 .net "Addr", 7 0, L_0000019d078603d0;  alias, 1 drivers
v0000019d078ab7a0 .array "DataMem", 0 255, 7 0;
v0000019d078aa440_0 .net "DataOut", 7 0, L_0000019d0785ff70;  alias, 1 drivers
v0000019d078ab840_0 .net "WriteEnable", 0 0, v0000019d078aa620_0;  alias, 1 drivers
v0000019d078ab160_0 .net *"_ivl_0", 7 0, L_0000019d078b1c30;  1 drivers
v0000019d078abd40_0 .net *"_ivl_2", 9 0, L_0000019d078b1870;  1 drivers
L_0000019d078d2060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019d078aaee0_0 .net *"_ivl_5", 1 0, L_0000019d078d2060;  1 drivers
v0000019d078aa9e0_0 .net "clk", 0 0, v0000019d078b0b50_0;  alias, 1 drivers
v0000019d078abf20_0 .var/i "i", 31 0;
v0000019d078aba20_0 .net "nReset", 0 0, v0000019d078b0790_0;  alias, 1 drivers
E_0000019d078535a0 .event anyedge, v0000019d078ab2a0_0;
L_0000019d078b1c30 .array/port v0000019d078ab7a0, L_0000019d078b1870;
L_0000019d078b1870 .concat [ 8 2 0 0], L_0000019d078603d0, L_0000019d078d2060;
S_0000019d077bd450 .scope module, "ID" "InstructionDecoder" 5 80, 9 6 0, S_0000019d07841780;
 .timescale -9 -12;
    .port_info 0 /INPUT 13 "Ins";
    .port_info 1 /OUTPUT 1 "DataMem_WE";
    .port_info 2 /OUTPUT 1 "Reg_CE";
    .port_info 3 /OUTPUT 4 "RegAddr";
    .port_info 4 /OUTPUT 8 "Data";
    .port_info 5 /OUTPUT 2 "SelDataSource";
    .port_info 6 /OUTPUT 3 "ALUCode";
    .port_info 7 /OUTPUT 1 "Carry_CE";
    .port_info 8 /OUTPUT 1 "Accu_CE";
    .port_info 9 /OUTPUT 7 "ControlPC";
P_0000019d07852520 .param/l "InsWidth" 0 9 23, +C4<00000000000000000000000000001101>;
L_0000019d078603d0 .functor BUFZ 8, L_0000019d078b0d30, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019d078aada0_0 .var "ALUCode", 2 0;
v0000019d078abac0_0 .var "Accu_CE", 0 0;
v0000019d078abde0_0 .var "Carry_CE", 0 0;
v0000019d078ab8e0_0 .var "ControlPC", 6 0;
v0000019d078ac060_0 .net "Data", 7 0, L_0000019d078603d0;  alias, 1 drivers
v0000019d078aa620_0 .var "DataMem_WE", 0 0;
v0000019d078ab020_0 .net "Data_w", 7 0, L_0000019d078b0d30;  1 drivers
v0000019d078aa940_0 .net "Ins", 12 0, L_0000019d07860670;  alias, 1 drivers
v0000019d078ab340_0 .net "OpCodeRest_w", 2 0, L_0000019d078b03d0;  1 drivers
v0000019d078aa3a0_0 .net "OpCodeSection_w", 1 0, L_0000019d078b17d0;  1 drivers
v0000019d078ac100_0 .net "OpCode_w", 4 0, L_0000019d078b1730;  1 drivers
v0000019d078ab0c0_0 .net "PCAddrIn", 5 0, L_0000019d078b1410;  1 drivers
v0000019d078abb60_0 .net "RNum_w", 1 0, L_0000019d078b0c90;  1 drivers
v0000019d078ab200_0 .var "RegAddr", 3 0;
v0000019d078ab3e0_0 .var "Reg_CE", 0 0;
v0000019d078ab480_0 .var "SelDataSource", 1 0;
E_0000019d07852a60/0 .event anyedge, v0000019d078abb60_0, v0000019d078ac100_0, v0000019d078aa3a0_0, v0000019d078ab340_0;
E_0000019d07852a60/1 .event anyedge, v0000019d078ab0c0_0;
E_0000019d07852a60 .event/or E_0000019d07852a60/0, E_0000019d07852a60/1;
L_0000019d078b1730 .part L_0000019d07860670, 8, 5;
L_0000019d078b17d0 .part L_0000019d07860670, 11, 2;
L_0000019d078b03d0 .part L_0000019d07860670, 8, 3;
L_0000019d078b0c90 .part L_0000019d07860670, 0, 2;
L_0000019d078b0d30 .part L_0000019d07860670, 0, 8;
L_0000019d078b1410 .part L_0000019d07860670, 0, 6;
S_0000019d07827090 .scope module, "Mult4to1" "Multiplexer4to1" 5 119, 10 6 0, S_0000019d07841780;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 8 "inC";
    .port_info 3 /INPUT 8 "inD";
    .port_info 4 /INPUT 2 "SelDataSource";
    .port_info 5 /OUTPUT 8 "out";
P_0000019d07852860 .param/l "DataWidth" 0 10 6, +C4<00000000000000000000000000001000>;
v0000019d078aa4e0_0 .net "SelDataSource", 1 0, v0000019d078ab480_0;  alias, 1 drivers
v0000019d078abc00_0 .net "inA", 7 0, v0000019d078aedc0_0;  alias, 1 drivers
v0000019d078ab520_0 .net "inB", 7 0, L_0000019d0785ff70;  alias, 1 drivers
v0000019d078af040_0 .net "inC", 7 0, L_0000019d078603d0;  alias, 1 drivers
L_0000019d078d20a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000019d078afa40_0 .net "inD", 7 0, L_0000019d078d20a8;  1 drivers
v0000019d078ae3c0_0 .var "out", 7 0;
E_0000019d07852fa0/0 .event anyedge, v0000019d078ab480_0, v0000019d078abc00_0, v0000019d078aa440_0, v0000019d078aa580_0;
E_0000019d07852fa0/1 .event anyedge, v0000019d078afa40_0;
E_0000019d07852fa0 .event/or E_0000019d07852fa0/0, E_0000019d07852fa0/1;
S_0000019d07827220 .scope module, "PC" "ProgramCounter" 5 68, 11 11 0, S_0000019d07841780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "WriteEnable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "nReset";
    .port_info 3 /INPUT 6 "AddrIn";
    .port_info 4 /OUTPUT 6 "AddrOut";
v0000019d078af5e0_0 .net "AddrIn", 5 0, L_0000019d078b12d0;  1 drivers
v0000019d078af680_0 .var "AddrOut", 5 0;
v0000019d078afcc0_0 .net "WriteEnable", 0 0, L_0000019d078b1230;  1 drivers
v0000019d078afe00_0 .net "clk", 0 0, v0000019d078b0b50_0;  alias, 1 drivers
v0000019d078ae6e0_0 .net "nReset", 0 0, v0000019d078b0790_0;  alias, 1 drivers
S_0000019d078082a0 .scope module, "PM" "ProgramMemory" 5 77, 12 7 0, S_0000019d07841780;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "addr";
    .port_info 1 /OUTPUT 13 "InsOut";
P_0000019d07852aa0 .param/str "insFilePath" 1 12 12, "Assembler/InsBin.asm";
L_0000019d07860670 .functor BUFZ 13, L_0000019d078b1af0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v0000019d078af860_0 .net "InsOut", 12 0, L_0000019d07860670;  alias, 1 drivers
v0000019d078af7c0 .array "Mem", 0 63, 12 0;
v0000019d078afd60_0 .net *"_ivl_0", 12 0, L_0000019d078b1af0;  1 drivers
v0000019d078aff40_0 .net *"_ivl_2", 7 0, L_0000019d078b1370;  1 drivers
L_0000019d078d2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019d078aed20_0 .net *"_ivl_5", 1 0, L_0000019d078d2018;  1 drivers
v0000019d078ae280_0 .net "addr", 5 0, v0000019d078af680_0;  alias, 1 drivers
v0000019d078af540_0 .var/i "i", 31 0;
L_0000019d078b1af0 .array/port v0000019d078af7c0, L_0000019d078b1370;
L_0000019d078b1370 .concat [ 6 2 0 0], v0000019d078af680_0, L_0000019d078d2018;
S_0000019d07808430 .scope module, "RF" "RegfisterFile" 5 97, 13 10 0, S_0000019d07841780;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Accu";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "nReset";
    .port_info 3 /INPUT 4 "RegNum";
    .port_info 4 /INPUT 1 "RegCE";
    .port_info 5 /INPUT 8 "inR3";
    .port_info 6 /OUTPUT 8 "out";
L_0000019d0785fb80 .functor AND 1, L_0000019d078b0290, v0000019d078ab3e0_0, C4<1>, C4<1>;
L_0000019d0785fe20 .functor AND 1, L_0000019d078b14b0, v0000019d078ab3e0_0, C4<1>, C4<1>;
L_0000019d0785f950 .functor AND 1, L_0000019d078b2090, v0000019d078ab3e0_0, C4<1>, C4<1>;
L_0000019d07860520 .functor BUFZ 8, v0000019d078b0bf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019d078aeaa0_0 .net "Accu", 7 0, v0000019d078ab660_0;  alias, 1 drivers
v0000019d078ae8c0 .array "Reg2Mult", 3 0;
v0000019d078ae8c0_0 .net v0000019d078ae8c0 0, 7 0, v0000019d078afae0_0; 1 drivers
v0000019d078ae8c0_1 .net v0000019d078ae8c0 1, 7 0, v0000019d078afc20_0; 1 drivers
v0000019d078ae8c0_2 .net v0000019d078ae8c0 2, 7 0, v0000019d078ae780_0; 1 drivers
v0000019d078ae8c0_3 .net v0000019d078ae8c0 3, 7 0, L_0000019d07860520; 1 drivers
v0000019d078aee60_0 .net "RegCE", 0 0, v0000019d078ab3e0_0;  alias, 1 drivers
v0000019d078af0e0_0 .net "RegNum", 3 0, v0000019d078ab200_0;  alias, 1 drivers
v0000019d078aeb40_0 .net *"_ivl_1", 0 0, L_0000019d078b0290;  1 drivers
v0000019d078aea00_0 .net *"_ivl_11", 0 0, L_0000019d078b2090;  1 drivers
v0000019d078af220_0 .net *"_ivl_6", 0 0, L_0000019d078b14b0;  1 drivers
v0000019d078ae460_0 .net "clk", 0 0, v0000019d078b0b50_0;  alias, 1 drivers
v0000019d078aec80_0 .net "inR3", 7 0, v0000019d078b0bf0_0;  alias, 1 drivers
v0000019d078af400_0 .net "nReset", 0 0, v0000019d078b0790_0;  alias, 1 drivers
v0000019d078aedc0_0 .var "out", 7 0;
E_0000019d078531a0/0 .event anyedge, v0000019d078ab200_0, v0000019d078afae0_0, v0000019d078afc20_0, v0000019d078ae780_0;
E_0000019d078531a0/1 .event anyedge, v0000019d078ae8c0_3;
E_0000019d078531a0 .event/or E_0000019d078531a0/0, E_0000019d078531a0/1;
L_0000019d078b0290 .part v0000019d078ab200_0, 0, 1;
L_0000019d078b14b0 .part v0000019d078ab200_0, 1, 1;
L_0000019d078b2090 .part v0000019d078ab200_0, 2, 1;
S_0000019d0781fe40 .scope module, "R0" "DffPIPO_CE_SET" 13 22, 6 7 0, S_0000019d07808430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0000019d077ba120 .param/l "SET" 0 6 7, +C4<00000000000000000000000000000000>;
P_0000019d077ba158 .param/l "SIZE" 0 6 7, +C4<00000000000000000000000000001000>;
v0000019d078af900_0 .net "CE", 0 0, L_0000019d0785fb80;  1 drivers
v0000019d078af9a0_0 .net "D", 7 0, v0000019d078ab660_0;  alias, 1 drivers
v0000019d078afae0_0 .var "Q", 7 0;
v0000019d078ae5a0_0 .net "clk", 0 0, v0000019d078b0b50_0;  alias, 1 drivers
v0000019d078ae960_0 .net "nReset", 0 0, v0000019d078b0790_0;  alias, 1 drivers
S_0000019d0781ffd0 .scope module, "R1" "DffPIPO_CE_SET" 13 30, 6 7 0, S_0000019d07808430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0000019d077ba320 .param/l "SET" 0 6 7, +C4<00000000000000000000000000000001>;
P_0000019d077ba358 .param/l "SIZE" 0 6 7, +C4<00000000000000000000000000001000>;
v0000019d078afb80_0 .net "CE", 0 0, L_0000019d0785fe20;  1 drivers
v0000019d078af180_0 .net "D", 7 0, v0000019d078ab660_0;  alias, 1 drivers
v0000019d078afc20_0 .var "Q", 7 0;
v0000019d078aebe0_0 .net "clk", 0 0, v0000019d078b0b50_0;  alias, 1 drivers
v0000019d078b0120_0 .net "nReset", 0 0, v0000019d078b0790_0;  alias, 1 drivers
S_0000019d07835c70 .scope module, "R2" "DffPIPO_CE_SET" 13 38, 6 7 0, S_0000019d07808430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0000019d077ba6a0 .param/l "SET" 0 6 7, +C4<00000000000000000000000000000010>;
P_0000019d077ba6d8 .param/l "SIZE" 0 6 7, +C4<00000000000000000000000000001000>;
v0000019d078afea0_0 .net "CE", 0 0, L_0000019d0785f950;  1 drivers
v0000019d078ae640_0 .net "D", 7 0, v0000019d078ab660_0;  alias, 1 drivers
v0000019d078ae780_0 .var "Q", 7 0;
v0000019d078affe0_0 .net "clk", 0 0, v0000019d078b0b50_0;  alias, 1 drivers
v0000019d078ae820_0 .net "nReset", 0 0, v0000019d078b0790_0;  alias, 1 drivers
S_0000019d07835e00 .scope module, "RegCY" "DffPIPO_CE_SET" 5 139, 6 7 0, S_0000019d07841780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 1 "Q";
P_0000019d077ba3a0 .param/l "SET" 0 6 7, +C4<00000000000000000000000000000000>;
P_0000019d077ba3d8 .param/l "SIZE" 0 6 7, +C4<00000000000000000000000000000001>;
v0000019d078aef00_0 .net "CE", 0 0, v0000019d078abde0_0;  alias, 1 drivers
v0000019d078b0080_0 .net "D", 0 0, v0000019d078aae40_0;  alias, 1 drivers
v0000019d078ae320_0 .var "Q", 0 0;
v0000019d078ae500_0 .net "clk", 0 0, v0000019d078b0b50_0;  alias, 1 drivers
v0000019d078aefa0_0 .net "nReset", 0 0, L_0000019d07860210;  1 drivers
    .scope S_0000019d07827220;
T_0 ;
    %wait E_0000019d07852760;
    %load/vec4 v0000019d078ae6e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_0.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000019d078afcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.3, 4;
    %load/vec4 v0000019d078af5e0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_0.2;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019d078af680_0, 0, 6;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019d078afcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000019d078af5e0_0;
    %store/vec4 v0000019d078af680_0, 0, 6;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000019d078af680_0;
    %addi 1, 0, 6;
    %store/vec4 v0000019d078af680_0, 0, 6;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019d078082a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d078af540_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0000019d078082a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d078af540_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000019d078af540_0;
    %cmpi/s 63, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 8191, 255, 13;
    %ix/getv/s 4, v0000019d078af540_0;
    %store/vec4a v0000019d078af7c0, 4, 0;
    %load/vec4 v0000019d078af540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019d078af540_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 12 24 "$readmemb", P_0000019d07852aa0, v0000019d078af7c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000019d077bd450;
T_3 ;
    %wait E_0000019d07852a60;
    %load/vec4 v0000019d078abb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019d078ab200_0, 0, 4;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000019d078ab200_0, 0, 4;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000019d078ab200_0, 0, 4;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000019d078ab200_0, 0, 4;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000019d078ab200_0, 0, 4;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v0000019d078ac100_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %pad/s 1;
    %store/vec4 v0000019d078ab3e0_0, 0, 1;
    %load/vec4 v0000019d078aa3a0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0000019d078aa3a0_0;
    %store/vec4 v0000019d078ab480_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000019d078ab340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019d078ab480_0, 0, 2;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019d078ab480_0, 0, 2;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019d078ab480_0, 0, 2;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000019d078ab480_0, 0, 2;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019d078ab480_0, 0, 2;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019d078ab480_0, 0, 2;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.9 ;
    %load/vec4 v0000019d078aa3a0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0000019d078ab340_0;
    %cmpi/u 4, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz  T_3.19, 5;
    %load/vec4 v0000019d078ab340_0;
    %store/vec4 v0000019d078aada0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d078abac0_0, 0, 1;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000019d078aada0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d078abac0_0, 0, 1;
T_3.20 ;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0000019d078ab340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000019d078aada0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d078abac0_0, 0, 1;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000019d078aada0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d078abac0_0, 0, 1;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000019d078aada0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d078abac0_0, 0, 1;
    %jmp T_3.26;
T_3.23 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000019d078aada0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d078abac0_0, 0, 1;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019d078aada0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d078abac0_0, 0, 1;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
T_3.18 ;
    %load/vec4 v0000019d078aa3a0_0;
    %cmpi/ne 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.29, 4;
    %load/vec4 v0000019d078ab340_0;
    %cmpi/u 1, 0, 3;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.29;
    %flag_set/vec4 8;
    %jmp/0 T_3.27, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.28, 8;
T_3.27 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.28, 8;
 ; End of false expr.
    %blend;
T_3.28;
    %pad/s 1;
    %store/vec4 v0000019d078abde0_0, 0, 1;
    %load/vec4 v0000019d078ac100_0;
    %cmpi/e 27, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_3.30, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %pad/s 1;
    %store/vec4 v0000019d078aa620_0, 0, 1;
    %load/vec4 v0000019d078ab0c0_0;
    %cmpi/u 63, 0, 6;
    %flag_or 5, 4;
    %jmp/0xz  T_3.32, 5;
    %load/vec4 v0000019d078ac100_0;
    %cmpi/e 21, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_3.34, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000019d078ab0c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_3.35, 8;
T_3.34 ; End of true expr.
    %pushi/vec4 0, 0, 7;
    %jmp/0 T_3.35, 8;
 ; End of false expr.
    %blend;
T_3.35;
    %store/vec4 v0000019d078ab8e0_0, 0, 7;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v0000019d078ac100_0;
    %cmpi/e 21, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_3.36, 8;
    %pushi/vec4 64, 0, 7;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %pushi/vec4 0, 0, 7;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %store/vec4 v0000019d078ab8e0_0, 0, 7;
T_3.33 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000019d0781fe40;
T_4 ;
    %wait E_0000019d07852760;
    %load/vec4 v0000019d078ae960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000019d078af900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000019d078af9a0_0;
    %assign/vec4 v0000019d078afae0_0, 0;
T_4.2 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019d078afae0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019d0781ffd0;
T_5 ;
    %wait E_0000019d07852760;
    %load/vec4 v0000019d078b0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000019d078afb80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000019d078af180_0;
    %assign/vec4 v0000019d078afc20_0, 0;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000019d078afc20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000019d07835c70;
T_6 ;
    %wait E_0000019d07852760;
    %load/vec4 v0000019d078ae820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000019d078afea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0000019d078ae640_0;
    %assign/vec4 v0000019d078ae780_0, 0;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000019d078ae780_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000019d07808430;
T_7 ;
    %wait E_0000019d078531a0;
    %load/vec4 v0000019d078af0e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019d078aedc0_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019d078ae8c0, 4;
    %store/vec4 v0000019d078aedc0_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019d078ae8c0, 4;
    %store/vec4 v0000019d078aedc0_0, 0, 8;
    %jmp T_7.5;
T_7.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019d078ae8c0, 4;
    %store/vec4 v0000019d078aedc0_0, 0, 8;
    %jmp T_7.5;
T_7.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019d078ae8c0, 4;
    %store/vec4 v0000019d078aedc0_0, 0, 8;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000019d077bd2c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d078abf20_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0000019d077bd2c0;
T_9 ;
    %wait E_0000019d078535a0;
    %load/vec4 v0000019d078aba20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d078abf20_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000019d078abf20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0000019d078abf20_0;
    %sub;
    %pad/s 8;
    %ix/getv/s 4, v0000019d078abf20_0;
    %store/vec4a v0000019d078ab7a0, 4, 0;
    %load/vec4 v0000019d078abf20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019d078abf20_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000019d078ab840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0000019d078aad00_0;
    %load/vec4 v0000019d078aa580_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000019d078ab7a0, 4, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000019d078aa580_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000019d078ab7a0, 4;
    %load/vec4 v0000019d078aa580_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000019d078ab7a0, 4, 0;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000019d07827090;
T_10 ;
    %wait E_0000019d07852fa0;
    %load/vec4 v0000019d078aa4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0000019d078abc00_0;
    %cassign/vec4 v0000019d078ae3c0_0;
    %cassign/link v0000019d078ae3c0_0, v0000019d078abc00_0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000019d078ab520_0;
    %cassign/vec4 v0000019d078ae3c0_0;
    %cassign/link v0000019d078ae3c0_0, v0000019d078ab520_0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000019d078af040_0;
    %cassign/vec4 v0000019d078ae3c0_0;
    %cassign/link v0000019d078ae3c0_0, v0000019d078af040_0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0000019d078afa40_0;
    %cassign/vec4 v0000019d078ae3c0_0;
    %cassign/link v0000019d078ae3c0_0, v0000019d078afa40_0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000019d078234f0;
T_11 ;
    %wait E_0000019d07852560;
    %load/vec4 v0000019d078ab980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019d078aaf80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d078aae40_0, 0, 1;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0000019d078aa8a0_0;
    %pad/u 9;
    %load/vec4 v0000019d078ab700_0;
    %pad/u 9;
    %add;
    %load/vec4 v0000019d078abe80_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0000019d078aaf80_0, 0, 8;
    %store/vec4 v0000019d078aae40_0, 0, 1;
    %jmp T_11.8;
T_11.1 ;
    %load/vec4 v0000019d078aa8a0_0;
    %pad/u 9;
    %load/vec4 v0000019d078ab700_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0000019d078abe80_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000019d078aaf80_0, 0, 8;
    %store/vec4 v0000019d078aae40_0, 0, 1;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0000019d078aa8a0_0;
    %load/vec4 v0000019d078ab700_0;
    %and;
    %store/vec4 v0000019d078aaf80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d078aae40_0, 0, 1;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0000019d078aa8a0_0;
    %load/vec4 v0000019d078ab700_0;
    %or;
    %store/vec4 v0000019d078aaf80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d078aae40_0, 0, 1;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0000019d078aa8a0_0;
    %load/vec4 v0000019d078ab700_0;
    %xor;
    %store/vec4 v0000019d078aaf80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d078aae40_0, 0, 1;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0000019d078aa8a0_0;
    %inv;
    %store/vec4 v0000019d078aaf80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d078aae40_0, 0, 1;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0000019d078ab700_0;
    %store/vec4 v0000019d078aaf80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d078aae40_0, 0, 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000019d07835e00;
T_12 ;
    %wait E_0000019d07852760;
    %load/vec4 v0000019d078aefa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000019d078aef00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000019d078b0080_0;
    %assign/vec4 v0000019d078ae320_0, 0;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019d078ae320_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000019d07823360;
T_13 ;
    %wait E_0000019d07852760;
    %load/vec4 v0000019d078aaa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000019d078aa300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0000019d078ab5c0_0;
    %assign/vec4 v0000019d078ab660_0, 0;
T_13.2 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019d078ab660_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000019d07841500;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d078aabc0_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_0000019d07841500;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d078aabc0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000019d078aabc0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 255, 255, 8;
    %ix/getv/s 4, v0000019d078aabc0_0;
    %store/vec4a v0000019d078579c0, 4, 0;
    %load/vec4 v0000019d078aabc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019d078aabc0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call/w 4 29 "$readmemh", P_0000019d07841738, v0000019d078579c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111111 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000019d07841500;
T_16 ;
    %wait E_0000019d078524e0;
    %load/vec4 v0000019d078aac60_0;
    %store/vec4 v0000019d078aa760_0, 0, 6;
    %jmp T_16;
    .thread T_16;
    .scope S_0000019d07841500;
T_17 ;
    %wait E_0000019d07852760;
    %load/vec4 v0000019d078aa760_0;
    %store/vec4 v0000019d078aa260_0, 0, 6;
    %jmp T_17;
    .thread T_17;
    .scope S_0000019d07863900;
T_18 ;
    %wait E_0000019d07851ea0;
    %load/vec4 v0000019d078b0510_0;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %pushi/vec4 241, 240, 8;
    %store/vec4 v0000019d078b0bf0_0, 0, 8;
    %jmp T_18.6;
T_18.0 ;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000019d078b0bf0_0, 0, 8;
    %jmp T_18.6;
T_18.1 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000019d078b0bf0_0, 0, 8;
    %jmp T_18.6;
T_18.2 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000019d078b0bf0_0, 0, 8;
    %jmp T_18.6;
T_18.3 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000019d078b0bf0_0, 0, 8;
    %jmp T_18.6;
T_18.4 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000019d078b0bf0_0, 0, 8;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000019d07863900;
T_19 ;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v0000019d078b0b50_0;
    %inv;
    %store/vec4 v0000019d078b0b50_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0000019d07863900;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d078b0b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d078b0790_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d078b0790_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0000019d07863900;
T_21 ;
    %vpi_call/w 3 72 "$dumpfile", "sim_files/top_tb.vcd" {0 0 0};
    %vpi_call/w 3 73 "$dumpvars" {0 0 0};
    %vpi_call/w 3 74 "$dumpon" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "top_tb.sv";
    "./DebugModule.sv";
    "./top.sv";
    "./DffPIPO_CE_SET.sv";
    "./ALU.sv";
    "./DataMemory.sv";
    "./InstructionDecoder.sv";
    "./SmallModules.sv";
    "./ProgramCounter.sv";
    "./ProgramMemory.sv";
    "./RegisterFile.sv";
