# pipelined-cpu-design
Verilog HDL project implementing a pipelined MIPS-Lite CPU using ModelSim
