#-- Synplicity, Inc.
#-- Version 7.3.4     
#-- Project file C:\ddr\tmp\new-72\synth\ddr1_test.prj
#-- Written on Wed Jun 02 16:46:44 2004


#add_file options
add_file -constraint "ddr1_test.sdc"
add_file -verilog  "../rtl/addr_gen.v"
add_file -verilog  "../rtl/cal_ctl.v"
add_file -verilog  "../rtl/cal_top.v"
add_file -verilog  "../rtl/clk_dcm.v"
add_file -verilog  "../rtl/cmd_fsm.v"
add_file -verilog  "../rtl/cmp_data.v"
add_file -verilog  "../rtl/controller.v"
add_file -verilog  "../rtl/controller_iobs.v"
add_file -verilog  "../rtl/data_path.v"
add_file -verilog  "../rtl/data_path_rst.v"
add_file -verilog  "../rtl/data_read.v"
add_file -verilog  "../rtl/data_read_controller.v"
add_file -verilog  "../rtl/data_write.v"
add_file -verilog  "../rtl/data_path_iobs.v"
add_file -verilog  "../rtl/ddr1_dm.v"
add_file -verilog  "../rtl/ddr1_test.v"
add_file -verilog  "../rtl/ddr1_test_bench.v"
add_file -verilog  "../rtl/ddr1_top.v"
add_file -verilog  "../rtl/dqs_delay.v"
add_file -verilog  "../rtl/fifo_0_wr_en.v"
add_file -verilog  "../rtl/fifo_1_wr_en.v"
add_file -verilog  "../rtl/infrastructure.v"
add_file -verilog  "../rtl/infrastructure_iobs.v"
add_file -verilog  "../rtl/iobs.v"
add_file -verilog  "../rtl/lfsr32.v"
add_file -verilog  "../rtl/mybufg.v"
add_file -verilog  "../rtl/r_w_dly.v"
add_file -verilog  "../rtl/rd_gray_ctr.v"
add_file -verilog  "../rtl/tap_dly.v"
add_file -verilog  "../rtl/s3_ddr_iob.v"
add_file -verilog  "../rtl/s3_dqs_iob.v"
add_file -verilog  "../rtl/spartan3.v"
add_file -verilog  "../rtl/wr_gray_ctr.v"
add_file -verilog "../rtl/glbl.v"


#implementation: "synth"
impl -add synth

#device options
set_option -technology SPARTAN3
set_option -part XC3S1500
set_option -package FG456
set_option -speed_grade -4

#compilation/mapping options
set_option -default_enum_encoding default
set_option -symbolic_fsm_compiler 1
set_option -resource_sharing 1
set_option -use_fsm_explorer 1
set_option -top_module "ddr1_test"

#map options
set_option -frequency 200.000
set_option -fanout_limit 40
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -fixgatedclocks 0
set_option -retiming 1
set_option -modular 0
set_option -update_models_cp 0
set_option -verification_mode 0

#simulation options
set_option -write_verilog 1
set_option -write_vhdl 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./ddr1_test.edf"

#implementation attributes
set_option -vlog_std v2001
set_option -auto_constrain_io 0
impl -active "synth"
