Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 265aacfb85714789b4741ec66f34763d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in1' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data_in2' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:161]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MMUX
Compiling module xil_defaultlib.spMUX
Compiling module xil_defaultlib.JumpADDer
Compiling module xil_defaultlib.Ext16
Compiling module xil_defaultlib.Ext5
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
