\hypertarget{classADC__TOP}{\section{A\-D\-C\-\_\-\-T\-O\-P Entity Reference}
\label{classADC__TOP}\index{A\-D\-C\-\_\-\-T\-O\-P@{A\-D\-C\-\_\-\-T\-O\-P}}
}


Use of standard logic arguments.  


Inheritance diagram for A\-D\-C\-\_\-\-T\-O\-P\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{classADC__TOP}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classADC__TOP_1_1TOP__ADC}{T\-O\-P\-\_\-\-A\-D\-C} architecture
\begin{DoxyCompactList}\small\item\em \hyperlink{classADC__TOP}{A\-D\-C\-\_\-\-T\-O\-P}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classADC__TOP_ae4f03c286607f3181e16b9aa12d0c6d4}{\hyperlink{classADC__TOP_ae4f03c286607f3181e16b9aa12d0c6d4}{I\-E\-E\-E} }\label{classADC__TOP_ae4f03c286607f3181e16b9aa12d0c6d4}

\begin{DoxyCompactList}\small\item\em This line outputs the value of the buffer of the current address to the out port. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classADC__TOP_a68c233289eaf7d2601307bdd93b4c299}{\hyperlink{classADC__TOP_a68c233289eaf7d2601307bdd93b4c299}{I\-E\-E\-E.\-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-1164.\-all}   }\label{classADC__TOP_a68c233289eaf7d2601307bdd93b4c299}

\begin{DoxyCompactList}\small\item\em Use of standard library. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classADC__TOP_a9a17c21e2258ab6c61274f510b7ec756}{\hyperlink{classADC__TOP_a9a17c21e2258ab6c61274f510b7ec756}{C\-L\-K}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classADC__TOP_a9a17c21e2258ab6c61274f510b7ec756}

\begin{DoxyCompactList}\small\item\em This component is a wrapper for the A\-D\-C, a buffer and the components needed to complete the decimation. Its main functionality is to provide for internal connections between the components. Global clock running at 50 M\-Hz. \end{DoxyCompactList}\item 
\hypertarget{classADC__TOP_ab1f7becce7cb29d94bb2f2ec187f72a4}{\hyperlink{classADC__TOP_ab1f7becce7cb29d94bb2f2ec187f72a4}{C\-L\-K100}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classADC__TOP_ab1f7becce7cb29d94bb2f2ec187f72a4}

\begin{DoxyCompactList}\small\item\em A clock on 100\-M\-Hz to let the filter have more taps. \end{DoxyCompactList}\item 
\hypertarget{classADC__TOP_a91cf794d165cc0a740042335a6062940}{\hyperlink{classADC__TOP_a91cf794d165cc0a740042335a6062940}{R\-S\-T}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classADC__TOP_a91cf794d165cc0a740042335a6062940}

\begin{DoxyCompactList}\small\item\em Global reset active low. \end{DoxyCompactList}\item 
\hypertarget{classADC__TOP_a4696bc4e06c727fae1b8ce3ba8cf08d4}{\hyperlink{classADC__TOP_a4696bc4e06c727fae1b8ce3ba8cf08d4}{sampleclk}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classADC__TOP_a4696bc4e06c727fae1b8ce3ba8cf08d4}

\begin{DoxyCompactList}\small\item\em Sample enable running at $\sim$44100 Hz. \end{DoxyCompactList}\item 
\hypertarget{classADC__TOP_af2205ffee98e5aeaa144186159740393}{\hyperlink{classADC__TOP_af2205ffee98e5aeaa144186159740393}{vauxp3}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classADC__TOP_af2205ffee98e5aeaa144186159740393}

\begin{DoxyCompactList}\small\item\em Positive analogue signal. \end{DoxyCompactList}\item 
\hypertarget{classADC__TOP_a3d034bd2912bb721a5bd221c185c5c99}{\hyperlink{classADC__TOP_a3d034bd2912bb721a5bd221c185c5c99}{vauxn3}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classADC__TOP_a3d034bd2912bb721a5bd221c185c5c99}

\begin{DoxyCompactList}\small\item\em Negative analogue signal. \end{DoxyCompactList}\item 
\hypertarget{classADC__TOP_a57ff14de06cd6f4e021faa435aae362b}{\hyperlink{classADC__TOP_a57ff14de06cd6f4e021faa435aae362b}{addr}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classADC__TOP_a57ff14de06cd6f4e021faa435aae362b}

\begin{DoxyCompactList}\small\item\em Address from the softcore. \end{DoxyCompactList}\item 
\hypertarget{classADC__TOP_a1db73b91cf59fc8a5c0e360bbc004989}{\hyperlink{classADC__TOP_a1db73b91cf59fc8a5c0e360bbc004989}{buff\-\_\-full}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classADC__TOP_a1db73b91cf59fc8a5c0e360bbc004989}

\begin{DoxyCompactList}\small\item\em Signal indicating the buffer is full. \end{DoxyCompactList}\item 
\hypertarget{classADC__TOP_a854e269333aa7d7b4c2241ff9e71aaf2}{\hyperlink{classADC__TOP_a854e269333aa7d7b4c2241ff9e71aaf2}{A\-D\-C\-\_\-buff\-\_\-write}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classADC__TOP_a854e269333aa7d7b4c2241ff9e71aaf2}

\begin{DoxyCompactList}\small\item\em Signal indicating the buffer should be written. \end{DoxyCompactList}\item 
\hypertarget{classADC__TOP_a227e2ba1cceb52f292ef5768f933ba98}{\hyperlink{classADC__TOP_a227e2ba1cceb52f292ef5768f933ba98}{A\-D\-C\-\_\-buff\-\_\-out}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classADC__TOP_a227e2ba1cceb52f292ef5768f933ba98}

\begin{DoxyCompactList}\small\item\em Sampled value after decimation. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Use of standard logic arguments. 

The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
A\-D\-C\-\_\-\-T\-O\-P.\-vhd\end{DoxyCompactItemize}
