// Seed: 2549754944
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    output logic id_9,
    input logic id_10,
    input logic id_11,
    output id_12,
    inout logic id_13
);
  assign id_9 = 1 !== 1;
  assign id_1 = 1 && id_11;
endmodule
