Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Mar 19 14:20:45 2021
| Host         : excession.phy.bris.ac.uk running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
| Design       : top
| Device       : xcku15pffva1760-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 29242 |     0 |    522720 |  5.59 |
|   LUT as Logic             | 29011 |     0 |    522720 |  5.55 |
|   LUT as Memory            |   231 |     0 |    161280 |  0.14 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   231 |     0 |           |       |
| CLB Registers              | 50603 |     0 |   1045440 |  4.84 |
|   Register as Flip Flop    | 50603 |     0 |   1045440 |  4.84 |
|   Register as Latch        |     0 |     0 |   1045440 |  0.00 |
| CARRY8                     |   124 |     0 |     65340 |  0.19 |
| F7 Muxes                   |   612 |     0 |    261360 |  0.23 |
| F8 Muxes                   |     0 |     0 |    130680 |  0.00 |
| F9 Muxes                   |     0 |     0 |     65340 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 5     |          Yes |           - |          Set |
| 59    |          Yes |           - |        Reset |
| 33    |          Yes |         Set |            - |
| 50506 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  353 |     0 |       984 | 35.87 |
|   RAMB36/FIFO*    |   65 |     0 |       984 |  6.61 |
|     RAMB36E2 only |   65 |       |           |       |
|   RAMB18          |  576 |     0 |      1968 | 29.27 |
|     RAMB18E2 only |  576 |       |           |       |
| URAM              |    0 |     0 |       128 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    6 |     0 |       512 |  1.17 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |       940 |  1.06 |
|   BUFGCE             |   10 |     0 |       280 |  3.57 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    3 |     0 |        11 | 27.27 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        44 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |        11 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         8 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+-------------+-------+---------------------+
|   Ref Name  |  Used | Functional Category |
+-------------+-------+---------------------+
| FDRE        | 50506 |            Register |
| LUT6        |  9234 |                 CLB |
| LUT4        |  8763 |                 CLB |
| LUT3        |  8731 |                 CLB |
| LUT2        |  4190 |                 CLB |
| LUT5        |  3944 |                 CLB |
| MUXF7       |   612 |                 CLB |
| RAMB18E2    |   576 |           Block Ram |
| LUT1        |   303 |                 CLB |
| SRLC32E     |   141 |                 CLB |
| CARRY8      |   124 |                 CLB |
| SRL16E      |    90 |                 CLB |
| RAMB36E2    |    65 |           Block Ram |
| FDCE        |    59 |            Register |
| FDSE        |    33 |            Register |
| BUFGCE      |    10 |               Clock |
| FDPE        |     5 |            Register |
| MMCME4_ADV  |     3 |               Clock |
| IBUFCTRL    |     3 |              Others |
| DIFFINBUF   |     2 |                 I/O |
| OBUF        |     1 |                 I/O |
| INBUF       |     1 |                 I/O |
| IBUFDS_GTE4 |     1 |                 I/O |
+-------------+-------+---------------------+


9. Black Boxes
--------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| myfunc_0        |   72 |
| xdma_0          |    1 |
| axi_bram_ctrl_0 |    1 |
+-----------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


