// Seed: 3122024896
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout tri0 id_1;
  supply0 id_4;
  assign id_4 = id_1 == id_3;
  localparam id_5 = 1;
  parameter id_6 = 1;
  wire id_7;
  assign id_1 = -1;
  always @(*) begin : LABEL_0
    id_7 += id_6;
  end
  tri0 id_8 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd47,
    parameter id_7 = 32'd0
) (
    input supply1 _id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3,
    input wand id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wire _id_7,
    input supply1 id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri id_11,
    input tri0 id_12,
    output supply0 id_13,
    output tri0 id_14,
    output supply1 id_15
);
  assign id_13 = id_12;
  wire id_17;
  wire [id_7  +  -1  -  1  -  id_0 : id_0] id_18;
  logic id_19;
  assign id_5 = -1;
  wire id_20;
  wire [1  -  -1 : 1 'b0] id_21;
  wire id_22;
  logic id_23;
  module_0 modCall_1 (
      id_22,
      id_17,
      id_20
  );
  assign modCall_1.id_8 = 0;
  assign id_6 = -1;
  wire [-1 'b0 : 1] id_24;
endmodule
