<stg><name>conv1</name>


<trans_list>

<trans id="1353" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="7" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="16" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="21" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="22" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="24" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="27" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="36" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="41" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="42" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="44" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="47" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="48" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="56" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="61" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="62" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="64" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="65" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="67" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="68" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="76" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="81" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="82" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="84" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="85" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="87" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="88" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="96" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="101" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="102" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="104" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="105" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="107" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="108" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="116" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="121" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="122" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="124" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="125" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="127" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="128" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="136" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="141" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="142" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="144" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="145" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="147" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="147" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="148" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="148" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="156" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="161" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="162" to="163">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="164" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="164" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="165" to="164">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="167" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="167" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="168" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="168" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="176" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="181" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %n1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln27 = store i7 0, i7 %n1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln27 = br void %VITIS_LOOP_30_5

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5:0 %n1_9 = load i7 %n1

]]></Node>
<StgValue><ssdm name="n1_9"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5:1 %zext_ln27 = zext i7 %n1_9

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5:2 %n1_cast45 = zext i7 %n1_9

]]></Node>
<StgValue><ssdm name="n1_cast45"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5:3 %n1_cast = zext i7 %n1_9

]]></Node>
<StgValue><ssdm name="n1_cast"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5:4 %tmp_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_9, i8 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5:5 %tmp_21_cast = zext i15 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5:6 %empty = sub i16 %tmp_21_cast, i16 %n1_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_30_5:7 %sext_ln40 = sext i16 %empty

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5:8 %tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_9, i3 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5:9 %zext_ln40 = zext i10 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5:10 %add_ln40 = add i11 %zext_ln40, i11 %n1_cast45

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5:11 %icmp_ln27 = icmp_eq  i7 %n1_9, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5:12 %add_ln27 = add i7 %n1_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5:13 %br_ln27 = br i1 %icmp_ln27, void %VITIS_LOOP_30_5.split, void %VITIS_LOOP_30_51.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.split:2 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.split:3 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_51.preheader:0 %n1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_51.preheader:1 %store_ln27 = store i7 0, i7 %n1_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_51.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_51

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.split:3 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.split:4 %empty_27 = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.split:5 %br_ln30 = br void %VITIS_LOOP_31_6

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6:0 %th = phi i7 %add_ln30, void %for.inc97, i7 0, void %VITIS_LOOP_30_5.split

]]></Node>
<StgValue><ssdm name="th"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6:1 %th_cast = zext i7 %th

]]></Node>
<StgValue><ssdm name="th_cast"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_31_6:2 %empty_28 = add i17 %sext_ln40, i17 %th_cast

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_6:3 %p_cast47 = sext i17 %empty_28

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_6:4 %empty_29 = trunc i17 %empty_28

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6:5 %p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_29, i8 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6:6 %empty_30 = sub i22 %p_shl2, i22 %p_cast47

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6:7 %zext_ln30 = zext i7 %th

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6:8 %icmp_ln30 = icmp_eq  i7 %th, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6:9 %add_ln30 = add i7 %th, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6:10 %br_ln30 = br i1 %icmp_ln30, void %VITIS_LOOP_31_6.split, void %for.inc100

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.split:2 %br_ln31 = br void %VITIS_LOOP_33_7

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100:0 %store_ln27 = store i7 %add_ln27, i7 %n1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
for.inc100:1 %br_ln27 = br void %VITIS_LOOP_30_5

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7:0 %tw = phi i7 %add_ln31, void %for.end57, i7 0, void %VITIS_LOOP_31_6.split

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7:1 %tw_cast = zext i7 %tw

]]></Node>
<StgValue><ssdm name="tw_cast"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7:2 %empty_31 = add i22 %empty_30, i22 %tw_cast

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7:3 %p_cast95 = zext i22 %empty_31

]]></Node>
<StgValue><ssdm name="p_cast95"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7:4 %conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast95

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7:5 %zext_ln31 = zext i7 %tw

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7:6 %icmp_ln31 = icmp_eq  i7 %tw, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7:7 %add_ln31 = add i7 %tw, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7:8 %br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_33_7.split, void %for.inc97

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.split:2 %conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
for.inc97:0 %br_ln30 = br void %VITIS_LOOP_31_6

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.split:2 %conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.split:3 %br_ln33 = br void %VITIS_LOOP_34_8

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8:0 %f1h = phi i4 %add_ln33, void %for.inc55, i4 0, void %VITIS_LOOP_33_7.split

]]></Node>
<StgValue><ssdm name="f1h"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8:1 %add54_lcssa189 = phi i32 %add54187, void %for.inc55, i32 %conv1_output_ftmap_load, void %VITIS_LOOP_33_7.split

]]></Node>
<StgValue><ssdm name="add54_lcssa189"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8:2 %zext_ln40_4 = zext i4 %f1h

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8:3 %add_ln40_4 = add i11 %add_ln40, i11 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8:4 %zext_ln40_5 = zext i11 %add_ln40_4

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8:5 %trunc_ln40 = trunc i11 %add_ln40_4

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8:6 %p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8:7 %add_ln40_5 = add i13 %p_shl3, i13 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8:8 %icmp_ln33 = icmp_eq  i4 %f1h, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8:9 %add_ln33 = add i4 %f1h, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8:10 %br_ln33 = br i1 %icmp_ln33, void %VITIS_LOOP_34_8.split, void %for.end57

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.split:2 %tmp = add i4 %f1h, i4 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.split:3 %tmp_cast = sext i4 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.split:4 %empty_32 = add i8 %tmp_cast, i8 %zext_ln30

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_8.split:5 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_32, i32 7

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.split:6 %yPixelClamped = select i1 %tmp_26, i8 0, i8 %empty_32

]]></Node>
<StgValue><ssdm name="yPixelClamped"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.split:7 %sext_ln40_3 = sext i8 %yPixelClamped

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.split:8 %tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped, i8 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.split:9 %sub_ln40 = sub i16 %tmp_27, i16 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="sub_ln40"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.split:10 %br_ln34 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:0 %add = fadd i32 %add54_lcssa189, i32 %empty_27

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc:0 %f1w = phi i4 %add_ln34, void %for.inc.split, i4 0, void %VITIS_LOOP_34_8.split

]]></Node>
<StgValue><ssdm name="f1w"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %add54187 = phi i32 %add1, void %for.inc.split, i32 %add54_lcssa189, void %VITIS_LOOP_34_8.split

]]></Node>
<StgValue><ssdm name="add54187"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="4">
<![CDATA[
for.inc:2 %zext_ln40_9 = zext i4 %f1w

]]></Node>
<StgValue><ssdm name="zext_ln40_9"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:3 %add_ln40_9 = add i13 %add_ln40_5, i13 %zext_ln40_9

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="13">
<![CDATA[
for.inc:4 %zext_ln40_10 = zext i13 %add_ln40_9

]]></Node>
<StgValue><ssdm name="zext_ln40_10"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:5 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_10

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:6 %icmp_ln34 = icmp_eq  i4 %f1w, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:7 %add_ln34 = add i4 %f1w, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:8 %br_ln34 = br i1 %icmp_ln34, void %for.inc.split, void %for.inc55

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:2 %add_ln38 = add i4 %f1w, i4 12

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
for.inc.split:3 %sext_ln38 = sext i4 %add_ln38

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:4 %add_ln38_1 = add i8 %sext_ln38, i8 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.split:5 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln38_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split:6 %xPixelClamped = select i1 %tmp_32, i8 0, i8 %add_ln38_1

]]></Node>
<StgValue><ssdm name="xPixelClamped"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:7 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8">
<![CDATA[
for.inc.split:9 %sext_ln40_5 = sext i8 %xPixelClamped

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:10 %add_ln40_10 = add i16 %sub_ln40, i16 %sext_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_10"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="16">
<![CDATA[
for.inc.split:11 %zext_ln40_11 = zext i16 %add_ln40_10

]]></Node>
<StgValue><ssdm name="zext_ln40_11"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_11

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:13 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
for.inc55:0 %br_ln33 = br void %VITIS_LOOP_34_8

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="287" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:7 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:13 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:8 %bitcast_ln40 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:14 %bitcast_ln40_1 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln40_1"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:15 %mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="292" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:15 %mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="293" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:15 %mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="294" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %add1 = fadd i32 %add54187, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="295" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %add1 = fadd i32 %add54187, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="296" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %add1 = fadd i32 %add54187, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %add1 = fadd i32 %add54187, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:17 %br_ln34 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="301" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:0 %add = fadd i32 %add54_lcssa189, i32 %empty_27

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="302" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:0 %add = fadd i32 %add54_lcssa189, i32 %empty_27

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="303" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:0 %add = fadd i32 %add54_lcssa189, i32 %empty_27

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="304" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:7 %tmp_4 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
for.end57:1 %bitcast_ln46 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57:2 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="32">
<![CDATA[
for.end57:3 %trunc_ln46 = trunc i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57:4 %icmp_ln46 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57:5 %icmp_ln46_1 = icmp_eq  i23 %trunc_ln46, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57:6 %or_ln46 = or i1 %icmp_ln46_1, i1 %icmp_ln46

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57:7 %tmp_4 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57:8 %and_ln46 = and i1 %or_ln46, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln46"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57:9 %select_ln46 = select i1 %and_ln46, i32 0, i32 %add

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57:10 %store_ln45 = store i32 %select_ln46, i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.end57:11 %br_ln31 = br void %VITIS_LOOP_33_7

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_51:0 %n1_10 = load i7 %n1_1

]]></Node>
<StgValue><ssdm name="n1_10"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_51:1 %zext_ln27_1 = zext i7 %n1_10

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_51:2 %n1_1_cast46 = zext i7 %n1_10

]]></Node>
<StgValue><ssdm name="n1_1_cast46"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_51:3 %n1_1_cast = zext i7 %n1_10

]]></Node>
<StgValue><ssdm name="n1_1_cast"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_51:4 %tmp_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_10, i8 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_51:5 %tmp_23_cast = zext i15 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_51:6 %empty_85 = sub i16 %tmp_23_cast, i16 %n1_1_cast

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_30_51:7 %sext_ln40_1 = sext i16 %empty_85

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_51:8 %tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_10, i3 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_51:9 %zext_ln40_1 = zext i10 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_51:10 %add_ln40_1 = add i11 %zext_ln40_1, i11 %n1_1_cast46

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_51:11 %icmp_ln27_1 = icmp_eq  i7 %n1_10, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_51:12 %add_ln27_1 = add i7 %n1_10, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_51:13 %br_ln27 = br i1 %icmp_ln27_1, void %VITIS_LOOP_30_5.139.split, void %VITIS_LOOP_30_52.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.139.split:2 %conv1_biases_addr_1 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.139.split:3 %conv1_biases_load_1 = load i6 %conv1_biases_addr_1

]]></Node>
<StgValue><ssdm name="conv1_biases_load_1"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_52.preheader:0 %n1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_2"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_52.preheader:1 %store_ln27 = store i7 0, i7 %n1_2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_52.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_52

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.139.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.139.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.139.split:3 %conv1_biases_load_1 = load i6 %conv1_biases_addr_1

]]></Node>
<StgValue><ssdm name="conv1_biases_load_1"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.139.split:4 %empty_86 = bitcast i32 %conv1_biases_load_1

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.139.split:5 %br_ln30 = br void %VITIS_LOOP_31_61

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_61:0 %th_1 = phi i7 %add_ln30_2, void %for.inc97.191, i7 0, void %VITIS_LOOP_30_5.139.split

]]></Node>
<StgValue><ssdm name="th_1"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_61:1 %th_1_cast = zext i7 %th_1

]]></Node>
<StgValue><ssdm name="th_1_cast"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_31_61:2 %empty_87 = add i17 %sext_ln40_1, i17 %th_1_cast

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_61:3 %p_cast50 = sext i17 %empty_87

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_61:4 %empty_88 = trunc i17 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_61:5 %p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_88, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_61:6 %empty_89 = sub i22 %p_shl, i22 %p_cast50

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_61:7 %zext_ln30_1 = zext i7 %th_1

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_61:8 %icmp_ln30_1 = icmp_eq  i7 %th_1, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_61:9 %add_ln30_2 = add i7 %th_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_61:10 %br_ln30 = br i1 %icmp_ln30_1, void %VITIS_LOOP_31_6.146.split, void %for.inc100.194

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.146.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.146.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.146.split:2 %br_ln31 = br void %VITIS_LOOP_33_71

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.194:0 %store_ln27 = store i7 %add_ln27_1, i7 %n1_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.194:1 %br_ln27 = br void %VITIS_LOOP_30_51

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_71:0 %tw_1 = phi i7 %add_ln31_1, void %for.end57.182, i7 0, void %VITIS_LOOP_31_6.146.split

]]></Node>
<StgValue><ssdm name="tw_1"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_71:1 %zext_ln31_1 = zext i7 %tw_1

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_71:2 %icmp_ln31_1 = icmp_eq  i7 %tw_1, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_71:3 %add_ln31_1 = add i7 %tw_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_71:4 %br_ln31 = br i1 %icmp_ln31_1, void %VITIS_LOOP_33_7.150.split, void %for.inc97.191

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.150.split:2 %empty_90 = add i8 %zext_ln31_1, i8 85

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.150.split:3 %p_cast54 = zext i8 %empty_90

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.150.split:4 %empty_91 = add i22 %empty_89, i22 %p_cast54

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.150.split:5 %p_cast101 = zext i22 %empty_91

]]></Node>
<StgValue><ssdm name="p_cast101"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.150.split:6 %conv1_output_ftmap_addr_1 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast101

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.150.split:7 %conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_1"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.191:0 %br_ln30 = br void %VITIS_LOOP_31_61

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.150.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.150.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.150.split:7 %conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_1"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.150.split:8 %br_ln33 = br void %VITIS_LOOP_34_81

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_81:0 %f1h_1 = phi i4 %add_ln33_2, void %for.inc55.173, i4 0, void %VITIS_LOOP_33_7.150.split

]]></Node>
<StgValue><ssdm name="f1h_1"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_81:1 %add54_167_lcssa186 = phi i32 %add54_167184, void %for.inc55.173, i32 %conv1_output_ftmap_load_1, void %VITIS_LOOP_33_7.150.split

]]></Node>
<StgValue><ssdm name="add54_167_lcssa186"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_81:2 %zext_ln40_7 = zext i4 %f1h_1

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_81:3 %add_ln40_7 = add i11 %add_ln40_1, i11 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_81:4 %zext_ln40_8 = zext i11 %add_ln40_7

]]></Node>
<StgValue><ssdm name="zext_ln40_8"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_81:5 %trunc_ln40_1 = trunc i11 %add_ln40_7

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_81:6 %p_shl7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_81:7 %add_ln40_8 = add i13 %p_shl7, i13 %zext_ln40_8

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_81:8 %icmp_ln33_2 = icmp_eq  i4 %f1h_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_2"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_81:9 %add_ln33_2 = add i4 %f1h_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_81:10 %br_ln33 = br i1 %icmp_ln33_2, void %VITIS_LOOP_34_8.155.split, void %for.end57.182

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.155.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.155.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.155.split:2 %tmp23 = add i4 %f1h_1, i4 12

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.155.split:3 %tmp23_cast = sext i4 %tmp23

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.155.split:4 %empty_92 = add i8 %tmp23_cast, i8 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_8.155.split:5 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_92, i32 7

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.155.split:6 %yPixelClamped_2 = select i1 %tmp_30, i8 0, i8 %empty_92

]]></Node>
<StgValue><ssdm name="yPixelClamped_2"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.155.split:7 %sext_ln40_4 = sext i8 %yPixelClamped_2

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.155.split:8 %tmp_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.155.split:9 %sub_ln40_1 = sub i16 %tmp_31, i16 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="sub_ln40_1"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.155.split:10 %br_ln34 = br void %for.inc.170

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:0 %add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86

]]></Node>
<StgValue><ssdm name="add68_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.170:0 %f1w_1 = phi i4 %add_ln34_1, void %for.inc.170.split, i4 0, void %VITIS_LOOP_34_8.155.split

]]></Node>
<StgValue><ssdm name="f1w_1"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.170:1 %add54_167184 = phi i32 %add54_s, void %for.inc.170.split, i32 %add54_167_lcssa186, void %VITIS_LOOP_34_8.155.split

]]></Node>
<StgValue><ssdm name="add54_167184"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="4">
<![CDATA[
for.inc.170:2 %zext_ln40_15 = zext i4 %f1w_1

]]></Node>
<StgValue><ssdm name="zext_ln40_15"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.170:3 %add_ln40_14 = add i13 %add_ln40_8, i13 %zext_ln40_15

]]></Node>
<StgValue><ssdm name="add_ln40_14"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="13">
<![CDATA[
for.inc.170:4 %zext_ln40_16 = zext i13 %add_ln40_14

]]></Node>
<StgValue><ssdm name="zext_ln40_16"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.170:5 %conv1_weights_addr_1 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_16

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_1"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="4">
<![CDATA[
for.inc.170:6 %zext_ln34_2 = zext i4 %f1w_1

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.170:7 %icmp_ln34_1 = icmp_eq  i4 %f1w_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.170:8 %add_ln34_1 = add i4 %f1w_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.170:9 %br_ln34 = br i1 %icmp_ln34_1, void %for.inc.170.split, void %for.inc55.173

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.170.split:2 %add_ln38_2 = add i7 %zext_ln34_2, i7 81

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="7">
<![CDATA[
for.inc.170.split:3 %zext_ln38 = zext i7 %add_ln38_2

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.170.split:4 %add_ln38_3 = add i8 %zext_ln38, i8 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="8">
<![CDATA[
for.inc.170.split:5 %zext_ln40_17 = zext i8 %add_ln38_3

]]></Node>
<StgValue><ssdm name="zext_ln40_17"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.170.split:6 %add_ln40_15 = add i16 %sub_ln40_1, i16 %zext_ln40_17

]]></Node>
<StgValue><ssdm name="add_ln40_15"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="16">
<![CDATA[
for.inc.170.split:7 %zext_ln40_18 = zext i16 %add_ln40_15

]]></Node>
<StgValue><ssdm name="zext_ln40_18"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.170.split:8 %input_ftmap_addr_1 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_18

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_1"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="13">
<![CDATA[
for.inc.170.split:9 %conv1_weights_load_1 = load i13 %conv1_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_load_1"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="16">
<![CDATA[
for.inc.170.split:11 %input_ftmap_load_1 = load i16 %input_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="input_ftmap_load_1"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.173:0 %br_ln33 = br void %VITIS_LOOP_34_81

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="415" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="13">
<![CDATA[
for.inc.170.split:9 %conv1_weights_load_1 = load i13 %conv1_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_load_1"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="16">
<![CDATA[
for.inc.170.split:11 %input_ftmap_load_1 = load i16 %input_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="input_ftmap_load_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="417" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
for.inc.170.split:10 %bitcast_ln40_2 = bitcast i32 %conv1_weights_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln40_2"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
for.inc.170.split:12 %bitcast_ln40_3 = bitcast i32 %input_ftmap_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln40_3"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:13 %mul_s = fmul i32 %bitcast_ln40_2, i32 %bitcast_ln40_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="420" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:13 %mul_s = fmul i32 %bitcast_ln40_2, i32 %bitcast_ln40_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="421" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:13 %mul_s = fmul i32 %bitcast_ln40_2, i32 %bitcast_ln40_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="422" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:14 %add54_s = fadd i32 %add54_167184, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add54_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="423" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:14 %add54_s = fadd i32 %add54_167184, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add54_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="424" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:14 %add54_s = fadd i32 %add54_167184, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add54_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="425" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.170.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.170.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.170.split:14 %add54_s = fadd i32 %add54_167184, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add54_s"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
for.inc.170.split:15 %br_ln34 = br void %for.inc.170

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="429" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:0 %add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86

]]></Node>
<StgValue><ssdm name="add68_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="430" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:0 %add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86

]]></Node>
<StgValue><ssdm name="add68_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="431" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:0 %add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86

]]></Node>
<StgValue><ssdm name="add68_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="432" st_id="40" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:7 %tmp_6 = fcmp_olt  i32 %add68_s, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="433" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
for.end57.182:1 %bitcast_ln46_1 = bitcast i32 %add68_s

]]></Node>
<StgValue><ssdm name="bitcast_ln46_1"/></StgValue>
</operation>

<operation id="434" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.182:2 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="435" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="32">
<![CDATA[
for.end57.182:3 %trunc_ln46_1 = trunc i32 %bitcast_ln46_1

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="436" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.182:4 %icmp_ln46_2 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_2"/></StgValue>
</operation>

<operation id="437" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.182:5 %icmp_ln46_3 = icmp_eq  i23 %trunc_ln46_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_3"/></StgValue>
</operation>

<operation id="438" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.182:6 %or_ln46_1 = or i1 %icmp_ln46_3, i1 %icmp_ln46_2

]]></Node>
<StgValue><ssdm name="or_ln46_1"/></StgValue>
</operation>

<operation id="439" st_id="41" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.182:7 %tmp_6 = fcmp_olt  i32 %add68_s, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="440" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.182:8 %and_ln46_1 = and i1 %or_ln46_1, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln46_1"/></StgValue>
</operation>

<operation id="441" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.182:9 %select_ln46_1 = select i1 %and_ln46_1, i32 0, i32 %add68_s

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="442" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.182:10 %store_ln45 = store i32 %select_ln46_1, i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="443" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
for.end57.182:11 %br_ln31 = br void %VITIS_LOOP_33_71

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="444" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_52:0 %n1_11 = load i7 %n1_2

]]></Node>
<StgValue><ssdm name="n1_11"/></StgValue>
</operation>

<operation id="445" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_52:1 %zext_ln27_2 = zext i7 %n1_11

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="446" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_52:2 %n1_2_cast48 = zext i7 %n1_11

]]></Node>
<StgValue><ssdm name="n1_2_cast48"/></StgValue>
</operation>

<operation id="447" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_52:3 %n1_2_cast = zext i7 %n1_11

]]></Node>
<StgValue><ssdm name="n1_2_cast"/></StgValue>
</operation>

<operation id="448" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_52:4 %tmp_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_11, i8 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="449" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_52:5 %tmp_26_cast = zext i15 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="450" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_52:6 %empty_93 = sub i16 %tmp_26_cast, i16 %n1_2_cast

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="451" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_30_52:7 %sext_ln40_2 = sext i16 %empty_93

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="452" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_52:8 %tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_11, i3 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="453" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_52:9 %zext_ln40_2 = zext i10 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="454" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_52:10 %add_ln40_2 = add i11 %zext_ln40_2, i11 %n1_2_cast48

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="455" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_52:11 %icmp_ln27_2 = icmp_eq  i7 %n1_11, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_2"/></StgValue>
</operation>

<operation id="456" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_52:12 %add_ln27_2 = add i7 %n1_11, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="457" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_52:13 %br_ln27 = br i1 %icmp_ln27_2, void %VITIS_LOOP_30_5.2106.split, void %VITIS_LOOP_30_5.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="458" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2106.split:2 %conv1_biases_addr_2 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_2"/></StgValue>
</operation>

<operation id="459" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2106.split:3 %conv1_biases_load_2 = load i6 %conv1_biases_addr_2

]]></Node>
<StgValue><ssdm name="conv1_biases_load_2"/></StgValue>
</operation>

<operation id="460" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.preheader:0 %n1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_3"/></StgValue>
</operation>

<operation id="461" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.preheader:1 %store_ln27 = store i7 0, i7 %n1_3

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="462" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="463" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2106.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="464" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2106.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="465" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2106.split:3 %conv1_biases_load_2 = load i6 %conv1_biases_addr_2

]]></Node>
<StgValue><ssdm name="conv1_biases_load_2"/></StgValue>
</operation>

<operation id="466" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2106.split:4 %empty_94 = bitcast i32 %conv1_biases_load_2

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="467" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2106.split:5 %br_ln30 = br void %VITIS_LOOP_31_62

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="468" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_62:0 %th_2 = phi i7 %add_ln30_3, void %for.inc97.2158, i7 0, void %VITIS_LOOP_30_5.2106.split

]]></Node>
<StgValue><ssdm name="th_2"/></StgValue>
</operation>

<operation id="469" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_62:1 %th_2_cast = zext i7 %th_2

]]></Node>
<StgValue><ssdm name="th_2_cast"/></StgValue>
</operation>

<operation id="470" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_31_62:2 %empty_95 = add i17 %sext_ln40_2, i17 %th_2_cast

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="471" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_62:3 %p_cast53 = sext i17 %empty_95

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="472" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_31_62:4 %empty_96 = trunc i17 %empty_95

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="473" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_62:5 %p_shl5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_96, i8 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="474" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_62:6 %empty_97 = sub i22 %p_shl5, i22 %p_cast53

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="475" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_62:7 %zext_ln30_2 = zext i7 %th_2

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="476" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_62:8 %icmp_ln30_2 = icmp_eq  i7 %th_2, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_2"/></StgValue>
</operation>

<operation id="477" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_62:9 %add_ln30_3 = add i7 %th_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="478" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_62:10 %br_ln30 = br i1 %icmp_ln30_2, void %VITIS_LOOP_31_6.2113.split, void %for.inc100.2161

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="479" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.2113.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="480" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2113.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="481" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2113.split:2 %br_ln31 = br void %VITIS_LOOP_33_72

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="482" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.2161:0 %store_ln27 = store i7 %add_ln27_2, i7 %n1_2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="483" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.2161:1 %br_ln27 = br void %VITIS_LOOP_30_52

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="484" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_72:0 %tw_2 = phi i7 %add_ln31_2, void %for.end57.2149, i7 0, void %VITIS_LOOP_31_6.2113.split

]]></Node>
<StgValue><ssdm name="tw_2"/></StgValue>
</operation>

<operation id="485" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_72:1 %zext_ln31_2 = zext i7 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="486" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_72:2 %zext_ln31_3 = zext i7 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="487" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_72:3 %icmp_ln31_2 = icmp_eq  i7 %tw_2, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="488" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_72:4 %add_ln31_2 = add i7 %tw_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="489" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_72:5 %br_ln31 = br i1 %icmp_ln31_2, void %VITIS_LOOP_33_7.2117.split, void %for.inc97.2158

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="490" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2117.split:2 %empty_98 = add i8 %zext_ln31_3, i8 170

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="491" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2117.split:3 %p_cast59 = zext i8 %empty_98

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="492" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2117.split:4 %empty_99 = add i22 %empty_97, i22 %p_cast59

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="493" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2117.split:5 %p_cast106 = zext i22 %empty_99

]]></Node>
<StgValue><ssdm name="p_cast106"/></StgValue>
</operation>

<operation id="494" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2117.split:6 %conv1_output_ftmap_addr_2 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast106

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_2"/></StgValue>
</operation>

<operation id="495" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2117.split:7 %conv1_output_ftmap_load_2 = load i22 %conv1_output_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_2"/></StgValue>
</operation>

<operation id="496" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.2158:0 %br_ln30 = br void %VITIS_LOOP_31_62

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="497" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2117.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="498" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2117.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="499" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2117.split:7 %conv1_output_ftmap_load_2 = load i22 %conv1_output_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_2"/></StgValue>
</operation>

<operation id="500" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2117.split:8 %br_ln33 = br void %VITIS_LOOP_34_82

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="501" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_82:0 %f1h_2 = phi i4 %add_ln33_3, void %for.inc55.2140, i4 0, void %VITIS_LOOP_33_7.2117.split

]]></Node>
<StgValue><ssdm name="f1h_2"/></StgValue>
</operation>

<operation id="502" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_82:1 %add54_2134_lcssa183 = phi i32 %add54_2134181, void %for.inc55.2140, i32 %conv1_output_ftmap_load_2, void %VITIS_LOOP_33_7.2117.split

]]></Node>
<StgValue><ssdm name="add54_2134_lcssa183"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_82:2 %zext_ln40_13 = zext i4 %f1h_2

]]></Node>
<StgValue><ssdm name="zext_ln40_13"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_82:3 %add_ln40_12 = add i11 %add_ln40_2, i11 %zext_ln40_13

]]></Node>
<StgValue><ssdm name="add_ln40_12"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_82:4 %zext_ln40_14 = zext i11 %add_ln40_12

]]></Node>
<StgValue><ssdm name="zext_ln40_14"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_82:5 %trunc_ln40_2 = trunc i11 %add_ln40_12

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_82:6 %p_shl1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_82:7 %add_ln40_13 = add i13 %p_shl1, i13 %zext_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_13"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_82:8 %icmp_ln33_3 = icmp_eq  i4 %f1h_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_3"/></StgValue>
</operation>

<operation id="510" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_82:9 %add_ln33_3 = add i4 %f1h_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="511" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_82:10 %br_ln33 = br i1 %icmp_ln33_3, void %VITIS_LOOP_34_8.2122.split, void %for.end57.2149

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="512" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.2122.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="513" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2122.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="514" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2122.split:2 %tmp26 = add i4 %f1h_2, i4 12

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="515" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2122.split:3 %tmp26_cast = sext i4 %tmp26

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="516" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2122.split:4 %empty_100 = add i8 %tmp26_cast, i8 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="517" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_8.2122.split:5 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_100, i32 7

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="518" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2122.split:6 %yPixelClamped_3 = select i1 %tmp_35, i8 0, i8 %empty_100

]]></Node>
<StgValue><ssdm name="yPixelClamped_3"/></StgValue>
</operation>

<operation id="519" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2122.split:7 %sext_ln40_6 = sext i8 %yPixelClamped_3

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="520" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2122.split:8 %tmp_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="521" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.2122.split:9 %sub_ln40_2 = sub i16 %tmp_36, i16 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="sub_ln40_2"/></StgValue>
</operation>

<operation id="522" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2122.split:10 %br_ln34 = br void %for.inc.2137

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="523" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:0 %add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94

]]></Node>
<StgValue><ssdm name="add68_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="524" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.2137:0 %f1w_2 = phi i4 %add_ln34_2, void %for.inc.2137.split, i4 0, void %VITIS_LOOP_34_8.2122.split

]]></Node>
<StgValue><ssdm name="f1w_2"/></StgValue>
</operation>

<operation id="525" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2137:1 %add54_2134181 = phi i32 %add54_3, void %for.inc.2137.split, i32 %add54_2134_lcssa183, void %VITIS_LOOP_34_8.2122.split

]]></Node>
<StgValue><ssdm name="add54_2134181"/></StgValue>
</operation>

<operation id="526" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="4">
<![CDATA[
for.inc.2137:2 %zext_ln40_22 = zext i4 %f1w_2

]]></Node>
<StgValue><ssdm name="zext_ln40_22"/></StgValue>
</operation>

<operation id="527" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2137:3 %add_ln40_19 = add i13 %add_ln40_13, i13 %zext_ln40_22

]]></Node>
<StgValue><ssdm name="add_ln40_19"/></StgValue>
</operation>

<operation id="528" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2137:4 %zext_ln40_23 = zext i13 %add_ln40_19

]]></Node>
<StgValue><ssdm name="zext_ln40_23"/></StgValue>
</operation>

<operation id="529" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2137:5 %conv1_weights_addr_2 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_23

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_2"/></StgValue>
</operation>

<operation id="530" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="4">
<![CDATA[
for.inc.2137:6 %zext_ln34_4 = zext i4 %f1w_2

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="531" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2137:7 %icmp_ln34_2 = icmp_eq  i4 %f1w_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="532" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2137:8 %add_ln34_2 = add i4 %f1w_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="533" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2137:9 %br_ln34 = br i1 %icmp_ln34_2, void %for.inc.2137.split, void %for.inc55.2140

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="534" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2137.split:2 %add_ln38_4 = add i8 %zext_ln34_4, i8 166

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="535" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8">
<![CDATA[
for.inc.2137.split:3 %zext_ln38_1 = zext i8 %add_ln38_4

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="536" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2137.split:4 %add_ln38_5 = add i9 %zext_ln38_1, i9 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="add_ln38_5"/></StgValue>
</operation>

<operation id="537" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2137.split:5 %icmp_ln84 = icmp_ugt  i9 %add_ln38_5, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="538" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc.2137.split:6 %xPixelClamped_2 = select i1 %icmp_ln84, i9 254, i9 %add_ln38_5

]]></Node>
<StgValue><ssdm name="xPixelClamped_2"/></StgValue>
</operation>

<operation id="539" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2137.split:7 %conv1_weights_load_2 = load i13 %conv1_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_load_2"/></StgValue>
</operation>

<operation id="540" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="9">
<![CDATA[
for.inc.2137.split:9 %zext_ln40_25 = zext i9 %xPixelClamped_2

]]></Node>
<StgValue><ssdm name="zext_ln40_25"/></StgValue>
</operation>

<operation id="541" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.2137.split:10 %add_ln40_20 = add i16 %sub_ln40_2, i16 %zext_ln40_25

]]></Node>
<StgValue><ssdm name="add_ln40_20"/></StgValue>
</operation>

<operation id="542" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="16">
<![CDATA[
for.inc.2137.split:11 %zext_ln40_26 = zext i16 %add_ln40_20

]]></Node>
<StgValue><ssdm name="zext_ln40_26"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2137.split:12 %input_ftmap_addr_2 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_26

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_2"/></StgValue>
</operation>

<operation id="544" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2137.split:13 %input_ftmap_load_2 = load i16 %input_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="input_ftmap_load_2"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.2140:0 %br_ln33 = br void %VITIS_LOOP_34_82

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="546" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2137.split:7 %conv1_weights_load_2 = load i13 %conv1_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_load_2"/></StgValue>
</operation>

<operation id="547" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2137.split:13 %input_ftmap_load_2 = load i16 %input_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="input_ftmap_load_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="548" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2137.split:8 %bitcast_ln40_4 = bitcast i32 %conv1_weights_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln40_4"/></StgValue>
</operation>

<operation id="549" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2137.split:14 %bitcast_ln40_5 = bitcast i32 %input_ftmap_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln40_5"/></StgValue>
</operation>

<operation id="550" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:15 %mul_3 = fmul i32 %bitcast_ln40_4, i32 %bitcast_ln40_5

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="551" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:15 %mul_3 = fmul i32 %bitcast_ln40_4, i32 %bitcast_ln40_5

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="552" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:15 %mul_3 = fmul i32 %bitcast_ln40_4, i32 %bitcast_ln40_5

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="553" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:16 %add54_3 = fadd i32 %add54_2134181, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add54_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="554" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:16 %add54_3 = fadd i32 %add54_2134181, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add54_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="555" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:16 %add54_3 = fadd i32 %add54_2134181, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add54_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="556" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2137.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="557" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2137.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="558" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2137.split:16 %add54_3 = fadd i32 %add54_2134181, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add54_3"/></StgValue>
</operation>

<operation id="559" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2137.split:17 %br_ln34 = br void %for.inc.2137

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="560" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:0 %add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94

]]></Node>
<StgValue><ssdm name="add68_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="561" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:0 %add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94

]]></Node>
<StgValue><ssdm name="add68_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="562" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:0 %add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94

]]></Node>
<StgValue><ssdm name="add68_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="563" st_id="60" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:7 %tmp_8 = fcmp_olt  i32 %add68_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="564" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
for.end57.2149:1 %bitcast_ln46_2 = bitcast i32 %add68_3

]]></Node>
<StgValue><ssdm name="bitcast_ln46_2"/></StgValue>
</operation>

<operation id="565" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.2149:2 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="566" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="23" op_0_bw="32">
<![CDATA[
for.end57.2149:3 %trunc_ln46_2 = trunc i32 %bitcast_ln46_2

]]></Node>
<StgValue><ssdm name="trunc_ln46_2"/></StgValue>
</operation>

<operation id="567" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.2149:4 %icmp_ln46_4 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_4"/></StgValue>
</operation>

<operation id="568" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.2149:5 %icmp_ln46_5 = icmp_eq  i23 %trunc_ln46_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_5"/></StgValue>
</operation>

<operation id="569" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2149:6 %or_ln46_2 = or i1 %icmp_ln46_5, i1 %icmp_ln46_4

]]></Node>
<StgValue><ssdm name="or_ln46_2"/></StgValue>
</operation>

<operation id="570" st_id="61" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2149:7 %tmp_8 = fcmp_olt  i32 %add68_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="571" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2149:8 %and_ln46_2 = and i1 %or_ln46_2, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln46_2"/></StgValue>
</operation>

<operation id="572" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.2149:9 %select_ln46_2 = select i1 %and_ln46_2, i32 0, i32 %add68_3

]]></Node>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</operation>

<operation id="573" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.2149:10 %store_ln45 = store i32 %select_ln46_2, i22 %conv1_output_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="574" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
for.end57.2149:11 %br_ln31 = br void %VITIS_LOOP_33_72

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="575" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1:0 %n1_12 = load i7 %n1_3

]]></Node>
<StgValue><ssdm name="n1_12"/></StgValue>
</operation>

<operation id="576" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1:1 %zext_ln27_3 = zext i7 %n1_12

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="577" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1:2 %n1_3_cast51 = zext i7 %n1_12

]]></Node>
<StgValue><ssdm name="n1_3_cast51"/></StgValue>
</operation>

<operation id="578" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1:3 %n1_3_cast = zext i7 %n1_12

]]></Node>
<StgValue><ssdm name="n1_3_cast"/></StgValue>
</operation>

<operation id="579" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.1:4 %tmp_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_12, i8 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="580" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.1:5 %tmp_29_cast = zext i15 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="581" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.1:6 %empty_33 = sub i16 %tmp_29_cast, i16 %n1_3_cast

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="582" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.1:7 %tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_12, i3 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="583" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.1:8 %zext_ln40_3 = zext i10 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="584" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.1:9 %add_ln40_3 = add i11 %zext_ln40_3, i11 %n1_3_cast51

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="585" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1:10 %icmp_ln27_3 = icmp_eq  i7 %n1_12, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_3"/></StgValue>
</operation>

<operation id="586" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1:11 %add_ln27_3 = add i7 %n1_12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="587" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1:12 %br_ln27 = br i1 %icmp_ln27_3, void %VITIS_LOOP_30_5.1.split, void %VITIS_LOOP_30_5.1.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="588" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.split:2 %conv1_biases_addr_3 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_3"/></StgValue>
</operation>

<operation id="589" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.split:3 %conv1_biases_load_3 = load i6 %conv1_biases_addr_3

]]></Node>
<StgValue><ssdm name="conv1_biases_load_3"/></StgValue>
</operation>

<operation id="590" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.1.preheader:0 %n1_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_4"/></StgValue>
</operation>

<operation id="591" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1.preheader:1 %store_ln27 = store i7 0, i7 %n1_4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="592" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.1.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.1.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="593" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="594" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="595" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.split:3 %conv1_biases_load_3 = load i6 %conv1_biases_addr_3

]]></Node>
<StgValue><ssdm name="conv1_biases_load_3"/></StgValue>
</operation>

<operation id="596" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.split:4 %empty_34 = bitcast i32 %conv1_biases_load_3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="597" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="598" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1:0 %th_3 = phi i7 %add_ln30_4, void %for.inc97.1, i7 0, void %VITIS_LOOP_30_5.1.split

]]></Node>
<StgValue><ssdm name="th_3"/></StgValue>
</operation>

<operation id="599" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1:1 %zext_ln30_3 = zext i7 %th_3

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="600" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1:2 %icmp_ln30_3 = icmp_eq  i7 %th_3, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_3"/></StgValue>
</operation>

<operation id="601" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1:3 %add_ln30_4 = add i7 %th_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="602" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1:4 %br_ln30 = br i1 %icmp_ln30_3, void %VITIS_LOOP_31_6.1.split, void %for.inc100.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="603" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.1.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="604" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="605" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.split:2 %empty_35 = add i8 %zext_ln30_3, i8 85

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="606" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.split:3 %p_cast56 = zext i8 %empty_35

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="607" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.split:4 %empty_36 = add i16 %empty_33, i16 %p_cast56

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="608" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.split:5 %p_cast57 = zext i16 %empty_36

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="609" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.split:6 %empty_37 = trunc i16 %empty_36

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="610" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.split:7 %p_shl9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_37, i8 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="611" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.1.split:8 %empty_38 = sub i22 %p_shl9, i22 %p_cast57

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="612" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="613" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.1:0 %store_ln27 = store i7 %add_ln27_3, i7 %n1_3

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="614" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.1:1 %br_ln27 = br void %VITIS_LOOP_30_5.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="615" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1:0 %tw_3 = phi i7 %add_ln31_3, void %for.end57.1, i7 0, void %VITIS_LOOP_31_6.1.split

]]></Node>
<StgValue><ssdm name="tw_3"/></StgValue>
</operation>

<operation id="616" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="22" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1:1 %tw_3_cast = zext i7 %tw_3

]]></Node>
<StgValue><ssdm name="tw_3_cast"/></StgValue>
</operation>

<operation id="617" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1:2 %empty_39 = add i22 %empty_38, i22 %tw_3_cast

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="618" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1:3 %p_cast109 = zext i22 %empty_39

]]></Node>
<StgValue><ssdm name="p_cast109"/></StgValue>
</operation>

<operation id="619" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1:4 %conv1_output_ftmap_addr_3 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast109

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_3"/></StgValue>
</operation>

<operation id="620" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1:5 %zext_ln31_4 = zext i7 %tw_3

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="621" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1:6 %icmp_ln31_3 = icmp_eq  i7 %tw_3, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_3"/></StgValue>
</operation>

<operation id="622" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1:7 %add_ln31_3 = add i7 %tw_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_3"/></StgValue>
</operation>

<operation id="623" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1:8 %br_ln31 = br i1 %icmp_ln31_3, void %VITIS_LOOP_33_7.1.split, void %for.inc97.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="624" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.split:2 %conv1_output_ftmap_load_3 = load i22 %conv1_output_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_3"/></StgValue>
</operation>

<operation id="625" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.1:0 %br_ln30 = br void %VITIS_LOOP_31_6.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="626" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="627" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="628" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.split:2 %conv1_output_ftmap_load_3 = load i22 %conv1_output_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_3"/></StgValue>
</operation>

<operation id="629" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.split:3 %br_ln33 = br void %VITIS_LOOP_34_8.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="630" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1:0 %f1h_3 = phi i4 %add_ln33_4, void %for.inc55.1, i4 0, void %VITIS_LOOP_33_7.1.split

]]></Node>
<StgValue><ssdm name="f1h_3"/></StgValue>
</operation>

<operation id="631" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1:1 %add54_1_lcssa180 = phi i32 %add54_1178, void %for.inc55.1, i32 %conv1_output_ftmap_load_3, void %VITIS_LOOP_33_7.1.split

]]></Node>
<StgValue><ssdm name="add54_1_lcssa180"/></StgValue>
</operation>

<operation id="632" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1:2 %zext_ln40_20 = zext i4 %f1h_3

]]></Node>
<StgValue><ssdm name="zext_ln40_20"/></StgValue>
</operation>

<operation id="633" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1:3 %add_ln40_17 = add i11 %add_ln40_3, i11 %zext_ln40_20

]]></Node>
<StgValue><ssdm name="add_ln40_17"/></StgValue>
</operation>

<operation id="634" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1:4 %zext_ln40_21 = zext i11 %add_ln40_17

]]></Node>
<StgValue><ssdm name="zext_ln40_21"/></StgValue>
</operation>

<operation id="635" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1:5 %trunc_ln40_3 = trunc i11 %add_ln40_17

]]></Node>
<StgValue><ssdm name="trunc_ln40_3"/></StgValue>
</operation>

<operation id="636" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.1:6 %p_shl6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_3, i3 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="637" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.1:7 %add_ln40_18 = add i13 %p_shl6, i13 %zext_ln40_21

]]></Node>
<StgValue><ssdm name="add_ln40_18"/></StgValue>
</operation>

<operation id="638" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1:8 %zext_ln33 = zext i4 %f1h_3

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="639" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1:9 %icmp_ln33_4 = icmp_eq  i4 %f1h_3, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_4"/></StgValue>
</operation>

<operation id="640" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1:10 %add_ln33_4 = add i4 %f1h_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="641" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1:11 %br_ln33 = br i1 %icmp_ln33_4, void %VITIS_LOOP_34_8.1.split, void %for.end57.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="642" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.1.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="643" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="644" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.split:2 %tmp4 = add i7 %zext_ln33, i7 81

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="645" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.split:3 %tmp4_cast = zext i7 %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="646" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.split:4 %empty_40 = add i8 %tmp4_cast, i8 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="647" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.split:5 %zext_ln40_24 = zext i8 %empty_40

]]></Node>
<StgValue><ssdm name="zext_ln40_24"/></StgValue>
</operation>

<operation id="648" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.split:6 %tmp_39 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_40, i8 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="649" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.1.split:7 %sub_ln40_3 = sub i16 %tmp_39, i16 %zext_ln40_24

]]></Node>
<StgValue><ssdm name="sub_ln40_3"/></StgValue>
</operation>

<operation id="650" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.split:8 %br_ln34 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="651" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="652" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.1:0 %f1w_3 = phi i4 %add_ln34_3, void %for.inc.1.split, i4 0, void %VITIS_LOOP_34_8.1.split

]]></Node>
<StgValue><ssdm name="f1w_3"/></StgValue>
</operation>

<operation id="653" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.1:1 %add54_1178 = phi i32 %add54_1, void %for.inc.1.split, i32 %add54_1_lcssa180, void %VITIS_LOOP_34_8.1.split

]]></Node>
<StgValue><ssdm name="add54_1178"/></StgValue>
</operation>

<operation id="654" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="13" op_0_bw="4">
<![CDATA[
for.inc.1:2 %zext_ln40_30 = zext i4 %f1w_3

]]></Node>
<StgValue><ssdm name="zext_ln40_30"/></StgValue>
</operation>

<operation id="655" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.1:3 %add_ln40_24 = add i13 %add_ln40_18, i13 %zext_ln40_30

]]></Node>
<StgValue><ssdm name="add_ln40_24"/></StgValue>
</operation>

<operation id="656" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="13">
<![CDATA[
for.inc.1:4 %zext_ln40_31 = zext i13 %add_ln40_24

]]></Node>
<StgValue><ssdm name="zext_ln40_31"/></StgValue>
</operation>

<operation id="657" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1:5 %conv1_weights_addr_3 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_31

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_3"/></StgValue>
</operation>

<operation id="658" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1:6 %icmp_ln34_3 = icmp_eq  i4 %f1w_3, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_3"/></StgValue>
</operation>

<operation id="659" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1:7 %add_ln34_3 = add i4 %f1w_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="660" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:8 %br_ln34 = br i1 %icmp_ln34_3, void %for.inc.1.split, void %for.inc55.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="661" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.split:2 %add_ln38_6 = add i4 %f1w_3, i4 12

]]></Node>
<StgValue><ssdm name="add_ln38_6"/></StgValue>
</operation>

<operation id="662" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="4">
<![CDATA[
for.inc.1.split:3 %sext_ln38_1 = sext i4 %add_ln38_6

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="663" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1.split:4 %add_ln38_7 = add i8 %sext_ln38_1, i8 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="add_ln38_7"/></StgValue>
</operation>

<operation id="664" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.1.split:5 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln38_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="665" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.1.split:6 %xPixelClamped_3 = select i1 %tmp_43, i8 0, i8 %add_ln38_7

]]></Node>
<StgValue><ssdm name="xPixelClamped_3"/></StgValue>
</operation>

<operation id="666" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.split:7 %conv1_weights_load_3 = load i13 %conv1_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weights_load_3"/></StgValue>
</operation>

<operation id="667" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="8">
<![CDATA[
for.inc.1.split:9 %sext_ln40_7 = sext i8 %xPixelClamped_3

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="668" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.1.split:10 %add_ln40_25 = add i16 %sub_ln40_3, i16 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="add_ln40_25"/></StgValue>
</operation>

<operation id="669" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="16">
<![CDATA[
for.inc.1.split:11 %zext_ln40_33 = zext i16 %add_ln40_25

]]></Node>
<StgValue><ssdm name="zext_ln40_33"/></StgValue>
</operation>

<operation id="670" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.split:12 %input_ftmap_addr_3 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_33

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_3"/></StgValue>
</operation>

<operation id="671" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.split:13 %input_ftmap_load_3 = load i16 %input_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="input_ftmap_load_3"/></StgValue>
</operation>

<operation id="672" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.1:0 %br_ln33 = br void %VITIS_LOOP_34_8.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="673" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.split:7 %conv1_weights_load_3 = load i13 %conv1_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weights_load_3"/></StgValue>
</operation>

<operation id="674" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.split:13 %input_ftmap_load_3 = load i16 %input_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="input_ftmap_load_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="675" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:8 %bitcast_ln40_6 = bitcast i32 %conv1_weights_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln40_6"/></StgValue>
</operation>

<operation id="676" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:14 %bitcast_ln40_7 = bitcast i32 %input_ftmap_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln40_7"/></StgValue>
</operation>

<operation id="677" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:15 %mul_1 = fmul i32 %bitcast_ln40_6, i32 %bitcast_ln40_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="678" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:15 %mul_1 = fmul i32 %bitcast_ln40_6, i32 %bitcast_ln40_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="679" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:15 %mul_1 = fmul i32 %bitcast_ln40_6, i32 %bitcast_ln40_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="680" st_id="73" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:16 %add54_1 = fadd i32 %add54_1178, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="681" st_id="74" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:16 %add54_1 = fadd i32 %add54_1178, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="682" st_id="75" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:16 %add54_1 = fadd i32 %add54_1178, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="683" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="684" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="685" st_id="76" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:16 %add54_1 = fadd i32 %add54_1178, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>

<operation id="686" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.split:17 %br_ln34 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="687" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="688" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="689" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="690" st_id="80" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:7 %tmp_s = fcmp_olt  i32 %add68_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="691" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
for.end57.1:1 %bitcast_ln46_3 = bitcast i32 %add68_1

]]></Node>
<StgValue><ssdm name="bitcast_ln46_3"/></StgValue>
</operation>

<operation id="692" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.1:2 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="693" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="23" op_0_bw="32">
<![CDATA[
for.end57.1:3 %trunc_ln46_3 = trunc i32 %bitcast_ln46_3

]]></Node>
<StgValue><ssdm name="trunc_ln46_3"/></StgValue>
</operation>

<operation id="694" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.1:4 %icmp_ln46_6 = icmp_ne  i8 %tmp_9, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_6"/></StgValue>
</operation>

<operation id="695" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.1:5 %icmp_ln46_7 = icmp_eq  i23 %trunc_ln46_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_7"/></StgValue>
</operation>

<operation id="696" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1:6 %or_ln46_3 = or i1 %icmp_ln46_7, i1 %icmp_ln46_6

]]></Node>
<StgValue><ssdm name="or_ln46_3"/></StgValue>
</operation>

<operation id="697" st_id="81" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:7 %tmp_s = fcmp_olt  i32 %add68_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="698" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1:8 %and_ln46_3 = and i1 %or_ln46_3, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln46_3"/></StgValue>
</operation>

<operation id="699" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.1:9 %select_ln46_3 = select i1 %and_ln46_3, i32 0, i32 %add68_1

]]></Node>
<StgValue><ssdm name="select_ln46_3"/></StgValue>
</operation>

<operation id="700" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.1:10 %store_ln45 = store i32 %select_ln46_3, i22 %conv1_output_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="701" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
for.end57.1:11 %br_ln31 = br void %VITIS_LOOP_33_7.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="702" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.1:0 %n1_13 = load i7 %n1_4

]]></Node>
<StgValue><ssdm name="n1_13"/></StgValue>
</operation>

<operation id="703" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1:1 %zext_ln27_4 = zext i7 %n1_13

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="704" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1:2 %n1_4_cast55 = zext i7 %n1_13

]]></Node>
<StgValue><ssdm name="n1_4_cast55"/></StgValue>
</operation>

<operation id="705" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1:3 %n1_4_cast = zext i7 %n1_13

]]></Node>
<StgValue><ssdm name="n1_4_cast"/></StgValue>
</operation>

<operation id="706" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.1.1:4 %tmp_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_13, i8 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="707" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.1.1:5 %tmp_34_cast = zext i15 %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="708" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.1.1:6 %empty_67 = sub i16 %tmp_34_cast, i16 %n1_4_cast

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="709" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.1.1:7 %tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_13, i3 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="710" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.1.1:8 %zext_ln40_6 = zext i10 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="711" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.1.1:9 %add_ln40_6 = add i11 %zext_ln40_6, i11 %n1_4_cast55

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="712" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1:10 %icmp_ln27_4 = icmp_eq  i7 %n1_13, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_4"/></StgValue>
</operation>

<operation id="713" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.1:11 %add_ln27_4 = add i7 %n1_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="714" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.1:12 %br_ln27 = br i1 %icmp_ln27_4, void %VITIS_LOOP_30_5.1.1.split, void %VITIS_LOOP_30_5.1.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="715" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:2 %conv1_biases_addr_4 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_4"/></StgValue>
</operation>

<operation id="716" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:3 %conv1_biases_load_4 = load i6 %conv1_biases_addr_4

]]></Node>
<StgValue><ssdm name="conv1_biases_load_4"/></StgValue>
</operation>

<operation id="717" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.2.preheader:0 %n1_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_5"/></StgValue>
</operation>

<operation id="718" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2.preheader:1 %store_ln27 = store i7 0, i7 %n1_5

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="719" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.2.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.1.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="720" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="721" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="722" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:3 %conv1_biases_load_4 = load i6 %conv1_biases_addr_4

]]></Node>
<StgValue><ssdm name="conv1_biases_load_4"/></StgValue>
</operation>

<operation id="723" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:4 %empty_68 = bitcast i32 %conv1_biases_load_4

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="724" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.1.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.1.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="725" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.1:0 %th_4 = phi i7 %add_ln30_5, void %for.inc97.1.1, i7 0, void %VITIS_LOOP_30_5.1.1.split

]]></Node>
<StgValue><ssdm name="th_4"/></StgValue>
</operation>

<operation id="726" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.1:1 %zext_ln30_4 = zext i7 %th_4

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="727" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.1:2 %icmp_ln30_4 = icmp_eq  i7 %th_4, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_4"/></StgValue>
</operation>

<operation id="728" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.1:3 %add_ln30_5 = add i7 %th_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_5"/></StgValue>
</operation>

<operation id="729" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.1:4 %br_ln30 = br i1 %icmp_ln30_4, void %VITIS_LOOP_31_6.1.1.split, void %for.inc100.1.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="730" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="731" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="732" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:2 %empty_69 = add i8 %zext_ln30_4, i8 85

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="733" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:3 %p_cast62 = zext i8 %empty_69

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="734" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:4 %empty_70 = add i16 %empty_67, i16 %p_cast62

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="735" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:5 %p_cast65 = zext i16 %empty_70

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="736" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:6 %empty_71 = trunc i16 %empty_70

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="737" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:7 %p_shl4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_71, i8 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="738" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:8 %empty_72 = sub i22 %p_shl4, i22 %p_cast65

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="739" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.1.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.1.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="740" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.1.1:0 %store_ln27 = store i7 %add_ln27_4, i7 %n1_4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="741" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.1.1:1 %br_ln27 = br void %VITIS_LOOP_30_5.1.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="742" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.1:0 %tw_4 = phi i7 %add_ln31_4, void %for.end57.1.1, i7 0, void %VITIS_LOOP_31_6.1.1.split

]]></Node>
<StgValue><ssdm name="tw_4"/></StgValue>
</operation>

<operation id="743" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.1:1 %zext_ln31_5 = zext i7 %tw_4

]]></Node>
<StgValue><ssdm name="zext_ln31_5"/></StgValue>
</operation>

<operation id="744" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.1:2 %icmp_ln31_4 = icmp_eq  i7 %tw_4, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_4"/></StgValue>
</operation>

<operation id="745" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.1:3 %add_ln31_4 = add i7 %tw_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_4"/></StgValue>
</operation>

<operation id="746" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.1:4 %br_ln31 = br i1 %icmp_ln31_4, void %VITIS_LOOP_33_7.1.1.split, void %for.inc97.1.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="747" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:2 %empty_73 = add i8 %zext_ln31_5, i8 85

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="748" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:3 %p_cast71 = zext i8 %empty_73

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>

<operation id="749" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:4 %empty_74 = add i22 %empty_72, i22 %p_cast71

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="750" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:5 %p_cast120 = zext i22 %empty_74

]]></Node>
<StgValue><ssdm name="p_cast120"/></StgValue>
</operation>

<operation id="751" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:6 %conv1_output_ftmap_addr_4 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast120

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_4"/></StgValue>
</operation>

<operation id="752" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:7 %conv1_output_ftmap_load_4 = load i22 %conv1_output_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_4"/></StgValue>
</operation>

<operation id="753" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.1.1:0 %br_ln30 = br void %VITIS_LOOP_31_6.1.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="754" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="755" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="756" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:7 %conv1_output_ftmap_load_4 = load i22 %conv1_output_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_4"/></StgValue>
</operation>

<operation id="757" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.1.split:8 %br_ln33 = br void %VITIS_LOOP_34_8.1.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="758" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.1:0 %f1h_4 = phi i4 %add_ln33_5, void %for.inc55.1.1, i4 0, void %VITIS_LOOP_33_7.1.1.split

]]></Node>
<StgValue><ssdm name="f1h_4"/></StgValue>
</operation>

<operation id="759" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.1:1 %add54_1_1_lcssa177 = phi i32 %add54_1_1175, void %for.inc55.1.1, i32 %conv1_output_ftmap_load_4, void %VITIS_LOOP_33_7.1.1.split

]]></Node>
<StgValue><ssdm name="add54_1_1_lcssa177"/></StgValue>
</operation>

<operation id="760" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.1:2 %zext_ln40_28 = zext i4 %f1h_4

]]></Node>
<StgValue><ssdm name="zext_ln40_28"/></StgValue>
</operation>

<operation id="761" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.1:3 %add_ln40_22 = add i11 %add_ln40_6, i11 %zext_ln40_28

]]></Node>
<StgValue><ssdm name="add_ln40_22"/></StgValue>
</operation>

<operation id="762" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.1:4 %zext_ln40_29 = zext i11 %add_ln40_22

]]></Node>
<StgValue><ssdm name="zext_ln40_29"/></StgValue>
</operation>

<operation id="763" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.1:5 %trunc_ln40_4 = trunc i11 %add_ln40_22

]]></Node>
<StgValue><ssdm name="trunc_ln40_4"/></StgValue>
</operation>

<operation id="764" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.1.1:6 %p_shl10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_4, i3 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="765" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.1.1:7 %add_ln40_23 = add i13 %p_shl10, i13 %zext_ln40_29

]]></Node>
<StgValue><ssdm name="add_ln40_23"/></StgValue>
</operation>

<operation id="766" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="7" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.1:8 %zext_ln33_1 = zext i4 %f1h_4

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="767" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.1:9 %icmp_ln33_5 = icmp_eq  i4 %f1h_4, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_5"/></StgValue>
</operation>

<operation id="768" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.1:10 %add_ln33_5 = add i4 %f1h_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="769" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.1:11 %br_ln33 = br i1 %icmp_ln33_5, void %VITIS_LOOP_34_8.1.1.split, void %for.end57.1.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="770" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="771" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="772" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:2 %tmp18 = add i7 %zext_ln33_1, i7 81

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="773" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:3 %tmp18_cast = zext i7 %tmp18

]]></Node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="774" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:4 %empty_75 = add i8 %tmp18_cast, i8 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="775" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:5 %zext_ln40_32 = zext i8 %empty_75

]]></Node>
<StgValue><ssdm name="zext_ln40_32"/></StgValue>
</operation>

<operation id="776" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:6 %tmp_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_75, i8 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="777" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:7 %sub_ln40_4 = sub i16 %tmp_42, i16 %zext_ln40_32

]]></Node>
<StgValue><ssdm name="sub_ln40_4"/></StgValue>
</operation>

<operation id="778" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.1.split:8 %br_ln34 = br void %for.inc.1.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="779" st_id="87" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:0 %add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68

]]></Node>
<StgValue><ssdm name="add68_1_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="780" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.1.1:0 %f1w_4 = phi i4 %add_ln34_4, void %for.inc.1.1.split, i4 0, void %VITIS_LOOP_34_8.1.1.split

]]></Node>
<StgValue><ssdm name="f1w_4"/></StgValue>
</operation>

<operation id="781" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.1.1:1 %add54_1_1175 = phi i32 %add54_1_1, void %for.inc.1.1.split, i32 %add54_1_1_lcssa177, void %VITIS_LOOP_34_8.1.1.split

]]></Node>
<StgValue><ssdm name="add54_1_1175"/></StgValue>
</operation>

<operation id="782" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="13" op_0_bw="4">
<![CDATA[
for.inc.1.1:2 %zext_ln40_37 = zext i4 %f1w_4

]]></Node>
<StgValue><ssdm name="zext_ln40_37"/></StgValue>
</operation>

<operation id="783" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.1.1:3 %add_ln40_29 = add i13 %add_ln40_23, i13 %zext_ln40_37

]]></Node>
<StgValue><ssdm name="add_ln40_29"/></StgValue>
</operation>

<operation id="784" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="13">
<![CDATA[
for.inc.1.1:4 %zext_ln40_38 = zext i13 %add_ln40_29

]]></Node>
<StgValue><ssdm name="zext_ln40_38"/></StgValue>
</operation>

<operation id="785" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.1:5 %conv1_weights_addr_4 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_38

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_4"/></StgValue>
</operation>

<operation id="786" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="4">
<![CDATA[
for.inc.1.1:6 %zext_ln34_9 = zext i4 %f1w_4

]]></Node>
<StgValue><ssdm name="zext_ln34_9"/></StgValue>
</operation>

<operation id="787" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.1:7 %icmp_ln34_4 = icmp_eq  i4 %f1w_4, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_4"/></StgValue>
</operation>

<operation id="788" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.1:8 %add_ln34_4 = add i4 %f1w_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="789" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1.1:9 %br_ln34 = br i1 %icmp_ln34_4, void %for.inc.1.1.split, void %for.inc55.1.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="790" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.1.1.split:2 %add_ln38_8 = add i7 %zext_ln34_9, i7 81

]]></Node>
<StgValue><ssdm name="add_ln38_8"/></StgValue>
</operation>

<operation id="791" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="7">
<![CDATA[
for.inc.1.1.split:3 %zext_ln38_2 = zext i7 %add_ln38_8

]]></Node>
<StgValue><ssdm name="zext_ln38_2"/></StgValue>
</operation>

<operation id="792" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1.1.split:4 %add_ln38_9 = add i8 %zext_ln38_2, i8 %zext_ln31_5

]]></Node>
<StgValue><ssdm name="add_ln38_9"/></StgValue>
</operation>

<operation id="793" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="8">
<![CDATA[
for.inc.1.1.split:5 %zext_ln40_40 = zext i8 %add_ln38_9

]]></Node>
<StgValue><ssdm name="zext_ln40_40"/></StgValue>
</operation>

<operation id="794" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.1.1.split:6 %add_ln40_30 = add i16 %sub_ln40_4, i16 %zext_ln40_40

]]></Node>
<StgValue><ssdm name="add_ln40_30"/></StgValue>
</operation>

<operation id="795" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="16">
<![CDATA[
for.inc.1.1.split:7 %zext_ln40_41 = zext i16 %add_ln40_30

]]></Node>
<StgValue><ssdm name="zext_ln40_41"/></StgValue>
</operation>

<operation id="796" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.1.split:8 %input_ftmap_addr_4 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_41

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_4"/></StgValue>
</operation>

<operation id="797" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.1.split:9 %conv1_weights_load_4 = load i13 %conv1_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weights_load_4"/></StgValue>
</operation>

<operation id="798" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.1.split:11 %input_ftmap_load_4 = load i16 %input_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="input_ftmap_load_4"/></StgValue>
</operation>

<operation id="799" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.1.1:0 %br_ln33 = br void %VITIS_LOOP_34_8.1.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="800" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.1.split:9 %conv1_weights_load_4 = load i13 %conv1_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weights_load_4"/></StgValue>
</operation>

<operation id="801" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.1.split:11 %input_ftmap_load_4 = load i16 %input_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="input_ftmap_load_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="802" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.1.split:10 %bitcast_ln40_8 = bitcast i32 %conv1_weights_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln40_8"/></StgValue>
</operation>

<operation id="803" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.1.split:12 %bitcast_ln40_9 = bitcast i32 %input_ftmap_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln40_9"/></StgValue>
</operation>

<operation id="804" st_id="90" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:13 %mul_1_1 = fmul i32 %bitcast_ln40_8, i32 %bitcast_ln40_9

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="805" st_id="91" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:13 %mul_1_1 = fmul i32 %bitcast_ln40_8, i32 %bitcast_ln40_9

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="806" st_id="92" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:13 %mul_1_1 = fmul i32 %bitcast_ln40_8, i32 %bitcast_ln40_9

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="807" st_id="93" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:14 %add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add54_1_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="808" st_id="94" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:14 %add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add54_1_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="809" st_id="95" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:14 %add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add54_1_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="810" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1.1.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="811" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.1.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="812" st_id="96" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.1.split:14 %add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add54_1_1"/></StgValue>
</operation>

<operation id="813" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.1.split:15 %br_ln34 = br void %for.inc.1.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="814" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:0 %add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68

]]></Node>
<StgValue><ssdm name="add68_1_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="815" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:0 %add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68

]]></Node>
<StgValue><ssdm name="add68_1_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="816" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:0 %add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68

]]></Node>
<StgValue><ssdm name="add68_1_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="817" st_id="100" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:7 %tmp_2 = fcmp_olt  i32 %add68_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="818" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32">
<![CDATA[
for.end57.1.1:1 %bitcast_ln46_4 = bitcast i32 %add68_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln46_4"/></StgValue>
</operation>

<operation id="819" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.1.1:2 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="820" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="23" op_0_bw="32">
<![CDATA[
for.end57.1.1:3 %trunc_ln46_4 = trunc i32 %bitcast_ln46_4

]]></Node>
<StgValue><ssdm name="trunc_ln46_4"/></StgValue>
</operation>

<operation id="821" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.1.1:4 %icmp_ln46_8 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_8"/></StgValue>
</operation>

<operation id="822" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.1.1:5 %icmp_ln46_9 = icmp_eq  i23 %trunc_ln46_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_9"/></StgValue>
</operation>

<operation id="823" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1.1:6 %or_ln46_4 = or i1 %icmp_ln46_9, i1 %icmp_ln46_8

]]></Node>
<StgValue><ssdm name="or_ln46_4"/></StgValue>
</operation>

<operation id="824" st_id="101" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.1:7 %tmp_2 = fcmp_olt  i32 %add68_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="825" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1.1:8 %and_ln46_4 = and i1 %or_ln46_4, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln46_4"/></StgValue>
</operation>

<operation id="826" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.1.1:9 %select_ln46_4 = select i1 %and_ln46_4, i32 0, i32 %add68_1_1

]]></Node>
<StgValue><ssdm name="select_ln46_4"/></StgValue>
</operation>

<operation id="827" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.1.1:10 %store_ln45 = store i32 %select_ln46_4, i22 %conv1_output_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="828" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
for.end57.1.1:11 %br_ln31 = br void %VITIS_LOOP_33_7.1.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="829" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.2:0 %n1_14 = load i7 %n1_5

]]></Node>
<StgValue><ssdm name="n1_14"/></StgValue>
</operation>

<operation id="830" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2:1 %zext_ln27_5 = zext i7 %n1_14

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="831" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2:2 %n1_5_cast60 = zext i7 %n1_14

]]></Node>
<StgValue><ssdm name="n1_5_cast60"/></StgValue>
</operation>

<operation id="832" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2:3 %n1_5_cast = zext i7 %n1_14

]]></Node>
<StgValue><ssdm name="n1_5_cast"/></StgValue>
</operation>

<operation id="833" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.1.2:4 %tmp_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_14, i8 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="834" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.1.2:5 %tmp_39_cast = zext i15 %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="835" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.1.2:6 %empty_76 = sub i16 %tmp_39_cast, i16 %n1_5_cast

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="836" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.1.2:7 %tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_14, i3 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="837" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.1.2:8 %zext_ln40_12 = zext i10 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln40_12"/></StgValue>
</operation>

<operation id="838" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.1.2:9 %add_ln40_11 = add i11 %zext_ln40_12, i11 %n1_5_cast60

]]></Node>
<StgValue><ssdm name="add_ln40_11"/></StgValue>
</operation>

<operation id="839" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2:10 %icmp_ln27_5 = icmp_eq  i7 %n1_14, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_5"/></StgValue>
</operation>

<operation id="840" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.1.2:11 %add_ln27_5 = add i7 %n1_14, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_5"/></StgValue>
</operation>

<operation id="841" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.2:12 %br_ln27 = br i1 %icmp_ln27_5, void %VITIS_LOOP_30_5.1.2.split, void %VITIS_LOOP_30_5.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="842" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:2 %conv1_biases_addr_5 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_5"/></StgValue>
</operation>

<operation id="843" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:3 %conv1_biases_load_5 = load i6 %conv1_biases_addr_5

]]></Node>
<StgValue><ssdm name="conv1_biases_load_5"/></StgValue>
</operation>

<operation id="844" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.preheader:0 %n1_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_6"/></StgValue>
</operation>

<operation id="845" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.preheader:1 %store_ln27 = store i7 0, i7 %n1_6

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="846" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="847" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="848" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="849" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:3 %conv1_biases_load_5 = load i6 %conv1_biases_addr_5

]]></Node>
<StgValue><ssdm name="conv1_biases_load_5"/></StgValue>
</operation>

<operation id="850" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:4 %empty_77 = bitcast i32 %conv1_biases_load_5

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="851" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.1.2.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.1.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="852" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.2:0 %th_5 = phi i7 %add_ln30_6, void %for.inc97.1.2, i7 0, void %VITIS_LOOP_30_5.1.2.split

]]></Node>
<StgValue><ssdm name="th_5"/></StgValue>
</operation>

<operation id="853" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.2:1 %zext_ln30_5 = zext i7 %th_5

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="854" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.2:2 %icmp_ln30_5 = icmp_eq  i7 %th_5, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_5"/></StgValue>
</operation>

<operation id="855" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.1.2:3 %add_ln30_6 = add i7 %th_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="856" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.2:4 %br_ln30 = br i1 %icmp_ln30_5, void %VITIS_LOOP_31_6.1.2.split, void %for.inc100.1.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="857" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="858" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="859" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:2 %empty_78 = add i8 %zext_ln30_5, i8 85

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="860" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:3 %p_cast68 = zext i8 %empty_78

]]></Node>
<StgValue><ssdm name="p_cast68"/></StgValue>
</operation>

<operation id="861" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:4 %empty_79 = add i16 %empty_76, i16 %p_cast68

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="862" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:5 %p_cast70 = zext i16 %empty_79

]]></Node>
<StgValue><ssdm name="p_cast70"/></StgValue>
</operation>

<operation id="863" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:6 %empty_80 = trunc i16 %empty_79

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="864" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:7 %p_shl8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_80, i8 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="865" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:8 %empty_81 = sub i22 %p_shl8, i22 %p_cast70

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="866" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.1.2.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.1.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="867" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.1.2:0 %store_ln27 = store i7 %add_ln27_5, i7 %n1_5

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="868" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.1.2:1 %br_ln27 = br void %VITIS_LOOP_30_5.1.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="869" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.2:0 %tw_5 = phi i7 %add_ln31_5, void %for.end57.1.2, i7 0, void %VITIS_LOOP_31_6.1.2.split

]]></Node>
<StgValue><ssdm name="tw_5"/></StgValue>
</operation>

<operation id="870" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.2:1 %zext_ln31_6 = zext i7 %tw_5

]]></Node>
<StgValue><ssdm name="zext_ln31_6"/></StgValue>
</operation>

<operation id="871" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.2:2 %zext_ln31_7 = zext i7 %tw_5

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="872" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.2:3 %icmp_ln31_5 = icmp_eq  i7 %tw_5, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_5"/></StgValue>
</operation>

<operation id="873" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.1.2:4 %add_ln31_5 = add i7 %tw_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_5"/></StgValue>
</operation>

<operation id="874" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.2:5 %br_ln31 = br i1 %icmp_ln31_5, void %VITIS_LOOP_33_7.1.2.split, void %for.inc97.1.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="875" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:2 %empty_82 = add i8 %zext_ln31_7, i8 170

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="876" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:3 %p_cast77 = zext i8 %empty_82

]]></Node>
<StgValue><ssdm name="p_cast77"/></StgValue>
</operation>

<operation id="877" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:4 %empty_83 = add i22 %empty_81, i22 %p_cast77

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="878" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:5 %p_cast126 = zext i22 %empty_83

]]></Node>
<StgValue><ssdm name="p_cast126"/></StgValue>
</operation>

<operation id="879" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:6 %conv1_output_ftmap_addr_5 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast126

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_5"/></StgValue>
</operation>

<operation id="880" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:7 %conv1_output_ftmap_load_5 = load i22 %conv1_output_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_5"/></StgValue>
</operation>

<operation id="881" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.1.2:0 %br_ln30 = br void %VITIS_LOOP_31_6.1.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="882" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="883" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="884" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:7 %conv1_output_ftmap_load_5 = load i22 %conv1_output_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_5"/></StgValue>
</operation>

<operation id="885" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.1.2.split:8 %br_ln33 = br void %VITIS_LOOP_34_8.1.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="886" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.2:0 %f1h_5 = phi i4 %add_ln33_6, void %for.inc55.1.2, i4 0, void %VITIS_LOOP_33_7.1.2.split

]]></Node>
<StgValue><ssdm name="f1h_5"/></StgValue>
</operation>

<operation id="887" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.2:1 %add54_1_2_lcssa174 = phi i32 %add54_1_2172, void %for.inc55.1.2, i32 %conv1_output_ftmap_load_5, void %VITIS_LOOP_33_7.1.2.split

]]></Node>
<StgValue><ssdm name="add54_1_2_lcssa174"/></StgValue>
</operation>

<operation id="888" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.2:2 %zext_ln40_35 = zext i4 %f1h_5

]]></Node>
<StgValue><ssdm name="zext_ln40_35"/></StgValue>
</operation>

<operation id="889" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.2:3 %add_ln40_27 = add i11 %add_ln40_11, i11 %zext_ln40_35

]]></Node>
<StgValue><ssdm name="add_ln40_27"/></StgValue>
</operation>

<operation id="890" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.2:4 %zext_ln40_36 = zext i11 %add_ln40_27

]]></Node>
<StgValue><ssdm name="zext_ln40_36"/></StgValue>
</operation>

<operation id="891" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.1.2:5 %trunc_ln40_5 = trunc i11 %add_ln40_27

]]></Node>
<StgValue><ssdm name="trunc_ln40_5"/></StgValue>
</operation>

<operation id="892" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.1.2:6 %p_shl12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_5, i3 0

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="893" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.1.2:7 %add_ln40_28 = add i13 %p_shl12, i13 %zext_ln40_36

]]></Node>
<StgValue><ssdm name="add_ln40_28"/></StgValue>
</operation>

<operation id="894" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.2:8 %zext_ln33_2 = zext i4 %f1h_5

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="895" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.2:9 %icmp_ln33_6 = icmp_eq  i4 %f1h_5, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_6"/></StgValue>
</operation>

<operation id="896" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.1.2:10 %add_ln33_6 = add i4 %f1h_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="897" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.2:11 %br_ln33 = br i1 %icmp_ln33_6, void %VITIS_LOOP_34_8.1.2.split, void %for.end57.1.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="898" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="899" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="900" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:2 %tmp20 = add i7 %zext_ln33_2, i7 81

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="901" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:3 %tmp20_cast = zext i7 %tmp20

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="902" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:4 %empty_84 = add i8 %tmp20_cast, i8 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="903" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:5 %zext_ln40_39 = zext i8 %empty_84

]]></Node>
<StgValue><ssdm name="zext_ln40_39"/></StgValue>
</operation>

<operation id="904" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:6 %tmp_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_84, i8 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="905" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:7 %sub_ln40_5 = sub i16 %tmp_46, i16 %zext_ln40_39

]]></Node>
<StgValue><ssdm name="sub_ln40_5"/></StgValue>
</operation>

<operation id="906" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.1.2.split:8 %br_ln34 = br void %for.inc.1.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="907" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:0 %add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77

]]></Node>
<StgValue><ssdm name="add68_1_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="908" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.1.2:0 %f1w_5 = phi i4 %add_ln34_5, void %for.inc.1.2.split, i4 0, void %VITIS_LOOP_34_8.1.2.split

]]></Node>
<StgValue><ssdm name="f1w_5"/></StgValue>
</operation>

<operation id="909" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.1.2:1 %add54_1_2172 = phi i32 %add54_1_2, void %for.inc.1.2.split, i32 %add54_1_2_lcssa174, void %VITIS_LOOP_34_8.1.2.split

]]></Node>
<StgValue><ssdm name="add54_1_2172"/></StgValue>
</operation>

<operation id="910" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="13" op_0_bw="4">
<![CDATA[
for.inc.1.2:2 %zext_ln40_44 = zext i4 %f1w_5

]]></Node>
<StgValue><ssdm name="zext_ln40_44"/></StgValue>
</operation>

<operation id="911" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.1.2:3 %add_ln40_33 = add i13 %add_ln40_28, i13 %zext_ln40_44

]]></Node>
<StgValue><ssdm name="add_ln40_33"/></StgValue>
</operation>

<operation id="912" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="13">
<![CDATA[
for.inc.1.2:4 %zext_ln40_45 = zext i13 %add_ln40_33

]]></Node>
<StgValue><ssdm name="zext_ln40_45"/></StgValue>
</operation>

<operation id="913" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.2:5 %conv1_weights_addr_5 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_45

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_5"/></StgValue>
</operation>

<operation id="914" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="4">
<![CDATA[
for.inc.1.2:6 %zext_ln34_12 = zext i4 %f1w_5

]]></Node>
<StgValue><ssdm name="zext_ln34_12"/></StgValue>
</operation>

<operation id="915" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.2:7 %icmp_ln34_5 = icmp_eq  i4 %f1w_5, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_5"/></StgValue>
</operation>

<operation id="916" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.2:8 %add_ln34_5 = add i4 %f1w_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="917" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1.2:9 %br_ln34 = br i1 %icmp_ln34_5, void %for.inc.1.2.split, void %for.inc55.1.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="918" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1.2.split:2 %add_ln38_10 = add i8 %zext_ln34_12, i8 166

]]></Node>
<StgValue><ssdm name="add_ln38_10"/></StgValue>
</operation>

<operation id="919" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="9" op_0_bw="8">
<![CDATA[
for.inc.1.2.split:3 %zext_ln38_3 = zext i8 %add_ln38_10

]]></Node>
<StgValue><ssdm name="zext_ln38_3"/></StgValue>
</operation>

<operation id="920" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.1.2.split:4 %add_ln38_11 = add i9 %zext_ln38_3, i9 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="add_ln38_11"/></StgValue>
</operation>

<operation id="921" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.1.2.split:5 %icmp_ln84_3 = icmp_ugt  i9 %add_ln38_11, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_3"/></StgValue>
</operation>

<operation id="922" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc.1.2.split:6 %xPixelClamped_4 = select i1 %icmp_ln84_3, i9 254, i9 %add_ln38_11

]]></Node>
<StgValue><ssdm name="xPixelClamped_4"/></StgValue>
</operation>

<operation id="923" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.2.split:7 %conv1_weights_load_5 = load i13 %conv1_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weights_load_5"/></StgValue>
</operation>

<operation id="924" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="9">
<![CDATA[
for.inc.1.2.split:9 %zext_ln40_47 = zext i9 %xPixelClamped_4

]]></Node>
<StgValue><ssdm name="zext_ln40_47"/></StgValue>
</operation>

<operation id="925" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.1.2.split:10 %add_ln40_34 = add i16 %sub_ln40_5, i16 %zext_ln40_47

]]></Node>
<StgValue><ssdm name="add_ln40_34"/></StgValue>
</operation>

<operation id="926" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="16">
<![CDATA[
for.inc.1.2.split:11 %zext_ln40_48 = zext i16 %add_ln40_34

]]></Node>
<StgValue><ssdm name="zext_ln40_48"/></StgValue>
</operation>

<operation id="927" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.2.split:12 %input_ftmap_addr_5 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_48

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_5"/></StgValue>
</operation>

<operation id="928" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.2.split:13 %input_ftmap_load_5 = load i16 %input_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="input_ftmap_load_5"/></StgValue>
</operation>

<operation id="929" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.1.2:0 %br_ln33 = br void %VITIS_LOOP_34_8.1.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="930" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.2.split:7 %conv1_weights_load_5 = load i13 %conv1_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weights_load_5"/></StgValue>
</operation>

<operation id="931" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.2.split:13 %input_ftmap_load_5 = load i16 %input_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="input_ftmap_load_5"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="932" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.2.split:8 %bitcast_ln40_10 = bitcast i32 %conv1_weights_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln40_10"/></StgValue>
</operation>

<operation id="933" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.2.split:14 %bitcast_ln40_11 = bitcast i32 %input_ftmap_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln40_11"/></StgValue>
</operation>

<operation id="934" st_id="110" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:15 %mul_1_2 = fmul i32 %bitcast_ln40_10, i32 %bitcast_ln40_11

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="935" st_id="111" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:15 %mul_1_2 = fmul i32 %bitcast_ln40_10, i32 %bitcast_ln40_11

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="936" st_id="112" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:15 %mul_1_2 = fmul i32 %bitcast_ln40_10, i32 %bitcast_ln40_11

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="937" st_id="113" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:16 %add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add54_1_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="938" st_id="114" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:16 %add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add54_1_2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="939" st_id="115" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:16 %add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add54_1_2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="940" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1.2.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="941" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.2.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="942" st_id="116" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.2.split:16 %add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add54_1_2"/></StgValue>
</operation>

<operation id="943" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.2.split:17 %br_ln34 = br void %for.inc.1.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="944" st_id="117" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:0 %add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77

]]></Node>
<StgValue><ssdm name="add68_1_2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="945" st_id="118" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:0 %add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77

]]></Node>
<StgValue><ssdm name="add68_1_2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="946" st_id="119" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:0 %add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77

]]></Node>
<StgValue><ssdm name="add68_1_2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="947" st_id="120" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:7 %tmp_11 = fcmp_olt  i32 %add68_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="948" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32">
<![CDATA[
for.end57.1.2:1 %bitcast_ln46_5 = bitcast i32 %add68_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln46_5"/></StgValue>
</operation>

<operation id="949" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.1.2:2 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="950" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="23" op_0_bw="32">
<![CDATA[
for.end57.1.2:3 %trunc_ln46_5 = trunc i32 %bitcast_ln46_5

]]></Node>
<StgValue><ssdm name="trunc_ln46_5"/></StgValue>
</operation>

<operation id="951" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.1.2:4 %icmp_ln46_10 = icmp_ne  i8 %tmp_10, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_10"/></StgValue>
</operation>

<operation id="952" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.1.2:5 %icmp_ln46_11 = icmp_eq  i23 %trunc_ln46_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_11"/></StgValue>
</operation>

<operation id="953" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1.2:6 %or_ln46_5 = or i1 %icmp_ln46_11, i1 %icmp_ln46_10

]]></Node>
<StgValue><ssdm name="or_ln46_5"/></StgValue>
</operation>

<operation id="954" st_id="121" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1.2:7 %tmp_11 = fcmp_olt  i32 %add68_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="955" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1.2:8 %and_ln46_5 = and i1 %or_ln46_5, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln46_5"/></StgValue>
</operation>

<operation id="956" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.1.2:9 %select_ln46_5 = select i1 %and_ln46_5, i32 0, i32 %add68_1_2

]]></Node>
<StgValue><ssdm name="select_ln46_5"/></StgValue>
</operation>

<operation id="957" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.1.2:10 %store_ln45 = store i32 %select_ln46_5, i22 %conv1_output_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="958" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
for.end57.1.2:11 %br_ln31 = br void %VITIS_LOOP_33_7.1.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="959" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2:0 %n1_15 = load i7 %n1_6

]]></Node>
<StgValue><ssdm name="n1_15"/></StgValue>
</operation>

<operation id="960" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2:1 %zext_ln27_6 = zext i7 %n1_15

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="961" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2:2 %n1_6_cast66 = zext i7 %n1_15

]]></Node>
<StgValue><ssdm name="n1_6_cast66"/></StgValue>
</operation>

<operation id="962" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2:3 %n1_6_cast = zext i7 %n1_15

]]></Node>
<StgValue><ssdm name="n1_6_cast"/></StgValue>
</operation>

<operation id="963" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.2:4 %tmp_37 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_15, i8 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="964" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.2:5 %tmp_44_cast = zext i15 %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="965" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.2:6 %empty_41 = sub i16 %tmp_44_cast, i16 %n1_6_cast

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="966" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.2:7 %tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_15, i3 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="967" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.2:8 %zext_ln40_19 = zext i10 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln40_19"/></StgValue>
</operation>

<operation id="968" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.2:9 %add_ln40_16 = add i11 %zext_ln40_19, i11 %n1_6_cast66

]]></Node>
<StgValue><ssdm name="add_ln40_16"/></StgValue>
</operation>

<operation id="969" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2:10 %icmp_ln27_6 = icmp_eq  i7 %n1_15, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_6"/></StgValue>
</operation>

<operation id="970" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2:11 %add_ln27_6 = add i7 %n1_15, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_6"/></StgValue>
</operation>

<operation id="971" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2:12 %br_ln27 = br i1 %icmp_ln27_6, void %VITIS_LOOP_30_5.2.split, void %VITIS_LOOP_30_5.2.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="972" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.split:2 %conv1_biases_addr_6 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_6"/></StgValue>
</operation>

<operation id="973" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.split:3 %conv1_biases_load_6 = load i6 %conv1_biases_addr_6

]]></Node>
<StgValue><ssdm name="conv1_biases_load_6"/></StgValue>
</operation>

<operation id="974" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.1.preheader:0 %n1_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_7"/></StgValue>
</operation>

<operation id="975" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1.preheader:1 %store_ln27 = store i7 0, i7 %n1_7

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="976" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.1.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.2.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="977" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="978" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="979" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.split:3 %conv1_biases_load_6 = load i6 %conv1_biases_addr_6

]]></Node>
<StgValue><ssdm name="conv1_biases_load_6"/></StgValue>
</operation>

<operation id="980" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.split:4 %empty_42 = bitcast i32 %conv1_biases_load_6

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="981" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="982" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2:0 %th_6 = phi i7 %add_ln30_7, void %for.inc97.2, i7 0, void %VITIS_LOOP_30_5.2.split

]]></Node>
<StgValue><ssdm name="th_6"/></StgValue>
</operation>

<operation id="983" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2:1 %zext_ln30_6 = zext i7 %th_6

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="984" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2:2 %zext_ln30_7 = zext i7 %th_6

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="985" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2:3 %icmp_ln30_6 = icmp_eq  i7 %th_6, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_6"/></StgValue>
</operation>

<operation id="986" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2:4 %add_ln30_7 = add i7 %th_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_7"/></StgValue>
</operation>

<operation id="987" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2:5 %br_ln30 = br i1 %icmp_ln30_6, void %VITIS_LOOP_31_6.2.split, void %for.inc100.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="988" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.2.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="989" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="990" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.split:2 %empty_43 = add i8 %zext_ln30_7, i8 170

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="991" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.split:3 %p_cast74 = zext i8 %empty_43

]]></Node>
<StgValue><ssdm name="p_cast74"/></StgValue>
</operation>

<operation id="992" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.split:4 %empty_44 = add i16 %empty_41, i16 %p_cast74

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="993" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.split:5 %p_cast75 = zext i16 %empty_44

]]></Node>
<StgValue><ssdm name="p_cast75"/></StgValue>
</operation>

<operation id="994" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.split:6 %empty_45 = trunc i16 %empty_44

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="995" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.split:7 %p_shl11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_45, i8 0

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="996" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.2.split:8 %empty_46 = sub i22 %p_shl11, i22 %p_cast75

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="997" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="998" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.2:0 %store_ln27 = store i7 %add_ln27_6, i7 %n1_6

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="999" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.2:1 %br_ln27 = br void %VITIS_LOOP_30_5.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1000" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2:0 %tw_6 = phi i7 %add_ln31_6, void %for.end57.2, i7 0, void %VITIS_LOOP_31_6.2.split

]]></Node>
<StgValue><ssdm name="tw_6"/></StgValue>
</operation>

<operation id="1001" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="22" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2:1 %tw_6_cast = zext i7 %tw_6

]]></Node>
<StgValue><ssdm name="tw_6_cast"/></StgValue>
</operation>

<operation id="1002" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2:2 %empty_47 = add i22 %empty_46, i22 %tw_6_cast

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1003" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2:3 %p_cast129 = zext i22 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast129"/></StgValue>
</operation>

<operation id="1004" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2:4 %conv1_output_ftmap_addr_6 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast129

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_6"/></StgValue>
</operation>

<operation id="1005" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2:5 %zext_ln31_8 = zext i7 %tw_6

]]></Node>
<StgValue><ssdm name="zext_ln31_8"/></StgValue>
</operation>

<operation id="1006" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2:6 %icmp_ln31_6 = icmp_eq  i7 %tw_6, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_6"/></StgValue>
</operation>

<operation id="1007" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2:7 %add_ln31_6 = add i7 %tw_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_6"/></StgValue>
</operation>

<operation id="1008" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2:8 %br_ln31 = br i1 %icmp_ln31_6, void %VITIS_LOOP_33_7.2.split, void %for.inc97.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="1009" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.split:2 %conv1_output_ftmap_load_6 = load i22 %conv1_output_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_6"/></StgValue>
</operation>

<operation id="1010" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.2:0 %br_ln30 = br void %VITIS_LOOP_31_6.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1011" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="1012" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="1013" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.split:2 %conv1_output_ftmap_load_6 = load i22 %conv1_output_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_6"/></StgValue>
</operation>

<operation id="1014" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.split:3 %br_ln33 = br void %VITIS_LOOP_34_8.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1015" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2:0 %f1h_6 = phi i4 %add_ln33_7, void %for.inc55.2, i4 0, void %VITIS_LOOP_33_7.2.split

]]></Node>
<StgValue><ssdm name="f1h_6"/></StgValue>
</operation>

<operation id="1016" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2:1 %add54_2_lcssa171 = phi i32 %add54_2169, void %for.inc55.2, i32 %conv1_output_ftmap_load_6, void %VITIS_LOOP_33_7.2.split

]]></Node>
<StgValue><ssdm name="add54_2_lcssa171"/></StgValue>
</operation>

<operation id="1017" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2:2 %zext_ln40_42 = zext i4 %f1h_6

]]></Node>
<StgValue><ssdm name="zext_ln40_42"/></StgValue>
</operation>

<operation id="1018" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2:3 %add_ln40_31 = add i11 %add_ln40_16, i11 %zext_ln40_42

]]></Node>
<StgValue><ssdm name="add_ln40_31"/></StgValue>
</operation>

<operation id="1019" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2:4 %zext_ln40_43 = zext i11 %add_ln40_31

]]></Node>
<StgValue><ssdm name="zext_ln40_43"/></StgValue>
</operation>

<operation id="1020" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2:5 %trunc_ln40_6 = trunc i11 %add_ln40_31

]]></Node>
<StgValue><ssdm name="trunc_ln40_6"/></StgValue>
</operation>

<operation id="1021" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.2:6 %p_shl14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_6, i3 0

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="1022" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.2:7 %add_ln40_32 = add i13 %p_shl14, i13 %zext_ln40_43

]]></Node>
<StgValue><ssdm name="add_ln40_32"/></StgValue>
</operation>

<operation id="1023" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2:8 %zext_ln33_3 = zext i4 %f1h_6

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="1024" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2:9 %icmp_ln33_7 = icmp_eq  i4 %f1h_6, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_7"/></StgValue>
</operation>

<operation id="1025" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2:10 %add_ln33_7 = add i4 %f1h_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="1026" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2:11 %br_ln33 = br i1 %icmp_ln33_7, void %VITIS_LOOP_34_8.2.split, void %for.end57.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="1027" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.2.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="1028" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="1029" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:2 %tmp7 = add i8 %zext_ln33_3, i8 166

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="1030" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:3 %tmp7_cast = zext i8 %tmp7

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="1031" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.split:4 %empty_48 = add i9 %tmp7_cast, i9 %zext_ln30_6

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1032" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.split:5 %icmp_ln84_2 = icmp_ugt  i9 %empty_48, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_2"/></StgValue>
</operation>

<operation id="1033" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:6 %add_ln84 = add i8 %tmp7, i8 %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="1034" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:7 %yPixelClamped_4 = select i1 %icmp_ln84_2, i8 254, i8 %add_ln84

]]></Node>
<StgValue><ssdm name="yPixelClamped_4"/></StgValue>
</operation>

<operation id="1035" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:8 %zext_ln40_46 = zext i8 %yPixelClamped_4

]]></Node>
<StgValue><ssdm name="zext_ln40_46"/></StgValue>
</operation>

<operation id="1036" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.split:9 %tmp_47 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_4, i8 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1037" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.2.split:10 %sub_ln40_6 = sub i16 %tmp_47, i16 %zext_ln40_46

]]></Node>
<StgValue><ssdm name="sub_ln40_6"/></StgValue>
</operation>

<operation id="1038" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.split:11 %br_ln34 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1039" st_id="127" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1040" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.2:0 %f1w_6 = phi i4 %add_ln34_6, void %for.inc.2.split, i4 0, void %VITIS_LOOP_34_8.2.split

]]></Node>
<StgValue><ssdm name="f1w_6"/></StgValue>
</operation>

<operation id="1041" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2:1 %add54_2169 = phi i32 %add54_2, void %for.inc.2.split, i32 %add54_2_lcssa171, void %VITIS_LOOP_34_8.2.split

]]></Node>
<StgValue><ssdm name="add54_2169"/></StgValue>
</operation>

<operation id="1042" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="13" op_0_bw="4">
<![CDATA[
for.inc.2:2 %zext_ln40_51 = zext i4 %f1w_6

]]></Node>
<StgValue><ssdm name="zext_ln40_51"/></StgValue>
</operation>

<operation id="1043" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2:3 %add_ln40_37 = add i13 %add_ln40_32, i13 %zext_ln40_51

]]></Node>
<StgValue><ssdm name="add_ln40_37"/></StgValue>
</operation>

<operation id="1044" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2:4 %zext_ln40_52 = zext i13 %add_ln40_37

]]></Node>
<StgValue><ssdm name="zext_ln40_52"/></StgValue>
</operation>

<operation id="1045" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:5 %conv1_weights_addr_6 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_52

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_6"/></StgValue>
</operation>

<operation id="1046" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2:6 %icmp_ln34_6 = icmp_eq  i4 %f1w_6, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_6"/></StgValue>
</operation>

<operation id="1047" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2:7 %add_ln34_6 = add i4 %f1w_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="1048" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:8 %br_ln34 = br i1 %icmp_ln34_6, void %for.inc.2.split, void %for.inc55.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1049" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.split:2 %add_ln38_12 = add i4 %f1w_6, i4 12

]]></Node>
<StgValue><ssdm name="add_ln38_12"/></StgValue>
</operation>

<operation id="1050" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="4">
<![CDATA[
for.inc.2.split:3 %sext_ln38_2 = sext i4 %add_ln38_12

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="1051" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.split:4 %add_ln38_13 = add i8 %sext_ln38_2, i8 %zext_ln31_8

]]></Node>
<StgValue><ssdm name="add_ln38_13"/></StgValue>
</operation>

<operation id="1052" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.2.split:5 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln38_13, i32 7

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1053" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.2.split:6 %xPixelClamped_5 = select i1 %tmp_49, i8 0, i8 %add_ln38_13

]]></Node>
<StgValue><ssdm name="xPixelClamped_5"/></StgValue>
</operation>

<operation id="1054" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.split:7 %conv1_weights_load_6 = load i13 %conv1_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weights_load_6"/></StgValue>
</operation>

<operation id="1055" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="8">
<![CDATA[
for.inc.2.split:9 %sext_ln40_8 = sext i8 %xPixelClamped_5

]]></Node>
<StgValue><ssdm name="sext_ln40_8"/></StgValue>
</operation>

<operation id="1056" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.2.split:10 %add_ln40_38 = add i16 %sub_ln40_6, i16 %sext_ln40_8

]]></Node>
<StgValue><ssdm name="add_ln40_38"/></StgValue>
</operation>

<operation id="1057" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="16">
<![CDATA[
for.inc.2.split:11 %zext_ln40_54 = zext i16 %add_ln40_38

]]></Node>
<StgValue><ssdm name="zext_ln40_54"/></StgValue>
</operation>

<operation id="1058" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:12 %input_ftmap_addr_6 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_54

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_6"/></StgValue>
</operation>

<operation id="1059" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.split:13 %input_ftmap_load_6 = load i16 %input_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="input_ftmap_load_6"/></StgValue>
</operation>

<operation id="1060" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.2:0 %br_ln33 = br void %VITIS_LOOP_34_8.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1061" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.split:7 %conv1_weights_load_6 = load i13 %conv1_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weights_load_6"/></StgValue>
</operation>

<operation id="1062" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.split:13 %input_ftmap_load_6 = load i16 %input_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="input_ftmap_load_6"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1063" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.split:8 %bitcast_ln40_12 = bitcast i32 %conv1_weights_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln40_12"/></StgValue>
</operation>

<operation id="1064" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.split:14 %bitcast_ln40_13 = bitcast i32 %input_ftmap_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln40_13"/></StgValue>
</operation>

<operation id="1065" st_id="130" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:15 %mul_2 = fmul i32 %bitcast_ln40_12, i32 %bitcast_ln40_13

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1066" st_id="131" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:15 %mul_2 = fmul i32 %bitcast_ln40_12, i32 %bitcast_ln40_13

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1067" st_id="132" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:15 %mul_2 = fmul i32 %bitcast_ln40_12, i32 %bitcast_ln40_13

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1068" st_id="133" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:16 %add54_2 = fadd i32 %add54_2169, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1069" st_id="134" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:16 %add54_2 = fadd i32 %add54_2169, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1070" st_id="135" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:16 %add54_2 = fadd i32 %add54_2169, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1071" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="1072" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="1073" st_id="136" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:16 %add54_2 = fadd i32 %add54_2169, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>

<operation id="1074" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2.split:17 %br_ln34 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1075" st_id="137" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1076" st_id="138" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1077" st_id="139" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1078" st_id="140" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:7 %tmp_13 = fcmp_olt  i32 %add68_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1079" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32">
<![CDATA[
for.end57.2:1 %bitcast_ln46_6 = bitcast i32 %add68_2

]]></Node>
<StgValue><ssdm name="bitcast_ln46_6"/></StgValue>
</operation>

<operation id="1080" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.2:2 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1081" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="23" op_0_bw="32">
<![CDATA[
for.end57.2:3 %trunc_ln46_6 = trunc i32 %bitcast_ln46_6

]]></Node>
<StgValue><ssdm name="trunc_ln46_6"/></StgValue>
</operation>

<operation id="1082" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.2:4 %icmp_ln46_12 = icmp_ne  i8 %tmp_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_12"/></StgValue>
</operation>

<operation id="1083" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.2:5 %icmp_ln46_13 = icmp_eq  i23 %trunc_ln46_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_13"/></StgValue>
</operation>

<operation id="1084" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2:6 %or_ln46_6 = or i1 %icmp_ln46_13, i1 %icmp_ln46_12

]]></Node>
<StgValue><ssdm name="or_ln46_6"/></StgValue>
</operation>

<operation id="1085" st_id="141" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:7 %tmp_13 = fcmp_olt  i32 %add68_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1086" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2:8 %and_ln46_6 = and i1 %or_ln46_6, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln46_6"/></StgValue>
</operation>

<operation id="1087" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.2:9 %select_ln46_6 = select i1 %and_ln46_6, i32 0, i32 %add68_2

]]></Node>
<StgValue><ssdm name="select_ln46_6"/></StgValue>
</operation>

<operation id="1088" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.2:10 %store_ln45 = store i32 %select_ln46_6, i22 %conv1_output_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="1089" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
for.end57.2:11 %br_ln31 = br void %VITIS_LOOP_33_7.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1090" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.1:0 %n1_16 = load i7 %n1_7

]]></Node>
<StgValue><ssdm name="n1_16"/></StgValue>
</operation>

<operation id="1091" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1:1 %zext_ln27_7 = zext i7 %n1_16

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="1092" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1:2 %n1_7_cast73 = zext i7 %n1_16

]]></Node>
<StgValue><ssdm name="n1_7_cast73"/></StgValue>
</operation>

<operation id="1093" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1:3 %n1_7_cast = zext i7 %n1_16

]]></Node>
<StgValue><ssdm name="n1_7_cast"/></StgValue>
</operation>

<operation id="1094" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.2.1:4 %tmp_40 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_16, i8 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1095" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.2.1:5 %tmp_49_cast = zext i15 %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="1096" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.2.1:6 %empty_49 = sub i16 %tmp_49_cast, i16 %n1_7_cast

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1097" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.2.1:7 %tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_16, i3 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1098" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.2.1:8 %zext_ln40_27 = zext i10 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln40_27"/></StgValue>
</operation>

<operation id="1099" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.2.1:9 %add_ln40_21 = add i11 %zext_ln40_27, i11 %n1_7_cast73

]]></Node>
<StgValue><ssdm name="add_ln40_21"/></StgValue>
</operation>

<operation id="1100" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1:10 %icmp_ln27_7 = icmp_eq  i7 %n1_16, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_7"/></StgValue>
</operation>

<operation id="1101" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.1:11 %add_ln27_7 = add i7 %n1_16, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_7"/></StgValue>
</operation>

<operation id="1102" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.1:12 %br_ln27 = br i1 %icmp_ln27_7, void %VITIS_LOOP_30_5.2.1.split, void %VITIS_LOOP_30_5.2.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="1103" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:2 %conv1_biases_addr_7 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_7"/></StgValue>
</operation>

<operation id="1104" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:3 %conv1_biases_load_7 = load i6 %conv1_biases_addr_7

]]></Node>
<StgValue><ssdm name="conv1_biases_load_7"/></StgValue>
</operation>

<operation id="1105" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.2.preheader:0 %n1_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1_8"/></StgValue>
</operation>

<operation id="1106" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2.preheader:1 %store_ln27 = store i7 0, i7 %n1_8

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1107" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.2.preheader:2 %br_ln27 = br void %VITIS_LOOP_30_5.2.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1108" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="1109" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="1110" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:3 %conv1_biases_load_7 = load i6 %conv1_biases_addr_7

]]></Node>
<StgValue><ssdm name="conv1_biases_load_7"/></StgValue>
</operation>

<operation id="1111" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:4 %empty_50 = bitcast i32 %conv1_biases_load_7

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1112" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.1.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.2.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1113" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.1:0 %th_7 = phi i7 %add_ln30_8, void %for.inc97.2.1, i7 0, void %VITIS_LOOP_30_5.2.1.split

]]></Node>
<StgValue><ssdm name="th_7"/></StgValue>
</operation>

<operation id="1114" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.1:1 %zext_ln30_8 = zext i7 %th_7

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="1115" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.1:2 %zext_ln30_9 = zext i7 %th_7

]]></Node>
<StgValue><ssdm name="zext_ln30_9"/></StgValue>
</operation>

<operation id="1116" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.1:3 %icmp_ln30_7 = icmp_eq  i7 %th_7, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_7"/></StgValue>
</operation>

<operation id="1117" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.1:4 %add_ln30_8 = add i7 %th_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_8"/></StgValue>
</operation>

<operation id="1118" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.1:5 %br_ln30 = br i1 %icmp_ln30_7, void %VITIS_LOOP_31_6.2.1.split, void %for.inc100.2.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1119" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="1120" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="1121" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:2 %empty_51 = add i8 %zext_ln30_9, i8 170

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1122" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:3 %p_cast81 = zext i8 %empty_51

]]></Node>
<StgValue><ssdm name="p_cast81"/></StgValue>
</operation>

<operation id="1123" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:4 %empty_52 = add i16 %empty_49, i16 %p_cast81

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1124" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:5 %p_cast82 = zext i16 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>

<operation id="1125" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:6 %empty_53 = trunc i16 %empty_52

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1126" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:7 %p_shl13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_53, i8 0

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="1127" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:8 %empty_54 = sub i22 %p_shl13, i22 %p_cast82

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1128" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.1.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.2.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="1129" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.2.1:0 %store_ln27 = store i7 %add_ln27_7, i7 %n1_7

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1130" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.2.1:1 %br_ln27 = br void %VITIS_LOOP_30_5.2.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1131" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.1:0 %tw_7 = phi i7 %add_ln31_7, void %for.end57.2.1, i7 0, void %VITIS_LOOP_31_6.2.1.split

]]></Node>
<StgValue><ssdm name="tw_7"/></StgValue>
</operation>

<operation id="1132" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.1:1 %zext_ln31_9 = zext i7 %tw_7

]]></Node>
<StgValue><ssdm name="zext_ln31_9"/></StgValue>
</operation>

<operation id="1133" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.1:2 %icmp_ln31_7 = icmp_eq  i7 %tw_7, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_7"/></StgValue>
</operation>

<operation id="1134" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.1:3 %add_ln31_7 = add i7 %tw_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_7"/></StgValue>
</operation>

<operation id="1135" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.1:4 %br_ln31 = br i1 %icmp_ln31_7, void %VITIS_LOOP_33_7.2.1.split, void %for.inc97.2.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="1136" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:2 %empty_55 = add i8 %zext_ln31_9, i8 85

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1137" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:3 %p_cast86 = zext i8 %empty_55

]]></Node>
<StgValue><ssdm name="p_cast86"/></StgValue>
</operation>

<operation id="1138" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:4 %empty_56 = add i22 %empty_54, i22 %p_cast86

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1139" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:5 %p_cast140 = zext i22 %empty_56

]]></Node>
<StgValue><ssdm name="p_cast140"/></StgValue>
</operation>

<operation id="1140" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:6 %conv1_output_ftmap_addr_7 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast140

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_7"/></StgValue>
</operation>

<operation id="1141" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:7 %conv1_output_ftmap_load_7 = load i22 %conv1_output_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_7"/></StgValue>
</operation>

<operation id="1142" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.2.1:0 %br_ln30 = br void %VITIS_LOOP_31_6.2.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1143" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="1144" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="1145" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:7 %conv1_output_ftmap_load_7 = load i22 %conv1_output_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_7"/></StgValue>
</operation>

<operation id="1146" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.1.split:8 %br_ln33 = br void %VITIS_LOOP_34_8.2.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1147" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.1:0 %f1h_7 = phi i4 %add_ln33_8, void %for.inc55.2.1, i4 0, void %VITIS_LOOP_33_7.2.1.split

]]></Node>
<StgValue><ssdm name="f1h_7"/></StgValue>
</operation>

<operation id="1148" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.1:1 %add54_2_1_lcssa168 = phi i32 %add54_2_1166, void %for.inc55.2.1, i32 %conv1_output_ftmap_load_7, void %VITIS_LOOP_33_7.2.1.split

]]></Node>
<StgValue><ssdm name="add54_2_1_lcssa168"/></StgValue>
</operation>

<operation id="1149" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.1:2 %zext_ln40_49 = zext i4 %f1h_7

]]></Node>
<StgValue><ssdm name="zext_ln40_49"/></StgValue>
</operation>

<operation id="1150" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.1:3 %add_ln40_35 = add i11 %add_ln40_21, i11 %zext_ln40_49

]]></Node>
<StgValue><ssdm name="add_ln40_35"/></StgValue>
</operation>

<operation id="1151" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.1:4 %zext_ln40_50 = zext i11 %add_ln40_35

]]></Node>
<StgValue><ssdm name="zext_ln40_50"/></StgValue>
</operation>

<operation id="1152" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.1:5 %trunc_ln40_7 = trunc i11 %add_ln40_35

]]></Node>
<StgValue><ssdm name="trunc_ln40_7"/></StgValue>
</operation>

<operation id="1153" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.2.1:6 %p_shl16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_7, i3 0

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="1154" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.2.1:7 %add_ln40_36 = add i13 %p_shl16, i13 %zext_ln40_50

]]></Node>
<StgValue><ssdm name="add_ln40_36"/></StgValue>
</operation>

<operation id="1155" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.1:8 %zext_ln33_4 = zext i4 %f1h_7

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="1156" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.1:9 %icmp_ln33_8 = icmp_eq  i4 %f1h_7, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_8"/></StgValue>
</operation>

<operation id="1157" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.1:10 %add_ln33_8 = add i4 %f1h_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_8"/></StgValue>
</operation>

<operation id="1158" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.1:11 %br_ln33 = br i1 %icmp_ln33_8, void %VITIS_LOOP_34_8.2.1.split, void %for.end57.2.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="1159" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="1160" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="1161" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:2 %tmp11 = add i8 %zext_ln33_4, i8 166

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1162" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:3 %tmp11_cast = zext i8 %tmp11

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="1163" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:4 %empty_57 = add i9 %tmp11_cast, i9 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1164" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:5 %icmp_ln84_4 = icmp_ugt  i9 %empty_57, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_4"/></StgValue>
</operation>

<operation id="1165" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:6 %add_ln84_1 = add i8 %tmp11, i8 %zext_ln30_9

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="1166" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:7 %yPixelClamped_5 = select i1 %icmp_ln84_4, i8 254, i8 %add_ln84_1

]]></Node>
<StgValue><ssdm name="yPixelClamped_5"/></StgValue>
</operation>

<operation id="1167" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:8 %zext_ln40_53 = zext i8 %yPixelClamped_5

]]></Node>
<StgValue><ssdm name="zext_ln40_53"/></StgValue>
</operation>

<operation id="1168" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:9 %tmp_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_5, i8 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1169" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:10 %sub_ln40_7 = sub i16 %tmp_48, i16 %zext_ln40_53

]]></Node>
<StgValue><ssdm name="sub_ln40_7"/></StgValue>
</operation>

<operation id="1170" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.1.split:11 %br_ln34 = br void %for.inc.2.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1171" st_id="147" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:0 %add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50

]]></Node>
<StgValue><ssdm name="add68_2_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1172" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.2.1:0 %f1w_7 = phi i4 %add_ln34_7, void %for.inc.2.1.split, i4 0, void %VITIS_LOOP_34_8.2.1.split

]]></Node>
<StgValue><ssdm name="f1w_7"/></StgValue>
</operation>

<operation id="1173" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2.1:1 %add54_2_1166 = phi i32 %add54_2_1, void %for.inc.2.1.split, i32 %add54_2_1_lcssa168, void %VITIS_LOOP_34_8.2.1.split

]]></Node>
<StgValue><ssdm name="add54_2_1166"/></StgValue>
</operation>

<operation id="1174" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="13" op_0_bw="4">
<![CDATA[
for.inc.2.1:2 %zext_ln40_57 = zext i4 %f1w_7

]]></Node>
<StgValue><ssdm name="zext_ln40_57"/></StgValue>
</operation>

<operation id="1175" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2.1:3 %add_ln40_41 = add i13 %add_ln40_36, i13 %zext_ln40_57

]]></Node>
<StgValue><ssdm name="add_ln40_41"/></StgValue>
</operation>

<operation id="1176" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2.1:4 %zext_ln40_58 = zext i13 %add_ln40_41

]]></Node>
<StgValue><ssdm name="zext_ln40_58"/></StgValue>
</operation>

<operation id="1177" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.1:5 %conv1_weights_addr_7 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_58

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_7"/></StgValue>
</operation>

<operation id="1178" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="7" op_0_bw="4">
<![CDATA[
for.inc.2.1:6 %zext_ln34 = zext i4 %f1w_7

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="1179" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.1:7 %icmp_ln34_7 = icmp_eq  i4 %f1w_7, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_7"/></StgValue>
</operation>

<operation id="1180" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.1:8 %add_ln34_7 = add i4 %f1w_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="1181" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2.1:9 %br_ln34 = br i1 %icmp_ln34_7, void %for.inc.2.1.split, void %for.inc55.2.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1182" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.2.1.split:2 %add_ln38_14 = add i7 %zext_ln34, i7 81

]]></Node>
<StgValue><ssdm name="add_ln38_14"/></StgValue>
</operation>

<operation id="1183" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="7">
<![CDATA[
for.inc.2.1.split:3 %zext_ln38_4 = zext i7 %add_ln38_14

]]></Node>
<StgValue><ssdm name="zext_ln38_4"/></StgValue>
</operation>

<operation id="1184" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.1.split:4 %add_ln38_15 = add i8 %zext_ln38_4, i8 %zext_ln31_9

]]></Node>
<StgValue><ssdm name="add_ln38_15"/></StgValue>
</operation>

<operation id="1185" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="8">
<![CDATA[
for.inc.2.1.split:5 %zext_ln40_60 = zext i8 %add_ln38_15

]]></Node>
<StgValue><ssdm name="zext_ln40_60"/></StgValue>
</operation>

<operation id="1186" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.2.1.split:6 %add_ln40_42 = add i16 %sub_ln40_7, i16 %zext_ln40_60

]]></Node>
<StgValue><ssdm name="add_ln40_42"/></StgValue>
</operation>

<operation id="1187" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="16">
<![CDATA[
for.inc.2.1.split:7 %zext_ln40_61 = zext i16 %add_ln40_42

]]></Node>
<StgValue><ssdm name="zext_ln40_61"/></StgValue>
</operation>

<operation id="1188" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.1.split:8 %input_ftmap_addr_7 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_61

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_7"/></StgValue>
</operation>

<operation id="1189" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.1.split:9 %conv1_weights_load_7 = load i13 %conv1_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weights_load_7"/></StgValue>
</operation>

<operation id="1190" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.1.split:11 %input_ftmap_load_7 = load i16 %input_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="input_ftmap_load_7"/></StgValue>
</operation>

<operation id="1191" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.2.1:0 %br_ln33 = br void %VITIS_LOOP_34_8.2.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1192" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.1.split:9 %conv1_weights_load_7 = load i13 %conv1_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weights_load_7"/></StgValue>
</operation>

<operation id="1193" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.1.split:11 %input_ftmap_load_7 = load i16 %input_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="input_ftmap_load_7"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1194" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.1.split:10 %bitcast_ln40_14 = bitcast i32 %conv1_weights_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln40_14"/></StgValue>
</operation>

<operation id="1195" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.1.split:12 %bitcast_ln40_15 = bitcast i32 %input_ftmap_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln40_15"/></StgValue>
</operation>

<operation id="1196" st_id="150" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:13 %mul_2_1 = fmul i32 %bitcast_ln40_14, i32 %bitcast_ln40_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1197" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:13 %mul_2_1 = fmul i32 %bitcast_ln40_14, i32 %bitcast_ln40_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1198" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:13 %mul_2_1 = fmul i32 %bitcast_ln40_14, i32 %bitcast_ln40_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1199" st_id="153" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:14 %add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add54_2_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1200" st_id="154" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:14 %add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add54_2_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1201" st_id="155" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:14 %add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add54_2_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1202" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.1.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="1203" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.1.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="1204" st_id="156" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.1.split:14 %add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add54_2_1"/></StgValue>
</operation>

<operation id="1205" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2.1.split:15 %br_ln34 = br void %for.inc.2.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1206" st_id="157" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:0 %add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50

]]></Node>
<StgValue><ssdm name="add68_2_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1207" st_id="158" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:0 %add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50

]]></Node>
<StgValue><ssdm name="add68_2_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1208" st_id="159" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:0 %add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50

]]></Node>
<StgValue><ssdm name="add68_2_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1209" st_id="160" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:7 %tmp_15 = fcmp_olt  i32 %add68_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1210" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32">
<![CDATA[
for.end57.2.1:1 %bitcast_ln46_7 = bitcast i32 %add68_2_1

]]></Node>
<StgValue><ssdm name="bitcast_ln46_7"/></StgValue>
</operation>

<operation id="1211" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.2.1:2 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1212" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="23" op_0_bw="32">
<![CDATA[
for.end57.2.1:3 %trunc_ln46_7 = trunc i32 %bitcast_ln46_7

]]></Node>
<StgValue><ssdm name="trunc_ln46_7"/></StgValue>
</operation>

<operation id="1213" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.2.1:4 %icmp_ln46_14 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_14"/></StgValue>
</operation>

<operation id="1214" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.2.1:5 %icmp_ln46_15 = icmp_eq  i23 %trunc_ln46_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_15"/></StgValue>
</operation>

<operation id="1215" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2.1:6 %or_ln46_7 = or i1 %icmp_ln46_15, i1 %icmp_ln46_14

]]></Node>
<StgValue><ssdm name="or_ln46_7"/></StgValue>
</operation>

<operation id="1216" st_id="161" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.1:7 %tmp_15 = fcmp_olt  i32 %add68_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1217" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2.1:8 %and_ln46_7 = and i1 %or_ln46_7, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln46_7"/></StgValue>
</operation>

<operation id="1218" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.2.1:9 %select_ln46_7 = select i1 %and_ln46_7, i32 0, i32 %add68_2_1

]]></Node>
<StgValue><ssdm name="select_ln46_7"/></StgValue>
</operation>

<operation id="1219" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.2.1:10 %store_ln45 = store i32 %select_ln46_7, i22 %conv1_output_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="1220" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
for.end57.2.1:11 %br_ln31 = br void %VITIS_LOOP_33_7.2.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1221" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.2:0 %n1_17 = load i7 %n1_8

]]></Node>
<StgValue><ssdm name="n1_17"/></StgValue>
</operation>

<operation id="1222" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2:1 %zext_ln27_8 = zext i7 %n1_17

]]></Node>
<StgValue><ssdm name="zext_ln27_8"/></StgValue>
</operation>

<operation id="1223" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2:2 %n1_8_cast79 = zext i7 %n1_17

]]></Node>
<StgValue><ssdm name="n1_8_cast79"/></StgValue>
</operation>

<operation id="1224" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2:3 %n1_8_cast = zext i7 %n1_17

]]></Node>
<StgValue><ssdm name="n1_8_cast"/></StgValue>
</operation>

<operation id="1225" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_30_5.2.2:4 %tmp_44 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_17, i8 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1226" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_30_5.2.2:5 %tmp_54_cast = zext i15 %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="1227" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_30_5.2.2:6 %empty_58 = sub i16 %tmp_54_cast, i16 %n1_8_cast

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1228" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_30_5.2.2:7 %tmp_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_17, i3 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1229" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_30_5.2.2:8 %zext_ln40_34 = zext i10 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln40_34"/></StgValue>
</operation>

<operation id="1230" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_5.2.2:9 %add_ln40_26 = add i11 %zext_ln40_34, i11 %n1_8_cast79

]]></Node>
<StgValue><ssdm name="add_ln40_26"/></StgValue>
</operation>

<operation id="1231" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2:10 %icmp_ln27_8 = icmp_eq  i7 %n1_17, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_8"/></StgValue>
</operation>

<operation id="1232" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_5.2.2:11 %add_ln27_8 = add i7 %n1_17, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_8"/></StgValue>
</operation>

<operation id="1233" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.2:12 %br_ln27 = br i1 %icmp_ln27_8, void %VITIS_LOOP_30_5.2.2.split, void %for.inc103.2.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="1234" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:2 %conv1_biases_addr_8 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_8

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_8"/></StgValue>
</operation>

<operation id="1235" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:3 %conv1_biases_load_8 = load i6 %conv1_biases_addr_8

]]></Node>
<StgValue><ssdm name="conv1_biases_load_8"/></StgValue>
</operation>

<operation id="1236" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0">
<![CDATA[
for.inc103.2.2:0 %ret_ln166 = ret

]]></Node>
<StgValue><ssdm name="ret_ln166"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1237" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="1238" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="1239" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:3 %conv1_biases_load_8 = load i6 %conv1_biases_addr_8

]]></Node>
<StgValue><ssdm name="conv1_biases_load_8"/></StgValue>
</operation>

<operation id="1240" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:4 %empty_59 = bitcast i32 %conv1_biases_load_8

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1241" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_5.2.2.split:5 %br_ln30 = br void %VITIS_LOOP_31_6.2.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1242" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.2:0 %th_8 = phi i7 %add_ln30_9, void %for.inc97.2.2, i7 0, void %VITIS_LOOP_30_5.2.2.split

]]></Node>
<StgValue><ssdm name="th_8"/></StgValue>
</operation>

<operation id="1243" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.2:1 %zext_ln30_10 = zext i7 %th_8

]]></Node>
<StgValue><ssdm name="zext_ln30_10"/></StgValue>
</operation>

<operation id="1244" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.2:2 %zext_ln30_11 = zext i7 %th_8

]]></Node>
<StgValue><ssdm name="zext_ln30_11"/></StgValue>
</operation>

<operation id="1245" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.2:3 %icmp_ln30_8 = icmp_eq  i7 %th_8, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln30_8"/></StgValue>
</operation>

<operation id="1246" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_6.2.2:4 %add_ln30_9 = add i7 %th_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30_9"/></StgValue>
</operation>

<operation id="1247" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.2:5 %br_ln30 = br i1 %icmp_ln30_8, void %VITIS_LOOP_31_6.2.2.split, void %for.inc100.2.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1248" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="1249" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="1250" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:2 %empty_60 = add i8 %zext_ln30_11, i8 170

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1251" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:3 %p_cast84 = zext i8 %empty_60

]]></Node>
<StgValue><ssdm name="p_cast84"/></StgValue>
</operation>

<operation id="1252" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:4 %empty_61 = add i16 %empty_58, i16 %p_cast84

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1253" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:5 %p_cast85 = zext i16 %empty_61

]]></Node>
<StgValue><ssdm name="p_cast85"/></StgValue>
</operation>

<operation id="1254" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:6 %empty_62 = trunc i16 %empty_61

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1255" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:7 %p_shl15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_62, i8 0

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="1256" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:8 %empty_63 = sub i22 %p_shl15, i22 %p_cast85

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1257" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_6.2.2.split:9 %br_ln31 = br void %VITIS_LOOP_33_7.2.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="1258" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.2.2:0 %store_ln27 = store i7 %add_ln27_8, i7 %n1_8

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="1259" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.2.2:1 %br_ln27 = br void %VITIS_LOOP_30_5.2.2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1260" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.2:0 %tw_8 = phi i7 %add_ln31_8, void %for.end57.2.2, i7 0, void %VITIS_LOOP_31_6.2.2.split

]]></Node>
<StgValue><ssdm name="tw_8"/></StgValue>
</operation>

<operation id="1261" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.2:1 %zext_ln31_10 = zext i7 %tw_8

]]></Node>
<StgValue><ssdm name="zext_ln31_10"/></StgValue>
</operation>

<operation id="1262" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.2:2 %zext_ln31_11 = zext i7 %tw_8

]]></Node>
<StgValue><ssdm name="zext_ln31_11"/></StgValue>
</operation>

<operation id="1263" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.2:3 %icmp_ln31_8 = icmp_eq  i7 %tw_8, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_8"/></StgValue>
</operation>

<operation id="1264" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_7.2.2:4 %add_ln31_8 = add i7 %tw_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_8"/></StgValue>
</operation>

<operation id="1265" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.2:5 %br_ln31 = br i1 %icmp_ln31_8, void %VITIS_LOOP_33_7.2.2.split, void %for.inc97.2.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="1266" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:2 %empty_64 = add i8 %zext_ln31_11, i8 170

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1267" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:3 %p_cast87 = zext i8 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast87"/></StgValue>
</operation>

<operation id="1268" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:4 %empty_65 = add i22 %empty_63, i22 %p_cast87

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1269" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:5 %p_cast144 = zext i22 %empty_65

]]></Node>
<StgValue><ssdm name="p_cast144"/></StgValue>
</operation>

<operation id="1270" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:6 %conv1_output_ftmap_addr_8 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast144

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_8"/></StgValue>
</operation>

<operation id="1271" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:7 %conv1_output_ftmap_load_8 = load i22 %conv1_output_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_8"/></StgValue>
</operation>

<operation id="1272" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.2.2:0 %br_ln30 = br void %VITIS_LOOP_31_6.2.2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1273" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="1274" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="1275" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:7 %conv1_output_ftmap_load_8 = load i22 %conv1_output_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_8"/></StgValue>
</operation>

<operation id="1276" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_7.2.2.split:8 %br_ln33 = br void %VITIS_LOOP_34_8.2.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1277" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.2:0 %f1h_8 = phi i4 %add_ln33_9, void %for.inc55.2.2, i4 0, void %VITIS_LOOP_33_7.2.2.split

]]></Node>
<StgValue><ssdm name="f1h_8"/></StgValue>
</operation>

<operation id="1278" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.2:1 %add54_2_2_lcssa165 = phi i32 %add54_2_2163, void %for.inc55.2.2, i32 %conv1_output_ftmap_load_8, void %VITIS_LOOP_33_7.2.2.split

]]></Node>
<StgValue><ssdm name="add54_2_2_lcssa165"/></StgValue>
</operation>

<operation id="1279" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.2:2 %zext_ln40_55 = zext i4 %f1h_8

]]></Node>
<StgValue><ssdm name="zext_ln40_55"/></StgValue>
</operation>

<operation id="1280" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.2:3 %add_ln40_39 = add i11 %add_ln40_26, i11 %zext_ln40_55

]]></Node>
<StgValue><ssdm name="add_ln40_39"/></StgValue>
</operation>

<operation id="1281" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.2:4 %zext_ln40_56 = zext i11 %add_ln40_39

]]></Node>
<StgValue><ssdm name="zext_ln40_56"/></StgValue>
</operation>

<operation id="1282" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_34_8.2.2:5 %trunc_ln40_8 = trunc i11 %add_ln40_39

]]></Node>
<StgValue><ssdm name="trunc_ln40_8"/></StgValue>
</operation>

<operation id="1283" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_34_8.2.2:6 %p_shl17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_8, i3 0

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="1284" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_8.2.2:7 %add_ln40_40 = add i13 %p_shl17, i13 %zext_ln40_56

]]></Node>
<StgValue><ssdm name="add_ln40_40"/></StgValue>
</operation>

<operation id="1285" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.2:8 %zext_ln33_5 = zext i4 %f1h_8

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="1286" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.2:9 %icmp_ln33_9 = icmp_eq  i4 %f1h_8, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33_9"/></StgValue>
</operation>

<operation id="1287" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_8.2.2:10 %add_ln33_9 = add i4 %f1h_8, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_9"/></StgValue>
</operation>

<operation id="1288" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.2:11 %br_ln33 = br i1 %icmp_ln33_9, void %VITIS_LOOP_34_8.2.2.split, void %for.end57.2.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="1289" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="1290" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="1291" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:2 %tmp14 = add i8 %zext_ln33_5, i8 166

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1292" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:3 %tmp14_cast = zext i8 %tmp14

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="1293" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:4 %empty_66 = add i9 %tmp14_cast, i9 %zext_ln30_10

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1294" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:5 %icmp_ln84_5 = icmp_ugt  i9 %empty_66, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_5"/></StgValue>
</operation>

<operation id="1295" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:6 %add_ln84_2 = add i8 %tmp14, i8 %zext_ln30_11

]]></Node>
<StgValue><ssdm name="add_ln84_2"/></StgValue>
</operation>

<operation id="1296" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:7 %yPixelClamped_6 = select i1 %icmp_ln84_5, i8 254, i8 %add_ln84_2

]]></Node>
<StgValue><ssdm name="yPixelClamped_6"/></StgValue>
</operation>

<operation id="1297" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:8 %zext_ln40_59 = zext i8 %yPixelClamped_6

]]></Node>
<StgValue><ssdm name="zext_ln40_59"/></StgValue>
</operation>

<operation id="1298" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:9 %tmp_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_6, i8 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1299" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:10 %sub_ln40_8 = sub i16 %tmp_50, i16 %zext_ln40_59

]]></Node>
<StgValue><ssdm name="sub_ln40_8"/></StgValue>
</operation>

<operation id="1300" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_8.2.2.split:11 %br_ln34 = br void %for.inc.2.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1301" st_id="167" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:0 %add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59

]]></Node>
<StgValue><ssdm name="add68_2_2"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1302" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.2.2:0 %f1w_8 = phi i4 %add_ln34_8, void %for.inc.2.2.split, i4 0, void %VITIS_LOOP_34_8.2.2.split

]]></Node>
<StgValue><ssdm name="f1w_8"/></StgValue>
</operation>

<operation id="1303" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2.2:1 %add54_2_2163 = phi i32 %add54_2_2, void %for.inc.2.2.split, i32 %add54_2_2_lcssa165, void %VITIS_LOOP_34_8.2.2.split

]]></Node>
<StgValue><ssdm name="add54_2_2163"/></StgValue>
</operation>

<operation id="1304" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="13" op_0_bw="4">
<![CDATA[
for.inc.2.2:2 %zext_ln40_62 = zext i4 %f1w_8

]]></Node>
<StgValue><ssdm name="zext_ln40_62"/></StgValue>
</operation>

<operation id="1305" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2.2:3 %add_ln40_43 = add i13 %add_ln40_40, i13 %zext_ln40_62

]]></Node>
<StgValue><ssdm name="add_ln40_43"/></StgValue>
</operation>

<operation id="1306" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2.2:4 %zext_ln40_63 = zext i13 %add_ln40_43

]]></Node>
<StgValue><ssdm name="zext_ln40_63"/></StgValue>
</operation>

<operation id="1307" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.2:5 %conv1_weights_addr_8 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_63

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_8"/></StgValue>
</operation>

<operation id="1308" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="4">
<![CDATA[
for.inc.2.2:6 %zext_ln34_15 = zext i4 %f1w_8

]]></Node>
<StgValue><ssdm name="zext_ln34_15"/></StgValue>
</operation>

<operation id="1309" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.2:7 %icmp_ln34_8 = icmp_eq  i4 %f1w_8, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_8"/></StgValue>
</operation>

<operation id="1310" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.2:8 %add_ln34_8 = add i4 %f1w_8, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_8"/></StgValue>
</operation>

<operation id="1311" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2.2:9 %br_ln34 = br i1 %icmp_ln34_8, void %for.inc.2.2.split, void %for.inc55.2.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="1312" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.2.split:2 %add_ln38_16 = add i8 %zext_ln34_15, i8 166

]]></Node>
<StgValue><ssdm name="add_ln38_16"/></StgValue>
</operation>

<operation id="1313" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="9" op_0_bw="8">
<![CDATA[
for.inc.2.2.split:3 %zext_ln38_5 = zext i8 %add_ln38_16

]]></Node>
<StgValue><ssdm name="zext_ln38_5"/></StgValue>
</operation>

<operation id="1314" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.2.split:4 %add_ln38_17 = add i9 %zext_ln38_5, i9 %zext_ln31_10

]]></Node>
<StgValue><ssdm name="add_ln38_17"/></StgValue>
</operation>

<operation id="1315" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.2.split:5 %icmp_ln84_6 = icmp_ugt  i9 %add_ln38_17, i9 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_6"/></StgValue>
</operation>

<operation id="1316" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc.2.2.split:6 %xPixelClamped_6 = select i1 %icmp_ln84_6, i9 254, i9 %add_ln38_17

]]></Node>
<StgValue><ssdm name="xPixelClamped_6"/></StgValue>
</operation>

<operation id="1317" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.2.split:7 %conv1_weights_load_8 = load i13 %conv1_weights_addr_8

]]></Node>
<StgValue><ssdm name="conv1_weights_load_8"/></StgValue>
</operation>

<operation id="1318" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="9">
<![CDATA[
for.inc.2.2.split:9 %zext_ln40_64 = zext i9 %xPixelClamped_6

]]></Node>
<StgValue><ssdm name="zext_ln40_64"/></StgValue>
</operation>

<operation id="1319" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.2.2.split:10 %add_ln40_44 = add i16 %sub_ln40_8, i16 %zext_ln40_64

]]></Node>
<StgValue><ssdm name="add_ln40_44"/></StgValue>
</operation>

<operation id="1320" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="16">
<![CDATA[
for.inc.2.2.split:11 %zext_ln40_65 = zext i16 %add_ln40_44

]]></Node>
<StgValue><ssdm name="zext_ln40_65"/></StgValue>
</operation>

<operation id="1321" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.2.split:12 %input_ftmap_addr_8 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_65

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_8"/></StgValue>
</operation>

<operation id="1322" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.2.split:13 %input_ftmap_load_8 = load i16 %input_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="input_ftmap_load_8"/></StgValue>
</operation>

<operation id="1323" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.2.2:0 %br_ln33 = br void %VITIS_LOOP_34_8.2.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1324" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.2.split:7 %conv1_weights_load_8 = load i13 %conv1_weights_addr_8

]]></Node>
<StgValue><ssdm name="conv1_weights_load_8"/></StgValue>
</operation>

<operation id="1325" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.2.split:13 %input_ftmap_load_8 = load i16 %input_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="input_ftmap_load_8"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1326" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.2.split:8 %bitcast_ln40_16 = bitcast i32 %conv1_weights_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln40_16"/></StgValue>
</operation>

<operation id="1327" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.2.split:14 %bitcast_ln40_17 = bitcast i32 %input_ftmap_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln40_17"/></StgValue>
</operation>

<operation id="1328" st_id="170" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:15 %mul_2_2 = fmul i32 %bitcast_ln40_16, i32 %bitcast_ln40_17

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1329" st_id="171" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:15 %mul_2_2 = fmul i32 %bitcast_ln40_16, i32 %bitcast_ln40_17

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1330" st_id="172" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:15 %mul_2_2 = fmul i32 %bitcast_ln40_16, i32 %bitcast_ln40_17

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1331" st_id="173" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:16 %add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add54_2_2"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1332" st_id="174" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:16 %add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add54_2_2"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1333" st_id="175" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:16 %add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add54_2_2"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1334" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.2.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="1335" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.2.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="1336" st_id="176" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.2.split:16 %add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add54_2_2"/></StgValue>
</operation>

<operation id="1337" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2.2.split:17 %br_ln34 = br void %for.inc.2.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1338" st_id="177" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:0 %add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59

]]></Node>
<StgValue><ssdm name="add68_2_2"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1339" st_id="178" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:0 %add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59

]]></Node>
<StgValue><ssdm name="add68_2_2"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1340" st_id="179" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:0 %add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59

]]></Node>
<StgValue><ssdm name="add68_2_2"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1341" st_id="180" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:7 %tmp_17 = fcmp_olt  i32 %add68_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1342" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32">
<![CDATA[
for.end57.2.2:1 %bitcast_ln46_8 = bitcast i32 %add68_2_2

]]></Node>
<StgValue><ssdm name="bitcast_ln46_8"/></StgValue>
</operation>

<operation id="1343" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.2.2:2 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1344" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="23" op_0_bw="32">
<![CDATA[
for.end57.2.2:3 %trunc_ln46_8 = trunc i32 %bitcast_ln46_8

]]></Node>
<StgValue><ssdm name="trunc_ln46_8"/></StgValue>
</operation>

<operation id="1345" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.2.2:4 %icmp_ln46_16 = icmp_ne  i8 %tmp_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_16"/></StgValue>
</operation>

<operation id="1346" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.2.2:5 %icmp_ln46_17 = icmp_eq  i23 %trunc_ln46_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_17"/></StgValue>
</operation>

<operation id="1347" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2.2:6 %or_ln46_8 = or i1 %icmp_ln46_17, i1 %icmp_ln46_16

]]></Node>
<StgValue><ssdm name="or_ln46_8"/></StgValue>
</operation>

<operation id="1348" st_id="181" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2.2:7 %tmp_17 = fcmp_olt  i32 %add68_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1349" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2.2:8 %and_ln46_8 = and i1 %or_ln46_8, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln46_8"/></StgValue>
</operation>

<operation id="1350" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.2.2:9 %select_ln46_8 = select i1 %and_ln46_8, i32 0, i32 %add68_2_2

]]></Node>
<StgValue><ssdm name="select_ln46_8"/></StgValue>
</operation>

<operation id="1351" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.2.2:10 %store_ln45 = store i32 %select_ln46_8, i22 %conv1_output_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="1352" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0">
<![CDATA[
for.end57.2.2:11 %br_ln31 = br void %VITIS_LOOP_33_7.2.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
