
---------- Begin Simulation Statistics ----------
final_tick                               92799602924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37921                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828680                       # Number of bytes of host memory used
host_op_rate                                    61450                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   263.71                       # Real time elapsed on the host
host_tick_rate                               70182479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018507                       # Number of seconds simulated
sim_ticks                                 18507498250                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       150479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        309169                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1887337                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       173012                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4194947                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1563459                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1887337                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       323878                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4201186                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             183                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        21542                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13203864                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9576330                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       173017                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        631403                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     13731806                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     35103877                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.461617                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.371344                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29330620     83.55%     83.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2076467      5.92%     89.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1423040      4.05%     93.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       796313      2.27%     95.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       598129      1.70%     97.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        75790      0.22%     97.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       134431      0.38%     98.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        37684      0.11%     98.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       631403      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     35103877                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.701497                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.701497                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30961079                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       31510164                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1637995                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2785576                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         173146                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1456249                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4821686                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44518                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1541682                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1609                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4201186                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2848298                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              33880907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         21885                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               22743884                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          950                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          346292                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.113500                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2959046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1563642                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.614451                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     37014054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.989171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.428622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31102915     84.03%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104784      0.28%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           551813      1.49%     85.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           296330      0.80%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           422028      1.14%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           357967      0.97%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1132274      3.06%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           123307      0.33%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2922636      7.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     37014054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                     921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       183808                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2400605                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.656072                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6773248                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1541682                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        14420032                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6551310                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4517                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2065454                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     29911497                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5231566                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       266021                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24284483                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         310486                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1470491                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         173146                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2284074                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       229922                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        56918                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2984253                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1003641                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          181                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        89582                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        94226                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28240484                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23602758                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.634413                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17916132                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.637654                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23616619                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33401098                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19660940                       # number of integer regfile writes
system.switch_cpus.ipc                       0.270161                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.270161                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        12938      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17597498     71.68%     71.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1912      0.01%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5324412     21.69%     93.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1613748      6.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24550508                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              289390                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011788                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           80064     27.67%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          73618     25.44%     53.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        135708     46.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24826960                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     86426528                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23602758                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     43618531                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           29911497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24550508                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     13706860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        22072                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     22147625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     37014054                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.663275                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.369866                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     26652374     72.01%     72.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4253192     11.49%     83.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2382937      6.44%     89.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1676522      4.53%     94.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       864663      2.34%     96.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       496829      1.34%     98.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       364360      0.98%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       212497      0.57%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       110680      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     37014054                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.663259                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2848486                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   191                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       351048                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       452613                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6551310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2065454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12602173                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 37014975                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        21768420                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4437828                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2065857                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1621776                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        150121                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      81338174                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       30641796                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     38823896                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3513571                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3312692                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         173146                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9493051                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         18201534                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     46051952                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8897990                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             64408830                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            61785845                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2090980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        22575                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183003                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          22575                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              79528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       134936                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15543                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79162                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         79528                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       467859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       467859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18792064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18792064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18792064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158690                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158690    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              158690                       # Request fanout histogram
system.membus.reqLayer2.occupancy           888282500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          845922250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  18507498250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       339184                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1922765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79778                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            19                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6274988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6275026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    146960128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              146961344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          170969                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8635904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2262992                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009976                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099379                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2240417     99.00%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  22575      1.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2262992                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2295747500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138001500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1933333                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1933333                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1933333                       # number of overall hits
system.l2.overall_hits::total                 1933333                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       158668                       # number of demand (read+write) misses
system.l2.demand_misses::total                 158690                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           18                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       158668                       # number of overall misses
system.l2.overall_misses::total                158690                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1599000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13654215000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13655814000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1599000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13654215000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13655814000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092001                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092023                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092001                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092023                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.075845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075855                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.075845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075855                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86055.253737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86053.399710                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86055.253737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86053.399710                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              134936                       # number of writebacks
system.l2.writebacks::total                    134936                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       158668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            158686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       158668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           158686                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12067535000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12068954000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12067535000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12068954000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.075845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075853                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.075845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075853                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76055.253737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76055.568859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76055.253737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76055.568859                       # average overall mshr miss latency
system.l2.replacements                         170969                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       204248                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           204248                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       204248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       204248                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2085                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2085                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   616                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79162                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6648300500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6648300500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.992279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83983.483237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83983.483237                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5856680500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5856680500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.992279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73983.483237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73983.483237                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             19                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84157.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1932717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1932717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        79506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           79509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7005914500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7005914500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.039512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88118.060272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88114.735439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        79506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        79506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6210854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6210854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.039512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78118.060272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78118.060272                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8100.875450                       # Cycle average of tags in use
system.l2.tags.total_refs                      471238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    170969                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.756277                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     104.253578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.030520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.586947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7993.004405                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.975709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988876                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          756                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5067                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33643185                       # Number of tag accesses
system.l2.tags.data_accesses                 33643185                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10154752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10156160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8635904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8635904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       158668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       134936                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134936                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              3458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             10374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        62245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    548683126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             548759204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         3458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        62245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            65703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      466616497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            466616497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      466616497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             3458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            10374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        62245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    548683126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1015375700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    134935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    158624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171658500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8082                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8082                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              437193                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             127008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134936                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8593                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2559552500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  793210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5534090000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16134.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34884.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   115844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   94845                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  112781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.717768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.480511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.972209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31291     37.76%     37.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24734     29.85%     67.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10203     12.31%     79.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5613      6.77%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4172      5.03%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2804      3.38%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1486      1.79%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          768      0.93%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1797      2.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82868                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.628310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     76.238728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8081     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8082                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.693269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.651897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.228836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5770     71.39%     71.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              205      2.54%     73.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1250     15.47%     89.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              690      8.54%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              100      1.24%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.42%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.20%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8082                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10153088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8634560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10155904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8635904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       548.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       466.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    548.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    466.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18497231500                       # Total gap between requests
system.mem_ctrls.avgGap                      62996.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10151936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8634560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 62245.041681957198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 548530971.764376640320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 466543877.695625305176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       158668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       134936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       676750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5533413250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 443706850250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37597.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34874.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3288276.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314424180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167120415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           572835060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          355659480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1460384640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7102174920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1126040160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11098638855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        599.683366                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2839253250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    617760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15050474250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            277253340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            147363645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           559868820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          348596820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1460384640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7047062760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1172485440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11013015465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.056950                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2975060500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    617760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14914667000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    18507487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2848270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2848282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2848270                       # number of overall hits
system.cpu.icache.overall_hits::total         2848282                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2848298                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2848311                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2848298                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2848311                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2848270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2848282                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2848298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2848311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000199                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003582                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5696641                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5696641                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3502013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3502014                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3502013                       # number of overall hits
system.cpu.dcache.overall_hits::total         3502014                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2310500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2310503                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2310500                       # number of overall misses
system.cpu.dcache.overall_misses::total       2310503                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  44157842527                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44157842527                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  44157842527                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44157842527                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5812513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5812517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5812513                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5812517                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.397504                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.397505                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.397504                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.397505                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19111.812390                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19111.787575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19111.812390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19111.787575                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4594340                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            326850                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.056417                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       204248                       # number of writebacks
system.cpu.dcache.writebacks::total            204248                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       218499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       218499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       218499                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       218499                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092001                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092001                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092001                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092001                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  38246916527                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38246916527                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  38246916527                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38246916527                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.359913                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.359913                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.359913                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.359913                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18282.456140                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18282.456140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18282.456140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18282.456140                       # average overall mshr miss latency
system.cpu.dcache.replacements                2090980                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2519980                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2519981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2230720                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2230723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  37285932500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37285932500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4750700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4750704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.469556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.469556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16714.752412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16714.729933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       218496                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       218496                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  31454873000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31454873000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.423564                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.423563                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15631.894362                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15631.894362                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79780                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79780                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6871910027                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6871910027                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86135.748646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86135.748646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79777                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79777                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6792043527                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6792043527                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85137.865889                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85137.865889                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92799602924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.203964                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5592835                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2090980                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.674743                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.203962                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000199                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000199                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          979                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13717038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13717038                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               92860729311000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   9875                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829024                       # Number of bytes of host memory used
host_op_rate                                    15895                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4050.80                       # Real time elapsed on the host
host_tick_rate                               15089952                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061126                       # Number of seconds simulated
sim_ticks                                 61126386500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       731409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1463013                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4938331                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       417073                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     10758498                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3983421                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4938331                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       954910                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        10774524                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             444                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        55400                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          37074166                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         27294581                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       417089                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2044320                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     32386773                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    117736011                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.409248                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.327336                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    101196445     85.95%     85.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5684648      4.83%     90.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      4162552      3.54%     94.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2362228      2.01%     96.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1449261      1.23%     97.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       253598      0.22%     97.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       413537      0.35%     98.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       169422      0.14%     98.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2044320      1.74%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    117736011                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.075092                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.075092                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     106268221                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       84411368                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4247874                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7001171                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         417559                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4317863                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13376683                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120281                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4838958                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4305                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            10774524                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7884364                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             113672555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         54447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               61040158                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2486                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          835118                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.088133                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8160072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3983865                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.499295                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    122252688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.791466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.201625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        106488598     87.11%     87.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           259100      0.21%     87.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1616103      1.32%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           713797      0.58%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1208173      0.99%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1121319      0.92%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2848873      2.33%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           380147      0.31%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7616578      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    122252688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      85                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       440196                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6766924                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.553258                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19241161                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4838958                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        51219993                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17161130                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12064                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6393422                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     80513260                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14402203                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       630533                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      67637351                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         925280                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5283971                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         417559                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7670247                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       550072                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       210026                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          642                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      6750957                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2842435                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          642                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       221991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       218205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          78501110                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66010164                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.619279                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          48614112                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.539948                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66045082                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         95999736                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54406170                       # number of integer regfile writes
system.switch_cpus.ipc                       0.245393                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.245393                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        33056      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      48594840     71.18%     71.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5614      0.01%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14589074     21.37%     92.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5045300      7.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68267884                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              770296                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011283                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          204378     26.53%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         180609     23.45%     49.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        385309     50.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69005124                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    259612440                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66010164                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    112843883                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           80513260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68267884                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     32329985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        53688                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     50838083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    122252688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.558416                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.249542                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     91981823     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     13491691     11.04%     86.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6743320      5.52%     91.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4701711      3.85%     95.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2277651      1.86%     97.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1322976      1.08%     98.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       948739      0.78%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       511714      0.42%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       273063      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    122252688                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.558416                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7884822                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   458                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1253611                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1710631                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17161130                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6393422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34992405                       # number of misc regfile reads
system.switch_cpus.numCycles                122252773                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        75049077                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       14034688                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5534139                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        4747211                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        401483                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     218832506                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       82233919                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    103383474                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9179125                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13595272                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         417559                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      32072788                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         42465392                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    125718993                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          27149238                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            196261670                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           165663864                       # The number of ROB writes
system.switch_cpus.timesIdled                       2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5703909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       253275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11407821                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         253275                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61126386500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             513251                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       400379                       # Transaction distribution
system.membus.trans_dist::CleanEvict           331030                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218352                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        513252                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2194615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2194615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2194615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     72446784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72446784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72446784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            731604                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  731604    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              731604                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3262104500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3897955500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  61126386500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61126386500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  61126386500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61126386500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5483881                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1110259                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5438689                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220030                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220029                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5483881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17111729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17111731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    410482496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              410482560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          845039                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25624256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6548951                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038674                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.192817                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6295676     96.13%     96.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 253275      3.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6548951                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6413790500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8555863500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61126386500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      4972308                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4972308                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4972308                       # number of overall hits
system.l2.overall_hits::total                 4972308                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       731603                       # number of demand (read+write) misses
system.l2.demand_misses::total                 731604                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       731603                       # number of overall misses
system.l2.overall_misses::total                731604                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       104000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  62301861000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62301965000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       104000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  62301861000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62301965000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5703911                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5703912                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5703911                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5703912                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.128263                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128264                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.128263                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128264                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       104000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85158.017395                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85158.043149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst       104000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85158.017395                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85158.043149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              400379                       # number of writebacks
system.l2.writebacks::total                    400379                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       731603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            731604                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       731603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           731604                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        94000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  54985851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54985945000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        94000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  54985851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54985945000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.128263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128264                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.128263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128264                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        94000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75158.044732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75158.070486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        94000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75158.044732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75158.070486                       # average overall mshr miss latency
system.l2.replacements                         845039                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       709880                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           709880                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       709880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       709880                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       139645                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        139645                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1678                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1678                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218352                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18407810000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18407810000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220030                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220030                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.992374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84303.372536                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84303.372536                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16224300000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16224300000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.992374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74303.418334                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74303.418334                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       104000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       104000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       104000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       104000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        94000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        94000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        94000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        94000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4970630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4970630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       513251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          513251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  43894051000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  43894051000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5483881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5483881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.093593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.093593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85521.608336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85521.608336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       513251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       513251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  38761551000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  38761551000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.093593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.093593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75521.627820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75521.627820                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61126386500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    14977854                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    853231                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.554278                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     129.644495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.799595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8061.552976                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.984076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2871                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3055                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  92107607                       # Number of tag accesses
system.l2.tags.data_accesses                 92107607                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61126386500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     46822464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46822528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25624256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25624256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       731601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              731602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       400379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             400379                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         1047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    765994306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             765995353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         1047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             1047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      419201223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            419201223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      419201223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         1047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    765994306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1185196576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    400281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    730947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000136025750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24122                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1800312                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             376739                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      731604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     400379                       # Number of write requests accepted
system.mem_ctrls.readBursts                    731604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   400379                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    656                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    98                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             50974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             53783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            52468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            46047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25204                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11143361000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3654740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24848636000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15245.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33995.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   541937                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  306895                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                731604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               400379                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  481726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  204285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       282379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.376459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.895205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.418515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       104819     37.12%     37.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        76753     27.18%     64.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33827     11.98%     76.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19667      6.96%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13976      4.95%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9630      3.41%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6402      2.27%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4504      1.60%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12801      4.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       282379                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.301053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.057737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             137      0.57%      0.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           2097      8.69%      9.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         10006     41.48%     50.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4781     19.82%     70.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2566     10.64%     81.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1449      6.01%     87.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           926      3.84%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           570      2.36%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           381      1.58%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           282      1.17%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           213      0.88%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           158      0.66%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          120      0.50%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          108      0.45%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           82      0.34%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           55      0.23%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           49      0.20%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           45      0.19%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           25      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           20      0.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167           18      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175           11      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183           11      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24122                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.593566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.558952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.113763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17994     74.60%     74.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              649      2.69%     77.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3457     14.33%     91.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1564      6.48%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              321      1.33%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               93      0.39%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.10%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24122                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46780672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25617280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46822656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25624256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       765.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       419.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    766.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    419.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61136581000                       # Total gap between requests
system.mem_ctrls.avgGap                      54008.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     46780608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25617280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1047.011015447478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 765309560.708287596703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 419087099.153161942959                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       731603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       400379                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        52250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  24848583750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1489731553250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     52250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33964.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3720803.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1054706520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            560578425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2709672840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1049449680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4825538640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25232901930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2223772800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        37656620835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.045263                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5500096000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2041260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  53585030500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            961529520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            511049880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2509295880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1039959720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4825538640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25129208100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2311093920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        37287675660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        610.009487                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5773467000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2041260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53311659500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    79633874000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92860729311000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10732633                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10732645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10732633                       # number of overall hits
system.cpu.icache.overall_hits::total        10732645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           29                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           29                       # number of overall misses
system.cpu.icache.overall_misses::total            30                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2257500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2257500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2257500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2257500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10732662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10732675                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10732662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10732675                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77844.827586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        75250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77844.827586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        75250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           19                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           19                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1732000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1732000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91157.894737                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91157.894737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91157.894737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91157.894737                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10732633                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10732645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           29                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            30                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2257500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2257500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10732662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10732675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77844.827586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        75250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           19                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91157.894737                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91157.894737                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92860729311000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.016609                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10732665                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                20                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          536633.250000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000858                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21465370                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21465370                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92860729311000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92860729311000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92860729311000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92860729311000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92860729311000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92860729311000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92860729311000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13951912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13951913                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13951912                       # number of overall hits
system.cpu.dcache.overall_hits::total        13951913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8546474                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8546477                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8546474                       # number of overall misses
system.cpu.dcache.overall_misses::total       8546477                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 190038085416                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 190038085416                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 190038085416                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 190038085416                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22498386                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22498390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22498386                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22498390                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.379871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.379871                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.379871                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.379871                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22235.846668                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22235.838863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22235.846668                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22235.838863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     18010457                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1128916                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.953762                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       914128                       # number of writebacks
system.cpu.dcache.writebacks::total            914128                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       750562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       750562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       750562                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       750562                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7795912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7795912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7795912                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7795912                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 164291651416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 164291651416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 164291651416                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 164291651416                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.346510                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.346510                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.346510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.346510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21074.077211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21074.077211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21074.077211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21074.077211                       # average overall mshr miss latency
system.cpu.dcache.replacements                7794889                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9638970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9638971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8246648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8246651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 164155026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 164155026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17885618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17885622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.461077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.461077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19905.666642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19905.659400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       750539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       750539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7496109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7496109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 138709211500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 138709211500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.419114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.419114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18504.161492                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18504.161492                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  25883059416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25883059416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612768                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612768                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86326.934342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86326.934342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25582439916                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25582439916                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85330.833634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85330.833634                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92860729311000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.877887                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21747826                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7795913                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.789645                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.877885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          565                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52792693                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52792693                       # Number of data accesses

---------- End Simulation Statistics   ----------
