RADIX hex
CDEBUG 0
DEBUGVARS {data_in IN transactor_data_in 0 x1 OUT transactor_x1 0 y1 OUT transactor_y1 0 x2 OUT transactor_x2 0 y2 OUT transactor_y2 0 widthIn IN transactor_widthIn 0 heightIn IN transactor_heightIn 0 }
WAVELIST {{DUT data_in:rsc data_in_rsc_rdy {scverify_top rtl data_in_rsc_rdy} {}} {DUT data_in:rsc data_in_rsc_vld {scverify_top rtl data_in_rsc_vld} {}} {DUT data_in:rsc data_in_rsc_dat {scverify_top rtl data_in_rsc_dat} {}} {DUT x1:rsc x1_rsc_rdy {scverify_top rtl x1_rsc_rdy} {}} {DUT x1:rsc x1_rsc_vld {scverify_top rtl x1_rsc_vld} {}} {DUT x1:rsc x1_rsc_dat {scverify_top rtl x1_rsc_dat} {}} {DUT y1:rsc y1_rsc_rdy {scverify_top rtl y1_rsc_rdy} {}} {DUT y1:rsc y1_rsc_vld {scverify_top rtl y1_rsc_vld} {}} {DUT y1:rsc y1_rsc_dat {scverify_top rtl y1_rsc_dat} {}} {DUT x2:rsc x2_rsc_rdy {scverify_top rtl x2_rsc_rdy} {}} {DUT x2:rsc x2_rsc_vld {scverify_top rtl x2_rsc_vld} {}} {DUT x2:rsc x2_rsc_dat {scverify_top rtl x2_rsc_dat} {}} {DUT y2:rsc y2_rsc_rdy {scverify_top rtl y2_rsc_rdy} {}} {DUT y2:rsc y2_rsc_vld {scverify_top rtl y2_rsc_vld} {}} {DUT y2:rsc y2_rsc_dat {scverify_top rtl y2_rsc_dat} {}} {DUT widthIn:rsc widthIn_rsc_dat {scverify_top rtl widthIn_rsc_dat} {}} {DUT heightIn:rsc heightIn_rsc_dat {scverify_top rtl heightIn_rsc_dat} {}} {DUT {} widthIn_rsc_triosy_lz {scverify_top rtl widthIn_rsc_triosy_lz} {}} {DUT {} heightIn_rsc_triosy_lz {scverify_top rtl heightIn_rsc_triosy_lz} {}} {OutputCompare x1 x1-TRANS# {scverify_top user_tb x1_comp _compare_cnt_sig} blue} {OutputCompare x1 x1-GOLDEN {scverify_top user_tb x1_comp _golden_sig} {}} {OutputCompare x1 x1-DUT {scverify_top user_tb x1_comp _dut_sig} {}} {OutputCompare x1 x1-ERR# {scverify_top user_tb x1_comp _error_cnt_sig} red} {OutputCompare y1 y1-TRANS# {scverify_top user_tb y1_comp _compare_cnt_sig} blue} {OutputCompare y1 y1-GOLDEN {scverify_top user_tb y1_comp _golden_sig} {}} {OutputCompare y1 y1-DUT {scverify_top user_tb y1_comp _dut_sig} {}} {OutputCompare y1 y1-ERR# {scverify_top user_tb y1_comp _error_cnt_sig} red} {OutputCompare x2 x2-TRANS# {scverify_top user_tb x2_comp _compare_cnt_sig} blue} {OutputCompare x2 x2-GOLDEN {scverify_top user_tb x2_comp _golden_sig} {}} {OutputCompare x2 x2-DUT {scverify_top user_tb x2_comp _dut_sig} {}} {OutputCompare x2 x2-ERR# {scverify_top user_tb x2_comp _error_cnt_sig} red} {OutputCompare y2 y2-TRANS# {scverify_top user_tb y2_comp _compare_cnt_sig} blue} {OutputCompare y2 y2-GOLDEN {scverify_top user_tb y2_comp _golden_sig} {}} {OutputCompare y2 y2-DUT {scverify_top user_tb y2_comp _dut_sig} {}} {OutputCompare y2 y2-ERR# {scverify_top user_tb y2_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} houghTransform_inst/houghTransform_core_inst {scverify_top rtl houghTransform_inst houghTransform_core_inst houghTransform_core_staller_inst core_wen} {}} {Active_Processes {} getMaxLine_inst/getMaxLine_core_inst {scverify_top rtl getMaxLine_inst getMaxLine_core_inst getMaxLine_core_staller_inst core_wen} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} {Internal_Channels acc acc.FIFO/fifo_sz {scverify_top rtl acc_cns_pipe FIFO fifo_sz} {}} {Internal_Channels acc acc.FIFO/count {scverify_top rtl acc_cns_pipe FIFO count} {}} {Internal_Channels acc acc.FIFO/peak {scverify_top rtl acc_cns_pipe FIFO peak} {}} {Internal_Channels acc acc.write_stall {scverify_top rtl acc_cns_pipe write_stall} {}} {Internal_Channels acc acc.read_stall {scverify_top rtl acc_cns_pipe read_stall} {}} {Internal_Channels acc acc.din_vld {scverify_top rtl acc_cns_pipe din_vld} {}} {Internal_Channels acc acc.din_rdy {scverify_top rtl acc_cns_pipe din_rdy} {}} {Internal_Channels acc acc.din {scverify_top rtl acc_cns_pipe din} {}} {Internal_Channels acc acc.dout_vld {scverify_top rtl acc_cns_pipe dout_vld} {}} {Internal_Channels acc acc.dout_rdy {scverify_top rtl acc_cns_pipe dout_rdy} {}} {Internal_Channels acc acc.dout {scverify_top rtl acc_cns_pipe dout} {}} {Internal_Channels acc acc.sz {scverify_top rtl acc_cns_pipe sz} {}} {Internal_Channels acc acc.sz_req {scverify_top rtl acc_cns_pipe sz_req} {}} }
