
guia1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cec  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d98  08009ef0  08009ef0  00019ef0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac88  0800ac88  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac88  0800ac88  0001ac88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac90  0800ac90  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac90  0800ac90  0001ac90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac94  0800ac94  0001ac94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800ac98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000548  20000080  0800ad18  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c8  0800ad18  000205c8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002225a  00000000  00000000  000200ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004774  00000000  00000000  00042308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001430  00000000  00000000  00046a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001248  00000000  00000000  00047eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ca48  00000000  00000000  000490f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c281  00000000  00000000  00075b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105044  00000000  00000000  00091dc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00196e05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ec8  00000000  00000000  00196e58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000080 	.word	0x20000080
 800021c:	00000000 	.word	0x00000000
 8000220:	08009ed4 	.word	0x08009ed4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000084 	.word	0x20000084
 800023c:	08009ed4 	.word	0x08009ed4

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800060e:	463b      	mov	r3, r7
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800061a:	4b22      	ldr	r3, [pc, #136]	; (80006a4 <MX_ADC1_Init+0x9c>)
 800061c:	4a22      	ldr	r2, [pc, #136]	; (80006a8 <MX_ADC1_Init+0xa0>)
 800061e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000620:	4b20      	ldr	r3, [pc, #128]	; (80006a4 <MX_ADC1_Init+0x9c>)
 8000622:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000626:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000628:	4b1e      	ldr	r3, [pc, #120]	; (80006a4 <MX_ADC1_Init+0x9c>)
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800062e:	4b1d      	ldr	r3, [pc, #116]	; (80006a4 <MX_ADC1_Init+0x9c>)
 8000630:	2200      	movs	r2, #0
 8000632:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000634:	4b1b      	ldr	r3, [pc, #108]	; (80006a4 <MX_ADC1_Init+0x9c>)
 8000636:	2200      	movs	r2, #0
 8000638:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063a:	4b1a      	ldr	r3, [pc, #104]	; (80006a4 <MX_ADC1_Init+0x9c>)
 800063c:	2200      	movs	r2, #0
 800063e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000642:	4b18      	ldr	r3, [pc, #96]	; (80006a4 <MX_ADC1_Init+0x9c>)
 8000644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000648:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T6_TRGO;
 800064a:	4b16      	ldr	r3, [pc, #88]	; (80006a4 <MX_ADC1_Init+0x9c>)
 800064c:	f04f 6250 	mov.w	r2, #218103808	; 0xd000000
 8000650:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000652:	4b14      	ldr	r3, [pc, #80]	; (80006a4 <MX_ADC1_Init+0x9c>)
 8000654:	2200      	movs	r2, #0
 8000656:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000658:	4b12      	ldr	r3, [pc, #72]	; (80006a4 <MX_ADC1_Init+0x9c>)
 800065a:	2201      	movs	r2, #1
 800065c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800065e:	4b11      	ldr	r3, [pc, #68]	; (80006a4 <MX_ADC1_Init+0x9c>)
 8000660:	2200      	movs	r2, #0
 8000662:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000666:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <MX_ADC1_Init+0x9c>)
 8000668:	2200      	movs	r2, #0
 800066a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800066c:	480d      	ldr	r0, [pc, #52]	; (80006a4 <MX_ADC1_Init+0x9c>)
 800066e:	f002 fa69 	bl	8002b44 <HAL_ADC_Init>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000678:	f001 f96e 	bl	8001958 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800067c:	2300      	movs	r3, #0
 800067e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000680:	2301      	movs	r3, #1
 8000682:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000684:	2300      	movs	r3, #0
 8000686:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000688:	463b      	mov	r3, r7
 800068a:	4619      	mov	r1, r3
 800068c:	4805      	ldr	r0, [pc, #20]	; (80006a4 <MX_ADC1_Init+0x9c>)
 800068e:	f002 fce5 	bl	800305c <HAL_ADC_ConfigChannel>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000698:	f001 f95e 	bl	8001958 <Error_Handler>
  }

}
 800069c:	bf00      	nop
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000260 	.word	0x20000260
 80006a8:	40012000 	.word	0x40012000

080006ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b08c      	sub	sp, #48	; 0x30
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b4:	f107 031c 	add.w	r3, r7, #28
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a25      	ldr	r2, [pc, #148]	; (8000760 <HAL_ADC_MspInit+0xb4>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d143      	bne.n	8000756 <HAL_ADC_MspInit+0xaa>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006ce:	4b25      	ldr	r3, [pc, #148]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 80006d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006d2:	4a24      	ldr	r2, [pc, #144]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 80006d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006d8:	6453      	str	r3, [r2, #68]	; 0x44
 80006da:	4b22      	ldr	r3, [pc, #136]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 80006dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006e2:	61bb      	str	r3, [r7, #24]
 80006e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e6:	4b1f      	ldr	r3, [pc, #124]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ea:	4a1e      	ldr	r2, [pc, #120]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	6313      	str	r3, [r2, #48]	; 0x30
 80006f2:	4b1c      	ldr	r3, [pc, #112]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	f003 0301 	and.w	r3, r3, #1
 80006fa:	617b      	str	r3, [r7, #20]
 80006fc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006fe:	2301      	movs	r3, #1
 8000700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000702:	2303      	movs	r3, #3
 8000704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	2300      	movs	r3, #0
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070a:	f107 031c 	add.w	r3, r7, #28
 800070e:	4619      	mov	r1, r3
 8000710:	4815      	ldr	r0, [pc, #84]	; (8000768 <HAL_ADC_MspInit+0xbc>)
 8000712:	f003 fee7 	bl	80044e4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000716:	2200      	movs	r2, #0
 8000718:	2100      	movs	r1, #0
 800071a:	2012      	movs	r0, #18
 800071c:	f002 ffd3 	bl	80036c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000720:	2012      	movs	r0, #18
 8000722:	f002 ffec 	bl	80036fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */
	
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000726:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	4a0e      	ldr	r2, [pc, #56]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 800072c:	f043 0302 	orr.w	r3, r3, #2
 8000730:	6313      	str	r3, [r2, #48]	; 0x30
 8000732:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	f003 0302 	and.w	r3, r3, #2
 800073a:	613b      	str	r3, [r7, #16]
 800073c:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800073e:	4b09      	ldr	r3, [pc, #36]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a08      	ldr	r2, [pc, #32]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 8000744:	f043 0304 	orr.w	r3, r3, #4
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b06      	ldr	r3, [pc, #24]	; (8000764 <HAL_ADC_MspInit+0xb8>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0304 	and.w	r3, r3, #4
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	68fb      	ldr	r3, [r7, #12]
		
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000756:	bf00      	nop
 8000758:	3730      	adds	r7, #48	; 0x30
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40012000 	.word	0x40012000
 8000764:	40023800 	.word	0x40023800
 8000768:	40020000 	.word	0x40020000

0800076c <ADC_Config_Channel>:
}

/* USER CODE BEGIN 1 */

char ADC_Config_Channel(ADC_HandleTypeDef* hadc, uint8_t addr)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b086      	sub	sp, #24
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	460b      	mov	r3, r1
 8000776:	70fb      	strb	r3, [r7, #3]
	ADC_ChannelConfTypeDef channel_config = {0};
 8000778:	f107 0308 	add.w	r3, r7, #8
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]

	/**** ADC1 CHANNELS ****/
	// IN0  - IN7  in pins PA0 - PA7
	// IN8  - IN9  in pins PB0 - PB1
	// IN10 - IN15 in pins PC0 - PC5
	pin = addr;
 8000786:	4a2d      	ldr	r2, [pc, #180]	; (800083c <ADC_Config_Channel+0xd0>)
 8000788:	78fb      	ldrb	r3, [r7, #3]
 800078a:	7013      	strb	r3, [r2, #0]
	port = 2; // GPIO Port C
 800078c:	4b2c      	ldr	r3, [pc, #176]	; (8000840 <ADC_Config_Channel+0xd4>)
 800078e:	2202      	movs	r2, #2
 8000790:	701a      	strb	r2, [r3, #0]
	
	if(addr < 8) 				// Channels IN0 - IN7
 8000792:	78fb      	ldrb	r3, [r7, #3]
 8000794:	2b07      	cmp	r3, #7
 8000796:	d803      	bhi.n	80007a0 <ADC_Config_Channel+0x34>
		port = 0;		 			// GPIO Port A
 8000798:	4b29      	ldr	r3, [pc, #164]	; (8000840 <ADC_Config_Channel+0xd4>)
 800079a:	2200      	movs	r2, #0
 800079c:	701a      	strb	r2, [r3, #0]
 800079e:	e012      	b.n	80007c6 <ADC_Config_Channel+0x5a>
	else if(addr < 10)  // Channels IN8 - IN9
 80007a0:	78fb      	ldrb	r3, [r7, #3]
 80007a2:	2b09      	cmp	r3, #9
 80007a4:	d809      	bhi.n	80007ba <ADC_Config_Channel+0x4e>
	{
		port = 1;					// GPIO Port B
 80007a6:	4b26      	ldr	r3, [pc, #152]	; (8000840 <ADC_Config_Channel+0xd4>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]
		pin -= 8;					// Pins 0 - 1
 80007ac:	4b23      	ldr	r3, [pc, #140]	; (800083c <ADC_Config_Channel+0xd0>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	3b08      	subs	r3, #8
 80007b2:	b2da      	uxtb	r2, r3
 80007b4:	4b21      	ldr	r3, [pc, #132]	; (800083c <ADC_Config_Channel+0xd0>)
 80007b6:	701a      	strb	r2, [r3, #0]
 80007b8:	e005      	b.n	80007c6 <ADC_Config_Channel+0x5a>
	}
	else								// Channels IN10 - IN15
		pin -= 10;				// Pins 0 - 5
 80007ba:	4b20      	ldr	r3, [pc, #128]	; (800083c <ADC_Config_Channel+0xd0>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	3b0a      	subs	r3, #10
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	4b1e      	ldr	r3, [pc, #120]	; (800083c <ADC_Config_Channel+0xd0>)
 80007c4:	701a      	strb	r2, [r3, #0]
	
	pin_mode = GPIO_PIN_MODE(port, pin); // Save pin mode
 80007c6:	4b1e      	ldr	r3, [pc, #120]	; (8000840 <ADC_Config_Channel+0xd4>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	461a      	mov	r2, r3
 80007cc:	4b1d      	ldr	r3, [pc, #116]	; (8000844 <ADC_Config_Channel+0xd8>)
 80007ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007d2:	681a      	ldr	r2, [r3, #0]
 80007d4:	4b19      	ldr	r3, [pc, #100]	; (800083c <ADC_Config_Channel+0xd0>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	fa22 f303 	lsr.w	r3, r2, r3
 80007de:	f003 0303 	and.w	r3, r3, #3
 80007e2:	4a19      	ldr	r2, [pc, #100]	; (8000848 <ADC_Config_Channel+0xdc>)
 80007e4:	6013      	str	r3, [r2, #0]
	if((pin_mode != GPIO_MODE_INPUT) && (pin_mode != GPIO_MODE_ANALOG)) // PinMode as output push-pull?
 80007e6:	4b18      	ldr	r3, [pc, #96]	; (8000848 <ADC_Config_Channel+0xdc>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d005      	beq.n	80007fa <ADC_Config_Channel+0x8e>
 80007ee:	4b16      	ldr	r3, [pc, #88]	; (8000848 <ADC_Config_Channel+0xdc>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	2b03      	cmp	r3, #3
 80007f4:	d001      	beq.n	80007fa <ADC_Config_Channel+0x8e>
		return (char)(-1);
 80007f6:	23ff      	movs	r3, #255	; 0xff
 80007f8:	e01b      	b.n	8000832 <ADC_Config_Channel+0xc6>
	
	GPIO_config_pins(port, (1<<pin), GPIO_MODE_ANALOG);
 80007fa:	4b11      	ldr	r3, [pc, #68]	; (8000840 <ADC_Config_Channel+0xd4>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	4a0f      	ldr	r2, [pc, #60]	; (800083c <ADC_Config_Channel+0xd0>)
 8000800:	7812      	ldrb	r2, [r2, #0]
 8000802:	4611      	mov	r1, r2
 8000804:	2201      	movs	r2, #1
 8000806:	408a      	lsls	r2, r1
 8000808:	4611      	mov	r1, r2
 800080a:	2203      	movs	r2, #3
 800080c:	4618      	mov	r0, r3
 800080e:	f000 fb5d 	bl	8000ecc <GPIO_config_pins>
	
	channel_config.Channel = ADC_Channels[addr];
 8000812:	78fb      	ldrb	r3, [r7, #3]
 8000814:	4a0d      	ldr	r2, [pc, #52]	; (800084c <ADC_Config_Channel+0xe0>)
 8000816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800081a:	60bb      	str	r3, [r7, #8]
	channel_config.Rank = ADC_REGULAR_RANK_1;
 800081c:	2301      	movs	r3, #1
 800081e:	60fb      	str	r3, [r7, #12]
  channel_config.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000820:	2300      	movs	r3, #0
 8000822:	613b      	str	r3, [r7, #16]
	
	HAL_ADC_ConfigChannel(hadc, &channel_config);
 8000824:	f107 0308 	add.w	r3, r7, #8
 8000828:	4619      	mov	r1, r3
 800082a:	6878      	ldr	r0, [r7, #4]
 800082c:	f002 fc16 	bl	800305c <HAL_ADC_ConfigChannel>
	
	return 0;
 8000830:	2300      	movs	r3, #0
}
 8000832:	4618      	mov	r0, r3
 8000834:	3718      	adds	r7, #24
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	200002a8 	.word	0x200002a8
 8000840:	200002b0 	.word	0x200002b0
 8000844:	0800a778 	.word	0x0800a778
 8000848:	20000334 	.word	0x20000334
 800084c:	0800a614 	.word	0x0800a614

08000850 <ADC_DeConfig_Channel>:

void ADC_DeConfig_Channel(ADC_HandleTypeDef* hadc, uint8_t addr)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	460b      	mov	r3, r1
 800085a:	70fb      	strb	r3, [r7, #3]
		GPIO_config_pins(port, (1<<pin), pin_mode);
 800085c:	4b08      	ldr	r3, [pc, #32]	; (8000880 <ADC_DeConfig_Channel+0x30>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	4a08      	ldr	r2, [pc, #32]	; (8000884 <ADC_DeConfig_Channel+0x34>)
 8000862:	7812      	ldrb	r2, [r2, #0]
 8000864:	4611      	mov	r1, r2
 8000866:	2201      	movs	r2, #1
 8000868:	408a      	lsls	r2, r1
 800086a:	4611      	mov	r1, r2
 800086c:	4a06      	ldr	r2, [pc, #24]	; (8000888 <ADC_DeConfig_Channel+0x38>)
 800086e:	6812      	ldr	r2, [r2, #0]
 8000870:	4618      	mov	r0, r3
 8000872:	f000 fb2b 	bl	8000ecc <GPIO_config_pins>
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	200002b0 	.word	0x200002b0
 8000884:	200002a8 	.word	0x200002a8
 8000888:	20000334 	.word	0x20000334

0800088c <ADC_Polling_Conv>:

uint32_t ADC_Polling_Conv(ADC_HandleTypeDef* hadc)
{
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
	uint32_t dig_val = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	60fb      	str	r3, [r7, #12]
//	while(hadc->State == HAL_BUSY)
//		;
//	dig_val = HAL_ADC_GetValue(hadc);
//	HAL_ADC_Stop(hadc);
	
	return dig_val;
 8000898:	68fb      	ldr	r3, [r7, #12]
}
 800089a:	4618      	mov	r0, r3
 800089c:	3714      	adds	r7, #20
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
	...

080008a8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
	static uint32_t y;
	
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, (GPIO_PinState) 1);
 80008b0:	2201      	movs	r2, #1
 80008b2:	2101      	movs	r1, #1
 80008b4:	482d      	ldr	r0, [pc, #180]	; (800096c <HAL_ADC_ConvCpltCallback+0xc4>)
 80008b6:	f003 ffd9 	bl	800486c <HAL_GPIO_WritePin>
	
	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0); //#debug
	if(hadc->Instance == ADC1)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4a2c      	ldr	r2, [pc, #176]	; (8000970 <HAL_ADC_ConvCpltCallback+0xc8>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d14f      	bne.n	8000964 <HAL_ADC_ConvCpltCallback+0xbc>
	{
		adcValue = HAL_ADC_GetValue(&hadc1);
 80008c4:	482b      	ldr	r0, [pc, #172]	; (8000974 <HAL_ADC_ConvCpltCallback+0xcc>)
 80008c6:	f002 fba7 	bl	8003018 <HAL_ADC_GetValue>
 80008ca:	4603      	mov	r3, r0
 80008cc:	4a2a      	ldr	r2, [pc, #168]	; (8000978 <HAL_ADC_ConvCpltCallback+0xd0>)
 80008ce:	6013      	str	r3, [r2, #0]
		smps_left--;
 80008d0:	4b2a      	ldr	r3, [pc, #168]	; (800097c <HAL_ADC_ConvCpltCallback+0xd4>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	3b01      	subs	r3, #1
 80008d8:	b2da      	uxtb	r2, r3
 80008da:	4b28      	ldr	r3, [pc, #160]	; (800097c <HAL_ADC_ConvCpltCallback+0xd4>)
 80008dc:	701a      	strb	r2, [r3, #0]
		
		// Applies filter to adcValue if Filter is enabled
		y = (uint32_t)filter_calc(adcValue);
 80008de:	4b26      	ldr	r3, [pc, #152]	; (8000978 <HAL_ADC_ConvCpltCallback+0xd0>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4618      	mov	r0, r3
 80008e4:	f000 fa2a 	bl	8000d3c <filter_calc>
 80008e8:	eef0 7a40 	vmov.f32	s15, s0
 80008ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008f0:	ee17 2a90 	vmov	r2, s15
 80008f4:	4b22      	ldr	r3, [pc, #136]	; (8000980 <HAL_ADC_ConvCpltCallback+0xd8>)
 80008f6:	601a      	str	r2, [r3, #0]
		if(y == (uint32_t)-1) // is filter disabled?
 80008f8:	4b21      	ldr	r3, [pc, #132]	; (8000980 <HAL_ADC_ConvCpltCallback+0xd8>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000900:	d105      	bne.n	800090e <HAL_ADC_ConvCpltCallback+0x66>
			// Add new value to buffer
			output(adcValue);
 8000902:	4b1d      	ldr	r3, [pc, #116]	; (8000978 <HAL_ADC_ConvCpltCallback+0xd0>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4618      	mov	r0, r3
 8000908:	f000 f83e 	bl	8000988 <output>
 800090c:	e025      	b.n	800095a <HAL_ADC_ConvCpltCallback+0xb2>
		else
		{
			if(y > 4095)  // larger than max digital DAC value?
 800090e:	4b1c      	ldr	r3, [pc, #112]	; (8000980 <HAL_ADC_ConvCpltCallback+0xd8>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000916:	d303      	bcc.n	8000920 <HAL_ADC_ConvCpltCallback+0x78>
				// send max value
				y = 4095;
 8000918:	4b19      	ldr	r3, [pc, #100]	; (8000980 <HAL_ADC_ConvCpltCallback+0xd8>)
 800091a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800091e:	601a      	str	r2, [r3, #0]
			
			// Filter enabled - Send to DAC
			// DAC ready to send?
			if(HAL_DAC_GetState(&hdac) != HAL_DAC_STATE_READY)
 8000920:	4818      	ldr	r0, [pc, #96]	; (8000984 <HAL_ADC_ConvCpltCallback+0xdc>)
 8000922:	f003 f93d 	bl	8003ba0 <HAL_DAC_GetState>
 8000926:	4603      	mov	r3, r0
 8000928:	2b01      	cmp	r3, #1
 800092a:	d003      	beq.n	8000934 <HAL_ADC_ConvCpltCallback+0x8c>
				HAL_DAC_Stop(&hdac,DAC1_CHANNEL_1);
 800092c:	2100      	movs	r1, #0
 800092e:	4815      	ldr	r0, [pc, #84]	; (8000984 <HAL_ADC_ConvCpltCallback+0xdc>)
 8000930:	f002 ff73 	bl	800381a <HAL_DAC_Stop>
			// Start DAC and send value
			if(HAL_DAC_Start(&hdac,DAC1_CHANNEL_1) == HAL_OK)
 8000934:	2100      	movs	r1, #0
 8000936:	4813      	ldr	r0, [pc, #76]	; (8000984 <HAL_ADC_ConvCpltCallback+0xdc>)
 8000938:	f002 ff1d 	bl	8003776 <HAL_DAC_Start>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d106      	bne.n	8000950 <HAL_ADC_ConvCpltCallback+0xa8>
				HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, y);
 8000942:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <HAL_ADC_ConvCpltCallback+0xd8>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	2200      	movs	r2, #0
 8000948:	2100      	movs	r1, #0
 800094a:	480e      	ldr	r0, [pc, #56]	; (8000984 <HAL_ADC_ConvCpltCallback+0xdc>)
 800094c:	f003 f896 	bl	8003a7c <HAL_DAC_SetValue>
			
			// Add filtered value to buffer
			output(y);
 8000950:	4b0b      	ldr	r3, [pc, #44]	; (8000980 <HAL_ADC_ConvCpltCallback+0xd8>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4618      	mov	r0, r3
 8000956:	f000 f817 	bl	8000988 <output>
		}
		
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, (GPIO_PinState) 0);
 800095a:	2200      	movs	r2, #0
 800095c:	2101      	movs	r1, #1
 800095e:	4803      	ldr	r0, [pc, #12]	; (800096c <HAL_ADC_ConvCpltCallback+0xc4>)
 8000960:	f003 ff84 	bl	800486c <HAL_GPIO_WritePin>
		//adcFlag = 1;
	}
}
 8000964:	bf00      	nop
 8000966:	3708      	adds	r7, #8
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	40020400 	.word	0x40020400
 8000970:	40012000 	.word	0x40012000
 8000974:	20000260 	.word	0x20000260
 8000978:	200002ac 	.word	0x200002ac
 800097c:	2000025c 	.word	0x2000025c
 8000980:	200000a0 	.word	0x200000a0
 8000984:	20000338 	.word	0x20000338

08000988 <output>:

static void output(uint32_t value)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
//	char str[16];
	
	ADC_Values[ADC_Val_index & (ADC_VALUES_LEN - 1)] = value;
 8000990:	4b0e      	ldr	r3, [pc, #56]	; (80009cc <output+0x44>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	b2db      	uxtb	r3, r3
 8000996:	f003 031f 	and.w	r3, r3, #31
 800099a:	490d      	ldr	r1, [pc, #52]	; (80009d0 <output+0x48>)
 800099c:	687a      	ldr	r2, [r7, #4]
 800099e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	ADC_Val_index++;
 80009a2:	4b0a      	ldr	r3, [pc, #40]	; (80009cc <output+0x44>)
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	3301      	adds	r3, #1
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	4b07      	ldr	r3, [pc, #28]	; (80009cc <output+0x44>)
 80009ae:	701a      	strb	r2, [r3, #0]
	
//	sprintf(str, "n%d v%d\n\r", ADC_smp_num, value);
//	UART_puts(str);
	ADC_smp_num++;
 80009b0:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <output+0x4c>)
 80009b2:	881b      	ldrh	r3, [r3, #0]
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	3301      	adds	r3, #1
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <output+0x4c>)
 80009bc:	801a      	strh	r2, [r3, #0]
}
 80009be:	bf00      	nop
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	2000009c 	.word	0x2000009c
 80009d0:	200002b4 	.word	0x200002b4
 80009d4:	20000000 	.word	0x20000000

080009d8 <print_adcValues>:

void print_adcValues(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
	char str[16];
	uint8_t arr_index = (ADC_Val_index - (ADC_smp_num - 1)), i;
 80009de:	4b17      	ldr	r3, [pc, #92]	; (8000a3c <print_adcValues+0x64>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	b2da      	uxtb	r2, r3
 80009e4:	4b16      	ldr	r3, [pc, #88]	; (8000a40 <print_adcValues+0x68>)
 80009e6:	881b      	ldrh	r3, [r3, #0]
 80009e8:	b29b      	uxth	r3, r3
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	3301      	adds	r3, #1
 80009f2:	75fb      	strb	r3, [r7, #23]
	
	for(i = 1; i < ADC_smp_num; i++)
 80009f4:	2301      	movs	r3, #1
 80009f6:	75bb      	strb	r3, [r7, #22]
 80009f8:	e014      	b.n	8000a24 <print_adcValues+0x4c>
	{
		sprintf(str, "n%d v%d\n\r", i, ADC_Values[arr_index & (ADC_VALUES_LEN - 1)]);
 80009fa:	7dba      	ldrb	r2, [r7, #22]
 80009fc:	7dfb      	ldrb	r3, [r7, #23]
 80009fe:	f003 031f 	and.w	r3, r3, #31
 8000a02:	4910      	ldr	r1, [pc, #64]	; (8000a44 <print_adcValues+0x6c>)
 8000a04:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a08:	1d38      	adds	r0, r7, #4
 8000a0a:	490f      	ldr	r1, [pc, #60]	; (8000a48 <print_adcValues+0x70>)
 8000a0c:	f007 fac0 	bl	8007f90 <siprintf>
		UART_puts(str);
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	4618      	mov	r0, r3
 8000a14:	f001 ffac 	bl	8002970 <UART_puts>
		arr_index++;
 8000a18:	7dfb      	ldrb	r3, [r7, #23]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	75fb      	strb	r3, [r7, #23]
	for(i = 1; i < ADC_smp_num; i++)
 8000a1e:	7dbb      	ldrb	r3, [r7, #22]
 8000a20:	3301      	adds	r3, #1
 8000a22:	75bb      	strb	r3, [r7, #22]
 8000a24:	7dbb      	ldrb	r3, [r7, #22]
 8000a26:	b29a      	uxth	r2, r3
 8000a28:	4b05      	ldr	r3, [pc, #20]	; (8000a40 <print_adcValues+0x68>)
 8000a2a:	881b      	ldrh	r3, [r3, #0]
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d3e3      	bcc.n	80009fa <print_adcValues+0x22>
	}	
}	
 8000a32:	bf00      	nop
 8000a34:	bf00      	nop
 8000a36:	3718      	adds	r7, #24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	2000009c 	.word	0x2000009c
 8000a40:	20000000 	.word	0x20000000
 8000a44:	200002b4 	.word	0x200002b4
 8000a48:	08009ef0 	.word	0x08009ef0

08000a4c <exec_cmd>:
		0
	},
};

char exec_cmd(const char *str)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	char err;
	
	err = parse_cmd(cmd_list, str);
 8000a54:	6879      	ldr	r1, [r7, #4]
 8000a56:	4818      	ldr	r0, [pc, #96]	; (8000ab8 <exec_cmd+0x6c>)
 8000a58:	f000 ff84 	bl	8001964 <parse_cmd>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	73fb      	strb	r3, [r7, #15]
	
	switch(err)
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
 8000a62:	3bf9      	subs	r3, #249	; 0xf9
 8000a64:	2b05      	cmp	r3, #5
 8000a66:	d821      	bhi.n	8000aac <exec_cmd+0x60>
 8000a68:	a201      	add	r2, pc, #4	; (adr r2, 8000a70 <exec_cmd+0x24>)
 8000a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a6e:	bf00      	nop
 8000a70:	08000aa5 	.word	0x08000aa5
 8000a74:	08000a9d 	.word	0x08000a9d
 8000a78:	08000a89 	.word	0x08000a89
 8000a7c:	08000aad 	.word	0x08000aad
 8000a80:	08000aad 	.word	0x08000aad
 8000a84:	08000aad 	.word	0x08000aad
	{
		case (char)(-ECMDNF):
			// No command found
			UART_puts("Command [");
 8000a88:	480c      	ldr	r0, [pc, #48]	; (8000abc <exec_cmd+0x70>)
 8000a8a:	f001 ff71 	bl	8002970 <UART_puts>
			UART_puts(Rx_Buffer);
 8000a8e:	480c      	ldr	r0, [pc, #48]	; (8000ac0 <exec_cmd+0x74>)
 8000a90:	f001 ff6e 	bl	8002970 <UART_puts>
			UART_puts("] not found.\n\r");
 8000a94:	480b      	ldr	r0, [pc, #44]	; (8000ac4 <exec_cmd+0x78>)
 8000a96:	f001 ff6b 	bl	8002970 <UART_puts>
			break;
 8000a9a:	e007      	b.n	8000aac <exec_cmd+0x60>
		
		case (char)(-EINVARG):
			// Invalid Arguments
			UART_puts("Invalid arguments.\n\r");
 8000a9c:	480a      	ldr	r0, [pc, #40]	; (8000ac8 <exec_cmd+0x7c>)
 8000a9e:	f001 ff67 	bl	8002970 <UART_puts>
			break;
 8000aa2:	e003      	b.n	8000aac <exec_cmd+0x60>
			// Command list is empty
		//case (char)(-ENOLIST):
			// No memory available or bad allocation of memory
			break;
		case (char)(-EPERM):
			UART_puts("No permission.\n\r");
 8000aa4:	4809      	ldr	r0, [pc, #36]	; (8000acc <exec_cmd+0x80>)
 8000aa6:	f001 ff63 	bl	8002970 <UART_puts>
			break;
 8000aaa:	bf00      	nop
	}
	
	return err;
 8000aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3710      	adds	r7, #16
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	0800a654 	.word	0x0800a654
 8000abc:	0800a194 	.word	0x0800a194
 8000ac0:	200005a4 	.word	0x200005a4
 8000ac4:	0800a1a0 	.word	0x0800a1a0
 8000ac8:	0800a1b0 	.word	0x0800a1b0
 8000acc:	0800a1c8 	.word	0x0800a1c8

08000ad0 <help_cb>:
@usage		 ?

@brief	 	 Print a list of the valid commands
******************************************************************************/
char help_cb(uint8_t argc, char** argv)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b0a6      	sub	sp, #152	; 0x98
 8000ad4:	af02      	add	r7, sp, #8
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	6039      	str	r1, [r7, #0]
 8000ada:	71fb      	strb	r3, [r7, #7]
	const Command_t *p = cmd_list;
 8000adc:	4b16      	ldr	r3, [pc, #88]	; (8000b38 <help_cb+0x68>)
 8000ade:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	char str[128]; // Output message. Max message len is the same as buffer used in UART_puts
	
	if(argc != 1) // number of arguments invalid?
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d001      	beq.n	8000aec <help_cb+0x1c>
		return (char)(-EINVARG);
 8000ae8:	23fa      	movs	r3, #250	; 0xfa
 8000aea:	e021      	b.n	8000b30 <help_cb+0x60>
	
	UART_puts("List of valid commands:\n\n\r");
 8000aec:	4813      	ldr	r0, [pc, #76]	; (8000b3c <help_cb+0x6c>)
 8000aee:	f001 ff3f 	bl	8002970 <UART_puts>
	while(p->cmd)			
 8000af2:	e017      	b.n	8000b24 <help_cb+0x54>
	{
		snprintf(str, sizeof(str), "%4s - %s\n\n\r", p->cmd, p->help);		// send the formated string to 'str' limiting the size to the size alocated for the string 'str'
 8000af4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	f107 000c 	add.w	r0, r7, #12
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	4613      	mov	r3, r2
 8000b08:	4a0d      	ldr	r2, [pc, #52]	; (8000b40 <help_cb+0x70>)
 8000b0a:	2180      	movs	r1, #128	; 0x80
 8000b0c:	f007 fa0c 	bl	8007f28 <sniprintf>
		UART_puts(str);
 8000b10:	f107 030c 	add.w	r3, r7, #12
 8000b14:	4618      	mov	r0, r3
 8000b16:	f001 ff2b 	bl	8002970 <UART_puts>
		p++;
 8000b1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000b1e:	330c      	adds	r3, #12
 8000b20:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	while(p->cmd)			
 8000b24:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d1e2      	bne.n	8000af4 <help_cb+0x24>
	}
	
	return 0;
 8000b2e:	2300      	movs	r3, #0
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3790      	adds	r7, #144	; 0x90
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	0800a654 	.word	0x0800a654
 8000b3c:	0800a1dc 	.word	0x0800a1dc
 8000b40:	0800a1f8 	.word	0x0800a1f8

08000b44 <MX_DAC_Init>:
DAC_HandleTypeDef hdac;
DMA_HandleTypeDef hdma_dac2;

/* DAC init function */
void MX_DAC_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8000b4a:	463b      	mov	r3, r7
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	601a      	str	r2, [r3, #0]
 8000b50:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000b52:	4b15      	ldr	r3, [pc, #84]	; (8000ba8 <MX_DAC_Init+0x64>)
 8000b54:	4a15      	ldr	r2, [pc, #84]	; (8000bac <MX_DAC_Init+0x68>)
 8000b56:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000b58:	4813      	ldr	r0, [pc, #76]	; (8000ba8 <MX_DAC_Init+0x64>)
 8000b5a:	f002 fdea 	bl	8003732 <HAL_DAC_Init>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000b64:	f000 fef8 	bl	8001958 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b70:	463b      	mov	r3, r7
 8000b72:	2200      	movs	r2, #0
 8000b74:	4619      	mov	r1, r3
 8000b76:	480c      	ldr	r0, [pc, #48]	; (8000ba8 <MX_DAC_Init+0x64>)
 8000b78:	f002 ffc3 	bl	8003b02 <HAL_DAC_ConfigChannel>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000b82:	f000 fee9 	bl	8001958 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000b86:	2324      	movs	r3, #36	; 0x24
 8000b88:	603b      	str	r3, [r7, #0]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000b8a:	463b      	mov	r3, r7
 8000b8c:	2210      	movs	r2, #16
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4805      	ldr	r0, [pc, #20]	; (8000ba8 <MX_DAC_Init+0x64>)
 8000b92:	f002 ffb6 	bl	8003b02 <HAL_DAC_ConfigChannel>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <MX_DAC_Init+0x5c>
  {
    Error_Handler();
 8000b9c:	f000 fedc 	bl	8001958 <Error_Handler>
  }

}
 8000ba0:	bf00      	nop
 8000ba2:	3708      	adds	r7, #8
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	20000338 	.word	0x20000338
 8000bac:	40007400 	.word	0x40007400

08000bb0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08a      	sub	sp, #40	; 0x28
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a2e      	ldr	r2, [pc, #184]	; (8000c88 <HAL_DAC_MspInit+0xd8>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d155      	bne.n	8000c7e <HAL_DAC_MspInit+0xce>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000bd2:	4b2e      	ldr	r3, [pc, #184]	; (8000c8c <HAL_DAC_MspInit+0xdc>)
 8000bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd6:	4a2d      	ldr	r2, [pc, #180]	; (8000c8c <HAL_DAC_MspInit+0xdc>)
 8000bd8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8000bde:	4b2b      	ldr	r3, [pc, #172]	; (8000c8c <HAL_DAC_MspInit+0xdc>)
 8000be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000be6:	613b      	str	r3, [r7, #16]
 8000be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bea:	4b28      	ldr	r3, [pc, #160]	; (8000c8c <HAL_DAC_MspInit+0xdc>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a27      	ldr	r2, [pc, #156]	; (8000c8c <HAL_DAC_MspInit+0xdc>)
 8000bf0:	f043 0301 	orr.w	r3, r3, #1
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b25      	ldr	r3, [pc, #148]	; (8000c8c <HAL_DAC_MspInit+0xdc>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000c02:	2330      	movs	r3, #48	; 0x30
 8000c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c06:	2303      	movs	r3, #3
 8000c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4619      	mov	r1, r3
 8000c14:	481e      	ldr	r0, [pc, #120]	; (8000c90 <HAL_DAC_MspInit+0xe0>)
 8000c16:	f003 fc65 	bl	80044e4 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 8000c1a:	4b1e      	ldr	r3, [pc, #120]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c1c:	4a1e      	ldr	r2, [pc, #120]	; (8000c98 <HAL_DAC_MspInit+0xe8>)
 8000c1e:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8000c20:	4b1c      	ldr	r3, [pc, #112]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c22:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8000c26:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c28:	4b1a      	ldr	r3, [pc, #104]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c2a:	2240      	movs	r2, #64	; 0x40
 8000c2c:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c2e:	4b19      	ldr	r3, [pc, #100]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8000c34:	4b17      	ldr	r3, [pc, #92]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c3a:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c3c:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c3e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c42:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c44:	4b13      	ldr	r3, [pc, #76]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c4a:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c52:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000c54:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c56:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000c5a:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c5c:	4b0d      	ldr	r3, [pc, #52]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8000c62:	480c      	ldr	r0, [pc, #48]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c64:	f003 f834 	bl	8003cd0 <HAL_DMA_Init>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <HAL_DAC_MspInit+0xc2>
    {
      Error_Handler();
 8000c6e:	f000 fe73 	bl	8001958 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac2);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4a07      	ldr	r2, [pc, #28]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c76:	60da      	str	r2, [r3, #12]
 8000c78:	4a06      	ldr	r2, [pc, #24]	; (8000c94 <HAL_DAC_MspInit+0xe4>)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8000c7e:	bf00      	nop
 8000c80:	3728      	adds	r7, #40	; 0x28
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40007400 	.word	0x40007400
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40020000 	.word	0x40020000
 8000c94:	2000034c 	.word	0x2000034c
 8000c98:	400260a0 	.word	0x400260a0

08000c9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <MX_DMA_Init+0x38>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a0b      	ldr	r2, [pc, #44]	; (8000cd4 <MX_DMA_Init+0x38>)
 8000ca8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <MX_DMA_Init+0x38>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	2011      	movs	r0, #17
 8000cc0:	f002 fd01 	bl	80036c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000cc4:	2011      	movs	r0, #17
 8000cc6:	f002 fd1a 	bl	80036fe <HAL_NVIC_EnableIRQ>

}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40023800 	.word	0x40023800

08000cd8 <filter_init>:
@brief	 	 Enables filter
@retval 	 Filter state
******************************************************************************/

char filter_init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
	if(filter_flag)	// filter enabled?
 8000cdc:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <filter_init+0x30>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <filter_init+0x10>
		// Filter already initialized
		return (char)(-1);
 8000ce4:	23ff      	movs	r3, #255	; 0xff
 8000ce6:	e00d      	b.n	8000d04 <filter_init+0x2c>
	
	memset(x_ant, 0, _M_); 	// clear the x_ant buff
 8000ce8:	220a      	movs	r2, #10
 8000cea:	2100      	movs	r1, #0
 8000cec:	4807      	ldr	r0, [pc, #28]	; (8000d0c <filter_init+0x34>)
 8000cee:	f007 f851 	bl	8007d94 <memset>
	memset(y_ant, 0, _N_);	// clear the y_ant buff
 8000cf2:	220a      	movs	r2, #10
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4806      	ldr	r0, [pc, #24]	; (8000d10 <filter_init+0x38>)
 8000cf8:	f007 f84c 	bl	8007d94 <memset>
	filter_flag = 1;
 8000cfc:	4b02      	ldr	r3, [pc, #8]	; (8000d08 <filter_init+0x30>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	701a      	strb	r2, [r3, #0]
	// Exit success
	return 0; 
 8000d02:	2300      	movs	r3, #0
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	200000a4 	.word	0x200000a4
 8000d0c:	200003ac 	.word	0x200003ac
 8000d10:	200003d8 	.word	0x200003d8

08000d14 <filter_kill>:
@brief	 	 Disables filter
@retval 	 Filter state
******************************************************************************/

char filter_kill(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
	if(filter_flag == 0) // filter disabled?
 8000d18:	4b07      	ldr	r3, [pc, #28]	; (8000d38 <filter_kill+0x24>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d101      	bne.n	8000d24 <filter_kill+0x10>
		// Filter already disabled
		return (char)(-1);
 8000d20:	23ff      	movs	r3, #255	; 0xff
 8000d22:	e003      	b.n	8000d2c <filter_kill+0x18>

	filter_flag = 0;
 8000d24:	4b04      	ldr	r3, [pc, #16]	; (8000d38 <filter_kill+0x24>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
	// Exit success
	return 0;
 8000d2a:	2300      	movs	r3, #0
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	200000a4 	.word	0x200000a4

08000d3c <filter_calc>:
#define __CASE_A__

#ifdef __CASE_A__

float filter_calc(uint32_t x)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
	float y = 0;
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	60fb      	str	r3, [r7, #12]
	uint8_t i = _M_;
 8000d4a:	230a      	movs	r3, #10
 8000d4c:	72fb      	strb	r3, [r7, #11]
	
	if(filter_flag == 0)
 8000d4e:	4b48      	ldr	r3, [pc, #288]	; (8000e70 <filter_calc+0x134>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d124      	bne.n	8000da0 <filter_calc+0x64>
		// Filter is disabled. Return error
		return (unsigned)(-1);
 8000d56:	f04f 439f 	mov.w	r3, #1333788672	; 0x4f800000
 8000d5a:	e080      	b.n	8000e5e <filter_calc+0x122>
	
	while(i != 0)
	{
		// Update x_ant values
		x_ant[i] = x_ant[i-1];
 8000d5c:	7afb      	ldrb	r3, [r7, #11]
 8000d5e:	1e5a      	subs	r2, r3, #1
 8000d60:	7afb      	ldrb	r3, [r7, #11]
 8000d62:	4944      	ldr	r1, [pc, #272]	; (8000e74 <filter_calc+0x138>)
 8000d64:	0092      	lsls	r2, r2, #2
 8000d66:	440a      	add	r2, r1
 8000d68:	6812      	ldr	r2, [r2, #0]
 8000d6a:	4942      	ldr	r1, [pc, #264]	; (8000e74 <filter_calc+0x138>)
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	440b      	add	r3, r1
 8000d70:	601a      	str	r2, [r3, #0]
		// Add to y only the x_ant values
		y += x_coefs[i] * x_ant[i];
 8000d72:	7afb      	ldrb	r3, [r7, #11]
 8000d74:	4a40      	ldr	r2, [pc, #256]	; (8000e78 <filter_calc+0x13c>)
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	4413      	add	r3, r2
 8000d7a:	ed93 7a00 	vldr	s14, [r3]
 8000d7e:	7afb      	ldrb	r3, [r7, #11]
 8000d80:	4a3c      	ldr	r2, [pc, #240]	; (8000e74 <filter_calc+0x138>)
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	4413      	add	r3, r2
 8000d86:	edd3 7a00 	vldr	s15, [r3]
 8000d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d8e:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d96:	edc7 7a03 	vstr	s15, [r7, #12]
		i--;
 8000d9a:	7afb      	ldrb	r3, [r7, #11]
 8000d9c:	3b01      	subs	r3, #1
 8000d9e:	72fb      	strb	r3, [r7, #11]
	while(i != 0)
 8000da0:	7afb      	ldrb	r3, [r7, #11]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d1da      	bne.n	8000d5c <filter_calc+0x20>
	}
	// Update last received X value
	x_ant[0] = x;								
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	ee07 3a90 	vmov	s15, r3
 8000dac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000db0:	4b30      	ldr	r3, [pc, #192]	; (8000e74 <filter_calc+0x138>)
 8000db2:	edc3 7a00 	vstr	s15, [r3]
	// Add it to y	
	y += x_coefs[i] * x_ant[i];
 8000db6:	7afb      	ldrb	r3, [r7, #11]
 8000db8:	4a2f      	ldr	r2, [pc, #188]	; (8000e78 <filter_calc+0x13c>)
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	4413      	add	r3, r2
 8000dbe:	ed93 7a00 	vldr	s14, [r3]
 8000dc2:	7afb      	ldrb	r3, [r7, #11]
 8000dc4:	4a2b      	ldr	r2, [pc, #172]	; (8000e74 <filter_calc+0x138>)
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	4413      	add	r3, r2
 8000dca:	edd3 7a00 	vldr	s15, [r3]
 8000dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dd2:	ed97 7a03 	vldr	s14, [r7, #12]
 8000dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dda:	edc7 7a03 	vstr	s15, [r7, #12]
	
	i = _N_;
 8000dde:	230a      	movs	r3, #10
 8000de0:	72fb      	strb	r3, [r7, #11]
	while (i != 0)
 8000de2:	e021      	b.n	8000e28 <filter_calc+0xec>
	{
		// Update y_ant values
		y_ant[i] = y_ant[i-1];
 8000de4:	7afb      	ldrb	r3, [r7, #11]
 8000de6:	1e5a      	subs	r2, r3, #1
 8000de8:	7afb      	ldrb	r3, [r7, #11]
 8000dea:	4924      	ldr	r1, [pc, #144]	; (8000e7c <filter_calc+0x140>)
 8000dec:	0092      	lsls	r2, r2, #2
 8000dee:	440a      	add	r2, r1
 8000df0:	6812      	ldr	r2, [r2, #0]
 8000df2:	4922      	ldr	r1, [pc, #136]	; (8000e7c <filter_calc+0x140>)
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	440b      	add	r3, r1
 8000df8:	601a      	str	r2, [r3, #0]
		// Add to y only the y_ant values
		y += y_coefs[i] * y_ant[i];
 8000dfa:	7afb      	ldrb	r3, [r7, #11]
 8000dfc:	4a20      	ldr	r2, [pc, #128]	; (8000e80 <filter_calc+0x144>)
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	4413      	add	r3, r2
 8000e02:	ed93 7a00 	vldr	s14, [r3]
 8000e06:	7afb      	ldrb	r3, [r7, #11]
 8000e08:	4a1c      	ldr	r2, [pc, #112]	; (8000e7c <filter_calc+0x140>)
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	4413      	add	r3, r2
 8000e0e:	edd3 7a00 	vldr	s15, [r3]
 8000e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e16:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e1e:	edc7 7a03 	vstr	s15, [r7, #12]
		i--;
 8000e22:	7afb      	ldrb	r3, [r7, #11]
 8000e24:	3b01      	subs	r3, #1
 8000e26:	72fb      	strb	r3, [r7, #11]
	while (i != 0)
 8000e28:	7afb      	ldrb	r3, [r7, #11]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d1da      	bne.n	8000de4 <filter_calc+0xa8>
	}
	// Update last Y value = x
	y_ant[0] = y;
 8000e2e:	4a13      	ldr	r2, [pc, #76]	; (8000e7c <filter_calc+0x140>)
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	6013      	str	r3, [r2, #0]
	// Add it to y
	y += y_coefs[i] * y_ant[i];
 8000e34:	7afb      	ldrb	r3, [r7, #11]
 8000e36:	4a12      	ldr	r2, [pc, #72]	; (8000e80 <filter_calc+0x144>)
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	4413      	add	r3, r2
 8000e3c:	ed93 7a00 	vldr	s14, [r3]
 8000e40:	7afb      	ldrb	r3, [r7, #11]
 8000e42:	4a0e      	ldr	r2, [pc, #56]	; (8000e7c <filter_calc+0x140>)
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	edd3 7a00 	vldr	s15, [r3]
 8000e4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e50:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e58:	edc7 7a03 	vstr	s15, [r7, #12]
	
	// Return filtered (x) value
	return y;
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	ee07 3a90 	vmov	s15, r3
}
 8000e62:	eeb0 0a67 	vmov.f32	s0, s15
 8000e66:	3714      	adds	r7, #20
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	200000a4 	.word	0x200000a4
 8000e74:	200003ac 	.word	0x200003ac
 8000e78:	0800a74c 	.word	0x0800a74c
 8000e7c:	200003d8 	.word	0x200003d8
 8000e80:	0800a720 	.word	0x0800a720

08000e84 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <MX_GPIO_Init+0x44>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	4a0e      	ldr	r2, [pc, #56]	; (8000ec8 <MX_GPIO_Init+0x44>)
 8000e90:	f043 0301 	orr.w	r3, r3, #1
 8000e94:	6313      	str	r3, [r2, #48]	; 0x30
 8000e96:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <MX_GPIO_Init+0x44>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ea2:	4b09      	ldr	r3, [pc, #36]	; (8000ec8 <MX_GPIO_Init+0x44>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea6:	4a08      	ldr	r2, [pc, #32]	; (8000ec8 <MX_GPIO_Init+0x44>)
 8000ea8:	f043 0308 	orr.w	r3, r3, #8
 8000eac:	6313      	str	r3, [r2, #48]	; 0x30
 8000eae:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <MX_GPIO_Init+0x44>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	f003 0308 	and.w	r3, r3, #8
 8000eb6:	603b      	str	r3, [r7, #0]
 8000eb8:	683b      	ldr	r3, [r7, #0]

}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	40023800 	.word	0x40023800

08000ecc <GPIO_config_pins>:

/* USER CODE BEGIN 2 */

void GPIO_config_pins(uint8_t port, uint32_t pin_setting, uint32_t GPIO_Mode)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08a      	sub	sp, #40	; 0x28
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
 8000ed8:	73fb      	strb	r3, [r7, #15]
	GPIO_InitTypeDef GPIO_Struct = {0};
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
 8000ee8:	611a      	str	r2, [r3, #16]
	GPIO_Struct.Pin = pin_setting;
 8000eea:	68bb      	ldr	r3, [r7, #8]
 8000eec:	617b      	str	r3, [r7, #20]
	GPIO_Struct.Mode = GPIO_Mode;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	61bb      	str	r3, [r7, #24]
	GPIO_Struct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIO_Ports[port], &GPIO_Struct);
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	4a06      	ldr	r2, [pc, #24]	; (8000f14 <GPIO_config_pins+0x48>)
 8000efa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000efe:	f107 0214 	add.w	r2, r7, #20
 8000f02:	4611      	mov	r1, r2
 8000f04:	4618      	mov	r0, r3
 8000f06:	f003 faed 	bl	80044e4 <HAL_GPIO_Init>
}
 8000f0a:	bf00      	nop
 8000f0c:	3728      	adds	r7, #40	; 0x28
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	0800a778 	.word	0x0800a778

08000f18 <GPIO_check_res_pins>:

char GPIO_check_res_pins(uint16_t port_addr, uint32_t *pin_setting)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	6039      	str	r1, [r7, #0]
 8000f22:	80fb      	strh	r3, [r7, #6]
	if(port_addr == 0)	//Port A
 8000f24:	88fb      	ldrh	r3, [r7, #6]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d129      	bne.n	8000f7e <GPIO_check_res_pins+0x66>
	{
		if(IS_BIT_SET(*pin_setting, 13) || IS_BIT_SET(*pin_setting, 14))		//PA13, PA14 - DEBUG
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	0b5b      	lsrs	r3, r3, #13
 8000f30:	f003 0301 	and.w	r3, r3, #1
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d106      	bne.n	8000f46 <GPIO_check_res_pins+0x2e>
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	0b9b      	lsrs	r3, r3, #14
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d00d      	beq.n	8000f62 <GPIO_check_res_pins+0x4a>
		{
			CLEARBIT(*pin_setting, 13);
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	601a      	str	r2, [r3, #0]
			CLEARBIT(*pin_setting, 14);
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	601a      	str	r2, [r3, #0]
			return (char)(-1);
 8000f5e:	23ff      	movs	r3, #255	; 0xff
 8000f60:	e02d      	b.n	8000fbe <GPIO_check_res_pins+0xa6>
		}
		if(IS_BIT_SET(*pin_setting, 0)) // PA0 - ADC1 IN0
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d007      	beq.n	8000f7e <GPIO_check_res_pins+0x66>
		{
			CLEARBIT(*pin_setting, 0);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f023 0201 	bic.w	r2, r3, #1
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	601a      	str	r2, [r3, #0]
			return (char)(-1);
 8000f7a:	23ff      	movs	r3, #255	; 0xff
 8000f7c:	e01f      	b.n	8000fbe <GPIO_check_res_pins+0xa6>
		}			
	}
	if(port_addr == 3) 	//Port D
 8000f7e:	88fb      	ldrh	r3, [r7, #6]
 8000f80:	2b03      	cmp	r3, #3
 8000f82:	d11b      	bne.n	8000fbc <GPIO_check_res_pins+0xa4>
	{
		if(IS_BIT_SET(*pin_setting, 8) || IS_BIT_SET(*pin_setting, 9))	//PD8, PD9 - UART
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	0a1b      	lsrs	r3, r3, #8
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d106      	bne.n	8000fa0 <GPIO_check_res_pins+0x88>
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	0a5b      	lsrs	r3, r3, #9
 8000f98:	f003 0301 	and.w	r3, r3, #1
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d00d      	beq.n	8000fbc <GPIO_check_res_pins+0xa4>
		{
			CLEARBIT(*pin_setting, 8);
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	601a      	str	r2, [r3, #0]
			CLEARBIT(*pin_setting, 9);
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	601a      	str	r2, [r3, #0]
			return (char)(-1);
 8000fb8:	23ff      	movs	r3, #255	; 0xff
 8000fba:	e000      	b.n	8000fbe <GPIO_check_res_pins+0xa6>
		}
	}
	return 0;
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
	...

08000fcc <ver_cb>:
@usage		 VER

@brief	 	 Prints the version and colaborators info 
******************************************************************************/
char ver_cb(uint8_t argc, char** argv)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	6039      	str	r1, [r7, #0]
 8000fd6:	71fb      	strb	r3, [r7, #7]
	if(argc != 1) // number of arguments invalid?
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d001      	beq.n	8000fe2 <ver_cb+0x16>
		return (char)(-EINVARG);
 8000fde:	23fa      	movs	r3, #250	; 0xfa
 8000fe0:	e006      	b.n	8000ff0 <ver_cb+0x24>
	
	UART_puts("Current version: 1.0\n\rUsing STM32F767ZI-NUCLEO.\n\n\r");
 8000fe2:	4805      	ldr	r0, [pc, #20]	; (8000ff8 <ver_cb+0x2c>)
 8000fe4:	f001 fcc4 	bl	8002970 <UART_puts>
	UART_puts("Developers:\n\r- Diogo Fernandes\n\r- Tomas Abreu\n\r@LPI-II, T3G9\n\r");
 8000fe8:	4804      	ldr	r0, [pc, #16]	; (8000ffc <ver_cb+0x30>)
 8000fea:	f001 fcc1 	bl	8002970 <UART_puts>
	return 0;
 8000fee:	2300      	movs	r3, #0
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	0800a204 	.word	0x0800a204
 8000ffc:	0800a238 	.word	0x0800a238

08001000 <mr_cb>:
@usage		 MR <addr16> <length8>

@brief	 	 Read <length> memory positions, starting on <addr>
******************************************************************************/
char mr_cb(uint8_t argc, char** argv)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	6039      	str	r1, [r7, #0]
 800100a:	71fb      	strb	r3, [r7, #7]
	uint32_t addr;
	uint16_t len;
	
	if(argc != 3) // number of arguments invalid?
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	2b03      	cmp	r3, #3
 8001010:	d001      	beq.n	8001016 <mr_cb+0x16>
		return (char)(-EINVARG);
 8001012:	23fa      	movs	r3, #250	; 0xfa
 8001014:	e026      	b.n	8001064 <mr_cb+0x64>
	
	addr = my_atoi(argv[1]);		// converts argument to int 
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	3304      	adds	r3, #4
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4618      	mov	r0, r3
 800101e:	f001 fcd5 	bl	80029cc <my_atoi>
 8001022:	4603      	mov	r3, r0
 8001024:	60fb      	str	r3, [r7, #12]
	if(!IS_ADDR16(addr))
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800102c:	d301      	bcc.n	8001032 <mr_cb+0x32>
		return (char)(-EINVARG);
 800102e:	23fa      	movs	r3, #250	; 0xfa
 8001030:	e018      	b.n	8001064 <mr_cb+0x64>
	
	len = my_atoi(argv[2]);			// converts argument to int 
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	3308      	adds	r3, #8
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4618      	mov	r0, r3
 800103a:	f001 fcc7 	bl	80029cc <my_atoi>
 800103e:	4603      	mov	r3, r0
 8001040:	817b      	strh	r3, [r7, #10]
	if((len == 0) || (!IS_ADDR8(len)))
 8001042:	897b      	ldrh	r3, [r7, #10]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d002      	beq.n	800104e <mr_cb+0x4e>
 8001048:	897b      	ldrh	r3, [r7, #10]
 800104a:	2bff      	cmp	r3, #255	; 0xff
 800104c:	d901      	bls.n	8001052 <mr_cb+0x52>
		return (char)(-EINVARG);
 800104e:	23fa      	movs	r3, #250	; 0xfa
 8001050:	e008      	b.n	8001064 <mr_cb+0x64>
	
	return memory_read(addr, len);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	b29b      	uxth	r3, r3
 8001056:	897a      	ldrh	r2, [r7, #10]
 8001058:	b2d2      	uxtb	r2, r2
 800105a:	4611      	mov	r1, r2
 800105c:	4618      	mov	r0, r3
 800105e:	f000 fae1 	bl	8001624 <memory_read>
 8001062:	4603      	mov	r3, r0
}
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <mw_cb>:
@usage		 MW <addr16> <length8> <byte8>

@brief	 	 Write <byte>, starting on memory address <addr> for <lenght> positions
******************************************************************************/
char mw_cb(uint8_t argc, char** argv)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	6039      	str	r1, [r7, #0]
 8001076:	71fb      	strb	r3, [r7, #7]
	uint32_t addr;
	uint16_t len;
	uint16_t byte;
	
	if(argc != 4) 	// number of arguments invalid?
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	2b04      	cmp	r3, #4
 800107c:	d001      	beq.n	8001082 <mw_cb+0x16>
		return (char)(-EINVARG);
 800107e:	23fa      	movs	r3, #250	; 0xfa
 8001080:	e036      	b.n	80010f0 <mw_cb+0x84>
	
	addr = my_atoi(argv[1]);	// converts argument to int 
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	3304      	adds	r3, #4
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4618      	mov	r0, r3
 800108a:	f001 fc9f 	bl	80029cc <my_atoi>
 800108e:	4603      	mov	r3, r0
 8001090:	60fb      	str	r3, [r7, #12]
	if(!IS_ADDR16(addr))
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001098:	d301      	bcc.n	800109e <mw_cb+0x32>
		return (char)(-EINVARG);
 800109a:	23fa      	movs	r3, #250	; 0xfa
 800109c:	e028      	b.n	80010f0 <mw_cb+0x84>
	
	len = (char) my_atoi(argv[2]);	// converts argument to int 
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	3308      	adds	r3, #8
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f001 fc91 	bl	80029cc <my_atoi>
 80010aa:	4603      	mov	r3, r0
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	817b      	strh	r3, [r7, #10]
	if((len == 0) || (!IS_ADDR8(len)))
 80010b0:	897b      	ldrh	r3, [r7, #10]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d002      	beq.n	80010bc <mw_cb+0x50>
 80010b6:	897b      	ldrh	r3, [r7, #10]
 80010b8:	2bff      	cmp	r3, #255	; 0xff
 80010ba:	d901      	bls.n	80010c0 <mw_cb+0x54>
		return (char)(-EINVARG);
 80010bc:	23fa      	movs	r3, #250	; 0xfa
 80010be:	e017      	b.n	80010f0 <mw_cb+0x84>
		
	byte = (char) my_atoi(argv[3]);	// converts argument to int 
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	330c      	adds	r3, #12
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f001 fc80 	bl	80029cc <my_atoi>
 80010cc:	4603      	mov	r3, r0
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	813b      	strh	r3, [r7, #8]
	if(!IS_ADDR8(byte))
 80010d2:	893b      	ldrh	r3, [r7, #8]
 80010d4:	2bff      	cmp	r3, #255	; 0xff
 80010d6:	d901      	bls.n	80010dc <mw_cb+0x70>
		return (char)(-EINVARG);
 80010d8:	23fa      	movs	r3, #250	; 0xfa
 80010da:	e009      	b.n	80010f0 <mw_cb+0x84>

	return memory_write(addr, len, byte);
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	897a      	ldrh	r2, [r7, #10]
 80010e2:	b2d1      	uxtb	r1, r2
 80010e4:	893a      	ldrh	r2, [r7, #8]
 80010e6:	b2d2      	uxtb	r2, r2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 faf5 	bl	80016d8 <memory_write>
 80010ee:	4603      	mov	r3, r0
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <mi_cb>:
@usage		 MI <port_addr8> <pin_setting8>

@brief	 	 
******************************************************************************/
char mi_cb(uint8_t argc, char** argv)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08c      	sub	sp, #48	; 0x30
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	6039      	str	r1, [r7, #0]
 8001102:	71fb      	strb	r3, [r7, #7]
	uint16_t port_addr;
	uint32_t pin_setting;
	char str[32];	// Output message
	
	if(argc != 3) // number of arguments invalid?
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	2b03      	cmp	r3, #3
 8001108:	d001      	beq.n	800110e <mi_cb+0x16>
		return (char)(-EINVARG);
 800110a:	23fa      	movs	r3, #250	; 0xfa
 800110c:	e062      	b.n	80011d4 <mi_cb+0xdc>
	
	port_addr = my_atoi(argv[1]);
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	3304      	adds	r3, #4
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f001 fc59 	bl	80029cc <my_atoi>
 800111a:	4603      	mov	r3, r0
 800111c:	85bb      	strh	r3, [r7, #44]	; 0x2c
	if(!IS_PORT_ADDR(port_addr))
 800111e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001120:	2b0a      	cmp	r3, #10
 8001122:	d901      	bls.n	8001128 <mi_cb+0x30>
		return (char)(-EINVARG);
 8001124:	23fa      	movs	r3, #250	; 0xfa
 8001126:	e055      	b.n	80011d4 <mi_cb+0xdc>
	
	pin_setting = my_atoi(argv[2]);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	3308      	adds	r3, #8
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4618      	mov	r0, r3
 8001130:	f001 fc4c 	bl	80029cc <my_atoi>
 8001134:	4603      	mov	r3, r0
 8001136:	62bb      	str	r3, [r7, #40]	; 0x28
	if(!IS_PIN_SETTING(pin_setting))
 8001138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800113a:	2b00      	cmp	r3, #0
 800113c:	d003      	beq.n	8001146 <mi_cb+0x4e>
 800113e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001140:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001144:	d301      	bcc.n	800114a <mi_cb+0x52>
		return (char)(-EINVARG);
 8001146:	23fa      	movs	r3, #250	; 0xfa
 8001148:	e044      	b.n	80011d4 <mi_cb+0xdc>
	
	if(GPIO_check_res_pins(port_addr, &pin_setting))
 800114a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800114e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001150:	4611      	mov	r1, r2
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff fee0 	bl	8000f18 <GPIO_check_res_pins>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d002      	beq.n	8001164 <mi_cb+0x6c>
		UART_puts("Reserved pins cannot be configured.\n\r");
 800115e:	481f      	ldr	r0, [pc, #124]	; (80011dc <mi_cb+0xe4>)
 8001160:	f001 fc06 	bl	8002970 <UART_puts>
	
	GPIO_config_pins(port_addr, pin_setting, GPIO_MODE_INPUT);
 8001164:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001166:	b2db      	uxtb	r3, r3
 8001168:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800116a:	2200      	movs	r2, #0
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff fead 	bl	8000ecc <GPIO_config_pins>
	
	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 8001172:	2300      	movs	r3, #0
 8001174:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001178:	e027      	b.n	80011ca <mi_cb+0xd2>
	{
		if(((pin_setting & 0x01) == 1) && (GPIO_PIN_MODE(port_addr, i) == GPIO_MODE_INPUT)) // checks if LSB is 1
 800117a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800117c:	f003 0301 	and.w	r3, r3, #1
 8001180:	2b00      	cmp	r3, #0
 8001182:	d01a      	beq.n	80011ba <mi_cb+0xc2>
 8001184:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001186:	4a16      	ldr	r2, [pc, #88]	; (80011e0 <mi_cb+0xe8>)
 8001188:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	fa22 f303 	lsr.w	r3, r2, r3
 8001198:	f003 0303 	and.w	r3, r3, #3
 800119c:	2b00      	cmp	r3, #0
 800119e:	d10c      	bne.n	80011ba <mi_cb+0xc2>
		{
			sprintf(str, "Pin %2d configured as input.\n\r", i);
 80011a0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80011a4:	f107 0308 	add.w	r3, r7, #8
 80011a8:	490e      	ldr	r1, [pc, #56]	; (80011e4 <mi_cb+0xec>)
 80011aa:	4618      	mov	r0, r3
 80011ac:	f006 fef0 	bl	8007f90 <siprintf>
			UART_puts(str);
 80011b0:	f107 0308 	add.w	r3, r7, #8
 80011b4:	4618      	mov	r0, r3
 80011b6:	f001 fbdb 	bl	8002970 <UART_puts>
		}
		pin_setting >>= 1;
 80011ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011bc:	085b      	lsrs	r3, r3, #1
 80011be:	62bb      	str	r3, [r7, #40]	; 0x28
	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 80011c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80011c4:	3301      	adds	r3, #1
 80011c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80011ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80011ce:	2b0f      	cmp	r3, #15
 80011d0:	d9d3      	bls.n	800117a <mi_cb+0x82>
	}
	return 0;
 80011d2:	2300      	movs	r3, #0
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	3730      	adds	r7, #48	; 0x30
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	0800a278 	.word	0x0800a278
 80011e0:	0800a778 	.word	0x0800a778
 80011e4:	0800a2a0 	.word	0x0800a2a0

080011e8 <mo_cb>:
@usage		 MO <port_addr8> <pin_setting8>

@brief	 	 
******************************************************************************/
char mo_cb(uint8_t argc, char** argv)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b08c      	sub	sp, #48	; 0x30
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	6039      	str	r1, [r7, #0]
 80011f2:	71fb      	strb	r3, [r7, #7]
	uint16_t port_addr;
	uint32_t pin_setting;
	char str[32];	// Output message
	
	if(argc != 3) // number of arguments invalid?
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	d001      	beq.n	80011fe <mo_cb+0x16>
		return (char)(-EINVARG);
 80011fa:	23fa      	movs	r3, #250	; 0xfa
 80011fc:	e062      	b.n	80012c4 <mo_cb+0xdc>
	
	port_addr = my_atoi(argv[1]);
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	3304      	adds	r3, #4
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f001 fbe1 	bl	80029cc <my_atoi>
 800120a:	4603      	mov	r3, r0
 800120c:	85bb      	strh	r3, [r7, #44]	; 0x2c
	if(!IS_PORT_ADDR(port_addr))
 800120e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001210:	2b0a      	cmp	r3, #10
 8001212:	d901      	bls.n	8001218 <mo_cb+0x30>
		return (char)(-EINVARG);
 8001214:	23fa      	movs	r3, #250	; 0xfa
 8001216:	e055      	b.n	80012c4 <mo_cb+0xdc>
	
	pin_setting = my_atoi(argv[2]);
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	3308      	adds	r3, #8
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4618      	mov	r0, r3
 8001220:	f001 fbd4 	bl	80029cc <my_atoi>
 8001224:	4603      	mov	r3, r0
 8001226:	62bb      	str	r3, [r7, #40]	; 0x28
	if(!IS_PIN_SETTING(pin_setting))
 8001228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800122a:	2b00      	cmp	r3, #0
 800122c:	d003      	beq.n	8001236 <mo_cb+0x4e>
 800122e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001234:	d301      	bcc.n	800123a <mo_cb+0x52>
		return (char)(-EINVARG);
 8001236:	23fa      	movs	r3, #250	; 0xfa
 8001238:	e044      	b.n	80012c4 <mo_cb+0xdc>
		
	if(GPIO_check_res_pins(port_addr, &pin_setting))
 800123a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800123e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001240:	4611      	mov	r1, r2
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fe68 	bl	8000f18 <GPIO_check_res_pins>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d002      	beq.n	8001254 <mo_cb+0x6c>
		UART_puts("Reserved pins cannot be configured.\n\r");
 800124e:	481f      	ldr	r0, [pc, #124]	; (80012cc <mo_cb+0xe4>)
 8001250:	f001 fb8e 	bl	8002970 <UART_puts>
	
	GPIO_config_pins(port_addr, pin_setting, GPIO_MODE_OUTPUT_PP);
 8001254:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001256:	b2db      	uxtb	r3, r3
 8001258:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800125a:	2201      	movs	r2, #1
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fe35 	bl	8000ecc <GPIO_config_pins>
	
	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 8001262:	2300      	movs	r3, #0
 8001264:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001268:	e027      	b.n	80012ba <mo_cb+0xd2>
	{
		if(((pin_setting & 0x01) == 1) && (GPIO_PIN_MODE(port_addr, i) == GPIO_MODE_OUTPUT_PP)) // checks if LSB is 1
 800126a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800126c:	f003 0301 	and.w	r3, r3, #1
 8001270:	2b00      	cmp	r3, #0
 8001272:	d01a      	beq.n	80012aa <mo_cb+0xc2>
 8001274:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001276:	4a16      	ldr	r2, [pc, #88]	; (80012d0 <mo_cb+0xe8>)
 8001278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	fa22 f303 	lsr.w	r3, r2, r3
 8001288:	f003 0303 	and.w	r3, r3, #3
 800128c:	2b01      	cmp	r3, #1
 800128e:	d10c      	bne.n	80012aa <mo_cb+0xc2>
		{
			sprintf(str, "Pin %2d configured as output.\n\r", i);		
 8001290:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001294:	f107 0308 	add.w	r3, r7, #8
 8001298:	490e      	ldr	r1, [pc, #56]	; (80012d4 <mo_cb+0xec>)
 800129a:	4618      	mov	r0, r3
 800129c:	f006 fe78 	bl	8007f90 <siprintf>
			UART_puts(str);
 80012a0:	f107 0308 	add.w	r3, r7, #8
 80012a4:	4618      	mov	r0, r3
 80012a6:	f001 fb63 	bl	8002970 <UART_puts>
		}
		pin_setting >>= 1;
 80012aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ac:	085b      	lsrs	r3, r3, #1
 80012ae:	62bb      	str	r3, [r7, #40]	; 0x28
	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 80012b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80012b4:	3301      	adds	r3, #1
 80012b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80012ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80012be:	2b0f      	cmp	r3, #15
 80012c0:	d9d3      	bls.n	800126a <mo_cb+0x82>
	}
	return 0;
 80012c2:	2300      	movs	r3, #0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3730      	adds	r7, #48	; 0x30
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	0800a278 	.word	0x0800a278
 80012d0:	0800a778 	.word	0x0800a778
 80012d4:	0800a2c0 	.word	0x0800a2c0

080012d8 <rd_cb>:
@usage		 RD <port_addr8> <pin_setting8>

@brief	 	 
******************************************************************************/
char rd_cb(uint8_t argc, char** argv)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b090      	sub	sp, #64	; 0x40
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	6039      	str	r1, [r7, #0]
 80012e2:	71fb      	strb	r3, [r7, #7]
	uint16_t port_addr;
	uint32_t pin_setting;
	char str[42];	// Output message
	
	if(argc != 3) // number of arguments invalid?
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	2b03      	cmp	r3, #3
 80012e8:	d001      	beq.n	80012ee <rd_cb+0x16>
		return (char)(-EINVARG);
 80012ea:	23fa      	movs	r3, #250	; 0xfa
 80012ec:	e07c      	b.n	80013e8 <rd_cb+0x110>
	
	port_addr = my_atoi(argv[1]);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	3304      	adds	r3, #4
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f001 fb69 	bl	80029cc <my_atoi>
 80012fa:	4603      	mov	r3, r0
 80012fc:	873b      	strh	r3, [r7, #56]	; 0x38
	if(!IS_PORT_ADDR(port_addr))
 80012fe:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001300:	2b0a      	cmp	r3, #10
 8001302:	d901      	bls.n	8001308 <rd_cb+0x30>
		return (char)(-EINVARG);
 8001304:	23fa      	movs	r3, #250	; 0xfa
 8001306:	e06f      	b.n	80013e8 <rd_cb+0x110>
	
	pin_setting = my_atoi(argv[2]);
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	3308      	adds	r3, #8
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4618      	mov	r0, r3
 8001310:	f001 fb5c 	bl	80029cc <my_atoi>
 8001314:	4603      	mov	r3, r0
 8001316:	63fb      	str	r3, [r7, #60]	; 0x3c
	if(!IS_PIN_SETTING(pin_setting))
 8001318:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800131a:	2b00      	cmp	r3, #0
 800131c:	d003      	beq.n	8001326 <rd_cb+0x4e>
 800131e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001320:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001324:	d301      	bcc.n	800132a <rd_cb+0x52>
		return (char)(-EINVARG);
 8001326:	23fa      	movs	r3, #250	; 0xfa
 8001328:	e05e      	b.n	80013e8 <rd_cb+0x110>
	
	sprintf(str, "GPIO Port %c\n\r", (char)(port_addr + 'A'));
 800132a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800132c:	b2db      	uxtb	r3, r3
 800132e:	3341      	adds	r3, #65	; 0x41
 8001330:	b2db      	uxtb	r3, r3
 8001332:	461a      	mov	r2, r3
 8001334:	f107 030c 	add.w	r3, r7, #12
 8001338:	492d      	ldr	r1, [pc, #180]	; (80013f0 <rd_cb+0x118>)
 800133a:	4618      	mov	r0, r3
 800133c:	f006 fe28 	bl	8007f90 <siprintf>
	UART_puts(str);
 8001340:	f107 030c 	add.w	r3, r7, #12
 8001344:	4618      	mov	r0, r3
 8001346:	f001 fb13 	bl	8002970 <UART_puts>
	
	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 800134a:	2300      	movs	r3, #0
 800134c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8001350:	e045      	b.n	80013de <rd_cb+0x106>
	{
		if((pin_setting & 0x01) == 1) // checks if LSB is 1
 8001352:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	2b00      	cmp	r3, #0
 800135a:	d035      	beq.n	80013c8 <rd_cb+0xf0>
		{
			if(GPIO_PIN_MODE(port_addr, i) == GPIO_MODE_INPUT) // PinMode as input?
 800135c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800135e:	4a25      	ldr	r2, [pc, #148]	; (80013f4 <rd_cb+0x11c>)
 8001360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	fa22 f303 	lsr.w	r3, r2, r3
 8001370:	f003 0303 	and.w	r3, r3, #3
 8001374:	2b00      	cmp	r3, #0
 8001376:	d119      	bne.n	80013ac <rd_cb+0xd4>
			{
				uint8_t val;
				val = HAL_GPIO_ReadPin(GPIO_Ports[port_addr], GPIO_Pins[i]);
 8001378:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800137a:	4a1e      	ldr	r2, [pc, #120]	; (80013f4 <rd_cb+0x11c>)
 800137c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001380:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001384:	491c      	ldr	r1, [pc, #112]	; (80013f8 <rd_cb+0x120>)
 8001386:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800138a:	4619      	mov	r1, r3
 800138c:	4610      	mov	r0, r2
 800138e:	f003 fa55 	bl	800483c <HAL_GPIO_ReadPin>
 8001392:	4603      	mov	r3, r0
 8001394:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				sprintf(str, "Pin %2d - '%d'\n\r", i, val);
 8001398:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800139c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80013a0:	f107 000c 	add.w	r0, r7, #12
 80013a4:	4915      	ldr	r1, [pc, #84]	; (80013fc <rd_cb+0x124>)
 80013a6:	f006 fdf3 	bl	8007f90 <siprintf>
 80013aa:	e007      	b.n	80013bc <rd_cb+0xe4>
			}
			else
				sprintf(str, "Pin %2d not configured as input mode.\n\r", i);	// not able to read pin value
 80013ac:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80013b0:	f107 030c 	add.w	r3, r7, #12
 80013b4:	4912      	ldr	r1, [pc, #72]	; (8001400 <rd_cb+0x128>)
 80013b6:	4618      	mov	r0, r3
 80013b8:	f006 fdea 	bl	8007f90 <siprintf>
			
			UART_puts(str);
 80013bc:	f107 030c 	add.w	r3, r7, #12
 80013c0:	4618      	mov	r0, r3
 80013c2:	f001 fad5 	bl	8002970 <UART_puts>
 80013c6:	e002      	b.n	80013ce <rd_cb+0xf6>
		}
		else
			UART_puts("0\n\r");
 80013c8:	480e      	ldr	r0, [pc, #56]	; (8001404 <rd_cb+0x12c>)
 80013ca:	f001 fad1 	bl	8002970 <UART_puts>
		
		pin_setting >>= 1;
 80013ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013d0:	085b      	lsrs	r3, r3, #1
 80013d2:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 80013d4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80013d8:	3301      	adds	r3, #1
 80013da:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80013de:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80013e2:	2b0f      	cmp	r3, #15
 80013e4:	d9b5      	bls.n	8001352 <rd_cb+0x7a>
	}
	return 0;
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3740      	adds	r7, #64	; 0x40
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	0800a2e0 	.word	0x0800a2e0
 80013f4:	0800a778 	.word	0x0800a778
 80013f8:	0800a7a4 	.word	0x0800a7a4
 80013fc:	0800a2f0 	.word	0x0800a2f0
 8001400:	0800a304 	.word	0x0800a304
 8001404:	0800a32c 	.word	0x0800a32c

08001408 <wd_cb>:
@usage		 WD <port_addr8> <pin_setting8> <pin_values8>

@brief	 	 
******************************************************************************/
char wd_cb(uint8_t argc, char** argv)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b090      	sub	sp, #64	; 0x40
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	6039      	str	r1, [r7, #0]
 8001412:	71fb      	strb	r3, [r7, #7]
	uint16_t port_addr;
	uint32_t pin_setting;
	uint16_t pin_values;
	char str[42];	// Output message
	
	if(argc != 4) // number of arguments invalid?
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	2b04      	cmp	r3, #4
 8001418:	d001      	beq.n	800141e <wd_cb+0x16>
		return (char)(-EINVARG);
 800141a:	23fa      	movs	r3, #250	; 0xfa
 800141c:	e08c      	b.n	8001538 <wd_cb+0x130>
	
	port_addr = my_atoi(argv[1]);
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	3304      	adds	r3, #4
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f001 fad1 	bl	80029cc <my_atoi>
 800142a:	4603      	mov	r3, r0
 800142c:	86fb      	strh	r3, [r7, #54]	; 0x36
	if(!IS_PORT_ADDR(port_addr))
 800142e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001430:	2b0a      	cmp	r3, #10
 8001432:	d901      	bls.n	8001438 <wd_cb+0x30>
		return (char)(-EINVARG);
 8001434:	23fa      	movs	r3, #250	; 0xfa
 8001436:	e07f      	b.n	8001538 <wd_cb+0x130>
	
	pin_setting = my_atoi(argv[2]);
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	3308      	adds	r3, #8
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4618      	mov	r0, r3
 8001440:	f001 fac4 	bl	80029cc <my_atoi>
 8001444:	4603      	mov	r3, r0
 8001446:	63fb      	str	r3, [r7, #60]	; 0x3c
	if(!IS_PIN_SETTING(pin_setting))
 8001448:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <wd_cb+0x4e>
 800144e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001454:	d301      	bcc.n	800145a <wd_cb+0x52>
		return (char)(-EINVARG);
 8001456:	23fa      	movs	r3, #250	; 0xfa
 8001458:	e06e      	b.n	8001538 <wd_cb+0x130>
	
	pin_values = my_atoi(argv[3]);
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	330c      	adds	r3, #12
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4618      	mov	r0, r3
 8001462:	f001 fab3 	bl	80029cc <my_atoi>
 8001466:	4603      	mov	r3, r0
 8001468:	877b      	strh	r3, [r7, #58]	; 0x3a
	if(!IS_ADDR8(pin_values))
 800146a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800146c:	2bff      	cmp	r3, #255	; 0xff
 800146e:	d901      	bls.n	8001474 <wd_cb+0x6c>
		return (char)(-EINVARG);
 8001470:	23fa      	movs	r3, #250	; 0xfa
 8001472:	e061      	b.n	8001538 <wd_cb+0x130>

	sprintf(str, "GPIO Port %c\n\r", (char)(port_addr + 'A'));
 8001474:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001476:	b2db      	uxtb	r3, r3
 8001478:	3341      	adds	r3, #65	; 0x41
 800147a:	b2db      	uxtb	r3, r3
 800147c:	461a      	mov	r2, r3
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	492f      	ldr	r1, [pc, #188]	; (8001540 <wd_cb+0x138>)
 8001484:	4618      	mov	r0, r3
 8001486:	f006 fd83 	bl	8007f90 <siprintf>
	UART_puts(str);
 800148a:	f107 0308 	add.w	r3, r7, #8
 800148e:	4618      	mov	r0, r3
 8001490:	f001 fa6e 	bl	8002970 <UART_puts>
	
	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 8001494:	2300      	movs	r3, #0
 8001496:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 800149a:	e048      	b.n	800152e <wd_cb+0x126>
	{
		if((pin_setting & 0x01) == 1) // checks if LSB is 1
 800149c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d038      	beq.n	8001518 <wd_cb+0x110>
		{
			if(GPIO_PIN_MODE(port_addr, i) == GPIO_MODE_OUTPUT_PP) // PinMode as output push-pull?
 80014a6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80014a8:	4a26      	ldr	r2, [pc, #152]	; (8001544 <wd_cb+0x13c>)
 80014aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	fa22 f303 	lsr.w	r3, r2, r3
 80014ba:	f003 0303 	and.w	r3, r3, #3
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d11d      	bne.n	80014fe <wd_cb+0xf6>
			{
				uint8_t pin_val = (pin_values & 0x01);
 80014c2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
				HAL_GPIO_WritePin(GPIO_Ports[port_addr], GPIO_Pins[i], (GPIO_PinState)pin_val);
 80014ce:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80014d0:	4a1c      	ldr	r2, [pc, #112]	; (8001544 <wd_cb+0x13c>)
 80014d2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80014d6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80014da:	4a1b      	ldr	r2, [pc, #108]	; (8001548 <wd_cb+0x140>)
 80014dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014e0:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80014e4:	4619      	mov	r1, r3
 80014e6:	f003 f9c1 	bl	800486c <HAL_GPIO_WritePin>
				sprintf(str, "Pin %2d - '%d'\n\r", i, pin_val);
 80014ea:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 80014ee:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80014f2:	f107 0008 	add.w	r0, r7, #8
 80014f6:	4915      	ldr	r1, [pc, #84]	; (800154c <wd_cb+0x144>)
 80014f8:	f006 fd4a 	bl	8007f90 <siprintf>
 80014fc:	e007      	b.n	800150e <wd_cb+0x106>
			}
			else
				sprintf(str, "Pin %2d not configured as output mode.\n\r", i);	// not able to read pin value
 80014fe:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 8001502:	f107 0308 	add.w	r3, r7, #8
 8001506:	4912      	ldr	r1, [pc, #72]	; (8001550 <wd_cb+0x148>)
 8001508:	4618      	mov	r0, r3
 800150a:	f006 fd41 	bl	8007f90 <siprintf>
			
			UART_puts(str);
 800150e:	f107 0308 	add.w	r3, r7, #8
 8001512:	4618      	mov	r0, r3
 8001514:	f001 fa2c 	bl	8002970 <UART_puts>
		}
		pin_setting >>= 1;
 8001518:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800151a:	085b      	lsrs	r3, r3, #1
 800151c:	63fb      	str	r3, [r7, #60]	; 0x3c
		pin_values >>= 1;
 800151e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001520:	085b      	lsrs	r3, r3, #1
 8001522:	877b      	strh	r3, [r7, #58]	; 0x3a
	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 8001524:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001528:	3301      	adds	r3, #1
 800152a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 800152e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001532:	2b0f      	cmp	r3, #15
 8001534:	d9b2      	bls.n	800149c <wd_cb+0x94>
	}
	
	return 0;
 8001536:	2300      	movs	r3, #0
}
 8001538:	4618      	mov	r0, r3
 800153a:	3740      	adds	r7, #64	; 0x40
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	0800a2e0 	.word	0x0800a2e0
 8001544:	0800a778 	.word	0x0800a778
 8001548:	0800a7a4 	.word	0x0800a7a4
 800154c:	0800a2f0 	.word	0x0800a2f0
 8001550:	0800a330 	.word	0x0800a330
 8001554:	00000000 	.word	0x00000000

08001558 <ra_cb>:
@usage		 RA <addr2>

@brief	 	 
******************************************************************************/
char ra_cb(uint8_t argc, char** argv)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b090      	sub	sp, #64	; 0x40
 800155c:	af00      	add	r7, sp, #0
 800155e:	4603      	mov	r3, r0
 8001560:	6039      	str	r1, [r7, #0]
 8001562:	71fb      	strb	r3, [r7, #7]
	uint8_t addr;
	uint32_t adcValue;
	uint32_t volt;
	char str[40];	// Output message
	
	if(argc != 2) // number of arguments invalid?
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	2b02      	cmp	r3, #2
 8001568:	d001      	beq.n	800156e <ra_cb+0x16>
		return (char)(-EINVARG);
 800156a:	23fa      	movs	r3, #250	; 0xfa
 800156c:	e046      	b.n	80015fc <ra_cb+0xa4>
	
	addr = my_atoi(argv[1]);
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	3304      	adds	r3, #4
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4618      	mov	r0, r3
 8001576:	f001 fa29 	bl	80029cc <my_atoi>
 800157a:	4603      	mov	r3, r0
 800157c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if(!IS_ADDR4(addr))
 8001580:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001584:	2b0f      	cmp	r3, #15
 8001586:	d901      	bls.n	800158c <ra_cb+0x34>
		return (char)(-EINVARG);
 8001588:	23fa      	movs	r3, #250	; 0xfa
 800158a:	e037      	b.n	80015fc <ra_cb+0xa4>

	if(ADC_Config_Channel(&hadc1, addr)) // PinMode as output push-pull?
 800158c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001590:	4619      	mov	r1, r3
 8001592:	4821      	ldr	r0, [pc, #132]	; (8001618 <ra_cb+0xc0>)
 8001594:	f7ff f8ea 	bl	800076c <ADC_Config_Channel>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d004      	beq.n	80015a8 <ra_cb+0x50>
	{
		UART_puts("Pin not configured as input mode.\n\r");	// not able to read pin value
 800159e:	481f      	ldr	r0, [pc, #124]	; (800161c <ra_cb+0xc4>)
 80015a0:	f001 f9e6 	bl	8002970 <UART_puts>
		return (char)(-EPERM);
 80015a4:	23f9      	movs	r3, #249	; 0xf9
 80015a6:	e029      	b.n	80015fc <ra_cb+0xa4>
	}
	
	adcValue = ADC_Polling_Conv(&hadc1);
 80015a8:	481b      	ldr	r0, [pc, #108]	; (8001618 <ra_cb+0xc0>)
 80015aa:	f7ff f96f 	bl	800088c <ADC_Polling_Conv>
 80015ae:	63b8      	str	r0, [r7, #56]	; 0x38
	volt = ((double)adcValue * 3300 / 4095);
 80015b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015b2:	ee07 3a90 	vmov	s15, r3
 80015b6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80015ba:	ed9f 6b13 	vldr	d6, [pc, #76]	; 8001608 <ra_cb+0xb0>
 80015be:	ee27 6b06 	vmul.f64	d6, d7, d6
 80015c2:	ed9f 5b13 	vldr	d5, [pc, #76]	; 8001610 <ra_cb+0xb8>
 80015c6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80015ca:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80015ce:	ee17 3a90 	vmov	r3, s15
 80015d2:	637b      	str	r3, [r7, #52]	; 0x34
	sprintf(str, "ADC Channel %2d value: %d mV.\n\r", addr, volt);
 80015d4:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80015d8:	f107 000c 	add.w	r0, r7, #12
 80015dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015de:	4910      	ldr	r1, [pc, #64]	; (8001620 <ra_cb+0xc8>)
 80015e0:	f006 fcd6 	bl	8007f90 <siprintf>
	UART_puts(str);
 80015e4:	f107 030c 	add.w	r3, r7, #12
 80015e8:	4618      	mov	r0, r3
 80015ea:	f001 f9c1 	bl	8002970 <UART_puts>
	
	ADC_DeConfig_Channel(&hadc1, addr); // Restores initial pin mode
 80015ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80015f2:	4619      	mov	r1, r3
 80015f4:	4808      	ldr	r0, [pc, #32]	; (8001618 <ra_cb+0xc0>)
 80015f6:	f7ff f92b 	bl	8000850 <ADC_DeConfig_Channel>
	
	return 0;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3740      	adds	r7, #64	; 0x40
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	f3af 8000 	nop.w
 8001608:	00000000 	.word	0x00000000
 800160c:	40a9c800 	.word	0x40a9c800
 8001610:	00000000 	.word	0x00000000
 8001614:	40affe00 	.word	0x40affe00
 8001618:	20000260 	.word	0x20000260
 800161c:	0800a35c 	.word	0x0800a35c
 8001620:	0800a380 	.word	0x0800a380

08001624 <memory_read>:
@param  	 Number of addresses to be read

@brief	 	 Read <length> memory positions, starting on <addr>
******************************************************************************/
static char memory_read(uint16_t addr, uint8_t len)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b092      	sub	sp, #72	; 0x48
 8001628:	af02      	add	r7, sp, #8
 800162a:	4603      	mov	r3, r0
 800162c:	460a      	mov	r2, r1
 800162e:	80fb      	strh	r3, [r7, #6]
 8001630:	4613      	mov	r3, r2
 8001632:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	uint8_t* memory_ptr = (SRAM_BASE + addr); // Start reading memory from SRAM_BASE. addr is used as offset
 8001634:	88fa      	ldrh	r2, [r7, #6]
 8001636:	4b24      	ldr	r3, [pc, #144]	; (80016c8 <memory_read+0xa4>)
 8001638:	4413      	add	r3, r2
 800163a:	63bb      	str	r3, [r7, #56]	; 0x38
	char str[42];	// Output message
	
	if((memory_ptr + (len - 1)) > SRAM_TOP) // Check if memory_ptr won't go over memory top
 800163c:	797b      	ldrb	r3, [r7, #5]
 800163e:	3b01      	subs	r3, #1
 8001640:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001642:	4413      	add	r3, r2
 8001644:	4a21      	ldr	r2, [pc, #132]	; (80016cc <memory_read+0xa8>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d901      	bls.n	800164e <memory_read+0x2a>
		return (char)(-EINVARG);
 800164a:	23fa      	movs	r3, #250	; 0xfa
 800164c:	e037      	b.n	80016be <memory_read+0x9a>

	for (i = 0; i < len; i++, addr++, memory_ptr++)
 800164e:	2300      	movs	r3, #0
 8001650:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001654:	e02d      	b.n	80016b2 <memory_read+0x8e>
	{
		if(!IS_PRINTABLE(*memory_ptr)) // checks if (*memory_ptr) is a printable character
 8001656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b1f      	cmp	r3, #31
 800165c:	d903      	bls.n	8001666 <memory_read+0x42>
 800165e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b7e      	cmp	r3, #126	; 0x7e
 8001664:	d908      	bls.n	8001678 <memory_read+0x54>
			sprintf(str, "Memory [0x%04X]:     (0x%02X)\n\r", addr, (*memory_ptr));
 8001666:	88fa      	ldrh	r2, [r7, #6]
 8001668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	f107 000c 	add.w	r0, r7, #12
 8001670:	4917      	ldr	r1, [pc, #92]	; (80016d0 <memory_read+0xac>)
 8001672:	f006 fc8d 	bl	8007f90 <siprintf>
 8001676:	e00c      	b.n	8001692 <memory_read+0x6e>
		else // Character is printable
			sprintf(str, "Memory [0x%04X]: '%c' (0x%02X)\n\r", addr, (*memory_ptr), (*memory_ptr));
 8001678:	88fa      	ldrh	r2, [r7, #6]
 800167a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	4619      	mov	r1, r3
 8001680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	f107 000c 	add.w	r0, r7, #12
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	460b      	mov	r3, r1
 800168c:	4911      	ldr	r1, [pc, #68]	; (80016d4 <memory_read+0xb0>)
 800168e:	f006 fc7f 	bl	8007f90 <siprintf>
		
		UART_puts(str); // Print string
 8001692:	f107 030c 	add.w	r3, r7, #12
 8001696:	4618      	mov	r0, r3
 8001698:	f001 f96a 	bl	8002970 <UART_puts>
	for (i = 0; i < len; i++, addr++, memory_ptr++)
 800169c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016a0:	3301      	adds	r3, #1
 80016a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80016a6:	88fb      	ldrh	r3, [r7, #6]
 80016a8:	3301      	adds	r3, #1
 80016aa:	80fb      	strh	r3, [r7, #6]
 80016ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016ae:	3301      	adds	r3, #1
 80016b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80016b2:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80016b6:	797b      	ldrb	r3, [r7, #5]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d3cc      	bcc.n	8001656 <memory_read+0x32>
	}
	
	return 0;
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3740      	adds	r7, #64	; 0x40
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20060000 	.word	0x20060000
 80016cc:	2006ffff 	.word	0x2006ffff
 80016d0:	0800a3a0 	.word	0x0800a3a0
 80016d4:	0800a3c0 	.word	0x0800a3c0

080016d8 <memory_write>:
@param  	 Byte to be written 

@brief	 	 Write <byte>, starting on memory address <addr> for <lenght> positions
******************************************************************************/
static char memory_write(uint16_t addr, uint8_t len, char byte)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b090      	sub	sp, #64	; 0x40
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	80fb      	strh	r3, [r7, #6]
 80016e2:	460b      	mov	r3, r1
 80016e4:	717b      	strb	r3, [r7, #5]
 80016e6:	4613      	mov	r3, r2
 80016e8:	713b      	strb	r3, [r7, #4]
	uint8_t i;
	uint8_t* memory_ptr = (SRAM_BASE + addr); // Start reading memory from SRAM_BASE. addr is used as offset
 80016ea:	88fa      	ldrh	r2, [r7, #6]
 80016ec:	4b26      	ldr	r3, [pc, #152]	; (8001788 <memory_write+0xb0>)
 80016ee:	4413      	add	r3, r2
 80016f0:	63bb      	str	r3, [r7, #56]	; 0x38
	char str[42];	// Output message
	
	if((memory_ptr + (len - 1)) > SRAM_TOP) // Check if memory_ptr won't go over memory top
 80016f2:	797b      	ldrb	r3, [r7, #5]
 80016f4:	3b01      	subs	r3, #1
 80016f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80016f8:	4413      	add	r3, r2
 80016fa:	4a24      	ldr	r2, [pc, #144]	; (800178c <memory_write+0xb4>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d901      	bls.n	8001704 <memory_write+0x2c>
		return (char)(-EINVARG);
 8001700:	23fa      	movs	r3, #250	; 0xfa
 8001702:	e03d      	b.n	8001780 <memory_write+0xa8>

	if(!IS_PRINTABLE(byte)) // checks if (byte) is a printable character
 8001704:	793b      	ldrb	r3, [r7, #4]
 8001706:	2b1f      	cmp	r3, #31
 8001708:	d902      	bls.n	8001710 <memory_write+0x38>
 800170a:	793b      	ldrb	r3, [r7, #4]
 800170c:	2b7e      	cmp	r3, #126	; 0x7e
 800170e:	d907      	bls.n	8001720 <memory_write+0x48>
		sprintf(str, "Byte 0x%02X:\n\r", byte);
 8001710:	793a      	ldrb	r2, [r7, #4]
 8001712:	f107 030c 	add.w	r3, r7, #12
 8001716:	491e      	ldr	r1, [pc, #120]	; (8001790 <memory_write+0xb8>)
 8001718:	4618      	mov	r0, r3
 800171a:	f006 fc39 	bl	8007f90 <siprintf>
 800171e:	e006      	b.n	800172e <memory_write+0x56>
	else // Character is printable
		sprintf(str, "Byte '%c' [0x%02X]:\n\r", byte, byte);
 8001720:	793a      	ldrb	r2, [r7, #4]
 8001722:	793b      	ldrb	r3, [r7, #4]
 8001724:	f107 000c 	add.w	r0, r7, #12
 8001728:	491a      	ldr	r1, [pc, #104]	; (8001794 <memory_write+0xbc>)
 800172a:	f006 fc31 	bl	8007f90 <siprintf>
	
	UART_puts(str);
 800172e:	f107 030c 	add.w	r3, r7, #12
 8001732:	4618      	mov	r0, r3
 8001734:	f001 f91c 	bl	8002970 <UART_puts>
	for (i = 0; i < len; i++, addr++, memory_ptr++)
 8001738:	2300      	movs	r3, #0
 800173a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800173e:	e019      	b.n	8001774 <memory_write+0x9c>
	{
		(*memory_ptr) = byte;	// write memory pointed by memory_ptr
 8001740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001742:	793a      	ldrb	r2, [r7, #4]
 8001744:	701a      	strb	r2, [r3, #0]
		sprintf(str, "\tMemory [0x%04X] successfuly written.\n\r", addr); // format the string we want to send
 8001746:	88fa      	ldrh	r2, [r7, #6]
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	4912      	ldr	r1, [pc, #72]	; (8001798 <memory_write+0xc0>)
 800174e:	4618      	mov	r0, r3
 8001750:	f006 fc1e 	bl	8007f90 <siprintf>
		UART_puts(str); // Print string
 8001754:	f107 030c 	add.w	r3, r7, #12
 8001758:	4618      	mov	r0, r3
 800175a:	f001 f909 	bl	8002970 <UART_puts>
	for (i = 0; i < len; i++, addr++, memory_ptr++)
 800175e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001762:	3301      	adds	r3, #1
 8001764:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	3301      	adds	r3, #1
 800176c:	80fb      	strh	r3, [r7, #6]
 800176e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001770:	3301      	adds	r3, #1
 8001772:	63bb      	str	r3, [r7, #56]	; 0x38
 8001774:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001778:	797b      	ldrb	r3, [r7, #5]
 800177a:	429a      	cmp	r2, r3
 800177c:	d3e0      	bcc.n	8001740 <memory_write+0x68>
	}
	
	return 0;
 800177e:	2300      	movs	r3, #0
}
 8001780:	4618      	mov	r0, r3
 8001782:	3740      	adds	r7, #64	; 0x40
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	20060000 	.word	0x20060000
 800178c:	2006ffff 	.word	0x2006ffff
 8001790:	0800a3e4 	.word	0x0800a3e4
 8001794:	0800a3f4 	.word	0x0800a3f4
 8001798:	0800a40c 	.word	0x0800a40c

0800179c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017a2:	f001 f972 	bl	8002a8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017a6:	f000 f847 	bl	8001838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017aa:	f7ff fb6b 	bl	8000e84 <MX_GPIO_Init>
  MX_DMA_Init();
 80017ae:	f7ff fa75 	bl	8000c9c <MX_DMA_Init>
  MX_USART3_UART_Init();
 80017b2:	f000 ff0d 	bl	80025d0 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80017b6:	f7fe ff27 	bl	8000608 <MX_ADC1_Init>
  MX_DAC_Init();
 80017ba:	f7ff f9c3 	bl	8000b44 <MX_DAC_Init>
  MX_TIM2_Init();
 80017be:	f000 fddf 	bl	8002380 <MX_TIM2_Init>
  MX_TIM6_Init();
 80017c2:	f000 fe2b 	bl	800241c <MX_TIM6_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	 
	UART_putchar('>'); // print prompt
 80017c6:	203e      	movs	r0, #62	; 0x3e
 80017c8:	f001 f8b8 	bl	800293c <UART_putchar>
	Rx_UART_init(); // set USART3 interrupt
 80017cc:	f001 f892 	bl	80028f4 <Rx_UART_init>
  
	while (1)
  {
		if(Rx_flag)
 80017d0:	4b15      	ldr	r3, [pc, #84]	; (8001828 <main+0x8c>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d00d      	beq.n	80017f6 <main+0x5a>
		{
			c = UART_Receive(); // Returns received char
 80017da:	f000 ff75 	bl	80026c8 <UART_Receive>
 80017de:	4603      	mov	r3, r0
 80017e0:	71fb      	strb	r3, [r7, #7]
			if(c != (char)(-1))
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	2bff      	cmp	r3, #255	; 0xff
 80017e6:	d003      	beq.n	80017f0 <main+0x54>
				// Its not a special character
				UART_putchar(c); // Received char is echoed
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f001 f8a6 	bl	800293c <UART_putchar>

			Rx_flag = 0;
 80017f0:	4b0d      	ldr	r3, [pc, #52]	; (8001828 <main+0x8c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
		}
		
		if(cmd_received)
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <main+0x90>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0e7      	beq.n	80017d0 <main+0x34>
		{
			if(exec_cmd(Rx_Buffer) == 0)// Is there an error?
 8001800:	480b      	ldr	r0, [pc, #44]	; (8001830 <main+0x94>)
 8001802:	f7ff f923 	bl	8000a4c <exec_cmd>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d103      	bne.n	8001814 <main+0x78>
				// No error. Command is valid
				strcpy(last_valid_cmd, Rx_Buffer); // Save this as last valid command
 800180c:	4908      	ldr	r1, [pc, #32]	; (8001830 <main+0x94>)
 800180e:	4809      	ldr	r0, [pc, #36]	; (8001834 <main+0x98>)
 8001810:	f006 fbde 	bl	8007fd0 <strcpy>
			
			UART_putchar('>');// print prompt
 8001814:	203e      	movs	r0, #62	; 0x3e
 8001816:	f001 f891 	bl	800293c <UART_putchar>
			cmd_received = 0;
 800181a:	4b04      	ldr	r3, [pc, #16]	; (800182c <main+0x90>)
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
			Rx_UART_init(); // ready to begin reception
 8001820:	f001 f868 	bl	80028f4 <Rx_UART_init>
		if(Rx_flag)
 8001824:	e7d4      	b.n	80017d0 <main+0x34>
 8001826:	bf00      	nop
 8001828:	20000251 	.word	0x20000251
 800182c:	20000252 	.word	0x20000252
 8001830:	200005a4 	.word	0x200005a4
 8001834:	200000a8 	.word	0x200000a8

08001838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b0b8      	sub	sp, #224	; 0xe0
 800183c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800183e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001842:	2234      	movs	r2, #52	; 0x34
 8001844:	2100      	movs	r1, #0
 8001846:	4618      	mov	r0, r3
 8001848:	f006 faa4 	bl	8007d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800184c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	60da      	str	r2, [r3, #12]
 800185a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800185c:	f107 0308 	add.w	r3, r7, #8
 8001860:	2290      	movs	r2, #144	; 0x90
 8001862:	2100      	movs	r1, #0
 8001864:	4618      	mov	r0, r3
 8001866:	f006 fa95 	bl	8007d94 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800186a:	4b39      	ldr	r3, [pc, #228]	; (8001950 <SystemClock_Config+0x118>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186e:	4a38      	ldr	r2, [pc, #224]	; (8001950 <SystemClock_Config+0x118>)
 8001870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001874:	6413      	str	r3, [r2, #64]	; 0x40
 8001876:	4b36      	ldr	r3, [pc, #216]	; (8001950 <SystemClock_Config+0x118>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001882:	4b34      	ldr	r3, [pc, #208]	; (8001954 <SystemClock_Config+0x11c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a33      	ldr	r2, [pc, #204]	; (8001954 <SystemClock_Config+0x11c>)
 8001888:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	4b31      	ldr	r3, [pc, #196]	; (8001954 <SystemClock_Config+0x11c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001896:	603b      	str	r3, [r7, #0]
 8001898:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800189a:	2302      	movs	r3, #2
 800189c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018a0:	2301      	movs	r3, #1
 80018a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018a6:	2310      	movs	r3, #16
 80018a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ac:	2302      	movs	r3, #2
 80018ae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018b2:	2300      	movs	r3, #0
 80018b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018b8:	2308      	movs	r3, #8
 80018ba:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 80018be:	23d8      	movs	r3, #216	; 0xd8
 80018c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018c4:	2302      	movs	r3, #2
 80018c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80018ca:	2302      	movs	r3, #2
 80018cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80018d4:	4618      	mov	r0, r3
 80018d6:	f003 f833 	bl	8004940 <HAL_RCC_OscConfig>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80018e0:	f000 f83a 	bl	8001958 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80018e4:	f002 ffdc 	bl	80048a0 <HAL_PWREx_EnableOverDrive>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80018ee:	f000 f833 	bl	8001958 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f2:	230f      	movs	r3, #15
 80018f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f8:	2302      	movs	r3, #2
 80018fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018fe:	2300      	movs	r3, #0
 8001900:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001904:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001908:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800190c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001910:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001914:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001918:	2107      	movs	r1, #7
 800191a:	4618      	mov	r0, r3
 800191c:	f003 fabe 	bl	8004e9c <HAL_RCC_ClockConfig>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001926:	f000 f817 	bl	8001958 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800192a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800192e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001930:	2300      	movs	r3, #0
 8001932:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001934:	f107 0308 	add.w	r3, r7, #8
 8001938:	4618      	mov	r0, r3
 800193a:	f003 fcaf 	bl	800529c <HAL_RCCEx_PeriphCLKConfig>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <SystemClock_Config+0x110>
  {
    Error_Handler();
 8001944:	f000 f808 	bl	8001958 <Error_Handler>
  }
}
 8001948:	bf00      	nop
 800194a:	37e0      	adds	r7, #224	; 0xe0
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40023800 	.word	0x40023800
 8001954:	40007000 	.word	0x40007000

08001958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800195c:	b672      	cpsid	i
}
 800195e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001960:	e7fe      	b.n	8001960 <Error_Handler+0x8>
	...

08001964 <parse_cmd>:

/*
	Analyses the command sent in str_in and execute its callback
*/
char parse_cmd(const Command_t cmd_list[], const char *str_in)
{		
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
	char **argv = NULL; // List of arguments
 800196e:	2300      	movs	r3, #0
 8001970:	61fb      	str	r3, [r7, #28]
	char *arg; // aux variable. Holds latest found argument
	char *s; // copy of received command. Necessary to use strtok
	
	uint8_t len;
	uint8_t argc = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	75fb      	strb	r3, [r7, #23]
	char retval = (char)(-ECMDNF);
 8001976:	23fb      	movs	r3, #251	; 0xfb
 8001978:	75bb      	strb	r3, [r7, #22]
	
	if ((str_in == NULL) || (strlen(str_in) == 0)) // empty command
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d003      	beq.n	8001988 <parse_cmd+0x24>
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d101      	bne.n	800198c <parse_cmd+0x28>
		return (char)(-ENOCMD);
 8001988:	23fe      	movs	r3, #254	; 0xfe
 800198a:	e06f      	b.n	8001a6c <parse_cmd+0x108>
	//if (cmd_list == NULL) // no list
		//return (-ENOLIST);   

	len = strlen(str_in) + 1;
 800198c:	6838      	ldr	r0, [r7, #0]
 800198e:	f7fe fc61 	bl	8000254 <strlen>
 8001992:	4603      	mov	r3, r0
 8001994:	b2db      	uxtb	r3, r3
 8001996:	3301      	adds	r3, #1
 8001998:	73fb      	strb	r3, [r7, #15]
	s = malloc(len);                 // just in case str_in is const
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	4618      	mov	r0, r3
 800199e:	f006 f9e9 	bl	8007d74 <malloc>
 80019a2:	4603      	mov	r3, r0
 80019a4:	60bb      	str	r3, [r7, #8]
	
	if(s == NULL)
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d101      	bne.n	80019b0 <parse_cmd+0x4c>
		return (char)(-ENOMEM);
 80019ac:	23fc      	movs	r3, #252	; 0xfc
 80019ae:	e05d      	b.n	8001a6c <parse_cmd+0x108>
	
	strcpy(s, str_in);
 80019b0:	6839      	ldr	r1, [r7, #0]
 80019b2:	68b8      	ldr	r0, [r7, #8]
 80019b4:	f006 fb0c 	bl	8007fd0 <strcpy>
	arg = strtok(s, DELIMETER);
 80019b8:	492e      	ldr	r1, [pc, #184]	; (8001a74 <parse_cmd+0x110>)
 80019ba:	68b8      	ldr	r0, [r7, #8]
 80019bc:	f006 fb10 	bl	8007fe0 <strtok>
 80019c0:	61b8      	str	r0, [r7, #24]
	while (arg)
 80019c2:	e025      	b.n	8001a10 <parse_cmd+0xac>
	{
		argc++;
 80019c4:	7dfb      	ldrb	r3, [r7, #23]
 80019c6:	3301      	adds	r3, #1
 80019c8:	75fb      	strb	r3, [r7, #23]
		len = sizeof (argv);
 80019ca:	2304      	movs	r3, #4
 80019cc:	73fb      	strb	r3, [r7, #15]
		if(argc == 1)
 80019ce:	7dfb      	ldrb	r3, [r7, #23]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d106      	bne.n	80019e2 <parse_cmd+0x7e>
				argv = malloc(len);
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f006 f9cc 	bl	8007d74 <malloc>
 80019dc:	4603      	mov	r3, r0
 80019de:	61fb      	str	r3, [r7, #28]
 80019e0:	e008      	b.n	80019f4 <parse_cmd+0x90>
		else
				argv = realloc(argv, argc * len);
 80019e2:	7dfb      	ldrb	r3, [r7, #23]
 80019e4:	7bfa      	ldrb	r2, [r7, #15]
 80019e6:	fb02 f303 	mul.w	r3, r2, r3
 80019ea:	4619      	mov	r1, r3
 80019ec:	69f8      	ldr	r0, [r7, #28]
 80019ee:	f006 fa83 	bl	8007ef8 <realloc>
 80019f2:	61f8      	str	r0, [r7, #28]

		argv[argc-1] = arg;
 80019f4:	7dfa      	ldrb	r2, [r7, #23]
 80019f6:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80019fa:	4413      	add	r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	69fa      	ldr	r2, [r7, #28]
 8001a00:	4413      	add	r3, r2
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	601a      	str	r2, [r3, #0]
		arg = strtok(NULL, DELIMETER);
 8001a06:	491b      	ldr	r1, [pc, #108]	; (8001a74 <parse_cmd+0x110>)
 8001a08:	2000      	movs	r0, #0
 8001a0a:	f006 fae9 	bl	8007fe0 <strtok>
 8001a0e:	61b8      	str	r0, [r7, #24]
	while (arg)
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d1d6      	bne.n	80019c4 <parse_cmd+0x60>
	}

	if (argc)
 8001a16:	7dfb      	ldrb	r3, [r7, #23]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d01d      	beq.n	8001a58 <parse_cmd+0xf4>
	{
		const Command_t *p;

		for(p = cmd_list; p->cmd; p++)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	e016      	b.n	8001a50 <parse_cmd+0xec>
		{
			if(strcmp(p->cmd, argv[0]) == 0)
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4610      	mov	r0, r2
 8001a2e:	f7fe fc07 	bl	8000240 <strcmp>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d108      	bne.n	8001a4a <parse_cmd+0xe6>
			{
				retval = (p->fn(argc, argv)); // Execute func
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	7dfa      	ldrb	r2, [r7, #23]
 8001a3e:	69f9      	ldr	r1, [r7, #28]
 8001a40:	4610      	mov	r0, r2
 8001a42:	4798      	blx	r3
 8001a44:	4603      	mov	r3, r0
 8001a46:	75bb      	strb	r3, [r7, #22]
				break;
 8001a48:	e006      	b.n	8001a58 <parse_cmd+0xf4>
		for(p = cmd_list; p->cmd; p++)
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	330c      	adds	r3, #12
 8001a4e:	613b      	str	r3, [r7, #16]
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1e4      	bne.n	8001a22 <parse_cmd+0xbe>
			}
		}
	}

	// command not found
	if(argv)
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d002      	beq.n	8001a64 <parse_cmd+0x100>
		free(argv);
 8001a5e:	69f8      	ldr	r0, [r7, #28]
 8001a60:	f006 f990 	bl	8007d84 <free>

	free(s);
 8001a64:	68b8      	ldr	r0, [r7, #8]
 8001a66:	f006 f98d 	bl	8007d84 <free>

	return retval;
 8001a6a:	7dbb      	ldrb	r3, [r7, #22]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3720      	adds	r7, #32
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	0800a434 	.word	0x0800a434

08001a78 <sp_cb>:
	// (Period-1) = 1800
	{60000, 1800}
};

char sp_cb(uint8_t argc, char** argv)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b092      	sub	sp, #72	; 0x48
 8001a7c:	af02      	add	r7, sp, #8
 8001a7e:	4603      	mov	r3, r0
 8001a80:	6039      	str	r1, [r7, #0]
 8001a82:	71fb      	strb	r3, [r7, #7]
	uint32_t units;
	uint8_t i;
	uint8_t timeunits_arr_len;
	uint8_t retval = (char)(-EINVARG);
 8001a84:	23fa      	movs	r3, #250	; 0xfa
 8001a86:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	char str[40];
	
	if(argc != 3) // number of arguments invalid?
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	2b03      	cmp	r3, #3
 8001a8e:	d001      	beq.n	8001a94 <sp_cb+0x1c>
		return (char)(-EINVARG);
 8001a90:	23fa      	movs	r3, #250	; 0xfa
 8001a92:	e05f      	b.n	8001b54 <sp_cb+0xdc>
	
	units = my_atoi(argv[2]);
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	3308      	adds	r3, #8
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 ff96 	bl	80029cc <my_atoi>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	63bb      	str	r3, [r7, #56]	; 0x38
	if((units == 0) || (!IS_ADDR16(units)))
 8001aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <sp_cb+0x3a>
 8001aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001aac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ab0:	d301      	bcc.n	8001ab6 <sp_cb+0x3e>
		return (char)(-EINVARG);
 8001ab2:	23fa      	movs	r3, #250	; 0xfa
 8001ab4:	e04e      	b.n	8001b54 <sp_cb+0xdc>
	
	// get number of valid <timeunits>
	timeunits_arr_len = (sizeof(timeunits_arr) / sizeof(timeunits_arr[0]));
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	// Check if <timeunit> is valid
	for(i = 0; i < timeunits_arr_len; i++)
 8001abc:	2300      	movs	r3, #0
 8001abe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001ac2:	e03f      	b.n	8001b44 <sp_cb+0xcc>
	{
		if(strcmp(argv[1], timeunits_arr[i]) == 0)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	3304      	adds	r3, #4
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001ace:	4923      	ldr	r1, [pc, #140]	; (8001b5c <sp_cb+0xe4>)
 8001ad0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	f7fe fbb2 	bl	8000240 <strcmp>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d12b      	bne.n	8001b3a <sp_cb+0xc2>
		{
			SP_cb_done = 1; // Mark that Sampling Period has been defined
 8001ae2:	4b1f      	ldr	r3, [pc, #124]	; (8001b60 <sp_cb+0xe8>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	701a      	strb	r2, [r3, #0]
			// Update Timer reload values
			TIMER_6_Update(timer_reloads[i][0], (timer_reloads[i][1] * (uint16_t)(units)));
 8001ae8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001aec:	4a1d      	ldr	r2, [pc, #116]	; (8001b64 <sp_cb+0xec>)
 8001aee:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001af8:	4a1a      	ldr	r2, [pc, #104]	; (8001b64 <sp_cb+0xec>)
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	4413      	add	r3, r2
 8001afe:	885b      	ldrh	r3, [r3, #2]
 8001b00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b02:	b292      	uxth	r2, r2
 8001b04:	fb02 f303 	mul.w	r3, r2, r3
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f000 fd45 	bl	8002598 <TIMER_6_Update>
			snprintf(str, sizeof(str), "Sampling period defined as %d %s\n\r", units, timeunits_arr[i]);
 8001b0e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001b12:	4a12      	ldr	r2, [pc, #72]	; (8001b5c <sp_cb+0xe4>)
 8001b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b18:	f107 000c 	add.w	r0, r7, #12
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b20:	4a11      	ldr	r2, [pc, #68]	; (8001b68 <sp_cb+0xf0>)
 8001b22:	2128      	movs	r1, #40	; 0x28
 8001b24:	f006 fa00 	bl	8007f28 <sniprintf>
			UART_puts(str);
 8001b28:	f107 030c 	add.w	r3, r7, #12
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f000 ff1f 	bl	8002970 <UART_puts>
			// Exit success
			retval = 0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
			break;
 8001b38:	e00a      	b.n	8001b50 <sp_cb+0xd8>
	for(i = 0; i < timeunits_arr_len; i++)
 8001b3a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001b3e:	3301      	adds	r3, #1
 8001b40:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001b44:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001b48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d3b9      	bcc.n	8001ac4 <sp_cb+0x4c>
		}
	}
	
	// If <timeunit> was not found, retval equals (-EINVARG)
	return retval;
 8001b50:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3740      	adds	r7, #64	; 0x40
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000004 	.word	0x20000004
 8001b60:	200000b9 	.word	0x200000b9
 8001b64:	0800a7c4 	.word	0x0800a7c4
 8001b68:	0800a448 	.word	0x0800a448

08001b6c <ac_cb>:

@brief	 	 Sets ADC channel to be used for sampling
******************************************************************************/

char ac_cb(uint8_t argc, char** argv)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b08a      	sub	sp, #40	; 0x28
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	6039      	str	r1, [r7, #0]
 8001b76:	71fb      	strb	r3, [r7, #7]
	uint8_t addr;
	char str[30];
	
	if(argc != 2) // number of arguments invalid?
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d001      	beq.n	8001b82 <ac_cb+0x16>
		return (char)(-EINVARG);
 8001b7e:	23fa      	movs	r3, #250	; 0xfa
 8001b80:	e02a      	b.n	8001bd8 <ac_cb+0x6c>
	
	addr = my_atoi(argv[1]);
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	3304      	adds	r3, #4
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f000 ff1f 	bl	80029cc <my_atoi>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(!IS_ADDR4(addr))
 8001b94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b98:	2b0f      	cmp	r3, #15
 8001b9a:	d901      	bls.n	8001ba0 <ac_cb+0x34>
		return (char)(-EINVARG);
 8001b9c:	23fa      	movs	r3, #250	; 0xfa
 8001b9e:	e01b      	b.n	8001bd8 <ac_cb+0x6c>

	if(ADC_Config_Channel(&hadc1, addr)) // Config selected channel
 8001ba0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	480e      	ldr	r0, [pc, #56]	; (8001be0 <ac_cb+0x74>)
 8001ba8:	f7fe fde0 	bl	800076c <ADC_Config_Channel>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d004      	beq.n	8001bbc <ac_cb+0x50>
	{
		// Config function has returned an error code
		UART_puts("Pin not configured as input mode.\n\r");	// not able to read pin value
 8001bb2:	480c      	ldr	r0, [pc, #48]	; (8001be4 <ac_cb+0x78>)
 8001bb4:	f000 fedc 	bl	8002970 <UART_puts>
		return (char)(-EPERM);
 8001bb8:	23f9      	movs	r3, #249	; 0xf9
 8001bba:	e00d      	b.n	8001bd8 <ac_cb+0x6c>
	}
	
	sprintf(str, "ADC Channel %d selected for sampling.\n\r", addr);
 8001bbc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001bc0:	f107 0308 	add.w	r3, r7, #8
 8001bc4:	4908      	ldr	r1, [pc, #32]	; (8001be8 <ac_cb+0x7c>)
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f006 f9e2 	bl	8007f90 <siprintf>
	UART_puts(str);
 8001bcc:	f107 0308 	add.w	r3, r7, #8
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f000 fecd 	bl	8002970 <UART_puts>
	
	return 0;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3728      	adds	r7, #40	; 0x28
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000260 	.word	0x20000260
 8001be4:	0800a46c 	.word	0x0800a46c
 8001be8:	0800a490 	.word	0x0800a490

08001bec <fn_cb>:

@brief	 	 Enable digital filter
******************************************************************************/

char fn_cb(uint8_t argc, char** argv)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	6039      	str	r1, [r7, #0]
 8001bf6:	71fb      	strb	r3, [r7, #7]
	if(argc != 1) // number of arguments invalid?
 8001bf8:	79fb      	ldrb	r3, [r7, #7]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d001      	beq.n	8001c02 <fn_cb+0x16>
		return (char)(-EINVARG);
 8001bfe:	23fa      	movs	r3, #250	; 0xfa
 8001c00:	e00d      	b.n	8001c1e <fn_cb+0x32>
	
	if(filter_init() == (char)(-1)) // Filter has already been initialized?
 8001c02:	f7ff f869 	bl	8000cd8 <filter_init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2bff      	cmp	r3, #255	; 0xff
 8001c0a:	d104      	bne.n	8001c16 <fn_cb+0x2a>
	{
		UART_puts("Filter already enabled.\n\r");
 8001c0c:	4806      	ldr	r0, [pc, #24]	; (8001c28 <fn_cb+0x3c>)
 8001c0e:	f000 feaf 	bl	8002970 <UART_puts>
		return 0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	e003      	b.n	8001c1e <fn_cb+0x32>
	}
	
	// Filter enabled
	UART_puts("Filter ON.\n\r");
 8001c16:	4805      	ldr	r0, [pc, #20]	; (8001c2c <fn_cb+0x40>)
 8001c18:	f000 feaa 	bl	8002970 <UART_puts>
	return 0;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	0800a4b8 	.word	0x0800a4b8
 8001c2c:	0800a4d4 	.word	0x0800a4d4

08001c30 <ff_cb>:

@brief	 	 Disable digital filter
******************************************************************************/

char ff_cb(uint8_t argc, char** argv)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	6039      	str	r1, [r7, #0]
 8001c3a:	71fb      	strb	r3, [r7, #7]
	if(argc != 1) // number of arguments invalid?
 8001c3c:	79fb      	ldrb	r3, [r7, #7]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d001      	beq.n	8001c46 <ff_cb+0x16>
		return (char)(-EINVARG);
 8001c42:	23fa      	movs	r3, #250	; 0xfa
 8001c44:	e00d      	b.n	8001c62 <ff_cb+0x32>
		
	if(filter_kill() == (char)(-1)) // Filter has already been disabled?
 8001c46:	f7ff f865 	bl	8000d14 <filter_kill>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2bff      	cmp	r3, #255	; 0xff
 8001c4e:	d104      	bne.n	8001c5a <ff_cb+0x2a>
	{
		UART_puts("Filter already disabled.\n\r");
 8001c50:	4806      	ldr	r0, [pc, #24]	; (8001c6c <ff_cb+0x3c>)
 8001c52:	f000 fe8d 	bl	8002970 <UART_puts>
		return 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	e003      	b.n	8001c62 <ff_cb+0x32>
	}
	
	// Filter disabled
	UART_puts("Filter OFF.\n\r");
 8001c5a:	4805      	ldr	r0, [pc, #20]	; (8001c70 <ff_cb+0x40>)
 8001c5c:	f000 fe88 	bl	8002970 <UART_puts>
	return 0;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	0800a4e4 	.word	0x0800a4e4
 8001c70:	0800a500 	.word	0x0800a500

08001c74 <start_sampling>:
@brief	 	 Begin sampling. Number of samples to be taken is optional. It can 
					 be defined by <dig>
******************************************************************************/

static void start_sampling(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
	// Reset sample number
	ADC_smp_num = 1;
 8001c78:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <start_sampling+0x1c>)
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	801a      	strh	r2, [r3, #0]
	// Enable ADC conversions
	HAL_ADC_Start_IT(&hadc1);
 8001c7e:	4805      	ldr	r0, [pc, #20]	; (8001c94 <start_sampling+0x20>)
 8001c80:	f000 ffa4 	bl	8002bcc <HAL_ADC_Start_IT>
	// Start generating ADC conversions
	HAL_TIM_Base_Start_IT(&htim6);
 8001c84:	4804      	ldr	r0, [pc, #16]	; (8001c98 <start_sampling+0x24>)
 8001c86:	f003 fff9 	bl	8005c7c <HAL_TIM_Base_Start_IT>
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000000 	.word	0x20000000
 8001c94:	20000260 	.word	0x20000260
 8001c98:	20000404 	.word	0x20000404

08001c9c <stop_sampling>:

static void stop_sampling(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	// Disable ADC conversions
	HAL_ADC_Stop_IT(&hadc1);
 8001ca0:	4803      	ldr	r0, [pc, #12]	; (8001cb0 <stop_sampling+0x14>)
 8001ca2:	f001 f86b 	bl	8002d7c <HAL_ADC_Stop_IT>
	// Stop generating ADC conversions
	HAL_TIM_Base_Stop_IT(&htim6);
 8001ca6:	4803      	ldr	r0, [pc, #12]	; (8001cb4 <stop_sampling+0x18>)
 8001ca8:	f004 f860 	bl	8005d6c <HAL_TIM_Base_Stop_IT>
}
 8001cac:	bf00      	nop
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	20000260 	.word	0x20000260
 8001cb4:	20000404 	.word	0x20000404

08001cb8 <s_cb>:

char s_cb(uint8_t argc, char** argv)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	; 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	6039      	str	r1, [r7, #0]
 8001cc2:	71fb      	strb	r3, [r7, #7]
	char str[32];
	
	if(argc > 2) // number of arguments invalid?
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d901      	bls.n	8001cce <s_cb+0x16>
		return (char)(-EINVARG);
 8001cca:	23fa      	movs	r3, #250	; 0xfa
 8001ccc:	e053      	b.n	8001d76 <s_cb+0xbe>
	
	if(Sampling_flag == 1) // sampling in progress?
 8001cce:	4b2c      	ldr	r3, [pc, #176]	; (8001d80 <s_cb+0xc8>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d104      	bne.n	8001ce0 <s_cb+0x28>
	{
		UART_puts("Sampling already in progress.\n\r");
 8001cd6:	482b      	ldr	r0, [pc, #172]	; (8001d84 <s_cb+0xcc>)
 8001cd8:	f000 fe4a 	bl	8002970 <UART_puts>
		return 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	e04a      	b.n	8001d76 <s_cb+0xbe>
	}
	
	if(SP_cb_done == 0) // sampling period defined?
 8001ce0:	4b29      	ldr	r3, [pc, #164]	; (8001d88 <s_cb+0xd0>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d104      	bne.n	8001cf2 <s_cb+0x3a>
	{
		UART_puts("Sampling period not defined.\n\r");
 8001ce8:	4828      	ldr	r0, [pc, #160]	; (8001d8c <s_cb+0xd4>)
 8001cea:	f000 fe41 	bl	8002970 <UART_puts>
		return (char) (-EPERM);
 8001cee:	23f9      	movs	r3, #249	; 0xf9
 8001cf0:	e041      	b.n	8001d76 <s_cb+0xbe>
	}
	
	if(argc == 1)
 8001cf2:	79fb      	ldrb	r3, [r7, #7]
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d109      	bne.n	8001d0c <s_cb+0x54>
	{
		// Begin infinite sampling
		UART_puts("Starting sampling...\n\r");
 8001cf8:	4825      	ldr	r0, [pc, #148]	; (8001d90 <s_cb+0xd8>)
 8001cfa:	f000 fe39 	bl	8002970 <UART_puts>
		
		// Start taking samples
		start_sampling();
 8001cfe:	f7ff ffb9 	bl	8001c74 <start_sampling>
		// Mark that sampling is in progress
		Sampling_flag = 1;
 8001d02:	4b1f      	ldr	r3, [pc, #124]	; (8001d80 <s_cb+0xc8>)
 8001d04:	2201      	movs	r2, #1
 8001d06:	701a      	strb	r2, [r3, #0]
		return 0;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	e034      	b.n	8001d76 <s_cb+0xbe>
	}
	
	// Else, argument 1 defines number of samples to be taken
	smps_left = my_atoi(argv[1]);
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	3304      	adds	r3, #4
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f000 fe5a 	bl	80029cc <my_atoi>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	4b1d      	ldr	r3, [pc, #116]	; (8001d94 <s_cb+0xdc>)
 8001d1e:	701a      	strb	r2, [r3, #0]
	if(!IS_DIG(smps_left))
 8001d20:	4b1c      	ldr	r3, [pc, #112]	; (8001d94 <s_cb+0xdc>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d004      	beq.n	8001d34 <s_cb+0x7c>
 8001d2a:	4b1a      	ldr	r3, [pc, #104]	; (8001d94 <s_cb+0xdc>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	2b09      	cmp	r3, #9
 8001d32:	d901      	bls.n	8001d38 <s_cb+0x80>
		return (char)(-EINVARG);
 8001d34:	23fa      	movs	r3, #250	; 0xfa
 8001d36:	e01e      	b.n	8001d76 <s_cb+0xbe>
	
	// Begin sampling K values
	sprintf(str, "Sampling %d values...\n\r", smps_left);
 8001d38:	4b16      	ldr	r3, [pc, #88]	; (8001d94 <s_cb+0xdc>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	461a      	mov	r2, r3
 8001d40:	f107 0308 	add.w	r3, r7, #8
 8001d44:	4914      	ldr	r1, [pc, #80]	; (8001d98 <s_cb+0xe0>)
 8001d46:	4618      	mov	r0, r3
 8001d48:	f006 f922 	bl	8007f90 <siprintf>
	UART_puts(str);
 8001d4c:	f107 0308 	add.w	r3, r7, #8
 8001d50:	4618      	mov	r0, r3
 8001d52:	f000 fe0d 	bl	8002970 <UART_puts>
	
	start_sampling(); // Start taking samples
 8001d56:	f7ff ff8d 	bl	8001c74 <start_sampling>
	while (smps_left) // Taking samples
 8001d5a:	bf00      	nop
 8001d5c:	4b0d      	ldr	r3, [pc, #52]	; (8001d94 <s_cb+0xdc>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1fa      	bne.n	8001d5c <s_cb+0xa4>
		;
	stop_sampling(); 	// Stop taking samples
 8001d66:	f7ff ff99 	bl	8001c9c <stop_sampling>
	
	UART_puts("Sampled values:\n\r");
 8001d6a:	480c      	ldr	r0, [pc, #48]	; (8001d9c <s_cb+0xe4>)
 8001d6c:	f000 fe00 	bl	8002970 <UART_puts>
	print_adcValues();
 8001d70:	f7fe fe32 	bl	80009d8 <print_adcValues>
	
	return 0;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3728      	adds	r7, #40	; 0x28
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200000b8 	.word	0x200000b8
 8001d84:	0800a510 	.word	0x0800a510
 8001d88:	200000b9 	.word	0x200000b9
 8001d8c:	0800a530 	.word	0x0800a530
 8001d90:	0800a550 	.word	0x0800a550
 8001d94:	2000025c 	.word	0x2000025c
 8001d98:	0800a568 	.word	0x0800a568
 8001d9c:	0800a580 	.word	0x0800a580

08001da0 <st_cb>:

@brief	 	 Stops sampling
******************************************************************************/

char st_cb(uint8_t argc, char** argv)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	6039      	str	r1, [r7, #0]
 8001daa:	71fb      	strb	r3, [r7, #7]
	if(argc != 1) // number of arguments invalid?
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d001      	beq.n	8001db6 <st_cb+0x16>
		return (char)(-EINVARG);
 8001db2:	23fa      	movs	r3, #250	; 0xfa
 8001db4:	e011      	b.n	8001dda <st_cb+0x3a>
	
	if(Sampling_flag == 0)// There was no sampling in progress to be terminated
 8001db6:	4b0b      	ldr	r3, [pc, #44]	; (8001de4 <st_cb+0x44>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d104      	bne.n	8001dc8 <st_cb+0x28>
	{
		UART_puts("No sampling in progress.\n\r");
 8001dbe:	480a      	ldr	r0, [pc, #40]	; (8001de8 <st_cb+0x48>)
 8001dc0:	f000 fdd6 	bl	8002970 <UART_puts>
		return 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	e008      	b.n	8001dda <st_cb+0x3a>
	}	
	// Stop taking samples
	stop_sampling();
 8001dc8:	f7ff ff68 	bl	8001c9c <stop_sampling>
	Sampling_flag = 0;
 8001dcc:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <st_cb+0x44>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	701a      	strb	r2, [r3, #0]
	
	UART_puts("Sampling stopped.\n\r");
 8001dd2:	4806      	ldr	r0, [pc, #24]	; (8001dec <st_cb+0x4c>)
 8001dd4:	f000 fdcc 	bl	8002970 <UART_puts>
//	UART_puts("Sampled values:\n\r");
	return 0;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	200000b8 	.word	0x200000b8
 8001de8:	0800a594 	.word	0x0800a594
 8001dec:	0800a5b0 	.word	0x0800a5b0

08001df0 <wg_cb>:
	{"stw", wavegen_stw},
	{0,0}
};

char wg_cb(uint8_t argc, char** argv)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b090      	sub	sp, #64	; 0x40
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	71fb      	strb	r3, [r7, #7]
	uint32_t freq;
	uint8_t retval = (char)(-EINVARG);
 8001dfc:	23fa      	movs	r3, #250	; 0xfa
 8001dfe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	const Signal_t *signal_ptr = signal_list;
 8001e02:	4b32      	ldr	r3, [pc, #200]	; (8001ecc <wg_cb+0xdc>)
 8001e04:	63bb      	str	r3, [r7, #56]	; 0x38
	char str[40];
	
	if(argc > 3) // number of arguments invalid?
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	2b03      	cmp	r3, #3
 8001e0a:	d901      	bls.n	8001e10 <wg_cb+0x20>
		return (char)(-EINVARG);
 8001e0c:	23fa      	movs	r3, #250	; 0xfa
 8001e0e:	e058      	b.n	8001ec2 <wg_cb+0xd2>
	
	if(argc == 2)
 8001e10:	79fb      	ldrb	r3, [r7, #7]
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d114      	bne.n	8001e40 <wg_cb+0x50>
	{
		// With 2 arguments, the only valid command is "WG OFF"
		if(strcmp(argv[1], "OFF") == 0)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	3304      	adds	r3, #4
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	492c      	ldr	r1, [pc, #176]	; (8001ed0 <wg_cb+0xe0>)
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe fa0e 	bl	8000240 <strcmp>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d107      	bne.n	8001e3a <wg_cb+0x4a>
		{
			// Stop signal output
			wavegen_stop();
 8001e2a:	f000 f879 	bl	8001f20 <wavegen_stop>
			UART_puts("Wave Generator OFF.\n\r");
 8001e2e:	4829      	ldr	r0, [pc, #164]	; (8001ed4 <wg_cb+0xe4>)
 8001e30:	f000 fd9e 	bl	8002970 <UART_puts>
			retval = 0; // Exit success
 8001e34:	2300      	movs	r3, #0
 8001e36:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		}
		// Else, invalid argument
		return retval;
 8001e3a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e3e:	e040      	b.n	8001ec2 <wg_cb+0xd2>
	}
	
	freq = my_atoi(argv[2]);
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	3308      	adds	r3, #8
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f000 fdc0 	bl	80029cc <my_atoi>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	637b      	str	r3, [r7, #52]	; 0x34
	if((freq == 0) || (freq > 100))
 8001e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d002      	beq.n	8001e5c <wg_cb+0x6c>
 8001e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e58:	2b64      	cmp	r3, #100	; 0x64
 8001e5a:	d92c      	bls.n	8001eb6 <wg_cb+0xc6>
		return (char)(-EINVARG);
 8001e5c:	23fa      	movs	r3, #250	; 0xfa
 8001e5e:	e030      	b.n	8001ec2 <wg_cb+0xd2>
	
	// check if given <signal> is valid
	while(signal_ptr->name)
	{
		if(strcmp(argv[1], signal_ptr->name) == 0)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	3304      	adds	r3, #4
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4610      	mov	r0, r2
 8001e6e:	f7fe f9e7 	bl	8000240 <strcmp>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d11b      	bne.n	8001eb0 <wg_cb+0xc0>
		{
			wavegen_init(); // Init WaveGen peripherals
 8001e78:	f000 f830 	bl	8001edc <wavegen_init>
			signal_ptr->fn();// Generate signal
 8001e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	4798      	blx	r3
			wavegen_freq_update(freq); // Update signal frequency
 8001e82:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001e84:	f000 f858 	bl	8001f38 <wavegen_freq_update>
			wavegen_start(); // Start signal output
 8001e88:	f000 f836 	bl	8001ef8 <wavegen_start>
			sprintf(str, "Generating %s wave at %d Hz.\n\r", argv[1], freq);
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	3304      	adds	r3, #4
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	f107 000c 	add.w	r0, r7, #12
 8001e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e98:	490f      	ldr	r1, [pc, #60]	; (8001ed8 <wg_cb+0xe8>)
 8001e9a:	f006 f879 	bl	8007f90 <siprintf>
			UART_puts(str);
 8001e9e:	f107 030c 	add.w	r3, r7, #12
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 fd64 	bl	8002970 <UART_puts>
			retval = 0;	// Exit success
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			break;
 8001eae:	e006      	b.n	8001ebe <wg_cb+0xce>
		}
		signal_ptr++;
 8001eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001eb2:	3308      	adds	r3, #8
 8001eb4:	63bb      	str	r3, [r7, #56]	; 0x38
	while(signal_ptr->name)
 8001eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1d0      	bne.n	8001e60 <wg_cb+0x70>
	}

	// If <signal> was not found, retval equals (-EINVARG)
	return retval;
 8001ebe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3740      	adds	r7, #64	; 0x40
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	0800a7d0 	.word	0x0800a7d0
 8001ed0:	0800a5d4 	.word	0x0800a5d4
 8001ed4:	0800a5d8 	.word	0x0800a5d8
 8001ed8:	0800a5f0 	.word	0x0800a5f0

08001edc <wavegen_init>:
/**
  * @brief  Inits Timer and DAC Peripherals
  * @param	none
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef wavegen_init(void){
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0

	MX_DAC_Init();
 8001ee0:	f7fe fe30 	bl	8000b44 <MX_DAC_Init>
	MX_TIM2_Init();
 8001ee4:	f000 fa4c 	bl	8002380 <MX_TIM2_Init>
	HAL_TIM_Base_Start(&htim2);
 8001ee8:	4802      	ldr	r0, [pc, #8]	; (8001ef4 <wavegen_init+0x18>)
 8001eea:	f003 fe57 	bl	8005b9c <HAL_TIM_Base_Start>

	return HAL_OK;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000450 	.word	0x20000450

08001ef8 <wavegen_start>:
  * @brief  Starts DAC CHANNEL 2 with DMA
  * The DAC update is triggered by Timer 2 overflow
  * @param	none
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef wavegen_start(void){
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af02      	add	r7, sp, #8

	return HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, signal_buff, 100, DAC_ALIGN_12B_R);
 8001efe:	2300      	movs	r3, #0
 8001f00:	9300      	str	r3, [sp, #0]
 8001f02:	2364      	movs	r3, #100	; 0x64
 8001f04:	4a04      	ldr	r2, [pc, #16]	; (8001f18 <wavegen_start+0x20>)
 8001f06:	2110      	movs	r1, #16
 8001f08:	4804      	ldr	r0, [pc, #16]	; (8001f1c <wavegen_start+0x24>)
 8001f0a:	f001 fca3 	bl	8003854 <HAL_DAC_Start_DMA>
 8001f0e:	4603      	mov	r3, r0

}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	200000bc 	.word	0x200000bc
 8001f1c:	20000338 	.word	0x20000338

08001f20 <wavegen_stop>:
  * @brief  Stops DAC CHANNEL 2
  * Timer 2 is still running...
  * @param	none
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef wavegen_stop(void){
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0

	return HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_2);
 8001f24:	2110      	movs	r1, #16
 8001f26:	4803      	ldr	r0, [pc, #12]	; (8001f34 <wavegen_stop+0x14>)
 8001f28:	f001 fd60 	bl	80039ec <HAL_DAC_Stop_DMA>
 8001f2c:	4603      	mov	r3, r0

}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20000338 	.word	0x20000338

08001f38 <wavegen_freq_update>:
  * Timer 2 period, used to update one sample of the DAC output
  * Don't forget that we have n = 100 samples
  * @param	frequency in MHz (suggested values are between 1 and 100 MHz)
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef wavegen_freq_update(uint32_t freq){
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]

	TIMER_2_Update(1080000/freq);
 8001f40:	4a05      	ldr	r2, [pc, #20]	; (8001f58 <wavegen_freq_update+0x20>)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f000 fad5 	bl	80024f8 <TIMER_2_Update>

	return HAL_OK;
 8001f4e:	2300      	movs	r3, #0

}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	00107ac0 	.word	0x00107ac0
 8001f5c:	00000000 	.word	0x00000000

08001f60 <wavegen_sin>:
  * @brief  Calculates and generates the sample values for a sin wave
  * with A between 0 and VRef 0000 - FFF (0V to 3.3V)
  * @param	none
  * @retval none
  */
void wavegen_sin(void){
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0

	for (int i = 0; i < 100; i++)
 8001f66:	2300      	movs	r3, #0
 8001f68:	607b      	str	r3, [r7, #4]
 8001f6a:	e026      	b.n	8001fba <wavegen_sin+0x5a>
		signal_buff[i] = ((sin(i*2*PI/100) + 1) * ((0xFFF)/2));
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	ee07 3a90 	vmov	s15, r3
 8001f74:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001f78:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8001fd0 <wavegen_sin+0x70>
 8001f7c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001f80:	ed9f 5b15 	vldr	d5, [pc, #84]	; 8001fd8 <wavegen_sin+0x78>
 8001f84:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001f88:	eeb0 0b46 	vmov.f64	d0, d6
 8001f8c:	f007 f9c4 	bl	8009318 <sin>
 8001f90:	eeb0 7b40 	vmov.f64	d7, d0
 8001f94:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001f98:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001f9c:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8001fe0 <wavegen_sin+0x80>
 8001fa0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001fa4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001fa8:	ee17 1a90 	vmov	r1, s15
 8001fac:	4a0e      	ldr	r2, [pc, #56]	; (8001fe8 <wavegen_sin+0x88>)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 100; i++)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	607b      	str	r3, [r7, #4]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b63      	cmp	r3, #99	; 0x63
 8001fbe:	ddd5      	ble.n	8001f6c <wavegen_sin+0xc>
}
 8001fc0:	bf00      	nop
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	f3af 8000 	nop.w
 8001fd0:	4d12d84a 	.word	0x4d12d84a
 8001fd4:	400921fb 	.word	0x400921fb
 8001fd8:	00000000 	.word	0x00000000
 8001fdc:	40590000 	.word	0x40590000
 8001fe0:	00000000 	.word	0x00000000
 8001fe4:	409ffc00 	.word	0x409ffc00
 8001fe8:	200000bc 	.word	0x200000bc

08001fec <wavegen_tri>:
  * @brief  Calculates and generates the sample values for a triangle wave
  * with A between 0 and VRef 0000 - FFF (0V to 3.3V)
  * @param	none
  * @retval none
  */
void wavegen_tri(void){
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0

	for (int i = 0; i < 50; i++)
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	e00d      	b.n	8002014 <wavegen_tri+0x28>
		signal_buff[i] = i * ((0xFFF)/50);
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	4413      	add	r3, r2
 8002000:	00da      	lsls	r2, r3, #3
 8002002:	4413      	add	r3, r2
 8002004:	4619      	mov	r1, r3
 8002006:	4a13      	ldr	r2, [pc, #76]	; (8002054 <wavegen_tri+0x68>)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 50; i++)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3301      	adds	r3, #1
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2b31      	cmp	r3, #49	; 0x31
 8002018:	ddee      	ble.n	8001ff8 <wavegen_tri+0xc>

	for (int i = 50; i > 0; i--)
 800201a:	2332      	movs	r3, #50	; 0x32
 800201c:	603b      	str	r3, [r7, #0]
 800201e:	e00f      	b.n	8002040 <wavegen_tri+0x54>
		signal_buff[100 - i] = i * ((0xFFF)/50);
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	4613      	mov	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	4413      	add	r3, r2
 8002028:	00da      	lsls	r2, r3, #3
 800202a:	441a      	add	r2, r3
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8002032:	4611      	mov	r1, r2
 8002034:	4a07      	ldr	r2, [pc, #28]	; (8002054 <wavegen_tri+0x68>)
 8002036:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 50; i > 0; i--)
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	3b01      	subs	r3, #1
 800203e:	603b      	str	r3, [r7, #0]
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	2b00      	cmp	r3, #0
 8002044:	dcec      	bgt.n	8002020 <wavegen_tri+0x34>
}
 8002046:	bf00      	nop
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr
 8002054:	200000bc 	.word	0x200000bc

08002058 <wavegen_sqr>:
  * @brief  Calculates and generates the sample values for a square wave
  * with A between 0 and VRef 0000 - FFF (0V to 3.3V)
  * @param	none
  * @retval none
  */
void wavegen_sqr(void){
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0

	for (int i = 0; i < 50; i++){
 800205e:	2300      	movs	r3, #0
 8002060:	607b      	str	r3, [r7, #4]
 8002062:	e00e      	b.n	8002082 <wavegen_sqr+0x2a>
		signal_buff[i] = (0xFFF);
 8002064:	4a0c      	ldr	r2, [pc, #48]	; (8002098 <wavegen_sqr+0x40>)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f640 71ff 	movw	r1, #4095	; 0xfff
 800206c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		signal_buff[i + 50] = 0;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3332      	adds	r3, #50	; 0x32
 8002074:	4a08      	ldr	r2, [pc, #32]	; (8002098 <wavegen_sqr+0x40>)
 8002076:	2100      	movs	r1, #0
 8002078:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 50; i++){
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3301      	adds	r3, #1
 8002080:	607b      	str	r3, [r7, #4]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b31      	cmp	r3, #49	; 0x31
 8002086:	dded      	ble.n	8002064 <wavegen_sqr+0xc>
	}
}
 8002088:	bf00      	nop
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	200000bc 	.word	0x200000bc

0800209c <wavegen_stw>:
  * @brief  Calculates and generates the sample values for a saw tooth wave
  * with A between 0 and VRef 0000 - FFF (0V to 3.3V)
  * @param	none
  * @retval none
  */
void wavegen_stw(void){
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0

	for (int i = 0; i < 100; i++)
 80020a2:	2300      	movs	r3, #0
 80020a4:	607b      	str	r3, [r7, #4]
 80020a6:	e00c      	b.n	80020c2 <wavegen_stw+0x26>
		signal_buff[i] = i * ((0xFFF)/100);
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	4613      	mov	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	4413      	add	r3, r2
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	4619      	mov	r1, r3
 80020b4:	4a08      	ldr	r2, [pc, #32]	; (80020d8 <wavegen_stw+0x3c>)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 100; i++)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3301      	adds	r3, #1
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2b63      	cmp	r3, #99	; 0x63
 80020c6:	ddef      	ble.n	80020a8 <wavegen_stw+0xc>
}
 80020c8:	bf00      	nop
 80020ca:	bf00      	nop
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	200000bc 	.word	0x200000bc

080020dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80020e2:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <HAL_MspInit+0x44>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	4a0e      	ldr	r2, [pc, #56]	; (8002120 <HAL_MspInit+0x44>)
 80020e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ec:	6413      	str	r3, [r2, #64]	; 0x40
 80020ee:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <HAL_MspInit+0x44>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f6:	607b      	str	r3, [r7, #4]
 80020f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020fa:	4b09      	ldr	r3, [pc, #36]	; (8002120 <HAL_MspInit+0x44>)
 80020fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fe:	4a08      	ldr	r2, [pc, #32]	; (8002120 <HAL_MspInit+0x44>)
 8002100:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002104:	6453      	str	r3, [r2, #68]	; 0x44
 8002106:	4b06      	ldr	r3, [pc, #24]	; (8002120 <HAL_MspInit+0x44>)
 8002108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800210e:	603b      	str	r3, [r7, #0]
 8002110:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	40023800 	.word	0x40023800

08002124 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002128:	e7fe      	b.n	8002128 <NMI_Handler+0x4>

0800212a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800212e:	e7fe      	b.n	800212e <HardFault_Handler+0x4>

08002130 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002134:	e7fe      	b.n	8002134 <MemManage_Handler+0x4>

08002136 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800213a:	e7fe      	b.n	800213a <BusFault_Handler+0x4>

0800213c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002140:	e7fe      	b.n	8002140 <UsageFault_Handler+0x4>

08002142 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002142:	b480      	push	{r7}
 8002144:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800215e:	b480      	push	{r7}
 8002160:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002162:	bf00      	nop
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002170:	f000 fcc8 	bl	8002b04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002174:	bf00      	nop
 8002176:	bd80      	pop	{r7, pc}

08002178 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 800217c:	4802      	ldr	r0, [pc, #8]	; (8002188 <DMA1_Stream6_IRQHandler+0x10>)
 800217e:	f001 ff47 	bl	8004010 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	2000034c 	.word	0x2000034c

0800218c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002190:	4802      	ldr	r0, [pc, #8]	; (800219c <ADC_IRQHandler+0x10>)
 8002192:	f000 fe31 	bl	8002df8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002196:	bf00      	nop
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	20000260 	.word	0x20000260

080021a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80021a4:	4802      	ldr	r0, [pc, #8]	; (80021b0 <TIM2_IRQHandler+0x10>)
 80021a6:	f003 fe10 	bl	8005dca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20000450 	.word	0x20000450

080021b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80021b8:	4802      	ldr	r0, [pc, #8]	; (80021c4 <USART3_IRQHandler+0x10>)
 80021ba:	f004 fb11 	bl	80067e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	2000049c 	.word	0x2000049c

080021c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
	return 1;
 80021cc:	2301      	movs	r3, #1
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <_kill>:

int _kill(int pid, int sig)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80021e2:	f005 fd9d 	bl	8007d20 <__errno>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2216      	movs	r2, #22
 80021ea:	601a      	str	r2, [r3, #0]
	return -1;
 80021ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <_exit>:

void _exit (int status)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002200:	f04f 31ff 	mov.w	r1, #4294967295
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff ffe7 	bl	80021d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800220a:	e7fe      	b.n	800220a <_exit+0x12>

0800220c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002218:	2300      	movs	r3, #0
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	e00a      	b.n	8002234 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800221e:	f3af 8000 	nop.w
 8002222:	4601      	mov	r1, r0
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	1c5a      	adds	r2, r3, #1
 8002228:	60ba      	str	r2, [r7, #8]
 800222a:	b2ca      	uxtb	r2, r1
 800222c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	3301      	adds	r3, #1
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	697a      	ldr	r2, [r7, #20]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	429a      	cmp	r2, r3
 800223a:	dbf0      	blt.n	800221e <_read+0x12>
	}

return len;
 800223c:	687b      	ldr	r3, [r7, #4]
}
 800223e:	4618      	mov	r0, r3
 8002240:	3718      	adds	r7, #24
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b086      	sub	sp, #24
 800224a:	af00      	add	r7, sp, #0
 800224c:	60f8      	str	r0, [r7, #12]
 800224e:	60b9      	str	r1, [r7, #8]
 8002250:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	e009      	b.n	800226c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	60ba      	str	r2, [r7, #8]
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	4618      	mov	r0, r3
 8002262:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	3301      	adds	r3, #1
 800226a:	617b      	str	r3, [r7, #20]
 800226c:	697a      	ldr	r2, [r7, #20]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	429a      	cmp	r2, r3
 8002272:	dbf1      	blt.n	8002258 <_write+0x12>
	}
	return len;
 8002274:	687b      	ldr	r3, [r7, #4]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <_close>:

int _close(int file)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
	return -1;
 8002286:	f04f 33ff 	mov.w	r3, #4294967295
}
 800228a:	4618      	mov	r0, r3
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
 800229e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022a6:	605a      	str	r2, [r3, #4]
	return 0;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <_isatty>:

int _isatty(int file)
{
 80022b6:	b480      	push	{r7}
 80022b8:	b083      	sub	sp, #12
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
	return 1;
 80022be:	2301      	movs	r3, #1
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
	return 0;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3714      	adds	r7, #20
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
	...

080022e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022f0:	4a14      	ldr	r2, [pc, #80]	; (8002344 <_sbrk+0x5c>)
 80022f2:	4b15      	ldr	r3, [pc, #84]	; (8002348 <_sbrk+0x60>)
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022fc:	4b13      	ldr	r3, [pc, #76]	; (800234c <_sbrk+0x64>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d102      	bne.n	800230a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002304:	4b11      	ldr	r3, [pc, #68]	; (800234c <_sbrk+0x64>)
 8002306:	4a12      	ldr	r2, [pc, #72]	; (8002350 <_sbrk+0x68>)
 8002308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800230a:	4b10      	ldr	r3, [pc, #64]	; (800234c <_sbrk+0x64>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4413      	add	r3, r2
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	429a      	cmp	r2, r3
 8002316:	d207      	bcs.n	8002328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002318:	f005 fd02 	bl	8007d20 <__errno>
 800231c:	4603      	mov	r3, r0
 800231e:	220c      	movs	r2, #12
 8002320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002322:	f04f 33ff 	mov.w	r3, #4294967295
 8002326:	e009      	b.n	800233c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002328:	4b08      	ldr	r3, [pc, #32]	; (800234c <_sbrk+0x64>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800232e:	4b07      	ldr	r3, [pc, #28]	; (800234c <_sbrk+0x64>)
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4413      	add	r3, r2
 8002336:	4a05      	ldr	r2, [pc, #20]	; (800234c <_sbrk+0x64>)
 8002338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800233a:	68fb      	ldr	r3, [r7, #12]
}
 800233c:	4618      	mov	r0, r3
 800233e:	3718      	adds	r7, #24
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20080000 	.word	0x20080000
 8002348:	00000400 	.word	0x00000400
 800234c:	2000024c 	.word	0x2000024c
 8002350:	200005c8 	.word	0x200005c8

08002354 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002358:	4b08      	ldr	r3, [pc, #32]	; (800237c <SystemInit+0x28>)
 800235a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235e:	4a07      	ldr	r2, [pc, #28]	; (800237c <SystemInit+0x28>)
 8002360:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002364:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002368:	4b04      	ldr	r3, [pc, #16]	; (800237c <SystemInit+0x28>)
 800236a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800236e:	609a      	str	r2, [r3, #8]
#endif
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b088      	sub	sp, #32
 8002384:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002386:	f107 0310 	add.w	r3, r7, #16
 800238a:	2200      	movs	r2, #0
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	605a      	str	r2, [r3, #4]
 8002390:	609a      	str	r2, [r3, #8]
 8002392:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002394:	1d3b      	adds	r3, r7, #4
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 800239e:	4b1e      	ldr	r3, [pc, #120]	; (8002418 <MX_TIM2_Init+0x98>)
 80023a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1-1;
 80023a6:	4b1c      	ldr	r3, [pc, #112]	; (8002418 <MX_TIM2_Init+0x98>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ac:	4b1a      	ldr	r3, [pc, #104]	; (8002418 <MX_TIM2_Init+0x98>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 36000-1;
 80023b2:	4b19      	ldr	r3, [pc, #100]	; (8002418 <MX_TIM2_Init+0x98>)
 80023b4:	f648 429f 	movw	r2, #35999	; 0x8c9f
 80023b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ba:	4b17      	ldr	r3, [pc, #92]	; (8002418 <MX_TIM2_Init+0x98>)
 80023bc:	2200      	movs	r2, #0
 80023be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023c0:	4b15      	ldr	r3, [pc, #84]	; (8002418 <MX_TIM2_Init+0x98>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80023c6:	4814      	ldr	r0, [pc, #80]	; (8002418 <MX_TIM2_Init+0x98>)
 80023c8:	f003 fb90 	bl	8005aec <HAL_TIM_Base_Init>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80023d2:	f7ff fac1 	bl	8001958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023dc:	f107 0310 	add.w	r3, r7, #16
 80023e0:	4619      	mov	r1, r3
 80023e2:	480d      	ldr	r0, [pc, #52]	; (8002418 <MX_TIM2_Init+0x98>)
 80023e4:	f003 fe10 	bl	8006008 <HAL_TIM_ConfigClockSource>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80023ee:	f7ff fab3 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80023f2:	2320      	movs	r3, #32
 80023f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023fa:	1d3b      	adds	r3, r7, #4
 80023fc:	4619      	mov	r1, r3
 80023fe:	4806      	ldr	r0, [pc, #24]	; (8002418 <MX_TIM2_Init+0x98>)
 8002400:	f004 f838 	bl	8006474 <HAL_TIMEx_MasterConfigSynchronization>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800240a:	f7ff faa5 	bl	8001958 <Error_Handler>
  }

}
 800240e:	bf00      	nop
 8002410:	3720      	adds	r7, #32
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000450 	.word	0x20000450

0800241c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002422:	1d3b      	adds	r3, r7, #4
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
 800242a:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 800242c:	4b14      	ldr	r3, [pc, #80]	; (8002480 <MX_TIM6_Init+0x64>)
 800242e:	4a15      	ldr	r2, [pc, #84]	; (8002484 <MX_TIM6_Init+0x68>)
 8002430:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002432:	4b13      	ldr	r3, [pc, #76]	; (8002480 <MX_TIM6_Init+0x64>)
 8002434:	2200      	movs	r2, #0
 8002436:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002438:	4b11      	ldr	r3, [pc, #68]	; (8002480 <MX_TIM6_Init+0x64>)
 800243a:	2200      	movs	r2, #0
 800243c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800243e:	4b10      	ldr	r3, [pc, #64]	; (8002480 <MX_TIM6_Init+0x64>)
 8002440:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002444:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002446:	4b0e      	ldr	r3, [pc, #56]	; (8002480 <MX_TIM6_Init+0x64>)
 8002448:	2200      	movs	r2, #0
 800244a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800244c:	480c      	ldr	r0, [pc, #48]	; (8002480 <MX_TIM6_Init+0x64>)
 800244e:	f003 fb4d 	bl	8005aec <HAL_TIM_Base_Init>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002458:	f7ff fa7e 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800245c:	2320      	movs	r3, #32
 800245e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002460:	2300      	movs	r3, #0
 8002462:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002464:	1d3b      	adds	r3, r7, #4
 8002466:	4619      	mov	r1, r3
 8002468:	4805      	ldr	r0, [pc, #20]	; (8002480 <MX_TIM6_Init+0x64>)
 800246a:	f004 f803 	bl	8006474 <HAL_TIMEx_MasterConfigSynchronization>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002474:	f7ff fa70 	bl	8001958 <Error_Handler>
  }

}
 8002478:	bf00      	nop
 800247a:	3710      	adds	r7, #16
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	20000404 	.word	0x20000404
 8002484:	40001000 	.word	0x40001000

08002488 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002498:	d114      	bne.n	80024c4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800249a:	4b15      	ldr	r3, [pc, #84]	; (80024f0 <HAL_TIM_Base_MspInit+0x68>)
 800249c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249e:	4a14      	ldr	r2, [pc, #80]	; (80024f0 <HAL_TIM_Base_MspInit+0x68>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	6413      	str	r3, [r2, #64]	; 0x40
 80024a6:	4b12      	ldr	r3, [pc, #72]	; (80024f0 <HAL_TIM_Base_MspInit+0x68>)
 80024a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80024b2:	2200      	movs	r2, #0
 80024b4:	2100      	movs	r1, #0
 80024b6:	201c      	movs	r0, #28
 80024b8:	f001 f905 	bl	80036c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80024bc:	201c      	movs	r0, #28
 80024be:	f001 f91e 	bl	80036fe <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80024c2:	e010      	b.n	80024e6 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM6)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a0a      	ldr	r2, [pc, #40]	; (80024f4 <HAL_TIM_Base_MspInit+0x6c>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d10b      	bne.n	80024e6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80024ce:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <HAL_TIM_Base_MspInit+0x68>)
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	4a07      	ldr	r2, [pc, #28]	; (80024f0 <HAL_TIM_Base_MspInit+0x68>)
 80024d4:	f043 0310 	orr.w	r3, r3, #16
 80024d8:	6413      	str	r3, [r2, #64]	; 0x40
 80024da:	4b05      	ldr	r3, [pc, #20]	; (80024f0 <HAL_TIM_Base_MspInit+0x68>)
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	f003 0310 	and.w	r3, r3, #16
 80024e2:	60bb      	str	r3, [r7, #8]
 80024e4:	68bb      	ldr	r3, [r7, #8]
}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40023800 	.word	0x40023800
 80024f4:	40001000 	.word	0x40001000

080024f8 <TIMER_2_Update>:
//    	// toggle LED for heart beat
//    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
//    }
//}

void TIMER_2_Update(uint32_t reload){
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b08a      	sub	sp, #40	; 0x28
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002500:	f107 0318 	add.w	r3, r7, #24
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	605a      	str	r2, [r3, #4]
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800250e:	f107 030c 	add.w	r3, r7, #12
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	605a      	str	r2, [r3, #4]
 8002518:	609a      	str	r2, [r3, #8]

	  htim2.Instance = TIM2;
 800251a:	4b1e      	ldr	r3, [pc, #120]	; (8002594 <TIMER_2_Update+0x9c>)
 800251c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002520:	601a      	str	r2, [r3, #0]
	  htim2.Init.Prescaler = 1 - 1;
 8002522:	4b1c      	ldr	r3, [pc, #112]	; (8002594 <TIMER_2_Update+0x9c>)
 8002524:	2200      	movs	r2, #0
 8002526:	605a      	str	r2, [r3, #4]
	  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002528:	4b1a      	ldr	r3, [pc, #104]	; (8002594 <TIMER_2_Update+0x9c>)
 800252a:	2200      	movs	r2, #0
 800252c:	609a      	str	r2, [r3, #8]
	  htim2.Init.Period = reload;
 800252e:	4a19      	ldr	r2, [pc, #100]	; (8002594 <TIMER_2_Update+0x9c>)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	60d3      	str	r3, [r2, #12]
	  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002534:	4b17      	ldr	r3, [pc, #92]	; (8002594 <TIMER_2_Update+0x9c>)
 8002536:	2200      	movs	r2, #0
 8002538:	611a      	str	r2, [r3, #16]
	  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800253a:	4b16      	ldr	r3, [pc, #88]	; (8002594 <TIMER_2_Update+0x9c>)
 800253c:	2200      	movs	r2, #0
 800253e:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002540:	4814      	ldr	r0, [pc, #80]	; (8002594 <TIMER_2_Update+0x9c>)
 8002542:	f003 fad3 	bl	8005aec <HAL_TIM_Base_Init>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <TIMER_2_Update+0x58>
	  {
	    Error_Handler();
 800254c:	f7ff fa04 	bl	8001958 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002550:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002554:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002556:	f107 0318 	add.w	r3, r7, #24
 800255a:	4619      	mov	r1, r3
 800255c:	480d      	ldr	r0, [pc, #52]	; (8002594 <TIMER_2_Update+0x9c>)
 800255e:	f003 fd53 	bl	8006008 <HAL_TIM_ConfigClockSource>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <TIMER_2_Update+0x74>
	  {
	    Error_Handler();
 8002568:	f7ff f9f6 	bl	8001958 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800256c:	2320      	movs	r3, #32
 800256e:	60fb      	str	r3, [r7, #12]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002574:	f107 030c 	add.w	r3, r7, #12
 8002578:	4619      	mov	r1, r3
 800257a:	4806      	ldr	r0, [pc, #24]	; (8002594 <TIMER_2_Update+0x9c>)
 800257c:	f003 ff7a 	bl	8006474 <HAL_TIMEx_MasterConfigSynchronization>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <TIMER_2_Update+0x92>
	  {
	    Error_Handler();
 8002586:	f7ff f9e7 	bl	8001958 <Error_Handler>
	  }
}
 800258a:	bf00      	nop
 800258c:	3728      	adds	r7, #40	; 0x28
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	20000450 	.word	0x20000450

08002598 <TIMER_6_Update>:

void TIMER_6_Update(uint32_t prescaler, uint32_t period)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  htim6.Init.Prescaler = prescaler - 1;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	3b01      	subs	r3, #1
 80025a6:	4a09      	ldr	r2, [pc, #36]	; (80025cc <TIMER_6_Update+0x34>)
 80025a8:	6053      	str	r3, [r2, #4]
  htim6.Init.Period = period - 1;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	3b01      	subs	r3, #1
 80025ae:	4a07      	ldr	r2, [pc, #28]	; (80025cc <TIMER_6_Update+0x34>)
 80025b0:	60d3      	str	r3, [r2, #12]
	
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025b2:	4806      	ldr	r0, [pc, #24]	; (80025cc <TIMER_6_Update+0x34>)
 80025b4:	f003 fa9a 	bl	8005aec <HAL_TIM_Base_Init>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <TIMER_6_Update+0x2a>
  {
    Error_Handler();
 80025be:	f7ff f9cb 	bl	8001958 <Error_Handler>
  }
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	20000404 	.word	0x20000404

080025d0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80025d4:	4b14      	ldr	r3, [pc, #80]	; (8002628 <MX_USART3_UART_Init+0x58>)
 80025d6:	4a15      	ldr	r2, [pc, #84]	; (800262c <MX_USART3_UART_Init+0x5c>)
 80025d8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80025da:	4b13      	ldr	r3, [pc, #76]	; (8002628 <MX_USART3_UART_Init+0x58>)
 80025dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025e0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025e2:	4b11      	ldr	r3, [pc, #68]	; (8002628 <MX_USART3_UART_Init+0x58>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025e8:	4b0f      	ldr	r3, [pc, #60]	; (8002628 <MX_USART3_UART_Init+0x58>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025ee:	4b0e      	ldr	r3, [pc, #56]	; (8002628 <MX_USART3_UART_Init+0x58>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025f4:	4b0c      	ldr	r3, [pc, #48]	; (8002628 <MX_USART3_UART_Init+0x58>)
 80025f6:	220c      	movs	r2, #12
 80025f8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025fa:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <MX_USART3_UART_Init+0x58>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002600:	4b09      	ldr	r3, [pc, #36]	; (8002628 <MX_USART3_UART_Init+0x58>)
 8002602:	2200      	movs	r2, #0
 8002604:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002606:	4b08      	ldr	r3, [pc, #32]	; (8002628 <MX_USART3_UART_Init+0x58>)
 8002608:	2200      	movs	r2, #0
 800260a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800260c:	4b06      	ldr	r3, [pc, #24]	; (8002628 <MX_USART3_UART_Init+0x58>)
 800260e:	2200      	movs	r2, #0
 8002610:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002612:	4805      	ldr	r0, [pc, #20]	; (8002628 <MX_USART3_UART_Init+0x58>)
 8002614:	f003 ffda 	bl	80065cc <HAL_UART_Init>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800261e:	f7ff f99b 	bl	8001958 <Error_Handler>
  }

}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	2000049c 	.word	0x2000049c
 800262c:	40004800 	.word	0x40004800

08002630 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b08a      	sub	sp, #40	; 0x28
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]
 8002646:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a1b      	ldr	r2, [pc, #108]	; (80026bc <HAL_UART_MspInit+0x8c>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d130      	bne.n	80026b4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002652:	4b1b      	ldr	r3, [pc, #108]	; (80026c0 <HAL_UART_MspInit+0x90>)
 8002654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002656:	4a1a      	ldr	r2, [pc, #104]	; (80026c0 <HAL_UART_MspInit+0x90>)
 8002658:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800265c:	6413      	str	r3, [r2, #64]	; 0x40
 800265e:	4b18      	ldr	r3, [pc, #96]	; (80026c0 <HAL_UART_MspInit+0x90>)
 8002660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002662:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002666:	613b      	str	r3, [r7, #16]
 8002668:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800266a:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <HAL_UART_MspInit+0x90>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	4a14      	ldr	r2, [pc, #80]	; (80026c0 <HAL_UART_MspInit+0x90>)
 8002670:	f043 0308 	orr.w	r3, r3, #8
 8002674:	6313      	str	r3, [r2, #48]	; 0x30
 8002676:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <HAL_UART_MspInit+0x90>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002682:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002688:	2302      	movs	r3, #2
 800268a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002690:	2303      	movs	r3, #3
 8002692:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002694:	2307      	movs	r3, #7
 8002696:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002698:	f107 0314 	add.w	r3, r7, #20
 800269c:	4619      	mov	r1, r3
 800269e:	4809      	ldr	r0, [pc, #36]	; (80026c4 <HAL_UART_MspInit+0x94>)
 80026a0:	f001 ff20 	bl	80044e4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80026a4:	2200      	movs	r2, #0
 80026a6:	2100      	movs	r1, #0
 80026a8:	2027      	movs	r0, #39	; 0x27
 80026aa:	f001 f80c 	bl	80036c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80026ae:	2027      	movs	r0, #39	; 0x27
 80026b0:	f001 f825 	bl	80036fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80026b4:	bf00      	nop
 80026b6:	3728      	adds	r7, #40	; 0x28
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40004800 	.word	0x40004800
 80026c0:	40023800 	.word	0x40023800
 80026c4:	40020c00 	.word	0x40020c00

080026c8 <UART_Receive>:

/******************************************************************************
@brief	 	 Receives a char by UART serial port
******************************************************************************/
char UART_Receive(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
	if(Rx_index == (RX_BUFF_LEN - 1)) // Is the buffer full?
 80026cc:	4b0e      	ldr	r3, [pc, #56]	; (8002708 <UART_Receive+0x40>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b0f      	cmp	r3, #15
 80026d4:	d102      	bne.n	80026dc <UART_Receive+0x14>
		// Treat as 'CR'
		c = ENTER_KEY;
 80026d6:	4b0d      	ldr	r3, [pc, #52]	; (800270c <UART_Receive+0x44>)
 80026d8:	220d      	movs	r2, #13
 80026da:	701a      	strb	r2, [r3, #0]
	
	if(c != ENTER_KEY) // Is this the end of reception?
 80026dc:	4b0b      	ldr	r3, [pc, #44]	; (800270c <UART_Receive+0x44>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b0d      	cmp	r3, #13
 80026e4:	d001      	beq.n	80026ea <UART_Receive+0x22>
		Rx_UART_init(); // prepare for next character
 80026e6:	f000 f905 	bl	80028f4 <Rx_UART_init>
	
	if(process_as_control() == 0) // Is the received char a control char?
 80026ea:	f000 f811 	bl	8002710 <process_as_control>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <UART_Receive+0x30>
		return (char)(-1);
 80026f4:	23ff      	movs	r3, #255	; 0xff
 80026f6:	e004      	b.n	8002702 <UART_Receive+0x3a>
	
	// Its not a special character
	process_as_data();
 80026f8:	f000 f890 	bl	800281c <process_as_data>
	return c;
 80026fc:	4b03      	ldr	r3, [pc, #12]	; (800270c <UART_Receive+0x44>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	b2db      	uxtb	r3, r3
}
 8002702:	4618      	mov	r0, r3
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	20000250 	.word	0x20000250
 800270c:	200005a0 	.word	0x200005a0

08002710 <process_as_control>:
	
	{0,0}
};

static char process_as_control(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
	const Special_Key_t *s_key_ptr = s_key_list;
 8002716:	4b0d      	ldr	r3, [pc, #52]	; (800274c <process_as_control+0x3c>)
 8002718:	607b      	str	r3, [r7, #4]
	
	while(s_key_ptr->code)
 800271a:	e00e      	b.n	800273a <process_as_control+0x2a>
	{
		if(c == (s_key_ptr->code))// Is this a control char?
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	781a      	ldrb	r2, [r3, #0]
 8002720:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <process_as_control+0x40>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	b2db      	uxtb	r3, r3
 8002726:	429a      	cmp	r2, r3
 8002728:	d104      	bne.n	8002734 <process_as_control+0x24>
		{
			// Execute this control char callback
			s_key_ptr->fn();	
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	4798      	blx	r3
			return 0; // processed as control
 8002730:	2300      	movs	r3, #0
 8002732:	e007      	b.n	8002744 <process_as_control+0x34>
		}
		s_key_ptr++;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3308      	adds	r3, #8
 8002738:	607b      	str	r3, [r7, #4]
	while(s_key_ptr->code)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1ec      	bne.n	800271c <process_as_control+0xc>
	}

	// Its not a control char. Needs to be processed as data
	return (char)(-1);
 8002742:	23ff      	movs	r3, #255	; 0xff
}
 8002744:	4618      	mov	r0, r3
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	0800a810 	.word	0x0800a810
 8002750:	200005a0 	.word	0x200005a0

08002754 <enter_key_cb>:

static void enter_key_cb(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
	UART_puts("\n\r");
 8002758:	4808      	ldr	r0, [pc, #32]	; (800277c <enter_key_cb+0x28>)
 800275a:	f000 f909 	bl	8002970 <UART_puts>
	Rx_Buffer[Rx_index] = 0;	// mark end of string
 800275e:	4b08      	ldr	r3, [pc, #32]	; (8002780 <enter_key_cb+0x2c>)
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	b2db      	uxtb	r3, r3
 8002764:	461a      	mov	r2, r3
 8002766:	4b07      	ldr	r3, [pc, #28]	; (8002784 <enter_key_cb+0x30>)
 8002768:	2100      	movs	r1, #0
 800276a:	5499      	strb	r1, [r3, r2]
	Rx_index = 0;
 800276c:	4b04      	ldr	r3, [pc, #16]	; (8002780 <enter_key_cb+0x2c>)
 800276e:	2200      	movs	r2, #0
 8002770:	701a      	strb	r2, [r3, #0]
	cmd_received = 1;					// informs main a command was received
 8002772:	4b05      	ldr	r3, [pc, #20]	; (8002788 <enter_key_cb+0x34>)
 8002774:	2201      	movs	r2, #1
 8002776:	701a      	strb	r2, [r3, #0]
}
 8002778:	bf00      	nop
 800277a:	bd80      	pop	{r7, pc}
 800277c:	0800a610 	.word	0x0800a610
 8002780:	20000250 	.word	0x20000250
 8002784:	200005a4 	.word	0x200005a4
 8002788:	20000252 	.word	0x20000252

0800278c <bcksp_key_cb>:

static void bcksp_key_cb(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
	if(Rx_index > 0) // Is there characters left to delete?
 8002790:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <bcksp_key_cb+0x34>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b00      	cmp	r3, #0
 8002798:	d007      	beq.n	80027aa <bcksp_key_cb+0x1e>
		Rx_index--;
 800279a:	4b09      	ldr	r3, [pc, #36]	; (80027c0 <bcksp_key_cb+0x34>)
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	3b01      	subs	r3, #1
 80027a2:	b2da      	uxtb	r2, r3
 80027a4:	4b06      	ldr	r3, [pc, #24]	; (80027c0 <bcksp_key_cb+0x34>)
 80027a6:	701a      	strb	r2, [r3, #0]
 80027a8:	e002      	b.n	80027b0 <bcksp_key_cb+0x24>
		// c is equal to BCKSP_KEY
	else
		// Nothing to delete
		c = 0; // Print nothing
 80027aa:	4b06      	ldr	r3, [pc, #24]	; (80027c4 <bcksp_key_cb+0x38>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
	UART_putchar(c);
 80027b0:	4b04      	ldr	r3, [pc, #16]	; (80027c4 <bcksp_key_cb+0x38>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 f8c0 	bl	800293c <UART_putchar>
}
 80027bc:	bf00      	nop
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20000250 	.word	0x20000250
 80027c4:	200005a0 	.word	0x200005a0

080027c8 <esc_key_cb>:

static void esc_key_cb(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
	clear_last_cmd();
 80027cc:	f000 f844 	bl	8002858 <clear_last_cmd>
}
 80027d0:	bf00      	nop
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <dollar_key_cb>:

static void dollar_key_cb(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
	clear_last_cmd();
 80027d8:	f000 f83e 	bl	8002858 <clear_last_cmd>
	UART_puts(last_valid_cmd); // print last valid command
 80027dc:	4803      	ldr	r0, [pc, #12]	; (80027ec <dollar_key_cb+0x18>)
 80027de:	f000 f8c7 	bl	8002970 <UART_puts>
	insert_cmd(last_valid_cmd); // fill Rx_Buffer with last valid command
 80027e2:	4802      	ldr	r0, [pc, #8]	; (80027ec <dollar_key_cb+0x18>)
 80027e4:	f000 f85c 	bl	80028a0 <insert_cmd>
}
 80027e8:	bf00      	nop
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	200000a8 	.word	0x200000a8

080027f0 <left_key_cb>:

static void left_key_cb(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
	
}
 80027f4:	bf00      	nop
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <right_key_cb>:
{
	
}

static void right_key_cb(void)
{
 80027fe:	b480      	push	{r7}
 8002800:	af00      	add	r7, sp, #0
	
}
 8002802:	bf00      	nop
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <down_key_cb>:

static void down_key_cb(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
	
}
 8002810:	bf00      	nop
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
	...

0800281c <process_as_data>:

@brief	 	 process the char received as a data character
******************************************************************************/

static void process_as_data(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
	// add received char to Rx_Buffer
	Rx_Buffer[Rx_index] = c;
 8002820:	4b0a      	ldr	r3, [pc, #40]	; (800284c <process_as_data+0x30>)
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	b2db      	uxtb	r3, r3
 8002826:	461a      	mov	r2, r3
 8002828:	4b09      	ldr	r3, [pc, #36]	; (8002850 <process_as_data+0x34>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	b2d9      	uxtb	r1, r3
 800282e:	4b09      	ldr	r3, [pc, #36]	; (8002854 <process_as_data+0x38>)
 8002830:	5499      	strb	r1, [r3, r2]
	Rx_index++;
 8002832:	4b06      	ldr	r3, [pc, #24]	; (800284c <process_as_data+0x30>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	b2db      	uxtb	r3, r3
 8002838:	3301      	adds	r3, #1
 800283a:	b2da      	uxtb	r2, r3
 800283c:	4b03      	ldr	r3, [pc, #12]	; (800284c <process_as_data+0x30>)
 800283e:	701a      	strb	r2, [r3, #0]
}
 8002840:	bf00      	nop
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	20000250 	.word	0x20000250
 8002850:	200005a0 	.word	0x200005a0
 8002854:	200005a4 	.word	0x200005a4

08002858 <clear_last_cmd>:

/******************************************************************************
@brief	 	 send backspaces via terminal to clear the command line
******************************************************************************/
static void clear_last_cmd(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
	if(Rx_index == 0) // empty buffer
 800285c:	4b0e      	ldr	r3, [pc, #56]	; (8002898 <clear_last_cmd+0x40>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	b2db      	uxtb	r3, r3
 8002862:	2b00      	cmp	r3, #0
 8002864:	d015      	beq.n	8002892 <clear_last_cmd+0x3a>
		return;
	
	// fill Rx_Buffer with 'BCKSP_KEY'
	memset(Rx_Buffer, BCKSP_KEY, Rx_index);
 8002866:	4b0c      	ldr	r3, [pc, #48]	; (8002898 <clear_last_cmd+0x40>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	b2db      	uxtb	r3, r3
 800286c:	461a      	mov	r2, r3
 800286e:	217f      	movs	r1, #127	; 0x7f
 8002870:	480a      	ldr	r0, [pc, #40]	; (800289c <clear_last_cmd+0x44>)
 8002872:	f005 fa8f 	bl	8007d94 <memset>
	Rx_Buffer[Rx_index] = 0; 	// mark end of string
 8002876:	4b08      	ldr	r3, [pc, #32]	; (8002898 <clear_last_cmd+0x40>)
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	b2db      	uxtb	r3, r3
 800287c:	461a      	mov	r2, r3
 800287e:	4b07      	ldr	r3, [pc, #28]	; (800289c <clear_last_cmd+0x44>)
 8002880:	2100      	movs	r1, #0
 8002882:	5499      	strb	r1, [r3, r2]
	Rx_index = 0;
 8002884:	4b04      	ldr	r3, [pc, #16]	; (8002898 <clear_last_cmd+0x40>)
 8002886:	2200      	movs	r2, #0
 8002888:	701a      	strb	r2, [r3, #0]
	
	UART_puts(Rx_Buffer); // print it -> this will clear the command line 
 800288a:	4804      	ldr	r0, [pc, #16]	; (800289c <clear_last_cmd+0x44>)
 800288c:	f000 f870 	bl	8002970 <UART_puts>
 8002890:	e000      	b.n	8002894 <clear_last_cmd+0x3c>
		return;
 8002892:	bf00      	nop
}
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	20000250 	.word	0x20000250
 800289c:	200005a4 	.word	0x200005a4

080028a0 <insert_cmd>:
@brief	 	 Assigns 'Rx_Buffer' with string 'str', making 'Rx_index' point to
							the end of 'Rx_Buffer'
@param  	 String to be inserted in 'Rx_Buffer'
******************************************************************************/
static void insert_cmd(const char* str)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
	if((str == NULL) || (str[0] == 0))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d017      	beq.n	80028de <insert_cmd+0x3e>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d013      	beq.n	80028de <insert_cmd+0x3e>
		return;
	
	int len = strlen(str);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7fd fccc 	bl	8000254 <strlen>
 80028bc:	4603      	mov	r3, r0
 80028be:	60fb      	str	r3, [r7, #12]
	if(len > RX_BUFF_LEN)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2b10      	cmp	r3, #16
 80028c4:	dc0d      	bgt.n	80028e2 <insert_cmd+0x42>
		return;
	
	strcpy(Rx_Buffer, str);
 80028c6:	6879      	ldr	r1, [r7, #4]
 80028c8:	4808      	ldr	r0, [pc, #32]	; (80028ec <insert_cmd+0x4c>)
 80028ca:	f005 fb81 	bl	8007fd0 <strcpy>
	Rx_index = strlen(str);	// 'Rx_index' point to the last 'Rx_Buffer' position
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f7fd fcc0 	bl	8000254 <strlen>
 80028d4:	4603      	mov	r3, r0
 80028d6:	b2da      	uxtb	r2, r3
 80028d8:	4b05      	ldr	r3, [pc, #20]	; (80028f0 <insert_cmd+0x50>)
 80028da:	701a      	strb	r2, [r3, #0]
 80028dc:	e002      	b.n	80028e4 <insert_cmd+0x44>
		return;
 80028de:	bf00      	nop
 80028e0:	e000      	b.n	80028e4 <insert_cmd+0x44>
		return;
 80028e2:	bf00      	nop
}
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	200005a4 	.word	0x200005a4
 80028f0:	20000250 	.word	0x20000250

080028f4 <Rx_UART_init>:

// set the interrupt for UART3 Rx
void Rx_UART_init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart3, (uint8_t*)&c, 1);
 80028f8:	2201      	movs	r2, #1
 80028fa:	4903      	ldr	r1, [pc, #12]	; (8002908 <Rx_UART_init+0x14>)
 80028fc:	4803      	ldr	r0, [pc, #12]	; (800290c <Rx_UART_init+0x18>)
 80028fe:	f003 ff21 	bl	8006744 <HAL_UART_Receive_IT>
}
 8002902:	bf00      	nop
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	200005a0 	.word	0x200005a0
 800290c:	2000049c 	.word	0x2000049c

08002910 <HAL_UART_RxCpltCallback>:

//implementation of UART ISR
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) //current UART?
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a05      	ldr	r2, [pc, #20]	; (8002934 <HAL_UART_RxCpltCallback+0x24>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d102      	bne.n	8002928 <HAL_UART_RxCpltCallback+0x18>
		Rx_flag = 1;
 8002922:	4b05      	ldr	r3, [pc, #20]	; (8002938 <HAL_UART_RxCpltCallback+0x28>)
 8002924:	2201      	movs	r2, #1
 8002926:	701a      	strb	r2, [r3, #0]
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	40004800 	.word	0x40004800
 8002938:	20000251 	.word	0x20000251

0800293c <UART_putchar>:
@brief	 	 Sends a char by UART - Polling (Waits for UART_Tx to transmitt 
							queued data
@param  	 Char to be transmitted
******************************************************************************/
void UART_putchar(char ch)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	4603      	mov	r3, r0
 8002944:	71fb      	strb	r3, [r7, #7]
	while(huart3.gState == HAL_UART_STATE_BUSY_TX) // Waits for UART_Tx to transmitt queued data
 8002946:	bf00      	nop
 8002948:	4b07      	ldr	r3, [pc, #28]	; (8002968 <UART_putchar+0x2c>)
 800294a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800294c:	2b21      	cmp	r3, #33	; 0x21
 800294e:	d0fb      	beq.n	8002948 <UART_putchar+0xc>
		;
	
	c = ch; // 'ch' cannot be used to transmitt since its local to this function. Content may be lost
 8002950:	4a06      	ldr	r2, [pc, #24]	; (800296c <UART_putchar+0x30>)
 8002952:	79fb      	ldrb	r3, [r7, #7]
 8002954:	7013      	strb	r3, [r2, #0]
	HAL_UART_Transmit_IT(&huart3, (uint8_t*)&c, 1);
 8002956:	2201      	movs	r2, #1
 8002958:	4904      	ldr	r1, [pc, #16]	; (800296c <UART_putchar+0x30>)
 800295a:	4803      	ldr	r0, [pc, #12]	; (8002968 <UART_putchar+0x2c>)
 800295c:	f003 fe84 	bl	8006668 <HAL_UART_Transmit_IT>
}
 8002960:	bf00      	nop
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	2000049c 	.word	0x2000049c
 800296c:	200005a0 	.word	0x200005a0

08002970 <UART_puts>:
@brief	 	 Sends a string by UART - Polling (Waits for UART_Tx to transmitt 
							queued data
@param  	 String to be transmitted
******************************************************************************/
void UART_puts(const char *s)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
	if((s == NULL) || (s[0] == 0))	// string empty?
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d01c      	beq.n	80029b8 <UART_puts+0x48>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d018      	beq.n	80029b8 <UART_puts+0x48>
		return;
	
	int len = strlen(s);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7fd fc64 	bl	8000254 <strlen>
 800298c:	4603      	mov	r3, r0
 800298e:	60fb      	str	r3, [r7, #12]
	if(len > TX_BUFF_LEN)		// string size bigger than the max size of Tx_Buffer?
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2b80      	cmp	r3, #128	; 0x80
 8002994:	dc12      	bgt.n	80029bc <UART_puts+0x4c>
		return;

	while(huart3.gState == HAL_UART_STATE_BUSY_TX) // Waits for UART_Tx to transmitt queued data
 8002996:	bf00      	nop
 8002998:	4b0a      	ldr	r3, [pc, #40]	; (80029c4 <UART_puts+0x54>)
 800299a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800299c:	2b21      	cmp	r3, #33	; 0x21
 800299e:	d0fb      	beq.n	8002998 <UART_puts+0x28>
		;
	
	strcpy(Tx_Buffer, s);	// send string 'str' to 'TX_Buffer'
 80029a0:	6879      	ldr	r1, [r7, #4]
 80029a2:	4809      	ldr	r0, [pc, #36]	; (80029c8 <UART_puts+0x58>)
 80029a4:	f005 fb14 	bl	8007fd0 <strcpy>
	HAL_UART_Transmit_IT(&huart3, (uint8_t*)Tx_Buffer, len);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	461a      	mov	r2, r3
 80029ae:	4906      	ldr	r1, [pc, #24]	; (80029c8 <UART_puts+0x58>)
 80029b0:	4804      	ldr	r0, [pc, #16]	; (80029c4 <UART_puts+0x54>)
 80029b2:	f003 fe59 	bl	8006668 <HAL_UART_Transmit_IT>
 80029b6:	e002      	b.n	80029be <UART_puts+0x4e>
		return;
 80029b8:	bf00      	nop
 80029ba:	e000      	b.n	80029be <UART_puts+0x4e>
		return;
 80029bc:	bf00      	nop
}
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	2000049c 	.word	0x2000049c
 80029c8:	20000520 	.word	0x20000520

080029cc <my_atoi>:
@param  String 'str' to be converted

@retval Int value of string converted
******************************************************************************/
int my_atoi(const char *str)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80029d4:	2300      	movs	r3, #0
 80029d6:	73fb      	strb	r3, [r7, #15]

	while(str[i]) // end of array
 80029d8:	e01d      	b.n	8002a16 <my_atoi+0x4a>
	{
		if(((str[i] < 0x30) || (str[i] > 0x41)) && ((str[i] < 0x41) || (str[i] > 0x46))) // 0x30 ('0'); 0x41 ('9'); 0x41 ('A'); 0x46 ('F');
 80029da:	7bfb      	ldrb	r3, [r7, #15]
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	4413      	add	r3, r2
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	2b2f      	cmp	r3, #47	; 0x2f
 80029e4:	d905      	bls.n	80029f2 <my_atoi+0x26>
 80029e6:	7bfb      	ldrb	r3, [r7, #15]
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	4413      	add	r3, r2
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b41      	cmp	r3, #65	; 0x41
 80029f0:	d90e      	bls.n	8002a10 <my_atoi+0x44>
 80029f2:	7bfb      	ldrb	r3, [r7, #15]
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	4413      	add	r3, r2
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	2b40      	cmp	r3, #64	; 0x40
 80029fc:	d905      	bls.n	8002a0a <my_atoi+0x3e>
 80029fe:	7bfb      	ldrb	r3, [r7, #15]
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	4413      	add	r3, r2
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b46      	cmp	r3, #70	; 0x46
 8002a08:	d902      	bls.n	8002a10 <my_atoi+0x44>
			return -1;		// invalid
 8002a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a0e:	e00f      	b.n	8002a30 <my_atoi+0x64>
		i++;
 8002a10:	7bfb      	ldrb	r3, [r7, #15]
 8002a12:	3301      	adds	r3, #1
 8002a14:	73fb      	strb	r3, [r7, #15]
	while(str[i]) // end of array
 8002a16:	7bfb      	ldrb	r3, [r7, #15]
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1db      	bne.n	80029da <my_atoi+0xe>
	}
	return (int)strtol(str, NULL, 16); // convert string str (representing a hexadecimal value) into an integer number - 16 (hexadecimal)
 8002a22:	2210      	movs	r2, #16
 8002a24:	2100      	movs	r1, #0
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f005 fbba 	bl	80081a0 <strtol>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	bf00      	nop
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a3c:	480d      	ldr	r0, [pc, #52]	; (8002a74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a3e:	490e      	ldr	r1, [pc, #56]	; (8002a78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a40:	4a0e      	ldr	r2, [pc, #56]	; (8002a7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a44:	e002      	b.n	8002a4c <LoopCopyDataInit>

08002a46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a4a:	3304      	adds	r3, #4

08002a4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a50:	d3f9      	bcc.n	8002a46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a52:	4a0b      	ldr	r2, [pc, #44]	; (8002a80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a54:	4c0b      	ldr	r4, [pc, #44]	; (8002a84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a58:	e001      	b.n	8002a5e <LoopFillZerobss>

08002a5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a5c:	3204      	adds	r2, #4

08002a5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a60:	d3fb      	bcc.n	8002a5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a62:	f7ff fc77 	bl	8002354 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a66:	f005 f961 	bl	8007d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a6a:	f7fe fe97 	bl	800179c <main>
  bx  lr    
 8002a6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a70:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002a74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a78:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002a7c:	0800ac98 	.word	0x0800ac98
  ldr r2, =_sbss
 8002a80:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002a84:	200005c8 	.word	0x200005c8

08002a88 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a88:	e7fe      	b.n	8002a88 <CAN1_RX0_IRQHandler>

08002a8a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a8e:	2003      	movs	r0, #3
 8002a90:	f000 fe0e 	bl	80036b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a94:	2000      	movs	r0, #0
 8002a96:	f000 f805 	bl	8002aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a9a:	f7ff fb1f 	bl	80020dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002aac:	4b12      	ldr	r3, [pc, #72]	; (8002af8 <HAL_InitTick+0x54>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	4b12      	ldr	r3, [pc, #72]	; (8002afc <HAL_InitTick+0x58>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8002abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f000 fe29 	bl	800371a <HAL_SYSTICK_Config>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e00e      	b.n	8002af0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2b0f      	cmp	r3, #15
 8002ad6:	d80a      	bhi.n	8002aee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ad8:	2200      	movs	r2, #0
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae0:	f000 fdf1 	bl	80036c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ae4:	4a06      	ldr	r2, [pc, #24]	; (8002b00 <HAL_InitTick+0x5c>)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
 8002aec:	e000      	b.n	8002af0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	20000010 	.word	0x20000010
 8002afc:	20000018 	.word	0x20000018
 8002b00:	20000014 	.word	0x20000014

08002b04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b08:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <HAL_IncTick+0x20>)
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <HAL_IncTick+0x24>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4413      	add	r3, r2
 8002b14:	4a04      	ldr	r2, [pc, #16]	; (8002b28 <HAL_IncTick+0x24>)
 8002b16:	6013      	str	r3, [r2, #0]
}
 8002b18:	bf00      	nop
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	20000018 	.word	0x20000018
 8002b28:	200005b4 	.word	0x200005b4

08002b2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b30:	4b03      	ldr	r3, [pc, #12]	; (8002b40 <HAL_GetTick+0x14>)
 8002b32:	681b      	ldr	r3, [r3, #0]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	200005b4 	.word	0x200005b4

08002b44 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e031      	b.n	8002bbe <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d109      	bne.n	8002b76 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f7fd fda2 	bl	80006ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	f003 0310 	and.w	r3, r3, #16
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d116      	bne.n	8002bb0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b86:	4b10      	ldr	r3, [pc, #64]	; (8002bc8 <HAL_ADC_Init+0x84>)
 8002b88:	4013      	ands	r3, r2
 8002b8a:	f043 0202 	orr.w	r2, r3, #2
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 fbb8 	bl	8003308 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba2:	f023 0303 	bic.w	r3, r3, #3
 8002ba6:	f043 0201 	orr.w	r2, r3, #1
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	641a      	str	r2, [r3, #64]	; 0x40
 8002bae:	e001      	b.n	8002bb4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	ffffeefd 	.word	0xffffeefd

08002bcc <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d101      	bne.n	8002be6 <HAL_ADC_Start_IT+0x1a>
 8002be2:	2302      	movs	r3, #2
 8002be4:	e0b5      	b.n	8002d52 <HAL_ADC_Start_IT+0x186>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d018      	beq.n	8002c2e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689a      	ldr	r2, [r3, #8]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 0201 	orr.w	r2, r2, #1
 8002c0a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002c0c:	4b54      	ldr	r3, [pc, #336]	; (8002d60 <HAL_ADC_Start_IT+0x194>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a54      	ldr	r2, [pc, #336]	; (8002d64 <HAL_ADC_Start_IT+0x198>)
 8002c12:	fba2 2303 	umull	r2, r3, r2, r3
 8002c16:	0c9a      	lsrs	r2, r3, #18
 8002c18:	4613      	mov	r3, r2
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	4413      	add	r3, r2
 8002c1e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002c20:	e002      	b.n	8002c28 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	3b01      	subs	r3, #1
 8002c26:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1f9      	bne.n	8002c22 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d17d      	bne.n	8002d38 <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c40:	4b49      	ldr	r3, [pc, #292]	; (8002d68 <HAL_ADC_Start_IT+0x19c>)
 8002c42:	4013      	ands	r3, r2
 8002c44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d007      	beq.n	8002c6a <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c62:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c76:	d106      	bne.n	8002c86 <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c7c:	f023 0206 	bic.w	r2, r3, #6
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	645a      	str	r2, [r3, #68]	; 0x44
 8002c84:	e002      	b.n	8002c8c <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002c9c:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	6859      	ldr	r1, [r3, #4]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	4b30      	ldr	r3, [pc, #192]	; (8002d6c <HAL_ADC_Start_IT+0x1a0>)
 8002caa:	430b      	orrs	r3, r1
 8002cac:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002cae:	4b30      	ldr	r3, [pc, #192]	; (8002d70 <HAL_ADC_Start_IT+0x1a4>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f003 031f 	and.w	r3, r3, #31
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10f      	bne.n	8002cda <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d143      	bne.n	8002d50 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002cd6:	609a      	str	r2, [r3, #8]
 8002cd8:	e03a      	b.n	8002d50 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a25      	ldr	r2, [pc, #148]	; (8002d74 <HAL_ADC_Start_IT+0x1a8>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d10e      	bne.n	8002d02 <HAL_ADC_Start_IT+0x136>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d107      	bne.n	8002d02 <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d00:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002d02:	4b1b      	ldr	r3, [pc, #108]	; (8002d70 <HAL_ADC_Start_IT+0x1a4>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f003 0310 	and.w	r3, r3, #16
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d120      	bne.n	8002d50 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a19      	ldr	r2, [pc, #100]	; (8002d78 <HAL_ADC_Start_IT+0x1ac>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d11b      	bne.n	8002d50 <HAL_ADC_Start_IT+0x184>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d114      	bne.n	8002d50 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d34:	609a      	str	r2, [r3, #8]
 8002d36:	e00b      	b.n	8002d50 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3c:	f043 0210 	orr.w	r2, r3, #16
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d48:	f043 0201 	orr.w	r2, r3, #1
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3714      	adds	r7, #20
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	20000010 	.word	0x20000010
 8002d64:	431bde83 	.word	0x431bde83
 8002d68:	fffff8fe 	.word	0xfffff8fe
 8002d6c:	04000020 	.word	0x04000020
 8002d70:	40012300 	.word	0x40012300
 8002d74:	40012000 	.word	0x40012000
 8002d78:	40012200 	.word	0x40012200

08002d7c <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_ADC_Stop_IT+0x16>
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e027      	b.n	8002de2 <HAL_ADC_Stop_IT+0x66>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 0201 	bic.w	r2, r2, #1
 8002da8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d10f      	bne.n	8002dd8 <HAL_ADC_Stop_IT+0x5c>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6859      	ldr	r1, [r3, #4]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <HAL_ADC_Stop_IT+0x74>)
 8002dc4:	400b      	ands	r3, r1
 8002dc6:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dcc:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <HAL_ADC_Stop_IT+0x78>)
 8002dce:	4013      	ands	r3, r2
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	fbffffdf 	.word	0xfbffffdf
 8002df4:	ffffeefe 	.word	0xffffeefe

08002df8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
 8002e04:	2300      	movs	r3, #0
 8002e06:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	f003 0320 	and.w	r3, r3, #32
 8002e26:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d049      	beq.n	8002ec2 <HAL_ADC_IRQHandler+0xca>
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d046      	beq.n	8002ec2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e38:	f003 0310 	and.w	r3, r3, #16
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d105      	bne.n	8002e4c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d12b      	bne.n	8002eb2 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d127      	bne.n	8002eb2 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e68:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d006      	beq.n	8002e7e <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d119      	bne.n	8002eb2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 0220 	bic.w	r2, r2, #32
 8002e8c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d105      	bne.n	8002eb2 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	f043 0201 	orr.w	r2, r3, #1
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f7fd fcf8 	bl	80008a8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f06f 0212 	mvn.w	r2, #18
 8002ec0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ed0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d057      	beq.n	8002f88 <HAL_ADC_IRQHandler+0x190>
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d054      	beq.n	8002f88 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee2:	f003 0310 	and.w	r3, r3, #16
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d105      	bne.n	8002ef6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d139      	bne.n	8002f78 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f0a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d006      	beq.n	8002f20 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d12b      	bne.n	8002f78 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d124      	bne.n	8002f78 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d11d      	bne.n	8002f78 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d119      	bne.n	8002f78 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	685a      	ldr	r2, [r3, #4]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f52:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f58:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d105      	bne.n	8002f78 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	f043 0201 	orr.w	r2, r3, #1
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 fabf 	bl	80034fc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f06f 020c 	mvn.w	r2, #12
 8002f86:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f96:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d017      	beq.n	8002fce <HAL_ADC_IRQHandler+0x1d6>
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d014      	beq.n	8002fce <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d10d      	bne.n	8002fce <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 f837 	bl	8003032 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f06f 0201 	mvn.w	r2, #1
 8002fcc:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f003 0320 	and.w	r3, r3, #32
 8002fd4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002fdc:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d015      	beq.n	8003010 <HAL_ADC_IRQHandler+0x218>
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d012      	beq.n	8003010 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fee:	f043 0202 	orr.w	r2, r3, #2
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f06f 0220 	mvn.w	r2, #32
 8002ffe:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 f820 	bl	8003046 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f06f 0220 	mvn.w	r2, #32
 800300e:	601a      	str	r2, [r3, #0]
  }
}
 8003010:	bf00      	nop
 8003012:	3718      	adds	r7, #24
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}

08003018 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003026:	4618      	mov	r0, r3
 8003028:	370c      	adds	r7, #12
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr

08003032 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003032:	b480      	push	{r7}
 8003034:	b083      	sub	sp, #12
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800303a:	bf00      	nop
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr

08003046 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003046:	b480      	push	{r7}
 8003048:	b083      	sub	sp, #12
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800304e:	bf00      	nop
 8003050:	370c      	adds	r7, #12
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
	...

0800305c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003066:	2300      	movs	r3, #0
 8003068:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003070:	2b01      	cmp	r3, #1
 8003072:	d101      	bne.n	8003078 <HAL_ADC_ConfigChannel+0x1c>
 8003074:	2302      	movs	r3, #2
 8003076:	e136      	b.n	80032e6 <HAL_ADC_ConfigChannel+0x28a>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2b09      	cmp	r3, #9
 8003086:	d93a      	bls.n	80030fe <HAL_ADC_ConfigChannel+0xa2>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003090:	d035      	beq.n	80030fe <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68d9      	ldr	r1, [r3, #12]
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	b29b      	uxth	r3, r3
 800309e:	461a      	mov	r2, r3
 80030a0:	4613      	mov	r3, r2
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	4413      	add	r3, r2
 80030a6:	3b1e      	subs	r3, #30
 80030a8:	2207      	movs	r2, #7
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43da      	mvns	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	400a      	ands	r2, r1
 80030b6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a8d      	ldr	r2, [pc, #564]	; (80032f4 <HAL_ADC_ConfigChannel+0x298>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d10a      	bne.n	80030d8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68d9      	ldr	r1, [r3, #12]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	061a      	lsls	r2, r3, #24
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	430a      	orrs	r2, r1
 80030d4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030d6:	e035      	b.n	8003144 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68d9      	ldr	r1, [r3, #12]
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	689a      	ldr	r2, [r3, #8]
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	4618      	mov	r0, r3
 80030ea:	4603      	mov	r3, r0
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	4403      	add	r3, r0
 80030f0:	3b1e      	subs	r3, #30
 80030f2:	409a      	lsls	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030fc:	e022      	b.n	8003144 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6919      	ldr	r1, [r3, #16]
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	b29b      	uxth	r3, r3
 800310a:	461a      	mov	r2, r3
 800310c:	4613      	mov	r3, r2
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	4413      	add	r3, r2
 8003112:	2207      	movs	r2, #7
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	43da      	mvns	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	400a      	ands	r2, r1
 8003120:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	6919      	ldr	r1, [r3, #16]
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	b29b      	uxth	r3, r3
 8003132:	4618      	mov	r0, r3
 8003134:	4603      	mov	r3, r0
 8003136:	005b      	lsls	r3, r3, #1
 8003138:	4403      	add	r3, r0
 800313a:	409a      	lsls	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	430a      	orrs	r2, r1
 8003142:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	2b06      	cmp	r3, #6
 800314a:	d824      	bhi.n	8003196 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	4613      	mov	r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	4413      	add	r3, r2
 800315c:	3b05      	subs	r3, #5
 800315e:	221f      	movs	r2, #31
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43da      	mvns	r2, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	400a      	ands	r2, r1
 800316c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	b29b      	uxth	r3, r3
 800317a:	4618      	mov	r0, r3
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685a      	ldr	r2, [r3, #4]
 8003180:	4613      	mov	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	3b05      	subs	r3, #5
 8003188:	fa00 f203 	lsl.w	r2, r0, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	635a      	str	r2, [r3, #52]	; 0x34
 8003194:	e04c      	b.n	8003230 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2b0c      	cmp	r3, #12
 800319c:	d824      	bhi.n	80031e8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	4613      	mov	r3, r2
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	4413      	add	r3, r2
 80031ae:	3b23      	subs	r3, #35	; 0x23
 80031b0:	221f      	movs	r2, #31
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	43da      	mvns	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	400a      	ands	r2, r1
 80031be:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	4618      	mov	r0, r3
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	4613      	mov	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	3b23      	subs	r3, #35	; 0x23
 80031da:	fa00 f203 	lsl.w	r2, r0, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	631a      	str	r2, [r3, #48]	; 0x30
 80031e6:	e023      	b.n	8003230 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	4613      	mov	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	4413      	add	r3, r2
 80031f8:	3b41      	subs	r3, #65	; 0x41
 80031fa:	221f      	movs	r2, #31
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	43da      	mvns	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	400a      	ands	r2, r1
 8003208:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	b29b      	uxth	r3, r3
 8003216:	4618      	mov	r0, r3
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685a      	ldr	r2, [r3, #4]
 800321c:	4613      	mov	r3, r2
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	4413      	add	r3, r2
 8003222:	3b41      	subs	r3, #65	; 0x41
 8003224:	fa00 f203 	lsl.w	r2, r0, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a30      	ldr	r2, [pc, #192]	; (80032f8 <HAL_ADC_ConfigChannel+0x29c>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d10a      	bne.n	8003250 <HAL_ADC_ConfigChannel+0x1f4>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003242:	d105      	bne.n	8003250 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003244:	4b2d      	ldr	r3, [pc, #180]	; (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	4a2c      	ldr	r2, [pc, #176]	; (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 800324a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800324e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a28      	ldr	r2, [pc, #160]	; (80032f8 <HAL_ADC_ConfigChannel+0x29c>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d10f      	bne.n	800327a <HAL_ADC_ConfigChannel+0x21e>
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2b12      	cmp	r3, #18
 8003260:	d10b      	bne.n	800327a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003262:	4b26      	ldr	r3, [pc, #152]	; (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	4a25      	ldr	r2, [pc, #148]	; (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 8003268:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800326c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800326e:	4b23      	ldr	r3, [pc, #140]	; (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	4a22      	ldr	r2, [pc, #136]	; (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 8003274:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003278:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a1e      	ldr	r2, [pc, #120]	; (80032f8 <HAL_ADC_ConfigChannel+0x29c>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d12b      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x280>
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a1a      	ldr	r2, [pc, #104]	; (80032f4 <HAL_ADC_ConfigChannel+0x298>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d003      	beq.n	8003296 <HAL_ADC_ConfigChannel+0x23a>
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2b11      	cmp	r3, #17
 8003294:	d122      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003296:	4b19      	ldr	r3, [pc, #100]	; (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	4a18      	ldr	r2, [pc, #96]	; (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 800329c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80032a0:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80032a2:	4b16      	ldr	r3, [pc, #88]	; (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	4a15      	ldr	r2, [pc, #84]	; (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 80032a8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80032ac:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a10      	ldr	r2, [pc, #64]	; (80032f4 <HAL_ADC_ConfigChannel+0x298>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d111      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80032b8:	4b11      	ldr	r3, [pc, #68]	; (8003300 <HAL_ADC_ConfigChannel+0x2a4>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a11      	ldr	r2, [pc, #68]	; (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	0c9a      	lsrs	r2, r3, #18
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80032ce:	e002      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	3b01      	subs	r3, #1
 80032d4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1f9      	bne.n	80032d0 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	10000012 	.word	0x10000012
 80032f8:	40012000 	.word	0x40012000
 80032fc:	40012300 	.word	0x40012300
 8003300:	20000010 	.word	0x20000010
 8003304:	431bde83 	.word	0x431bde83

08003308 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003310:	4b78      	ldr	r3, [pc, #480]	; (80034f4 <ADC_Init+0x1ec>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	4a77      	ldr	r2, [pc, #476]	; (80034f4 <ADC_Init+0x1ec>)
 8003316:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800331a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800331c:	4b75      	ldr	r3, [pc, #468]	; (80034f4 <ADC_Init+0x1ec>)
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	4973      	ldr	r1, [pc, #460]	; (80034f4 <ADC_Init+0x1ec>)
 8003326:	4313      	orrs	r3, r2
 8003328:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003338:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6859      	ldr	r1, [r3, #4]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	021a      	lsls	r2, r3, #8
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800335c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	6859      	ldr	r1, [r3, #4]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800337e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6899      	ldr	r1, [r3, #8]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	68da      	ldr	r2, [r3, #12]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003396:	4a58      	ldr	r2, [pc, #352]	; (80034f8 <ADC_Init+0x1f0>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d022      	beq.n	80033e2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689a      	ldr	r2, [r3, #8]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6899      	ldr	r1, [r3, #8]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6899      	ldr	r1, [r3, #8]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	609a      	str	r2, [r3, #8]
 80033e0:	e00f      	b.n	8003402 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003400:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 0202 	bic.w	r2, r2, #2
 8003410:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6899      	ldr	r1, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	005a      	lsls	r2, r3, #1
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 3020 	ldrb.w	r3, [r3, #32]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d01b      	beq.n	8003468 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	685a      	ldr	r2, [r3, #4]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800343e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800344e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6859      	ldr	r1, [r3, #4]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345a:	3b01      	subs	r3, #1
 800345c:	035a      	lsls	r2, r3, #13
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	430a      	orrs	r2, r1
 8003464:	605a      	str	r2, [r3, #4]
 8003466:	e007      	b.n	8003478 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003476:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003486:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	3b01      	subs	r3, #1
 8003494:	051a      	lsls	r2, r3, #20
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80034ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6899      	ldr	r1, [r3, #8]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80034ba:	025a      	lsls	r2, r3, #9
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6899      	ldr	r1, [r3, #8]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	029a      	lsls	r2, r3, #10
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	609a      	str	r2, [r3, #8]
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	40012300 	.word	0x40012300
 80034f8:	0f000001 	.word	0x0f000001

080034fc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003504:	bf00      	nop
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f003 0307 	and.w	r3, r3, #7
 800351e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003520:	4b0b      	ldr	r3, [pc, #44]	; (8003550 <__NVIC_SetPriorityGrouping+0x40>)
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003526:	68ba      	ldr	r2, [r7, #8]
 8003528:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800352c:	4013      	ands	r3, r2
 800352e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003538:	4b06      	ldr	r3, [pc, #24]	; (8003554 <__NVIC_SetPriorityGrouping+0x44>)
 800353a:	4313      	orrs	r3, r2
 800353c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800353e:	4a04      	ldr	r2, [pc, #16]	; (8003550 <__NVIC_SetPriorityGrouping+0x40>)
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	60d3      	str	r3, [r2, #12]
}
 8003544:	bf00      	nop
 8003546:	3714      	adds	r7, #20
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr
 8003550:	e000ed00 	.word	0xe000ed00
 8003554:	05fa0000 	.word	0x05fa0000

08003558 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800355c:	4b04      	ldr	r3, [pc, #16]	; (8003570 <__NVIC_GetPriorityGrouping+0x18>)
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	0a1b      	lsrs	r3, r3, #8
 8003562:	f003 0307 	and.w	r3, r3, #7
}
 8003566:	4618      	mov	r0, r3
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr
 8003570:	e000ed00 	.word	0xe000ed00

08003574 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	4603      	mov	r3, r0
 800357c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800357e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003582:	2b00      	cmp	r3, #0
 8003584:	db0b      	blt.n	800359e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003586:	79fb      	ldrb	r3, [r7, #7]
 8003588:	f003 021f 	and.w	r2, r3, #31
 800358c:	4907      	ldr	r1, [pc, #28]	; (80035ac <__NVIC_EnableIRQ+0x38>)
 800358e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003592:	095b      	lsrs	r3, r3, #5
 8003594:	2001      	movs	r0, #1
 8003596:	fa00 f202 	lsl.w	r2, r0, r2
 800359a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800359e:	bf00      	nop
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	e000e100 	.word	0xe000e100

080035b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	6039      	str	r1, [r7, #0]
 80035ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	db0a      	blt.n	80035da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	b2da      	uxtb	r2, r3
 80035c8:	490c      	ldr	r1, [pc, #48]	; (80035fc <__NVIC_SetPriority+0x4c>)
 80035ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ce:	0112      	lsls	r2, r2, #4
 80035d0:	b2d2      	uxtb	r2, r2
 80035d2:	440b      	add	r3, r1
 80035d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035d8:	e00a      	b.n	80035f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	b2da      	uxtb	r2, r3
 80035de:	4908      	ldr	r1, [pc, #32]	; (8003600 <__NVIC_SetPriority+0x50>)
 80035e0:	79fb      	ldrb	r3, [r7, #7]
 80035e2:	f003 030f 	and.w	r3, r3, #15
 80035e6:	3b04      	subs	r3, #4
 80035e8:	0112      	lsls	r2, r2, #4
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	440b      	add	r3, r1
 80035ee:	761a      	strb	r2, [r3, #24]
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	e000e100 	.word	0xe000e100
 8003600:	e000ed00 	.word	0xe000ed00

08003604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003604:	b480      	push	{r7}
 8003606:	b089      	sub	sp, #36	; 0x24
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	f1c3 0307 	rsb	r3, r3, #7
 800361e:	2b04      	cmp	r3, #4
 8003620:	bf28      	it	cs
 8003622:	2304      	movcs	r3, #4
 8003624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	3304      	adds	r3, #4
 800362a:	2b06      	cmp	r3, #6
 800362c:	d902      	bls.n	8003634 <NVIC_EncodePriority+0x30>
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	3b03      	subs	r3, #3
 8003632:	e000      	b.n	8003636 <NVIC_EncodePriority+0x32>
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003638:	f04f 32ff 	mov.w	r2, #4294967295
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	fa02 f303 	lsl.w	r3, r2, r3
 8003642:	43da      	mvns	r2, r3
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	401a      	ands	r2, r3
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800364c:	f04f 31ff 	mov.w	r1, #4294967295
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	fa01 f303 	lsl.w	r3, r1, r3
 8003656:	43d9      	mvns	r1, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800365c:	4313      	orrs	r3, r2
         );
}
 800365e:	4618      	mov	r0, r3
 8003660:	3724      	adds	r7, #36	; 0x24
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
	...

0800366c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	3b01      	subs	r3, #1
 8003678:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800367c:	d301      	bcc.n	8003682 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800367e:	2301      	movs	r3, #1
 8003680:	e00f      	b.n	80036a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003682:	4a0a      	ldr	r2, [pc, #40]	; (80036ac <SysTick_Config+0x40>)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	3b01      	subs	r3, #1
 8003688:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800368a:	210f      	movs	r1, #15
 800368c:	f04f 30ff 	mov.w	r0, #4294967295
 8003690:	f7ff ff8e 	bl	80035b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003694:	4b05      	ldr	r3, [pc, #20]	; (80036ac <SysTick_Config+0x40>)
 8003696:	2200      	movs	r2, #0
 8003698:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800369a:	4b04      	ldr	r3, [pc, #16]	; (80036ac <SysTick_Config+0x40>)
 800369c:	2207      	movs	r2, #7
 800369e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3708      	adds	r7, #8
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	e000e010 	.word	0xe000e010

080036b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f7ff ff29 	bl	8003510 <__NVIC_SetPriorityGrouping>
}
 80036be:	bf00      	nop
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b086      	sub	sp, #24
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	4603      	mov	r3, r0
 80036ce:	60b9      	str	r1, [r7, #8]
 80036d0:	607a      	str	r2, [r7, #4]
 80036d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036d8:	f7ff ff3e 	bl	8003558 <__NVIC_GetPriorityGrouping>
 80036dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	68b9      	ldr	r1, [r7, #8]
 80036e2:	6978      	ldr	r0, [r7, #20]
 80036e4:	f7ff ff8e 	bl	8003604 <NVIC_EncodePriority>
 80036e8:	4602      	mov	r2, r0
 80036ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036ee:	4611      	mov	r1, r2
 80036f0:	4618      	mov	r0, r3
 80036f2:	f7ff ff5d 	bl	80035b0 <__NVIC_SetPriority>
}
 80036f6:	bf00      	nop
 80036f8:	3718      	adds	r7, #24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b082      	sub	sp, #8
 8003702:	af00      	add	r7, sp, #0
 8003704:	4603      	mov	r3, r0
 8003706:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370c:	4618      	mov	r0, r3
 800370e:	f7ff ff31 	bl	8003574 <__NVIC_EnableIRQ>
}
 8003712:	bf00      	nop
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b082      	sub	sp, #8
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f7ff ffa2 	bl	800366c <SysTick_Config>
 8003728:	4603      	mov	r3, r0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3708      	adds	r7, #8
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}

08003732 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003732:	b580      	push	{r7, lr}
 8003734:	b082      	sub	sp, #8
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d101      	bne.n	8003744 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e014      	b.n	800376e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	791b      	ldrb	r3, [r3, #4]
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d105      	bne.n	800375a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f7fd fa2b 	bl	8000bb0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2202      	movs	r2, #2
 800375e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2201      	movs	r2, #1
 800376a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}

08003776 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003776:	b480      	push	{r7}
 8003778:	b083      	sub	sp, #12
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
 800377e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	795b      	ldrb	r3, [r3, #5]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d101      	bne.n	800378c <HAL_DAC_Start+0x16>
 8003788:	2302      	movs	r3, #2
 800378a:	e040      	b.n	800380e <HAL_DAC_Start+0x98>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2202      	movs	r2, #2
 8003796:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6819      	ldr	r1, [r3, #0]
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	f003 0310 	and.w	r3, r3, #16
 80037a4:	2201      	movs	r2, #1
 80037a6:	409a      	lsls	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10f      	bne.n	80037d6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80037c0:	2b3c      	cmp	r3, #60	; 0x3c
 80037c2:	d11d      	bne.n	8003800 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685a      	ldr	r2, [r3, #4]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 0201 	orr.w	r2, r2, #1
 80037d2:	605a      	str	r2, [r3, #4]
 80037d4:	e014      	b.n	8003800 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	f003 0310 	and.w	r3, r3, #16
 80037e6:	213c      	movs	r1, #60	; 0x3c
 80037e8:	fa01 f303 	lsl.w	r3, r1, r3
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d107      	bne.n	8003800 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0202 	orr.w	r2, r2, #2
 80037fe:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr

0800381a <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800381a:	b480      	push	{r7}
 800381c:	b083      	sub	sp, #12
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
 8003822:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6819      	ldr	r1, [r3, #0]
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	f003 0310 	and.w	r3, r3, #16
 8003830:	2201      	movs	r2, #1
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43da      	mvns	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	400a      	ands	r2, r1
 800383e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
 8003860:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8003862:	2300      	movs	r3, #0
 8003864:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	795b      	ldrb	r3, [r3, #5]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d101      	bne.n	8003872 <HAL_DAC_Start_DMA+0x1e>
 800386e:	2302      	movs	r3, #2
 8003870:	e0ab      	b.n	80039ca <HAL_DAC_Start_DMA+0x176>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2201      	movs	r2, #1
 8003876:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2202      	movs	r2, #2
 800387c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d12f      	bne.n	80038e4 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	4a52      	ldr	r2, [pc, #328]	; (80039d4 <HAL_DAC_Start_DMA+0x180>)
 800388a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	4a51      	ldr	r2, [pc, #324]	; (80039d8 <HAL_DAC_Start_DMA+0x184>)
 8003892:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	4a50      	ldr	r2, [pc, #320]	; (80039dc <HAL_DAC_Start_DMA+0x188>)
 800389a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80038aa:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80038ac:	6a3b      	ldr	r3, [r7, #32]
 80038ae:	2b08      	cmp	r3, #8
 80038b0:	d013      	beq.n	80038da <HAL_DAC_Start_DMA+0x86>
 80038b2:	6a3b      	ldr	r3, [r7, #32]
 80038b4:	2b08      	cmp	r3, #8
 80038b6:	d845      	bhi.n	8003944 <HAL_DAC_Start_DMA+0xf0>
 80038b8:	6a3b      	ldr	r3, [r7, #32]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <HAL_DAC_Start_DMA+0x72>
 80038be:	6a3b      	ldr	r3, [r7, #32]
 80038c0:	2b04      	cmp	r3, #4
 80038c2:	d005      	beq.n	80038d0 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80038c4:	e03e      	b.n	8003944 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	3308      	adds	r3, #8
 80038cc:	613b      	str	r3, [r7, #16]
        break;
 80038ce:	e03c      	b.n	800394a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	330c      	adds	r3, #12
 80038d6:	613b      	str	r3, [r7, #16]
        break;
 80038d8:	e037      	b.n	800394a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	3310      	adds	r3, #16
 80038e0:	613b      	str	r3, [r7, #16]
        break;
 80038e2:	e032      	b.n	800394a <HAL_DAC_Start_DMA+0xf6>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	4a3d      	ldr	r2, [pc, #244]	; (80039e0 <HAL_DAC_Start_DMA+0x18c>)
 80038ea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	4a3c      	ldr	r2, [pc, #240]	; (80039e4 <HAL_DAC_Start_DMA+0x190>)
 80038f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	4a3b      	ldr	r2, [pc, #236]	; (80039e8 <HAL_DAC_Start_DMA+0x194>)
 80038fa:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800390a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800390c:	6a3b      	ldr	r3, [r7, #32]
 800390e:	2b08      	cmp	r3, #8
 8003910:	d013      	beq.n	800393a <HAL_DAC_Start_DMA+0xe6>
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	2b08      	cmp	r3, #8
 8003916:	d817      	bhi.n	8003948 <HAL_DAC_Start_DMA+0xf4>
 8003918:	6a3b      	ldr	r3, [r7, #32]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d003      	beq.n	8003926 <HAL_DAC_Start_DMA+0xd2>
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	2b04      	cmp	r3, #4
 8003922:	d005      	beq.n	8003930 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003924:	e010      	b.n	8003948 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	3314      	adds	r3, #20
 800392c:	613b      	str	r3, [r7, #16]
        break;
 800392e:	e00c      	b.n	800394a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	3318      	adds	r3, #24
 8003936:	613b      	str	r3, [r7, #16]
        break;
 8003938:	e007      	b.n	800394a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	331c      	adds	r3, #28
 8003940:	613b      	str	r3, [r7, #16]
        break;
 8003942:	e002      	b.n	800394a <HAL_DAC_Start_DMA+0xf6>
        break;
 8003944:	bf00      	nop
 8003946:	e000      	b.n	800394a <HAL_DAC_Start_DMA+0xf6>
        break;
 8003948:	bf00      	nop
    }
  }


  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d111      	bne.n	8003974 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800395e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6898      	ldr	r0, [r3, #8]
 8003964:	6879      	ldr	r1, [r7, #4]
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	f000 fa5f 	bl	8003e2c <HAL_DMA_Start_IT>
 800396e:	4603      	mov	r3, r0
 8003970:	75fb      	strb	r3, [r7, #23]
 8003972:	e010      	b.n	8003996 <HAL_DAC_Start_DMA+0x142>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003982:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	68d8      	ldr	r0, [r3, #12]
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	f000 fa4d 	bl	8003e2c <HAL_DMA_Start_IT>
 8003992:	4603      	mov	r3, r0
 8003994:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800399c:	7dfb      	ldrb	r3, [r7, #23]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10c      	bne.n	80039bc <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6819      	ldr	r1, [r3, #0]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	f003 0310 	and.w	r3, r3, #16
 80039ae:	2201      	movs	r2, #1
 80039b0:	409a      	lsls	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	e005      	b.n	80039c8 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	f043 0204 	orr.w	r2, r3, #4
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80039c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	08003bbb 	.word	0x08003bbb
 80039d8:	08003bdd 	.word	0x08003bdd
 80039dc:	08003bf9 	.word	0x08003bf9
 80039e0:	08003c63 	.word	0x08003c63
 80039e4:	08003c85 	.word	0x08003c85
 80039e8:	08003ca1 	.word	0x08003ca1

080039ec <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6819      	ldr	r1, [r3, #0]
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	f003 0310 	and.w	r3, r3, #16
 8003a02:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	43da      	mvns	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	400a      	ands	r2, r1
 8003a12:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6819      	ldr	r1, [r3, #0]
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	f003 0310 	and.w	r3, r3, #16
 8003a20:	2201      	movs	r2, #1
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43da      	mvns	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	400a      	ands	r2, r1
 8003a2e:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10d      	bne.n	8003a52 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f000 fa56 	bl	8003eec <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	e00c      	b.n	8003a6c <HAL_DAC_Stop_DMA+0x80>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f000 fa48 	bl	8003eec <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003a6a:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b087      	sub	sp, #28
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
 8003a88:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d105      	bne.n	8003aa6 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003a9a:	697a      	ldr	r2, [r7, #20]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	3308      	adds	r3, #8
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	e004      	b.n	8003ab0 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003aa6:	697a      	ldr	r2, [r7, #20]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4413      	add	r3, r2
 8003aac:	3314      	adds	r3, #20
 8003aae:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	371c      	adds	r7, #28
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr

08003ac6 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b083      	sub	sp, #12
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003ace:	bf00      	nop
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b083      	sub	sp, #12
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr

08003b02 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003b02:	b480      	push	{r7}
 8003b04:	b087      	sub	sp, #28
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	60f8      	str	r0, [r7, #12]
 8003b0a:	60b9      	str	r1, [r7, #8]
 8003b0c:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	795b      	ldrb	r3, [r3, #5]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d101      	bne.n	8003b1a <HAL_DAC_ConfigChannel+0x18>
 8003b16:	2302      	movs	r3, #2
 8003b18:	e03c      	b.n	8003b94 <HAL_DAC_ConfigChannel+0x92>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2202      	movs	r2, #2
 8003b24:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f003 0310 	and.w	r3, r3, #16
 8003b34:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003b38:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	4013      	ands	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f003 0310 	and.w	r3, r3, #16
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6819      	ldr	r1, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f003 0310 	and.w	r3, r3, #16
 8003b76:	22c0      	movs	r2, #192	; 0xc0
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	43da      	mvns	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	400a      	ands	r2, r1
 8003b84:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	371c      	adds	r7, #28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_DAC_GetState>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL state
  */
HAL_DAC_StateTypeDef HAL_DAC_GetState(DAC_HandleTypeDef *hdac)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  /* Return DAC handle state */
  return hdac->State;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	791b      	ldrb	r3, [r3, #4]
 8003bac:	b2db      	uxtb	r3, r3
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	370c      	adds	r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr

08003bba <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b084      	sub	sp, #16
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f7ff ff7c 	bl	8003ac6 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	711a      	strb	r2, [r3, #4]
}
 8003bd4:	bf00      	nop
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be8:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f7ff ff75 	bl	8003ada <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003bf0:	bf00      	nop
 8003bf2:	3710      	adds	r7, #16
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c04:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	f043 0204 	orr.w	r2, r3, #4
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f7ff ff6b 	bl	8003aee <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	711a      	strb	r2, [r3, #4]
}
 8003c1e:	bf00      	nop
 8003c20:	3710      	adds	r7, #16
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}

08003c26 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c26:	b480      	push	{r7}
 8003c28:	b083      	sub	sp, #12
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr

08003c3a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c4e:	b480      	push	{r7}
 8003c50:	b083      	sub	sp, #12
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003c62:	b580      	push	{r7, lr}
 8003c64:	b084      	sub	sp, #16
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003c70:	68f8      	ldr	r0, [r7, #12]
 8003c72:	f7ff ffd8 	bl	8003c26 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	711a      	strb	r2, [r3, #4]
}
 8003c7c:	bf00      	nop
 8003c7e:	3710      	adds	r7, #16
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c90:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f7ff ffd1 	bl	8003c3a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003c98:	bf00      	nop
 8003c9a:	3710      	adds	r7, #16
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cac:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	691b      	ldr	r3, [r3, #16]
 8003cb2:	f043 0204 	orr.w	r2, r3, #4
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f7ff ffc7 	bl	8003c4e <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	711a      	strb	r2, [r3, #4]
}
 8003cc6:	bf00      	nop
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
	...

08003cd0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b086      	sub	sp, #24
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003cdc:	f7fe ff26 	bl	8002b2c <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d101      	bne.n	8003cec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e099      	b.n	8003e20 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f022 0201 	bic.w	r2, r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d0c:	e00f      	b.n	8003d2e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d0e:	f7fe ff0d 	bl	8002b2c <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	2b05      	cmp	r3, #5
 8003d1a:	d908      	bls.n	8003d2e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2203      	movs	r2, #3
 8003d26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e078      	b.n	8003e20 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1e8      	bne.n	8003d0e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d44:	697a      	ldr	r2, [r7, #20]
 8003d46:	4b38      	ldr	r3, [pc, #224]	; (8003e28 <HAL_DMA_Init+0x158>)
 8003d48:	4013      	ands	r3, r2
 8003d4a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a1b      	ldr	r3, [r3, #32]
 8003d78:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d84:	2b04      	cmp	r3, #4
 8003d86:	d107      	bne.n	8003d98 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d90:	4313      	orrs	r3, r2
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	697a      	ldr	r2, [r7, #20]
 8003d9e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	f023 0307 	bic.w	r3, r3, #7
 8003dae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db4:	697a      	ldr	r2, [r7, #20]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbe:	2b04      	cmp	r3, #4
 8003dc0:	d117      	bne.n	8003df2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00e      	beq.n	8003df2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f000 fb09 	bl	80043ec <DMA_CheckFifoParam>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d008      	beq.n	8003df2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2240      	movs	r2, #64	; 0x40
 8003de4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003dee:	2301      	movs	r3, #1
 8003df0:	e016      	b.n	8003e20 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 fac0 	bl	8004380 <DMA_CalcBaseAndBitshift>
 8003e00:	4603      	mov	r3, r0
 8003e02:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e08:	223f      	movs	r2, #63	; 0x3f
 8003e0a:	409a      	lsls	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3718      	adds	r7, #24
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	e010803f 	.word	0xe010803f

08003e2c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b086      	sub	sp, #24
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	607a      	str	r2, [r7, #4]
 8003e38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e42:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d101      	bne.n	8003e52 <HAL_DMA_Start_IT+0x26>
 8003e4e:	2302      	movs	r3, #2
 8003e50:	e048      	b.n	8003ee4 <HAL_DMA_Start_IT+0xb8>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d137      	bne.n	8003ed6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2202      	movs	r2, #2
 8003e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	68b9      	ldr	r1, [r7, #8]
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f000 fa52 	bl	8004324 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e84:	223f      	movs	r2, #63	; 0x3f
 8003e86:	409a      	lsls	r2, r3
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f042 0216 	orr.w	r2, r2, #22
 8003e9a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	695a      	ldr	r2, [r3, #20]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003eaa:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d007      	beq.n	8003ec4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f042 0208 	orr.w	r2, r2, #8
 8003ec2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f042 0201 	orr.w	r2, r2, #1
 8003ed2:	601a      	str	r2, [r3, #0]
 8003ed4:	e005      	b.n	8003ee2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ede:	2302      	movs	r3, #2
 8003ee0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ef8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003efa:	f7fe fe17 	bl	8002b2c <HAL_GetTick>
 8003efe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d008      	beq.n	8003f1e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2280      	movs	r2, #128	; 0x80
 8003f10:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e052      	b.n	8003fc4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 0216 	bic.w	r2, r2, #22
 8003f2c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695a      	ldr	r2, [r3, #20]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f3c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d103      	bne.n	8003f4e <HAL_DMA_Abort+0x62>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d007      	beq.n	8003f5e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0208 	bic.w	r2, r2, #8
 8003f5c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0201 	bic.w	r2, r2, #1
 8003f6c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f6e:	e013      	b.n	8003f98 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f70:	f7fe fddc 	bl	8002b2c <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b05      	cmp	r3, #5
 8003f7c:	d90c      	bls.n	8003f98 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2220      	movs	r2, #32
 8003f82:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2203      	movs	r2, #3
 8003f88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e015      	b.n	8003fc4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d1e4      	bne.n	8003f70 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003faa:	223f      	movs	r2, #63	; 0x3f
 8003fac:	409a      	lsls	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d004      	beq.n	8003fea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2280      	movs	r2, #128	; 0x80
 8003fe4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e00c      	b.n	8004004 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2205      	movs	r2, #5
 8003fee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f022 0201 	bic.w	r2, r2, #1
 8004000:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004018:	2300      	movs	r3, #0
 800401a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800401c:	4b92      	ldr	r3, [pc, #584]	; (8004268 <HAL_DMA_IRQHandler+0x258>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a92      	ldr	r2, [pc, #584]	; (800426c <HAL_DMA_IRQHandler+0x25c>)
 8004022:	fba2 2303 	umull	r2, r3, r2, r3
 8004026:	0a9b      	lsrs	r3, r3, #10
 8004028:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800402e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800403a:	2208      	movs	r2, #8
 800403c:	409a      	lsls	r2, r3
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	4013      	ands	r3, r2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d01a      	beq.n	800407c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0304 	and.w	r3, r3, #4
 8004050:	2b00      	cmp	r3, #0
 8004052:	d013      	beq.n	800407c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f022 0204 	bic.w	r2, r2, #4
 8004062:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004068:	2208      	movs	r2, #8
 800406a:	409a      	lsls	r2, r3
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004074:	f043 0201 	orr.w	r2, r3, #1
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004080:	2201      	movs	r2, #1
 8004082:	409a      	lsls	r2, r3
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	4013      	ands	r3, r2
 8004088:	2b00      	cmp	r3, #0
 800408a:	d012      	beq.n	80040b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00b      	beq.n	80040b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800409e:	2201      	movs	r2, #1
 80040a0:	409a      	lsls	r2, r3
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040aa:	f043 0202 	orr.w	r2, r3, #2
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040b6:	2204      	movs	r2, #4
 80040b8:	409a      	lsls	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	4013      	ands	r3, r2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d012      	beq.n	80040e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00b      	beq.n	80040e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040d4:	2204      	movs	r2, #4
 80040d6:	409a      	lsls	r2, r3
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040e0:	f043 0204 	orr.w	r2, r3, #4
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ec:	2210      	movs	r2, #16
 80040ee:	409a      	lsls	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	4013      	ands	r3, r2
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d043      	beq.n	8004180 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	2b00      	cmp	r3, #0
 8004104:	d03c      	beq.n	8004180 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800410a:	2210      	movs	r2, #16
 800410c:	409a      	lsls	r2, r3
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d018      	beq.n	8004152 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d108      	bne.n	8004140 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	2b00      	cmp	r3, #0
 8004134:	d024      	beq.n	8004180 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	4798      	blx	r3
 800413e:	e01f      	b.n	8004180 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004144:	2b00      	cmp	r3, #0
 8004146:	d01b      	beq.n	8004180 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	4798      	blx	r3
 8004150:	e016      	b.n	8004180 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800415c:	2b00      	cmp	r3, #0
 800415e:	d107      	bne.n	8004170 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 0208 	bic.w	r2, r2, #8
 800416e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004174:	2b00      	cmp	r3, #0
 8004176:	d003      	beq.n	8004180 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004184:	2220      	movs	r2, #32
 8004186:	409a      	lsls	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4013      	ands	r3, r2
 800418c:	2b00      	cmp	r3, #0
 800418e:	f000 808e 	beq.w	80042ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 0310 	and.w	r3, r3, #16
 800419c:	2b00      	cmp	r3, #0
 800419e:	f000 8086 	beq.w	80042ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a6:	2220      	movs	r2, #32
 80041a8:	409a      	lsls	r2, r3
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b05      	cmp	r3, #5
 80041b8:	d136      	bne.n	8004228 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 0216 	bic.w	r2, r2, #22
 80041c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	695a      	ldr	r2, [r3, #20]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d103      	bne.n	80041ea <HAL_DMA_IRQHandler+0x1da>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d007      	beq.n	80041fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 0208 	bic.w	r2, r2, #8
 80041f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041fe:	223f      	movs	r2, #63	; 0x3f
 8004200:	409a      	lsls	r2, r3
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800421a:	2b00      	cmp	r3, #0
 800421c:	d07d      	beq.n	800431a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	4798      	blx	r3
        }
        return;
 8004226:	e078      	b.n	800431a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d01c      	beq.n	8004270 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d108      	bne.n	8004256 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004248:	2b00      	cmp	r3, #0
 800424a:	d030      	beq.n	80042ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	4798      	blx	r3
 8004254:	e02b      	b.n	80042ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425a:	2b00      	cmp	r3, #0
 800425c:	d027      	beq.n	80042ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	4798      	blx	r3
 8004266:	e022      	b.n	80042ae <HAL_DMA_IRQHandler+0x29e>
 8004268:	20000010 	.word	0x20000010
 800426c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10f      	bne.n	800429e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0210 	bic.w	r2, r2, #16
 800428c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d003      	beq.n	80042ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d032      	beq.n	800431c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d022      	beq.n	8004308 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2205      	movs	r2, #5
 80042c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0201 	bic.w	r2, r2, #1
 80042d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	3301      	adds	r3, #1
 80042de:	60bb      	str	r3, [r7, #8]
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d307      	bcc.n	80042f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1f2      	bne.n	80042da <HAL_DMA_IRQHandler+0x2ca>
 80042f4:	e000      	b.n	80042f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80042f6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800430c:	2b00      	cmp	r3, #0
 800430e:	d005      	beq.n	800431c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	4798      	blx	r3
 8004318:	e000      	b.n	800431c <HAL_DMA_IRQHandler+0x30c>
        return;
 800431a:	bf00      	nop
    }
  }
}
 800431c:	3718      	adds	r7, #24
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop

08004324 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
 8004330:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004340:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	683a      	ldr	r2, [r7, #0]
 8004348:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	2b40      	cmp	r3, #64	; 0x40
 8004350:	d108      	bne.n	8004364 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004362:	e007      	b.n	8004374 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68ba      	ldr	r2, [r7, #8]
 800436a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	60da      	str	r2, [r3, #12]
}
 8004374:	bf00      	nop
 8004376:	3714      	adds	r7, #20
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004380:	b480      	push	{r7}
 8004382:	b085      	sub	sp, #20
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	b2db      	uxtb	r3, r3
 800438e:	3b10      	subs	r3, #16
 8004390:	4a13      	ldr	r2, [pc, #76]	; (80043e0 <DMA_CalcBaseAndBitshift+0x60>)
 8004392:	fba2 2303 	umull	r2, r3, r2, r3
 8004396:	091b      	lsrs	r3, r3, #4
 8004398:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800439a:	4a12      	ldr	r2, [pc, #72]	; (80043e4 <DMA_CalcBaseAndBitshift+0x64>)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4413      	add	r3, r2
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	461a      	mov	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2b03      	cmp	r3, #3
 80043ac:	d908      	bls.n	80043c0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	461a      	mov	r2, r3
 80043b4:	4b0c      	ldr	r3, [pc, #48]	; (80043e8 <DMA_CalcBaseAndBitshift+0x68>)
 80043b6:	4013      	ands	r3, r2
 80043b8:	1d1a      	adds	r2, r3, #4
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	659a      	str	r2, [r3, #88]	; 0x58
 80043be:	e006      	b.n	80043ce <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	461a      	mov	r2, r3
 80043c6:	4b08      	ldr	r3, [pc, #32]	; (80043e8 <DMA_CalcBaseAndBitshift+0x68>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	aaaaaaab 	.word	0xaaaaaaab
 80043e4:	0800a858 	.word	0x0800a858
 80043e8:	fffffc00 	.word	0xfffffc00

080043ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b085      	sub	sp, #20
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043f4:	2300      	movs	r3, #0
 80043f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d11f      	bne.n	8004446 <DMA_CheckFifoParam+0x5a>
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	2b03      	cmp	r3, #3
 800440a:	d856      	bhi.n	80044ba <DMA_CheckFifoParam+0xce>
 800440c:	a201      	add	r2, pc, #4	; (adr r2, 8004414 <DMA_CheckFifoParam+0x28>)
 800440e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004412:	bf00      	nop
 8004414:	08004425 	.word	0x08004425
 8004418:	08004437 	.word	0x08004437
 800441c:	08004425 	.word	0x08004425
 8004420:	080044bb 	.word	0x080044bb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004428:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d046      	beq.n	80044be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004434:	e043      	b.n	80044be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800443e:	d140      	bne.n	80044c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004444:	e03d      	b.n	80044c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800444e:	d121      	bne.n	8004494 <DMA_CheckFifoParam+0xa8>
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	2b03      	cmp	r3, #3
 8004454:	d837      	bhi.n	80044c6 <DMA_CheckFifoParam+0xda>
 8004456:	a201      	add	r2, pc, #4	; (adr r2, 800445c <DMA_CheckFifoParam+0x70>)
 8004458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800445c:	0800446d 	.word	0x0800446d
 8004460:	08004473 	.word	0x08004473
 8004464:	0800446d 	.word	0x0800446d
 8004468:	08004485 	.word	0x08004485
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	73fb      	strb	r3, [r7, #15]
      break;
 8004470:	e030      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004476:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d025      	beq.n	80044ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004482:	e022      	b.n	80044ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004488:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800448c:	d11f      	bne.n	80044ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004492:	e01c      	b.n	80044ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	2b02      	cmp	r3, #2
 8004498:	d903      	bls.n	80044a2 <DMA_CheckFifoParam+0xb6>
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	2b03      	cmp	r3, #3
 800449e:	d003      	beq.n	80044a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80044a0:	e018      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	73fb      	strb	r3, [r7, #15]
      break;
 80044a6:	e015      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00e      	beq.n	80044d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	73fb      	strb	r3, [r7, #15]
      break;
 80044b8:	e00b      	b.n	80044d2 <DMA_CheckFifoParam+0xe6>
      break;
 80044ba:	bf00      	nop
 80044bc:	e00a      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
      break;
 80044be:	bf00      	nop
 80044c0:	e008      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
      break;
 80044c2:	bf00      	nop
 80044c4:	e006      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
      break;
 80044c6:	bf00      	nop
 80044c8:	e004      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
      break;
 80044ca:	bf00      	nop
 80044cc:	e002      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80044ce:	bf00      	nop
 80044d0:	e000      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
      break;
 80044d2:	bf00      	nop
    }
  } 
  
  return status; 
 80044d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop

080044e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b089      	sub	sp, #36	; 0x24
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80044ee:	2300      	movs	r3, #0
 80044f0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80044f2:	2300      	movs	r3, #0
 80044f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80044f6:	2300      	movs	r3, #0
 80044f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80044fa:	2300      	movs	r3, #0
 80044fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80044fe:	2300      	movs	r3, #0
 8004500:	61fb      	str	r3, [r7, #28]
 8004502:	e175      	b.n	80047f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004504:	2201      	movs	r2, #1
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	4013      	ands	r3, r2
 8004516:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004518:	693a      	ldr	r2, [r7, #16]
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	429a      	cmp	r2, r3
 800451e:	f040 8164 	bne.w	80047ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f003 0303 	and.w	r3, r3, #3
 800452a:	2b01      	cmp	r3, #1
 800452c:	d005      	beq.n	800453a <HAL_GPIO_Init+0x56>
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f003 0303 	and.w	r3, r3, #3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d130      	bne.n	800459c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	2203      	movs	r2, #3
 8004546:	fa02 f303 	lsl.w	r3, r2, r3
 800454a:	43db      	mvns	r3, r3
 800454c:	69ba      	ldr	r2, [r7, #24]
 800454e:	4013      	ands	r3, r2
 8004550:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	68da      	ldr	r2, [r3, #12]
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	fa02 f303 	lsl.w	r3, r2, r3
 800455e:	69ba      	ldr	r2, [r7, #24]
 8004560:	4313      	orrs	r3, r2
 8004562:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004570:	2201      	movs	r2, #1
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	fa02 f303 	lsl.w	r3, r2, r3
 8004578:	43db      	mvns	r3, r3
 800457a:	69ba      	ldr	r2, [r7, #24]
 800457c:	4013      	ands	r3, r2
 800457e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	091b      	lsrs	r3, r3, #4
 8004586:	f003 0201 	and.w	r2, r3, #1
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	fa02 f303 	lsl.w	r3, r2, r3
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	4313      	orrs	r3, r2
 8004594:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	69ba      	ldr	r2, [r7, #24]
 800459a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f003 0303 	and.w	r3, r3, #3
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d017      	beq.n	80045d8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	2203      	movs	r2, #3
 80045b4:	fa02 f303 	lsl.w	r3, r2, r3
 80045b8:	43db      	mvns	r3, r3
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	4013      	ands	r3, r2
 80045be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	689a      	ldr	r2, [r3, #8]
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	fa02 f303 	lsl.w	r3, r2, r3
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f003 0303 	and.w	r3, r3, #3
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d123      	bne.n	800462c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	08da      	lsrs	r2, r3, #3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	3208      	adds	r2, #8
 80045ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	f003 0307 	and.w	r3, r3, #7
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	220f      	movs	r2, #15
 80045fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004600:	43db      	mvns	r3, r3
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	4013      	ands	r3, r2
 8004606:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	691a      	ldr	r2, [r3, #16]
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	f003 0307 	and.w	r3, r3, #7
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	fa02 f303 	lsl.w	r3, r2, r3
 8004618:	69ba      	ldr	r2, [r7, #24]
 800461a:	4313      	orrs	r3, r2
 800461c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	08da      	lsrs	r2, r3, #3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	3208      	adds	r2, #8
 8004626:	69b9      	ldr	r1, [r7, #24]
 8004628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	005b      	lsls	r3, r3, #1
 8004636:	2203      	movs	r2, #3
 8004638:	fa02 f303 	lsl.w	r3, r2, r3
 800463c:	43db      	mvns	r3, r3
 800463e:	69ba      	ldr	r2, [r7, #24]
 8004640:	4013      	ands	r3, r2
 8004642:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f003 0203 	and.w	r2, r3, #3
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	005b      	lsls	r3, r3, #1
 8004650:	fa02 f303 	lsl.w	r3, r2, r3
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	4313      	orrs	r3, r2
 8004658:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 80be 	beq.w	80047ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800466e:	4b66      	ldr	r3, [pc, #408]	; (8004808 <HAL_GPIO_Init+0x324>)
 8004670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004672:	4a65      	ldr	r2, [pc, #404]	; (8004808 <HAL_GPIO_Init+0x324>)
 8004674:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004678:	6453      	str	r3, [r2, #68]	; 0x44
 800467a:	4b63      	ldr	r3, [pc, #396]	; (8004808 <HAL_GPIO_Init+0x324>)
 800467c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800467e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004686:	4a61      	ldr	r2, [pc, #388]	; (800480c <HAL_GPIO_Init+0x328>)
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	089b      	lsrs	r3, r3, #2
 800468c:	3302      	adds	r3, #2
 800468e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004692:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	220f      	movs	r2, #15
 800469e:	fa02 f303 	lsl.w	r3, r2, r3
 80046a2:	43db      	mvns	r3, r3
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	4013      	ands	r3, r2
 80046a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a58      	ldr	r2, [pc, #352]	; (8004810 <HAL_GPIO_Init+0x32c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d037      	beq.n	8004722 <HAL_GPIO_Init+0x23e>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a57      	ldr	r2, [pc, #348]	; (8004814 <HAL_GPIO_Init+0x330>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d031      	beq.n	800471e <HAL_GPIO_Init+0x23a>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a56      	ldr	r2, [pc, #344]	; (8004818 <HAL_GPIO_Init+0x334>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d02b      	beq.n	800471a <HAL_GPIO_Init+0x236>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a55      	ldr	r2, [pc, #340]	; (800481c <HAL_GPIO_Init+0x338>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d025      	beq.n	8004716 <HAL_GPIO_Init+0x232>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a54      	ldr	r2, [pc, #336]	; (8004820 <HAL_GPIO_Init+0x33c>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d01f      	beq.n	8004712 <HAL_GPIO_Init+0x22e>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a53      	ldr	r2, [pc, #332]	; (8004824 <HAL_GPIO_Init+0x340>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d019      	beq.n	800470e <HAL_GPIO_Init+0x22a>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a52      	ldr	r2, [pc, #328]	; (8004828 <HAL_GPIO_Init+0x344>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d013      	beq.n	800470a <HAL_GPIO_Init+0x226>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a51      	ldr	r2, [pc, #324]	; (800482c <HAL_GPIO_Init+0x348>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00d      	beq.n	8004706 <HAL_GPIO_Init+0x222>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a50      	ldr	r2, [pc, #320]	; (8004830 <HAL_GPIO_Init+0x34c>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d007      	beq.n	8004702 <HAL_GPIO_Init+0x21e>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a4f      	ldr	r2, [pc, #316]	; (8004834 <HAL_GPIO_Init+0x350>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d101      	bne.n	80046fe <HAL_GPIO_Init+0x21a>
 80046fa:	2309      	movs	r3, #9
 80046fc:	e012      	b.n	8004724 <HAL_GPIO_Init+0x240>
 80046fe:	230a      	movs	r3, #10
 8004700:	e010      	b.n	8004724 <HAL_GPIO_Init+0x240>
 8004702:	2308      	movs	r3, #8
 8004704:	e00e      	b.n	8004724 <HAL_GPIO_Init+0x240>
 8004706:	2307      	movs	r3, #7
 8004708:	e00c      	b.n	8004724 <HAL_GPIO_Init+0x240>
 800470a:	2306      	movs	r3, #6
 800470c:	e00a      	b.n	8004724 <HAL_GPIO_Init+0x240>
 800470e:	2305      	movs	r3, #5
 8004710:	e008      	b.n	8004724 <HAL_GPIO_Init+0x240>
 8004712:	2304      	movs	r3, #4
 8004714:	e006      	b.n	8004724 <HAL_GPIO_Init+0x240>
 8004716:	2303      	movs	r3, #3
 8004718:	e004      	b.n	8004724 <HAL_GPIO_Init+0x240>
 800471a:	2302      	movs	r3, #2
 800471c:	e002      	b.n	8004724 <HAL_GPIO_Init+0x240>
 800471e:	2301      	movs	r3, #1
 8004720:	e000      	b.n	8004724 <HAL_GPIO_Init+0x240>
 8004722:	2300      	movs	r3, #0
 8004724:	69fa      	ldr	r2, [r7, #28]
 8004726:	f002 0203 	and.w	r2, r2, #3
 800472a:	0092      	lsls	r2, r2, #2
 800472c:	4093      	lsls	r3, r2
 800472e:	69ba      	ldr	r2, [r7, #24]
 8004730:	4313      	orrs	r3, r2
 8004732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004734:	4935      	ldr	r1, [pc, #212]	; (800480c <HAL_GPIO_Init+0x328>)
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	089b      	lsrs	r3, r3, #2
 800473a:	3302      	adds	r3, #2
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004742:	4b3d      	ldr	r3, [pc, #244]	; (8004838 <HAL_GPIO_Init+0x354>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	43db      	mvns	r3, r3
 800474c:	69ba      	ldr	r2, [r7, #24]
 800474e:	4013      	ands	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800475e:	69ba      	ldr	r2, [r7, #24]
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	4313      	orrs	r3, r2
 8004764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004766:	4a34      	ldr	r2, [pc, #208]	; (8004838 <HAL_GPIO_Init+0x354>)
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800476c:	4b32      	ldr	r3, [pc, #200]	; (8004838 <HAL_GPIO_Init+0x354>)
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	43db      	mvns	r3, r3
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	4013      	ands	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d003      	beq.n	8004790 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	4313      	orrs	r3, r2
 800478e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004790:	4a29      	ldr	r2, [pc, #164]	; (8004838 <HAL_GPIO_Init+0x354>)
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004796:	4b28      	ldr	r3, [pc, #160]	; (8004838 <HAL_GPIO_Init+0x354>)
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	43db      	mvns	r3, r3
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	4013      	ands	r3, r2
 80047a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d003      	beq.n	80047ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047ba:	4a1f      	ldr	r2, [pc, #124]	; (8004838 <HAL_GPIO_Init+0x354>)
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047c0:	4b1d      	ldr	r3, [pc, #116]	; (8004838 <HAL_GPIO_Init+0x354>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	43db      	mvns	r3, r3
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	4013      	ands	r3, r2
 80047ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d003      	beq.n	80047e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047e4:	4a14      	ldr	r2, [pc, #80]	; (8004838 <HAL_GPIO_Init+0x354>)
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	3301      	adds	r3, #1
 80047ee:	61fb      	str	r3, [r7, #28]
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	2b0f      	cmp	r3, #15
 80047f4:	f67f ae86 	bls.w	8004504 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80047f8:	bf00      	nop
 80047fa:	bf00      	nop
 80047fc:	3724      	adds	r7, #36	; 0x24
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	40023800 	.word	0x40023800
 800480c:	40013800 	.word	0x40013800
 8004810:	40020000 	.word	0x40020000
 8004814:	40020400 	.word	0x40020400
 8004818:	40020800 	.word	0x40020800
 800481c:	40020c00 	.word	0x40020c00
 8004820:	40021000 	.word	0x40021000
 8004824:	40021400 	.word	0x40021400
 8004828:	40021800 	.word	0x40021800
 800482c:	40021c00 	.word	0x40021c00
 8004830:	40022000 	.word	0x40022000
 8004834:	40022400 	.word	0x40022400
 8004838:	40013c00 	.word	0x40013c00

0800483c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	460b      	mov	r3, r1
 8004846:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	691a      	ldr	r2, [r3, #16]
 800484c:	887b      	ldrh	r3, [r7, #2]
 800484e:	4013      	ands	r3, r2
 8004850:	2b00      	cmp	r3, #0
 8004852:	d002      	beq.n	800485a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004854:	2301      	movs	r3, #1
 8004856:	73fb      	strb	r3, [r7, #15]
 8004858:	e001      	b.n	800485e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800485a:	2300      	movs	r3, #0
 800485c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800485e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004860:	4618      	mov	r0, r3
 8004862:	3714      	adds	r7, #20
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	460b      	mov	r3, r1
 8004876:	807b      	strh	r3, [r7, #2]
 8004878:	4613      	mov	r3, r2
 800487a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800487c:	787b      	ldrb	r3, [r7, #1]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d003      	beq.n	800488a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004882:	887a      	ldrh	r2, [r7, #2]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004888:	e003      	b.n	8004892 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800488a:	887b      	ldrh	r3, [r7, #2]
 800488c:	041a      	lsls	r2, r3, #16
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	619a      	str	r2, [r3, #24]
}
 8004892:	bf00      	nop
 8004894:	370c      	adds	r7, #12
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
	...

080048a0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80048a6:	2300      	movs	r3, #0
 80048a8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80048aa:	4b23      	ldr	r3, [pc, #140]	; (8004938 <HAL_PWREx_EnableOverDrive+0x98>)
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	4a22      	ldr	r2, [pc, #136]	; (8004938 <HAL_PWREx_EnableOverDrive+0x98>)
 80048b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048b4:	6413      	str	r3, [r2, #64]	; 0x40
 80048b6:	4b20      	ldr	r3, [pc, #128]	; (8004938 <HAL_PWREx_EnableOverDrive+0x98>)
 80048b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048be:	603b      	str	r3, [r7, #0]
 80048c0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80048c2:	4b1e      	ldr	r3, [pc, #120]	; (800493c <HAL_PWREx_EnableOverDrive+0x9c>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a1d      	ldr	r2, [pc, #116]	; (800493c <HAL_PWREx_EnableOverDrive+0x9c>)
 80048c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048cc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80048ce:	f7fe f92d 	bl	8002b2c <HAL_GetTick>
 80048d2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80048d4:	e009      	b.n	80048ea <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80048d6:	f7fe f929 	bl	8002b2c <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048e4:	d901      	bls.n	80048ea <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e022      	b.n	8004930 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80048ea:	4b14      	ldr	r3, [pc, #80]	; (800493c <HAL_PWREx_EnableOverDrive+0x9c>)
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048f6:	d1ee      	bne.n	80048d6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80048f8:	4b10      	ldr	r3, [pc, #64]	; (800493c <HAL_PWREx_EnableOverDrive+0x9c>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a0f      	ldr	r2, [pc, #60]	; (800493c <HAL_PWREx_EnableOverDrive+0x9c>)
 80048fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004902:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004904:	f7fe f912 	bl	8002b2c <HAL_GetTick>
 8004908:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800490a:	e009      	b.n	8004920 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800490c:	f7fe f90e 	bl	8002b2c <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800491a:	d901      	bls.n	8004920 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e007      	b.n	8004930 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004920:	4b06      	ldr	r3, [pc, #24]	; (800493c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004928:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800492c:	d1ee      	bne.n	800490c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	3708      	adds	r7, #8
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	40023800 	.word	0x40023800
 800493c:	40007000 	.word	0x40007000

08004940 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b086      	sub	sp, #24
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004948:	2300      	movs	r3, #0
 800494a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e29b      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	f000 8087 	beq.w	8004a72 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004964:	4b96      	ldr	r3, [pc, #600]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	f003 030c 	and.w	r3, r3, #12
 800496c:	2b04      	cmp	r3, #4
 800496e:	d00c      	beq.n	800498a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004970:	4b93      	ldr	r3, [pc, #588]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f003 030c 	and.w	r3, r3, #12
 8004978:	2b08      	cmp	r3, #8
 800497a:	d112      	bne.n	80049a2 <HAL_RCC_OscConfig+0x62>
 800497c:	4b90      	ldr	r3, [pc, #576]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004984:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004988:	d10b      	bne.n	80049a2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800498a:	4b8d      	ldr	r3, [pc, #564]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d06c      	beq.n	8004a70 <HAL_RCC_OscConfig+0x130>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d168      	bne.n	8004a70 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e275      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049aa:	d106      	bne.n	80049ba <HAL_RCC_OscConfig+0x7a>
 80049ac:	4b84      	ldr	r3, [pc, #528]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a83      	ldr	r2, [pc, #524]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 80049b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b6:	6013      	str	r3, [r2, #0]
 80049b8:	e02e      	b.n	8004a18 <HAL_RCC_OscConfig+0xd8>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10c      	bne.n	80049dc <HAL_RCC_OscConfig+0x9c>
 80049c2:	4b7f      	ldr	r3, [pc, #508]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a7e      	ldr	r2, [pc, #504]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 80049c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049cc:	6013      	str	r3, [r2, #0]
 80049ce:	4b7c      	ldr	r3, [pc, #496]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a7b      	ldr	r2, [pc, #492]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 80049d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	e01d      	b.n	8004a18 <HAL_RCC_OscConfig+0xd8>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049e4:	d10c      	bne.n	8004a00 <HAL_RCC_OscConfig+0xc0>
 80049e6:	4b76      	ldr	r3, [pc, #472]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a75      	ldr	r2, [pc, #468]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 80049ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049f0:	6013      	str	r3, [r2, #0]
 80049f2:	4b73      	ldr	r3, [pc, #460]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a72      	ldr	r2, [pc, #456]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 80049f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049fc:	6013      	str	r3, [r2, #0]
 80049fe:	e00b      	b.n	8004a18 <HAL_RCC_OscConfig+0xd8>
 8004a00:	4b6f      	ldr	r3, [pc, #444]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a6e      	ldr	r2, [pc, #440]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a0a:	6013      	str	r3, [r2, #0]
 8004a0c:	4b6c      	ldr	r3, [pc, #432]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a6b      	ldr	r2, [pc, #428]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004a12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d013      	beq.n	8004a48 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a20:	f7fe f884 	bl	8002b2c <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a28:	f7fe f880 	bl	8002b2c <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b64      	cmp	r3, #100	; 0x64
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e229      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a3a:	4b61      	ldr	r3, [pc, #388]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d0f0      	beq.n	8004a28 <HAL_RCC_OscConfig+0xe8>
 8004a46:	e014      	b.n	8004a72 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a48:	f7fe f870 	bl	8002b2c <HAL_GetTick>
 8004a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a4e:	e008      	b.n	8004a62 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a50:	f7fe f86c 	bl	8002b2c <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b64      	cmp	r3, #100	; 0x64
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e215      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a62:	4b57      	ldr	r3, [pc, #348]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1f0      	bne.n	8004a50 <HAL_RCC_OscConfig+0x110>
 8004a6e:	e000      	b.n	8004a72 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d069      	beq.n	8004b52 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a7e:	4b50      	ldr	r3, [pc, #320]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f003 030c 	and.w	r3, r3, #12
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00b      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a8a:	4b4d      	ldr	r3, [pc, #308]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 030c 	and.w	r3, r3, #12
 8004a92:	2b08      	cmp	r3, #8
 8004a94:	d11c      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x190>
 8004a96:	4b4a      	ldr	r3, [pc, #296]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d116      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aa2:	4b47      	ldr	r3, [pc, #284]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d005      	beq.n	8004aba <HAL_RCC_OscConfig+0x17a>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d001      	beq.n	8004aba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e1e9      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aba:	4b41      	ldr	r3, [pc, #260]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	00db      	lsls	r3, r3, #3
 8004ac8:	493d      	ldr	r1, [pc, #244]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004aca:	4313      	orrs	r3, r2
 8004acc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ace:	e040      	b.n	8004b52 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d023      	beq.n	8004b20 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ad8:	4b39      	ldr	r3, [pc, #228]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a38      	ldr	r2, [pc, #224]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004ade:	f043 0301 	orr.w	r3, r3, #1
 8004ae2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae4:	f7fe f822 	bl	8002b2c <HAL_GetTick>
 8004ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aea:	e008      	b.n	8004afe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004aec:	f7fe f81e 	bl	8002b2c <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e1c7      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004afe:	4b30      	ldr	r3, [pc, #192]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d0f0      	beq.n	8004aec <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b0a:	4b2d      	ldr	r3, [pc, #180]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	00db      	lsls	r3, r3, #3
 8004b18:	4929      	ldr	r1, [pc, #164]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	600b      	str	r3, [r1, #0]
 8004b1e:	e018      	b.n	8004b52 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b20:	4b27      	ldr	r3, [pc, #156]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a26      	ldr	r2, [pc, #152]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004b26:	f023 0301 	bic.w	r3, r3, #1
 8004b2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b2c:	f7fd fffe 	bl	8002b2c <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b32:	e008      	b.n	8004b46 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b34:	f7fd fffa 	bl	8002b2c <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e1a3      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b46:	4b1e      	ldr	r3, [pc, #120]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1f0      	bne.n	8004b34 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0308 	and.w	r3, r3, #8
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d038      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d019      	beq.n	8004b9a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b66:	4b16      	ldr	r3, [pc, #88]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004b68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b6a:	4a15      	ldr	r2, [pc, #84]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004b6c:	f043 0301 	orr.w	r3, r3, #1
 8004b70:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b72:	f7fd ffdb 	bl	8002b2c <HAL_GetTick>
 8004b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b78:	e008      	b.n	8004b8c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b7a:	f7fd ffd7 	bl	8002b2c <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d901      	bls.n	8004b8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	e180      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b8c:	4b0c      	ldr	r3, [pc, #48]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004b8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b90:	f003 0302 	and.w	r3, r3, #2
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d0f0      	beq.n	8004b7a <HAL_RCC_OscConfig+0x23a>
 8004b98:	e01a      	b.n	8004bd0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b9a:	4b09      	ldr	r3, [pc, #36]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b9e:	4a08      	ldr	r2, [pc, #32]	; (8004bc0 <HAL_RCC_OscConfig+0x280>)
 8004ba0:	f023 0301 	bic.w	r3, r3, #1
 8004ba4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba6:	f7fd ffc1 	bl	8002b2c <HAL_GetTick>
 8004baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bac:	e00a      	b.n	8004bc4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bae:	f7fd ffbd 	bl	8002b2c <HAL_GetTick>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d903      	bls.n	8004bc4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e166      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
 8004bc0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bc4:	4b92      	ldr	r3, [pc, #584]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004bc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1ee      	bne.n	8004bae <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0304 	and.w	r3, r3, #4
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	f000 80a4 	beq.w	8004d26 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bde:	4b8c      	ldr	r3, [pc, #560]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10d      	bne.n	8004c06 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bea:	4b89      	ldr	r3, [pc, #548]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bee:	4a88      	ldr	r2, [pc, #544]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8004bf6:	4b86      	ldr	r3, [pc, #536]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bfe:	60bb      	str	r3, [r7, #8]
 8004c00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c02:	2301      	movs	r3, #1
 8004c04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c06:	4b83      	ldr	r3, [pc, #524]	; (8004e14 <HAL_RCC_OscConfig+0x4d4>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d118      	bne.n	8004c44 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004c12:	4b80      	ldr	r3, [pc, #512]	; (8004e14 <HAL_RCC_OscConfig+0x4d4>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a7f      	ldr	r2, [pc, #508]	; (8004e14 <HAL_RCC_OscConfig+0x4d4>)
 8004c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c1e:	f7fd ff85 	bl	8002b2c <HAL_GetTick>
 8004c22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c24:	e008      	b.n	8004c38 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c26:	f7fd ff81 	bl	8002b2c <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	2b64      	cmp	r3, #100	; 0x64
 8004c32:	d901      	bls.n	8004c38 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e12a      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c38:	4b76      	ldr	r3, [pc, #472]	; (8004e14 <HAL_RCC_OscConfig+0x4d4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d0f0      	beq.n	8004c26 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d106      	bne.n	8004c5a <HAL_RCC_OscConfig+0x31a>
 8004c4c:	4b70      	ldr	r3, [pc, #448]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c50:	4a6f      	ldr	r2, [pc, #444]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004c52:	f043 0301 	orr.w	r3, r3, #1
 8004c56:	6713      	str	r3, [r2, #112]	; 0x70
 8004c58:	e02d      	b.n	8004cb6 <HAL_RCC_OscConfig+0x376>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10c      	bne.n	8004c7c <HAL_RCC_OscConfig+0x33c>
 8004c62:	4b6b      	ldr	r3, [pc, #428]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c66:	4a6a      	ldr	r2, [pc, #424]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004c68:	f023 0301 	bic.w	r3, r3, #1
 8004c6c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c6e:	4b68      	ldr	r3, [pc, #416]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c72:	4a67      	ldr	r2, [pc, #412]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004c74:	f023 0304 	bic.w	r3, r3, #4
 8004c78:	6713      	str	r3, [r2, #112]	; 0x70
 8004c7a:	e01c      	b.n	8004cb6 <HAL_RCC_OscConfig+0x376>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	2b05      	cmp	r3, #5
 8004c82:	d10c      	bne.n	8004c9e <HAL_RCC_OscConfig+0x35e>
 8004c84:	4b62      	ldr	r3, [pc, #392]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c88:	4a61      	ldr	r2, [pc, #388]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004c8a:	f043 0304 	orr.w	r3, r3, #4
 8004c8e:	6713      	str	r3, [r2, #112]	; 0x70
 8004c90:	4b5f      	ldr	r3, [pc, #380]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004c92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c94:	4a5e      	ldr	r2, [pc, #376]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004c96:	f043 0301 	orr.w	r3, r3, #1
 8004c9a:	6713      	str	r3, [r2, #112]	; 0x70
 8004c9c:	e00b      	b.n	8004cb6 <HAL_RCC_OscConfig+0x376>
 8004c9e:	4b5c      	ldr	r3, [pc, #368]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004ca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ca2:	4a5b      	ldr	r2, [pc, #364]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004ca4:	f023 0301 	bic.w	r3, r3, #1
 8004ca8:	6713      	str	r3, [r2, #112]	; 0x70
 8004caa:	4b59      	ldr	r3, [pc, #356]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cae:	4a58      	ldr	r2, [pc, #352]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004cb0:	f023 0304 	bic.w	r3, r3, #4
 8004cb4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d015      	beq.n	8004cea <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cbe:	f7fd ff35 	bl	8002b2c <HAL_GetTick>
 8004cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cc4:	e00a      	b.n	8004cdc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc6:	f7fd ff31 	bl	8002b2c <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d901      	bls.n	8004cdc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e0d8      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cdc:	4b4c      	ldr	r3, [pc, #304]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce0:	f003 0302 	and.w	r3, r3, #2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d0ee      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x386>
 8004ce8:	e014      	b.n	8004d14 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cea:	f7fd ff1f 	bl	8002b2c <HAL_GetTick>
 8004cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cf0:	e00a      	b.n	8004d08 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cf2:	f7fd ff1b 	bl	8002b2c <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d901      	bls.n	8004d08 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e0c2      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d08:	4b41      	ldr	r3, [pc, #260]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1ee      	bne.n	8004cf2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d14:	7dfb      	ldrb	r3, [r7, #23]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d105      	bne.n	8004d26 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d1a:	4b3d      	ldr	r3, [pc, #244]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	4a3c      	ldr	r2, [pc, #240]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004d20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d24:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	f000 80ae 	beq.w	8004e8c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d30:	4b37      	ldr	r3, [pc, #220]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f003 030c 	and.w	r3, r3, #12
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d06d      	beq.n	8004e18 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d14b      	bne.n	8004ddc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d44:	4b32      	ldr	r3, [pc, #200]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a31      	ldr	r2, [pc, #196]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004d4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d50:	f7fd feec 	bl	8002b2c <HAL_GetTick>
 8004d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d56:	e008      	b.n	8004d6a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d58:	f7fd fee8 	bl	8002b2c <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e091      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d6a:	4b29      	ldr	r3, [pc, #164]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1f0      	bne.n	8004d58 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	69da      	ldr	r2, [r3, #28]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	431a      	orrs	r2, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d84:	019b      	lsls	r3, r3, #6
 8004d86:	431a      	orrs	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d8c:	085b      	lsrs	r3, r3, #1
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	041b      	lsls	r3, r3, #16
 8004d92:	431a      	orrs	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d98:	061b      	lsls	r3, r3, #24
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da0:	071b      	lsls	r3, r3, #28
 8004da2:	491b      	ldr	r1, [pc, #108]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004da8:	4b19      	ldr	r3, [pc, #100]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a18      	ldr	r2, [pc, #96]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004dae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004db2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db4:	f7fd feba 	bl	8002b2c <HAL_GetTick>
 8004db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dba:	e008      	b.n	8004dce <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dbc:	f7fd feb6 	bl	8002b2c <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d901      	bls.n	8004dce <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	e05f      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dce:	4b10      	ldr	r3, [pc, #64]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d0f0      	beq.n	8004dbc <HAL_RCC_OscConfig+0x47c>
 8004dda:	e057      	b.n	8004e8c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ddc:	4b0c      	ldr	r3, [pc, #48]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a0b      	ldr	r2, [pc, #44]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004de2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004de6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de8:	f7fd fea0 	bl	8002b2c <HAL_GetTick>
 8004dec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004df0:	f7fd fe9c 	bl	8002b2c <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e045      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e02:	4b03      	ldr	r3, [pc, #12]	; (8004e10 <HAL_RCC_OscConfig+0x4d0>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1f0      	bne.n	8004df0 <HAL_RCC_OscConfig+0x4b0>
 8004e0e:	e03d      	b.n	8004e8c <HAL_RCC_OscConfig+0x54c>
 8004e10:	40023800 	.word	0x40023800
 8004e14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004e18:	4b1f      	ldr	r3, [pc, #124]	; (8004e98 <HAL_RCC_OscConfig+0x558>)
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d030      	beq.n	8004e88 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d129      	bne.n	8004e88 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d122      	bne.n	8004e88 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e48:	4013      	ands	r3, r2
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e4e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d119      	bne.n	8004e88 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e5e:	085b      	lsrs	r3, r3, #1
 8004e60:	3b01      	subs	r3, #1
 8004e62:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d10f      	bne.n	8004e88 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e72:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d107      	bne.n	8004e88 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e82:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d001      	beq.n	8004e8c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e000      	b.n	8004e8e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3718      	adds	r7, #24
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	40023800 	.word	0x40023800

08004e9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d101      	bne.n	8004eb4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e0d0      	b.n	8005056 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004eb4:	4b6a      	ldr	r3, [pc, #424]	; (8005060 <HAL_RCC_ClockConfig+0x1c4>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 030f 	and.w	r3, r3, #15
 8004ebc:	683a      	ldr	r2, [r7, #0]
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d910      	bls.n	8004ee4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ec2:	4b67      	ldr	r3, [pc, #412]	; (8005060 <HAL_RCC_ClockConfig+0x1c4>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f023 020f 	bic.w	r2, r3, #15
 8004eca:	4965      	ldr	r1, [pc, #404]	; (8005060 <HAL_RCC_ClockConfig+0x1c4>)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ed2:	4b63      	ldr	r3, [pc, #396]	; (8005060 <HAL_RCC_ClockConfig+0x1c4>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 030f 	and.w	r3, r3, #15
 8004eda:	683a      	ldr	r2, [r7, #0]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d001      	beq.n	8004ee4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e0b8      	b.n	8005056 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d020      	beq.n	8004f32 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0304 	and.w	r3, r3, #4
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d005      	beq.n	8004f08 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004efc:	4b59      	ldr	r3, [pc, #356]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	4a58      	ldr	r2, [pc, #352]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004f02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f06:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0308 	and.w	r3, r3, #8
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d005      	beq.n	8004f20 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f14:	4b53      	ldr	r3, [pc, #332]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	4a52      	ldr	r2, [pc, #328]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004f1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f1e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f20:	4b50      	ldr	r3, [pc, #320]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	494d      	ldr	r1, [pc, #308]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d040      	beq.n	8004fc0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d107      	bne.n	8004f56 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f46:	4b47      	ldr	r3, [pc, #284]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d115      	bne.n	8004f7e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e07f      	b.n	8005056 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d107      	bne.n	8004f6e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f5e:	4b41      	ldr	r3, [pc, #260]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d109      	bne.n	8004f7e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e073      	b.n	8005056 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f6e:	4b3d      	ldr	r3, [pc, #244]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d101      	bne.n	8004f7e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e06b      	b.n	8005056 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f7e:	4b39      	ldr	r3, [pc, #228]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f023 0203 	bic.w	r2, r3, #3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	4936      	ldr	r1, [pc, #216]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f90:	f7fd fdcc 	bl	8002b2c <HAL_GetTick>
 8004f94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f96:	e00a      	b.n	8004fae <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f98:	f7fd fdc8 	bl	8002b2c <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d901      	bls.n	8004fae <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e053      	b.n	8005056 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fae:	4b2d      	ldr	r3, [pc, #180]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f003 020c 	and.w	r2, r3, #12
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d1eb      	bne.n	8004f98 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fc0:	4b27      	ldr	r3, [pc, #156]	; (8005060 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 030f 	and.w	r3, r3, #15
 8004fc8:	683a      	ldr	r2, [r7, #0]
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d210      	bcs.n	8004ff0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fce:	4b24      	ldr	r3, [pc, #144]	; (8005060 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f023 020f 	bic.w	r2, r3, #15
 8004fd6:	4922      	ldr	r1, [pc, #136]	; (8005060 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fde:	4b20      	ldr	r3, [pc, #128]	; (8005060 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 030f 	and.w	r3, r3, #15
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d001      	beq.n	8004ff0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e032      	b.n	8005056 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0304 	and.w	r3, r3, #4
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d008      	beq.n	800500e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ffc:	4b19      	ldr	r3, [pc, #100]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	4916      	ldr	r1, [pc, #88]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 800500a:	4313      	orrs	r3, r2
 800500c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0308 	and.w	r3, r3, #8
 8005016:	2b00      	cmp	r3, #0
 8005018:	d009      	beq.n	800502e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800501a:	4b12      	ldr	r3, [pc, #72]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	00db      	lsls	r3, r3, #3
 8005028:	490e      	ldr	r1, [pc, #56]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 800502a:	4313      	orrs	r3, r2
 800502c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800502e:	f000 f821 	bl	8005074 <HAL_RCC_GetSysClockFreq>
 8005032:	4602      	mov	r2, r0
 8005034:	4b0b      	ldr	r3, [pc, #44]	; (8005064 <HAL_RCC_ClockConfig+0x1c8>)
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	091b      	lsrs	r3, r3, #4
 800503a:	f003 030f 	and.w	r3, r3, #15
 800503e:	490a      	ldr	r1, [pc, #40]	; (8005068 <HAL_RCC_ClockConfig+0x1cc>)
 8005040:	5ccb      	ldrb	r3, [r1, r3]
 8005042:	fa22 f303 	lsr.w	r3, r2, r3
 8005046:	4a09      	ldr	r2, [pc, #36]	; (800506c <HAL_RCC_ClockConfig+0x1d0>)
 8005048:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800504a:	4b09      	ldr	r3, [pc, #36]	; (8005070 <HAL_RCC_ClockConfig+0x1d4>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4618      	mov	r0, r3
 8005050:	f7fd fd28 	bl	8002aa4 <HAL_InitTick>

  return HAL_OK;
 8005054:	2300      	movs	r3, #0
}
 8005056:	4618      	mov	r0, r3
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	40023c00 	.word	0x40023c00
 8005064:	40023800 	.word	0x40023800
 8005068:	0800a7f8 	.word	0x0800a7f8
 800506c:	20000010 	.word	0x20000010
 8005070:	20000014 	.word	0x20000014

08005074 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005074:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005078:	b084      	sub	sp, #16
 800507a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800507c:	2300      	movs	r3, #0
 800507e:	607b      	str	r3, [r7, #4]
 8005080:	2300      	movs	r3, #0
 8005082:	60fb      	str	r3, [r7, #12]
 8005084:	2300      	movs	r3, #0
 8005086:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005088:	2300      	movs	r3, #0
 800508a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800508c:	4b67      	ldr	r3, [pc, #412]	; (800522c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f003 030c 	and.w	r3, r3, #12
 8005094:	2b08      	cmp	r3, #8
 8005096:	d00d      	beq.n	80050b4 <HAL_RCC_GetSysClockFreq+0x40>
 8005098:	2b08      	cmp	r3, #8
 800509a:	f200 80bd 	bhi.w	8005218 <HAL_RCC_GetSysClockFreq+0x1a4>
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d002      	beq.n	80050a8 <HAL_RCC_GetSysClockFreq+0x34>
 80050a2:	2b04      	cmp	r3, #4
 80050a4:	d003      	beq.n	80050ae <HAL_RCC_GetSysClockFreq+0x3a>
 80050a6:	e0b7      	b.n	8005218 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050a8:	4b61      	ldr	r3, [pc, #388]	; (8005230 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80050aa:	60bb      	str	r3, [r7, #8]
      break;
 80050ac:	e0b7      	b.n	800521e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050ae:	4b60      	ldr	r3, [pc, #384]	; (8005230 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80050b0:	60bb      	str	r3, [r7, #8]
      break;
 80050b2:	e0b4      	b.n	800521e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050b4:	4b5d      	ldr	r3, [pc, #372]	; (800522c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050bc:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80050be:	4b5b      	ldr	r3, [pc, #364]	; (800522c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d04d      	beq.n	8005166 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050ca:	4b58      	ldr	r3, [pc, #352]	; (800522c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	099b      	lsrs	r3, r3, #6
 80050d0:	461a      	mov	r2, r3
 80050d2:	f04f 0300 	mov.w	r3, #0
 80050d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80050da:	f04f 0100 	mov.w	r1, #0
 80050de:	ea02 0800 	and.w	r8, r2, r0
 80050e2:	ea03 0901 	and.w	r9, r3, r1
 80050e6:	4640      	mov	r0, r8
 80050e8:	4649      	mov	r1, r9
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	014b      	lsls	r3, r1, #5
 80050f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80050f8:	0142      	lsls	r2, r0, #5
 80050fa:	4610      	mov	r0, r2
 80050fc:	4619      	mov	r1, r3
 80050fe:	ebb0 0008 	subs.w	r0, r0, r8
 8005102:	eb61 0109 	sbc.w	r1, r1, r9
 8005106:	f04f 0200 	mov.w	r2, #0
 800510a:	f04f 0300 	mov.w	r3, #0
 800510e:	018b      	lsls	r3, r1, #6
 8005110:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005114:	0182      	lsls	r2, r0, #6
 8005116:	1a12      	subs	r2, r2, r0
 8005118:	eb63 0301 	sbc.w	r3, r3, r1
 800511c:	f04f 0000 	mov.w	r0, #0
 8005120:	f04f 0100 	mov.w	r1, #0
 8005124:	00d9      	lsls	r1, r3, #3
 8005126:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800512a:	00d0      	lsls	r0, r2, #3
 800512c:	4602      	mov	r2, r0
 800512e:	460b      	mov	r3, r1
 8005130:	eb12 0208 	adds.w	r2, r2, r8
 8005134:	eb43 0309 	adc.w	r3, r3, r9
 8005138:	f04f 0000 	mov.w	r0, #0
 800513c:	f04f 0100 	mov.w	r1, #0
 8005140:	0299      	lsls	r1, r3, #10
 8005142:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005146:	0290      	lsls	r0, r2, #10
 8005148:	4602      	mov	r2, r0
 800514a:	460b      	mov	r3, r1
 800514c:	4610      	mov	r0, r2
 800514e:	4619      	mov	r1, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	461a      	mov	r2, r3
 8005154:	f04f 0300 	mov.w	r3, #0
 8005158:	f7fb f8da 	bl	8000310 <__aeabi_uldivmod>
 800515c:	4602      	mov	r2, r0
 800515e:	460b      	mov	r3, r1
 8005160:	4613      	mov	r3, r2
 8005162:	60fb      	str	r3, [r7, #12]
 8005164:	e04a      	b.n	80051fc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005166:	4b31      	ldr	r3, [pc, #196]	; (800522c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	099b      	lsrs	r3, r3, #6
 800516c:	461a      	mov	r2, r3
 800516e:	f04f 0300 	mov.w	r3, #0
 8005172:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005176:	f04f 0100 	mov.w	r1, #0
 800517a:	ea02 0400 	and.w	r4, r2, r0
 800517e:	ea03 0501 	and.w	r5, r3, r1
 8005182:	4620      	mov	r0, r4
 8005184:	4629      	mov	r1, r5
 8005186:	f04f 0200 	mov.w	r2, #0
 800518a:	f04f 0300 	mov.w	r3, #0
 800518e:	014b      	lsls	r3, r1, #5
 8005190:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005194:	0142      	lsls	r2, r0, #5
 8005196:	4610      	mov	r0, r2
 8005198:	4619      	mov	r1, r3
 800519a:	1b00      	subs	r0, r0, r4
 800519c:	eb61 0105 	sbc.w	r1, r1, r5
 80051a0:	f04f 0200 	mov.w	r2, #0
 80051a4:	f04f 0300 	mov.w	r3, #0
 80051a8:	018b      	lsls	r3, r1, #6
 80051aa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80051ae:	0182      	lsls	r2, r0, #6
 80051b0:	1a12      	subs	r2, r2, r0
 80051b2:	eb63 0301 	sbc.w	r3, r3, r1
 80051b6:	f04f 0000 	mov.w	r0, #0
 80051ba:	f04f 0100 	mov.w	r1, #0
 80051be:	00d9      	lsls	r1, r3, #3
 80051c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80051c4:	00d0      	lsls	r0, r2, #3
 80051c6:	4602      	mov	r2, r0
 80051c8:	460b      	mov	r3, r1
 80051ca:	1912      	adds	r2, r2, r4
 80051cc:	eb45 0303 	adc.w	r3, r5, r3
 80051d0:	f04f 0000 	mov.w	r0, #0
 80051d4:	f04f 0100 	mov.w	r1, #0
 80051d8:	0299      	lsls	r1, r3, #10
 80051da:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80051de:	0290      	lsls	r0, r2, #10
 80051e0:	4602      	mov	r2, r0
 80051e2:	460b      	mov	r3, r1
 80051e4:	4610      	mov	r0, r2
 80051e6:	4619      	mov	r1, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	461a      	mov	r2, r3
 80051ec:	f04f 0300 	mov.w	r3, #0
 80051f0:	f7fb f88e 	bl	8000310 <__aeabi_uldivmod>
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	4613      	mov	r3, r2
 80051fa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80051fc:	4b0b      	ldr	r3, [pc, #44]	; (800522c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	0c1b      	lsrs	r3, r3, #16
 8005202:	f003 0303 	and.w	r3, r3, #3
 8005206:	3301      	adds	r3, #1
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	fbb2 f3f3 	udiv	r3, r2, r3
 8005214:	60bb      	str	r3, [r7, #8]
      break;
 8005216:	e002      	b.n	800521e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005218:	4b05      	ldr	r3, [pc, #20]	; (8005230 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800521a:	60bb      	str	r3, [r7, #8]
      break;
 800521c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800521e:	68bb      	ldr	r3, [r7, #8]
}
 8005220:	4618      	mov	r0, r3
 8005222:	3710      	adds	r7, #16
 8005224:	46bd      	mov	sp, r7
 8005226:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800522a:	bf00      	nop
 800522c:	40023800 	.word	0x40023800
 8005230:	00f42400 	.word	0x00f42400

08005234 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005234:	b480      	push	{r7}
 8005236:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005238:	4b03      	ldr	r3, [pc, #12]	; (8005248 <HAL_RCC_GetHCLKFreq+0x14>)
 800523a:	681b      	ldr	r3, [r3, #0]
}
 800523c:	4618      	mov	r0, r3
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	20000010 	.word	0x20000010

0800524c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005250:	f7ff fff0 	bl	8005234 <HAL_RCC_GetHCLKFreq>
 8005254:	4602      	mov	r2, r0
 8005256:	4b05      	ldr	r3, [pc, #20]	; (800526c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	0a9b      	lsrs	r3, r3, #10
 800525c:	f003 0307 	and.w	r3, r3, #7
 8005260:	4903      	ldr	r1, [pc, #12]	; (8005270 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005262:	5ccb      	ldrb	r3, [r1, r3]
 8005264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005268:	4618      	mov	r0, r3
 800526a:	bd80      	pop	{r7, pc}
 800526c:	40023800 	.word	0x40023800
 8005270:	0800a808 	.word	0x0800a808

08005274 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005278:	f7ff ffdc 	bl	8005234 <HAL_RCC_GetHCLKFreq>
 800527c:	4602      	mov	r2, r0
 800527e:	4b05      	ldr	r3, [pc, #20]	; (8005294 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	0b5b      	lsrs	r3, r3, #13
 8005284:	f003 0307 	and.w	r3, r3, #7
 8005288:	4903      	ldr	r1, [pc, #12]	; (8005298 <HAL_RCC_GetPCLK2Freq+0x24>)
 800528a:	5ccb      	ldrb	r3, [r1, r3]
 800528c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005290:	4618      	mov	r0, r3
 8005292:	bd80      	pop	{r7, pc}
 8005294:	40023800 	.word	0x40023800
 8005298:	0800a808 	.word	0x0800a808

0800529c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b088      	sub	sp, #32
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80052a4:	2300      	movs	r3, #0
 80052a6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80052a8:	2300      	movs	r3, #0
 80052aa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80052ac:	2300      	movs	r3, #0
 80052ae:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80052b0:	2300      	movs	r3, #0
 80052b2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80052b4:	2300      	movs	r3, #0
 80052b6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0301 	and.w	r3, r3, #1
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d012      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80052c4:	4b69      	ldr	r3, [pc, #420]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	4a68      	ldr	r2, [pc, #416]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052ca:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80052ce:	6093      	str	r3, [r2, #8]
 80052d0:	4b66      	ldr	r3, [pc, #408]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052d2:	689a      	ldr	r2, [r3, #8]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052d8:	4964      	ldr	r1, [pc, #400]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80052e6:	2301      	movs	r3, #1
 80052e8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d017      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052f6:	4b5d      	ldr	r3, [pc, #372]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052fc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005304:	4959      	ldr	r1, [pc, #356]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005306:	4313      	orrs	r3, r2
 8005308:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005310:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005314:	d101      	bne.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005316:	2301      	movs	r3, #1
 8005318:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005322:	2301      	movs	r3, #1
 8005324:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d017      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005332:	4b4e      	ldr	r3, [pc, #312]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005334:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005338:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005340:	494a      	ldr	r1, [pc, #296]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005342:	4313      	orrs	r3, r2
 8005344:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005350:	d101      	bne.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005352:	2301      	movs	r3, #1
 8005354:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535a:	2b00      	cmp	r3, #0
 800535c:	d101      	bne.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800535e:	2301      	movs	r3, #1
 8005360:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d001      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800536e:	2301      	movs	r3, #1
 8005370:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0320 	and.w	r3, r3, #32
 800537a:	2b00      	cmp	r3, #0
 800537c:	f000 808b 	beq.w	8005496 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005380:	4b3a      	ldr	r3, [pc, #232]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005384:	4a39      	ldr	r2, [pc, #228]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005386:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800538a:	6413      	str	r3, [r2, #64]	; 0x40
 800538c:	4b37      	ldr	r3, [pc, #220]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800538e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005390:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005394:	60bb      	str	r3, [r7, #8]
 8005396:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005398:	4b35      	ldr	r3, [pc, #212]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a34      	ldr	r2, [pc, #208]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800539e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053a4:	f7fd fbc2 	bl	8002b2c <HAL_GetTick>
 80053a8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80053aa:	e008      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053ac:	f7fd fbbe 	bl	8002b2c <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	2b64      	cmp	r3, #100	; 0x64
 80053b8:	d901      	bls.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e38f      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80053be:	4b2c      	ldr	r3, [pc, #176]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0f0      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053ca:	4b28      	ldr	r3, [pc, #160]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053d2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d035      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053e2:	693a      	ldr	r2, [r7, #16]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d02e      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053e8:	4b20      	ldr	r3, [pc, #128]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053f0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053f2:	4b1e      	ldr	r3, [pc, #120]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f6:	4a1d      	ldr	r2, [pc, #116]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053fc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053fe:	4b1b      	ldr	r3, [pc, #108]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005402:	4a1a      	ldr	r2, [pc, #104]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005408:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800540a:	4a18      	ldr	r2, [pc, #96]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005410:	4b16      	ldr	r3, [pc, #88]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005414:	f003 0301 	and.w	r3, r3, #1
 8005418:	2b01      	cmp	r3, #1
 800541a:	d114      	bne.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541c:	f7fd fb86 	bl	8002b2c <HAL_GetTick>
 8005420:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005422:	e00a      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005424:	f7fd fb82 	bl	8002b2c <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005432:	4293      	cmp	r3, r2
 8005434:	d901      	bls.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e351      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800543a:	4b0c      	ldr	r3, [pc, #48]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800543c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800543e:	f003 0302 	and.w	r3, r3, #2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d0ee      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800544a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800544e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005452:	d111      	bne.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005454:	4b05      	ldr	r3, [pc, #20]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005460:	4b04      	ldr	r3, [pc, #16]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005462:	400b      	ands	r3, r1
 8005464:	4901      	ldr	r1, [pc, #4]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005466:	4313      	orrs	r3, r2
 8005468:	608b      	str	r3, [r1, #8]
 800546a:	e00b      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800546c:	40023800 	.word	0x40023800
 8005470:	40007000 	.word	0x40007000
 8005474:	0ffffcff 	.word	0x0ffffcff
 8005478:	4bb3      	ldr	r3, [pc, #716]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	4ab2      	ldr	r2, [pc, #712]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800547e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005482:	6093      	str	r3, [r2, #8]
 8005484:	4bb0      	ldr	r3, [pc, #704]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005486:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005490:	49ad      	ldr	r1, [pc, #692]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005492:	4313      	orrs	r3, r2
 8005494:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0310 	and.w	r3, r3, #16
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d010      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80054a2:	4ba9      	ldr	r3, [pc, #676]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054a8:	4aa7      	ldr	r2, [pc, #668]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80054ae:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80054b2:	4ba5      	ldr	r3, [pc, #660]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054b4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054bc:	49a2      	ldr	r1, [pc, #648]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d00a      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054d0:	4b9d      	ldr	r3, [pc, #628]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054d6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054de:	499a      	ldr	r1, [pc, #616]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00a      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054f2:	4b95      	ldr	r3, [pc, #596]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054f8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005500:	4991      	ldr	r1, [pc, #580]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005502:	4313      	orrs	r3, r2
 8005504:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00a      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005514:	4b8c      	ldr	r3, [pc, #560]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800551a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005522:	4989      	ldr	r1, [pc, #548]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005524:	4313      	orrs	r3, r2
 8005526:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00a      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005536:	4b84      	ldr	r3, [pc, #528]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005538:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800553c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005544:	4980      	ldr	r1, [pc, #512]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005546:	4313      	orrs	r3, r2
 8005548:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00a      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005558:	4b7b      	ldr	r3, [pc, #492]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800555a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800555e:	f023 0203 	bic.w	r2, r3, #3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005566:	4978      	ldr	r1, [pc, #480]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005568:	4313      	orrs	r3, r2
 800556a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00a      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800557a:	4b73      	ldr	r3, [pc, #460]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800557c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005580:	f023 020c 	bic.w	r2, r3, #12
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005588:	496f      	ldr	r1, [pc, #444]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800558a:	4313      	orrs	r3, r2
 800558c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00a      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800559c:	4b6a      	ldr	r3, [pc, #424]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800559e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055a2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055aa:	4967      	ldr	r1, [pc, #412]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d00a      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80055be:	4b62      	ldr	r3, [pc, #392]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055c4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055cc:	495e      	ldr	r1, [pc, #376]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d00a      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80055e0:	4b59      	ldr	r3, [pc, #356]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ee:	4956      	ldr	r1, [pc, #344]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055f0:	4313      	orrs	r3, r2
 80055f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d00a      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005602:	4b51      	ldr	r3, [pc, #324]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005608:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005610:	494d      	ldr	r1, [pc, #308]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005612:	4313      	orrs	r3, r2
 8005614:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00a      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005624:	4b48      	ldr	r3, [pc, #288]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800562a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005632:	4945      	ldr	r1, [pc, #276]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005634:	4313      	orrs	r3, r2
 8005636:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00a      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005646:	4b40      	ldr	r3, [pc, #256]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800564c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005654:	493c      	ldr	r1, [pc, #240]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005656:	4313      	orrs	r3, r2
 8005658:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d00a      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005668:	4b37      	ldr	r3, [pc, #220]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800566a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800566e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005676:	4934      	ldr	r1, [pc, #208]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005678:	4313      	orrs	r3, r2
 800567a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d011      	beq.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800568a:	4b2f      	ldr	r3, [pc, #188]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800568c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005690:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005698:	492b      	ldr	r1, [pc, #172]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800569a:	4313      	orrs	r3, r2
 800569c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80056a8:	d101      	bne.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80056aa:	2301      	movs	r3, #1
 80056ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0308 	and.w	r3, r3, #8
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80056ba:	2301      	movs	r3, #1
 80056bc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00a      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056ca:	4b1f      	ldr	r3, [pc, #124]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056d0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056d8:	491b      	ldr	r1, [pc, #108]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056da:	4313      	orrs	r3, r2
 80056dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d00b      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80056ec:	4b16      	ldr	r3, [pc, #88]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056f2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056fc:	4912      	ldr	r1, [pc, #72]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056fe:	4313      	orrs	r3, r2
 8005700:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00b      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005710:	4b0d      	ldr	r3, [pc, #52]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005716:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005720:	4909      	ldr	r1, [pc, #36]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005722:	4313      	orrs	r3, r2
 8005724:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00f      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005734:	4b04      	ldr	r3, [pc, #16]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005736:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800573a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005744:	e002      	b.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005746:	bf00      	nop
 8005748:	40023800 	.word	0x40023800
 800574c:	4986      	ldr	r1, [pc, #536]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800574e:	4313      	orrs	r3, r2
 8005750:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00b      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005760:	4b81      	ldr	r3, [pc, #516]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005762:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005766:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005770:	497d      	ldr	r1, [pc, #500]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005772:	4313      	orrs	r3, r2
 8005774:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d006      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005786:	2b00      	cmp	r3, #0
 8005788:	f000 80d6 	beq.w	8005938 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800578c:	4b76      	ldr	r3, [pc, #472]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a75      	ldr	r2, [pc, #468]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005792:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005796:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005798:	f7fd f9c8 	bl	8002b2c <HAL_GetTick>
 800579c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800579e:	e008      	b.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80057a0:	f7fd f9c4 	bl	8002b2c <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	2b64      	cmp	r3, #100	; 0x64
 80057ac:	d901      	bls.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	e195      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80057b2:	4b6d      	ldr	r3, [pc, #436]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1f0      	bne.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0301 	and.w	r3, r3, #1
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d021      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x572>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d11d      	bne.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80057d2:	4b65      	ldr	r3, [pc, #404]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057d8:	0c1b      	lsrs	r3, r3, #16
 80057da:	f003 0303 	and.w	r3, r3, #3
 80057de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80057e0:	4b61      	ldr	r3, [pc, #388]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057e6:	0e1b      	lsrs	r3, r3, #24
 80057e8:	f003 030f 	and.w	r3, r3, #15
 80057ec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	019a      	lsls	r2, r3, #6
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	041b      	lsls	r3, r3, #16
 80057f8:	431a      	orrs	r2, r3
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	061b      	lsls	r3, r3, #24
 80057fe:	431a      	orrs	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	071b      	lsls	r3, r3, #28
 8005806:	4958      	ldr	r1, [pc, #352]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005808:	4313      	orrs	r3, r2
 800580a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d004      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800581e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005822:	d00a      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800582c:	2b00      	cmp	r3, #0
 800582e:	d02e      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005834:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005838:	d129      	bne.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800583a:	4b4b      	ldr	r3, [pc, #300]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800583c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005840:	0c1b      	lsrs	r3, r3, #16
 8005842:	f003 0303 	and.w	r3, r3, #3
 8005846:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005848:	4b47      	ldr	r3, [pc, #284]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800584a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800584e:	0f1b      	lsrs	r3, r3, #28
 8005850:	f003 0307 	and.w	r3, r3, #7
 8005854:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	019a      	lsls	r2, r3, #6
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	041b      	lsls	r3, r3, #16
 8005860:	431a      	orrs	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	061b      	lsls	r3, r3, #24
 8005868:	431a      	orrs	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	071b      	lsls	r3, r3, #28
 800586e:	493e      	ldr	r1, [pc, #248]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005870:	4313      	orrs	r3, r2
 8005872:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005876:	4b3c      	ldr	r3, [pc, #240]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005878:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800587c:	f023 021f 	bic.w	r2, r3, #31
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005884:	3b01      	subs	r3, #1
 8005886:	4938      	ldr	r1, [pc, #224]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005888:	4313      	orrs	r3, r2
 800588a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d01d      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800589a:	4b33      	ldr	r3, [pc, #204]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800589c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058a0:	0e1b      	lsrs	r3, r3, #24
 80058a2:	f003 030f 	and.w	r3, r3, #15
 80058a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80058a8:	4b2f      	ldr	r3, [pc, #188]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058ae:	0f1b      	lsrs	r3, r3, #28
 80058b0:	f003 0307 	and.w	r3, r3, #7
 80058b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	019a      	lsls	r2, r3, #6
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	041b      	lsls	r3, r3, #16
 80058c2:	431a      	orrs	r2, r3
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	061b      	lsls	r3, r3, #24
 80058c8:	431a      	orrs	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	071b      	lsls	r3, r3, #28
 80058ce:	4926      	ldr	r1, [pc, #152]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058d0:	4313      	orrs	r3, r2
 80058d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d011      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	019a      	lsls	r2, r3, #6
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	041b      	lsls	r3, r3, #16
 80058ee:	431a      	orrs	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	061b      	lsls	r3, r3, #24
 80058f6:	431a      	orrs	r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	071b      	lsls	r3, r3, #28
 80058fe:	491a      	ldr	r1, [pc, #104]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005900:	4313      	orrs	r3, r2
 8005902:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005906:	4b18      	ldr	r3, [pc, #96]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a17      	ldr	r2, [pc, #92]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800590c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005910:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005912:	f7fd f90b 	bl	8002b2c <HAL_GetTick>
 8005916:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005918:	e008      	b.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800591a:	f7fd f907 	bl	8002b2c <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b64      	cmp	r3, #100	; 0x64
 8005926:	d901      	bls.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	e0d8      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800592c:	4b0e      	ldr	r3, [pc, #56]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d0f0      	beq.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	2b01      	cmp	r3, #1
 800593c:	f040 80ce 	bne.w	8005adc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005940:	4b09      	ldr	r3, [pc, #36]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a08      	ldr	r2, [pc, #32]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005946:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800594a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800594c:	f7fd f8ee 	bl	8002b2c <HAL_GetTick>
 8005950:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005952:	e00b      	b.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005954:	f7fd f8ea 	bl	8002b2c <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	2b64      	cmp	r3, #100	; 0x64
 8005960:	d904      	bls.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e0bb      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005966:	bf00      	nop
 8005968:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800596c:	4b5e      	ldr	r3, [pc, #376]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005974:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005978:	d0ec      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800598a:	2b00      	cmp	r3, #0
 800598c:	d009      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005996:	2b00      	cmp	r3, #0
 8005998:	d02e      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d12a      	bne.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80059a2:	4b51      	ldr	r3, [pc, #324]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059a8:	0c1b      	lsrs	r3, r3, #16
 80059aa:	f003 0303 	and.w	r3, r3, #3
 80059ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80059b0:	4b4d      	ldr	r3, [pc, #308]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059b6:	0f1b      	lsrs	r3, r3, #28
 80059b8:	f003 0307 	and.w	r3, r3, #7
 80059bc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	019a      	lsls	r2, r3, #6
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	041b      	lsls	r3, r3, #16
 80059c8:	431a      	orrs	r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	061b      	lsls	r3, r3, #24
 80059d0:	431a      	orrs	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	071b      	lsls	r3, r3, #28
 80059d6:	4944      	ldr	r1, [pc, #272]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80059de:	4b42      	ldr	r3, [pc, #264]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ec:	3b01      	subs	r3, #1
 80059ee:	021b      	lsls	r3, r3, #8
 80059f0:	493d      	ldr	r1, [pc, #244]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059f2:	4313      	orrs	r3, r2
 80059f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d022      	beq.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a08:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a0c:	d11d      	bne.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005a0e:	4b36      	ldr	r3, [pc, #216]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a14:	0e1b      	lsrs	r3, r3, #24
 8005a16:	f003 030f 	and.w	r3, r3, #15
 8005a1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005a1c:	4b32      	ldr	r3, [pc, #200]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a22:	0f1b      	lsrs	r3, r3, #28
 8005a24:	f003 0307 	and.w	r3, r3, #7
 8005a28:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	019a      	lsls	r2, r3, #6
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a1b      	ldr	r3, [r3, #32]
 8005a34:	041b      	lsls	r3, r3, #16
 8005a36:	431a      	orrs	r2, r3
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	061b      	lsls	r3, r3, #24
 8005a3c:	431a      	orrs	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	071b      	lsls	r3, r3, #28
 8005a42:	4929      	ldr	r1, [pc, #164]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a44:	4313      	orrs	r3, r2
 8005a46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0308 	and.w	r3, r3, #8
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d028      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005a56:	4b24      	ldr	r3, [pc, #144]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a5c:	0e1b      	lsrs	r3, r3, #24
 8005a5e:	f003 030f 	and.w	r3, r3, #15
 8005a62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005a64:	4b20      	ldr	r3, [pc, #128]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a6a:	0c1b      	lsrs	r3, r3, #16
 8005a6c:	f003 0303 	and.w	r3, r3, #3
 8005a70:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	019a      	lsls	r2, r3, #6
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	041b      	lsls	r3, r3, #16
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	061b      	lsls	r3, r3, #24
 8005a82:	431a      	orrs	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	69db      	ldr	r3, [r3, #28]
 8005a88:	071b      	lsls	r3, r3, #28
 8005a8a:	4917      	ldr	r1, [pc, #92]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005a92:	4b15      	ldr	r3, [pc, #84]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa0:	4911      	ldr	r1, [pc, #68]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005aa8:	4b0f      	ldr	r3, [pc, #60]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a0e      	ldr	r2, [pc, #56]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005aae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ab2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ab4:	f7fd f83a 	bl	8002b2c <HAL_GetTick>
 8005ab8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005aba:	e008      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005abc:	f7fd f836 	bl	8002b2c <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b64      	cmp	r3, #100	; 0x64
 8005ac8:	d901      	bls.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e007      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005ace:	4b06      	ldr	r3, [pc, #24]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ad6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ada:	d1ef      	bne.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3720      	adds	r7, #32
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	40023800 	.word	0x40023800

08005aec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d101      	bne.n	8005afe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e049      	b.n	8005b92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d106      	bne.n	8005b18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f7fc fcb8 	bl	8002488 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	3304      	adds	r3, #4
 8005b28:	4619      	mov	r1, r3
 8005b2a:	4610      	mov	r0, r2
 8005b2c:	f000 fb68 	bl	8006200 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3708      	adds	r7, #8
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
	...

08005b9c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d001      	beq.n	8005bb4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e04c      	b.n	8005c4e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2202      	movs	r2, #2
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a26      	ldr	r2, [pc, #152]	; (8005c5c <HAL_TIM_Base_Start+0xc0>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d022      	beq.n	8005c0c <HAL_TIM_Base_Start+0x70>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bce:	d01d      	beq.n	8005c0c <HAL_TIM_Base_Start+0x70>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a22      	ldr	r2, [pc, #136]	; (8005c60 <HAL_TIM_Base_Start+0xc4>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d018      	beq.n	8005c0c <HAL_TIM_Base_Start+0x70>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a21      	ldr	r2, [pc, #132]	; (8005c64 <HAL_TIM_Base_Start+0xc8>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d013      	beq.n	8005c0c <HAL_TIM_Base_Start+0x70>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a1f      	ldr	r2, [pc, #124]	; (8005c68 <HAL_TIM_Base_Start+0xcc>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d00e      	beq.n	8005c0c <HAL_TIM_Base_Start+0x70>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a1e      	ldr	r2, [pc, #120]	; (8005c6c <HAL_TIM_Base_Start+0xd0>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d009      	beq.n	8005c0c <HAL_TIM_Base_Start+0x70>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a1c      	ldr	r2, [pc, #112]	; (8005c70 <HAL_TIM_Base_Start+0xd4>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d004      	beq.n	8005c0c <HAL_TIM_Base_Start+0x70>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a1b      	ldr	r2, [pc, #108]	; (8005c74 <HAL_TIM_Base_Start+0xd8>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d115      	bne.n	8005c38 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689a      	ldr	r2, [r3, #8]
 8005c12:	4b19      	ldr	r3, [pc, #100]	; (8005c78 <HAL_TIM_Base_Start+0xdc>)
 8005c14:	4013      	ands	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2b06      	cmp	r3, #6
 8005c1c:	d015      	beq.n	8005c4a <HAL_TIM_Base_Start+0xae>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c24:	d011      	beq.n	8005c4a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f042 0201 	orr.w	r2, r2, #1
 8005c34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c36:	e008      	b.n	8005c4a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f042 0201 	orr.w	r2, r2, #1
 8005c46:	601a      	str	r2, [r3, #0]
 8005c48:	e000      	b.n	8005c4c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3714      	adds	r7, #20
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	40010000 	.word	0x40010000
 8005c60:	40000400 	.word	0x40000400
 8005c64:	40000800 	.word	0x40000800
 8005c68:	40000c00 	.word	0x40000c00
 8005c6c:	40010400 	.word	0x40010400
 8005c70:	40014000 	.word	0x40014000
 8005c74:	40001800 	.word	0x40001800
 8005c78:	00010007 	.word	0x00010007

08005c7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b085      	sub	sp, #20
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d001      	beq.n	8005c94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e054      	b.n	8005d3e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2202      	movs	r2, #2
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68da      	ldr	r2, [r3, #12]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f042 0201 	orr.w	r2, r2, #1
 8005caa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a26      	ldr	r2, [pc, #152]	; (8005d4c <HAL_TIM_Base_Start_IT+0xd0>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d022      	beq.n	8005cfc <HAL_TIM_Base_Start_IT+0x80>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cbe:	d01d      	beq.n	8005cfc <HAL_TIM_Base_Start_IT+0x80>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a22      	ldr	r2, [pc, #136]	; (8005d50 <HAL_TIM_Base_Start_IT+0xd4>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d018      	beq.n	8005cfc <HAL_TIM_Base_Start_IT+0x80>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a21      	ldr	r2, [pc, #132]	; (8005d54 <HAL_TIM_Base_Start_IT+0xd8>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d013      	beq.n	8005cfc <HAL_TIM_Base_Start_IT+0x80>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a1f      	ldr	r2, [pc, #124]	; (8005d58 <HAL_TIM_Base_Start_IT+0xdc>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d00e      	beq.n	8005cfc <HAL_TIM_Base_Start_IT+0x80>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a1e      	ldr	r2, [pc, #120]	; (8005d5c <HAL_TIM_Base_Start_IT+0xe0>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d009      	beq.n	8005cfc <HAL_TIM_Base_Start_IT+0x80>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a1c      	ldr	r2, [pc, #112]	; (8005d60 <HAL_TIM_Base_Start_IT+0xe4>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d004      	beq.n	8005cfc <HAL_TIM_Base_Start_IT+0x80>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a1b      	ldr	r2, [pc, #108]	; (8005d64 <HAL_TIM_Base_Start_IT+0xe8>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d115      	bne.n	8005d28 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689a      	ldr	r2, [r3, #8]
 8005d02:	4b19      	ldr	r3, [pc, #100]	; (8005d68 <HAL_TIM_Base_Start_IT+0xec>)
 8005d04:	4013      	ands	r3, r2
 8005d06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2b06      	cmp	r3, #6
 8005d0c:	d015      	beq.n	8005d3a <HAL_TIM_Base_Start_IT+0xbe>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d14:	d011      	beq.n	8005d3a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f042 0201 	orr.w	r2, r2, #1
 8005d24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d26:	e008      	b.n	8005d3a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f042 0201 	orr.w	r2, r2, #1
 8005d36:	601a      	str	r2, [r3, #0]
 8005d38:	e000      	b.n	8005d3c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3714      	adds	r7, #20
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	40010000 	.word	0x40010000
 8005d50:	40000400 	.word	0x40000400
 8005d54:	40000800 	.word	0x40000800
 8005d58:	40000c00 	.word	0x40000c00
 8005d5c:	40010400 	.word	0x40010400
 8005d60:	40014000 	.word	0x40014000
 8005d64:	40001800 	.word	0x40001800
 8005d68:	00010007 	.word	0x00010007

08005d6c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68da      	ldr	r2, [r3, #12]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0201 	bic.w	r2, r2, #1
 8005d82:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	6a1a      	ldr	r2, [r3, #32]
 8005d8a:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d8e:	4013      	ands	r3, r2
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10f      	bne.n	8005db4 <HAL_TIM_Base_Stop_IT+0x48>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6a1a      	ldr	r2, [r3, #32]
 8005d9a:	f240 4344 	movw	r3, #1092	; 0x444
 8005d9e:	4013      	ands	r3, r2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d107      	bne.n	8005db4 <HAL_TIM_Base_Stop_IT+0x48>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 0201 	bic.w	r2, r2, #1
 8005db2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	370c      	adds	r7, #12
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dca:	b580      	push	{r7, lr}
 8005dcc:	b082      	sub	sp, #8
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	691b      	ldr	r3, [r3, #16]
 8005dd8:	f003 0302 	and.w	r3, r3, #2
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d122      	bne.n	8005e26 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d11b      	bne.n	8005e26 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f06f 0202 	mvn.w	r2, #2
 8005df6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	f003 0303 	and.w	r3, r3, #3
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d003      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 f9d9 	bl	80061c4 <HAL_TIM_IC_CaptureCallback>
 8005e12:	e005      	b.n	8005e20 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 f9cb 	bl	80061b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f9dc 	bl	80061d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	f003 0304 	and.w	r3, r3, #4
 8005e30:	2b04      	cmp	r3, #4
 8005e32:	d122      	bne.n	8005e7a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	f003 0304 	and.w	r3, r3, #4
 8005e3e:	2b04      	cmp	r3, #4
 8005e40:	d11b      	bne.n	8005e7a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f06f 0204 	mvn.w	r2, #4
 8005e4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d003      	beq.n	8005e68 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f000 f9af 	bl	80061c4 <HAL_TIM_IC_CaptureCallback>
 8005e66:	e005      	b.n	8005e74 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f000 f9a1 	bl	80061b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f9b2 	bl	80061d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b08      	cmp	r3, #8
 8005e86:	d122      	bne.n	8005ece <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	f003 0308 	and.w	r3, r3, #8
 8005e92:	2b08      	cmp	r3, #8
 8005e94:	d11b      	bne.n	8005ece <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f06f 0208 	mvn.w	r2, #8
 8005e9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2204      	movs	r2, #4
 8005ea4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	69db      	ldr	r3, [r3, #28]
 8005eac:	f003 0303 	and.w	r3, r3, #3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d003      	beq.n	8005ebc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 f985 	bl	80061c4 <HAL_TIM_IC_CaptureCallback>
 8005eba:	e005      	b.n	8005ec8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f000 f977 	bl	80061b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 f988 	bl	80061d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	f003 0310 	and.w	r3, r3, #16
 8005ed8:	2b10      	cmp	r3, #16
 8005eda:	d122      	bne.n	8005f22 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	f003 0310 	and.w	r3, r3, #16
 8005ee6:	2b10      	cmp	r3, #16
 8005ee8:	d11b      	bne.n	8005f22 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f06f 0210 	mvn.w	r2, #16
 8005ef2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2208      	movs	r2, #8
 8005ef8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	69db      	ldr	r3, [r3, #28]
 8005f00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d003      	beq.n	8005f10 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f95b 	bl	80061c4 <HAL_TIM_IC_CaptureCallback>
 8005f0e:	e005      	b.n	8005f1c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f000 f94d 	bl	80061b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f95e 	bl	80061d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d10e      	bne.n	8005f4e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d107      	bne.n	8005f4e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f06f 0201 	mvn.w	r2, #1
 8005f46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 f927 	bl	800619c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f58:	2b80      	cmp	r3, #128	; 0x80
 8005f5a:	d10e      	bne.n	8005f7a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f66:	2b80      	cmp	r3, #128	; 0x80
 8005f68:	d107      	bne.n	8005f7a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f000 fb15 	bl	80065a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f88:	d10e      	bne.n	8005fa8 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f94:	2b80      	cmp	r3, #128	; 0x80
 8005f96:	d107      	bne.n	8005fa8 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 fb08 	bl	80065b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb2:	2b40      	cmp	r3, #64	; 0x40
 8005fb4:	d10e      	bne.n	8005fd4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc0:	2b40      	cmp	r3, #64	; 0x40
 8005fc2:	d107      	bne.n	8005fd4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005fcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 f90c 	bl	80061ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	f003 0320 	and.w	r3, r3, #32
 8005fde:	2b20      	cmp	r3, #32
 8005fe0:	d10e      	bne.n	8006000 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	f003 0320 	and.w	r3, r3, #32
 8005fec:	2b20      	cmp	r3, #32
 8005fee:	d107      	bne.n	8006000 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f06f 0220 	mvn.w	r2, #32
 8005ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 fac8 	bl	8006590 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006000:	bf00      	nop
 8006002:	3708      	adds	r7, #8
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}

08006008 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006012:	2300      	movs	r3, #0
 8006014:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800601c:	2b01      	cmp	r3, #1
 800601e:	d101      	bne.n	8006024 <HAL_TIM_ConfigClockSource+0x1c>
 8006020:	2302      	movs	r3, #2
 8006022:	e0b4      	b.n	800618e <HAL_TIM_ConfigClockSource+0x186>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2202      	movs	r2, #2
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800603c:	68ba      	ldr	r2, [r7, #8]
 800603e:	4b56      	ldr	r3, [pc, #344]	; (8006198 <HAL_TIM_ConfigClockSource+0x190>)
 8006040:	4013      	ands	r3, r2
 8006042:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800604a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68ba      	ldr	r2, [r7, #8]
 8006052:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800605c:	d03e      	beq.n	80060dc <HAL_TIM_ConfigClockSource+0xd4>
 800605e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006062:	f200 8087 	bhi.w	8006174 <HAL_TIM_ConfigClockSource+0x16c>
 8006066:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800606a:	f000 8086 	beq.w	800617a <HAL_TIM_ConfigClockSource+0x172>
 800606e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006072:	d87f      	bhi.n	8006174 <HAL_TIM_ConfigClockSource+0x16c>
 8006074:	2b70      	cmp	r3, #112	; 0x70
 8006076:	d01a      	beq.n	80060ae <HAL_TIM_ConfigClockSource+0xa6>
 8006078:	2b70      	cmp	r3, #112	; 0x70
 800607a:	d87b      	bhi.n	8006174 <HAL_TIM_ConfigClockSource+0x16c>
 800607c:	2b60      	cmp	r3, #96	; 0x60
 800607e:	d050      	beq.n	8006122 <HAL_TIM_ConfigClockSource+0x11a>
 8006080:	2b60      	cmp	r3, #96	; 0x60
 8006082:	d877      	bhi.n	8006174 <HAL_TIM_ConfigClockSource+0x16c>
 8006084:	2b50      	cmp	r3, #80	; 0x50
 8006086:	d03c      	beq.n	8006102 <HAL_TIM_ConfigClockSource+0xfa>
 8006088:	2b50      	cmp	r3, #80	; 0x50
 800608a:	d873      	bhi.n	8006174 <HAL_TIM_ConfigClockSource+0x16c>
 800608c:	2b40      	cmp	r3, #64	; 0x40
 800608e:	d058      	beq.n	8006142 <HAL_TIM_ConfigClockSource+0x13a>
 8006090:	2b40      	cmp	r3, #64	; 0x40
 8006092:	d86f      	bhi.n	8006174 <HAL_TIM_ConfigClockSource+0x16c>
 8006094:	2b30      	cmp	r3, #48	; 0x30
 8006096:	d064      	beq.n	8006162 <HAL_TIM_ConfigClockSource+0x15a>
 8006098:	2b30      	cmp	r3, #48	; 0x30
 800609a:	d86b      	bhi.n	8006174 <HAL_TIM_ConfigClockSource+0x16c>
 800609c:	2b20      	cmp	r3, #32
 800609e:	d060      	beq.n	8006162 <HAL_TIM_ConfigClockSource+0x15a>
 80060a0:	2b20      	cmp	r3, #32
 80060a2:	d867      	bhi.n	8006174 <HAL_TIM_ConfigClockSource+0x16c>
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d05c      	beq.n	8006162 <HAL_TIM_ConfigClockSource+0x15a>
 80060a8:	2b10      	cmp	r3, #16
 80060aa:	d05a      	beq.n	8006162 <HAL_TIM_ConfigClockSource+0x15a>
 80060ac:	e062      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6818      	ldr	r0, [r3, #0]
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	6899      	ldr	r1, [r3, #8]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f000 f9b9 	bl	8006434 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80060d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68ba      	ldr	r2, [r7, #8]
 80060d8:	609a      	str	r2, [r3, #8]
      break;
 80060da:	e04f      	b.n	800617c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6818      	ldr	r0, [r3, #0]
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	6899      	ldr	r1, [r3, #8]
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	f000 f9a2 	bl	8006434 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689a      	ldr	r2, [r3, #8]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80060fe:	609a      	str	r2, [r3, #8]
      break;
 8006100:	e03c      	b.n	800617c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6818      	ldr	r0, [r3, #0]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	6859      	ldr	r1, [r3, #4]
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	461a      	mov	r2, r3
 8006110:	f000 f916 	bl	8006340 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2150      	movs	r1, #80	; 0x50
 800611a:	4618      	mov	r0, r3
 800611c:	f000 f96f 	bl	80063fe <TIM_ITRx_SetConfig>
      break;
 8006120:	e02c      	b.n	800617c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6818      	ldr	r0, [r3, #0]
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	6859      	ldr	r1, [r3, #4]
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	461a      	mov	r2, r3
 8006130:	f000 f935 	bl	800639e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2160      	movs	r1, #96	; 0x60
 800613a:	4618      	mov	r0, r3
 800613c:	f000 f95f 	bl	80063fe <TIM_ITRx_SetConfig>
      break;
 8006140:	e01c      	b.n	800617c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6818      	ldr	r0, [r3, #0]
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	6859      	ldr	r1, [r3, #4]
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	461a      	mov	r2, r3
 8006150:	f000 f8f6 	bl	8006340 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2140      	movs	r1, #64	; 0x40
 800615a:	4618      	mov	r0, r3
 800615c:	f000 f94f 	bl	80063fe <TIM_ITRx_SetConfig>
      break;
 8006160:	e00c      	b.n	800617c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4619      	mov	r1, r3
 800616c:	4610      	mov	r0, r2
 800616e:	f000 f946 	bl	80063fe <TIM_ITRx_SetConfig>
      break;
 8006172:	e003      	b.n	800617c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	73fb      	strb	r3, [r7, #15]
      break;
 8006178:	e000      	b.n	800617c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800617a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800618c:	7bfb      	ldrb	r3, [r7, #15]
}
 800618e:	4618      	mov	r0, r3
 8006190:	3710      	adds	r7, #16
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
 8006196:	bf00      	nop
 8006198:	fffeff88 	.word	0xfffeff88

0800619c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061b8:	bf00      	nop
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061f4:	bf00      	nop
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006200:	b480      	push	{r7}
 8006202:	b085      	sub	sp, #20
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a40      	ldr	r2, [pc, #256]	; (8006314 <TIM_Base_SetConfig+0x114>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d013      	beq.n	8006240 <TIM_Base_SetConfig+0x40>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800621e:	d00f      	beq.n	8006240 <TIM_Base_SetConfig+0x40>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a3d      	ldr	r2, [pc, #244]	; (8006318 <TIM_Base_SetConfig+0x118>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d00b      	beq.n	8006240 <TIM_Base_SetConfig+0x40>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a3c      	ldr	r2, [pc, #240]	; (800631c <TIM_Base_SetConfig+0x11c>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d007      	beq.n	8006240 <TIM_Base_SetConfig+0x40>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a3b      	ldr	r2, [pc, #236]	; (8006320 <TIM_Base_SetConfig+0x120>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d003      	beq.n	8006240 <TIM_Base_SetConfig+0x40>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a3a      	ldr	r2, [pc, #232]	; (8006324 <TIM_Base_SetConfig+0x124>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d108      	bne.n	8006252 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006246:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	4313      	orrs	r3, r2
 8006250:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a2f      	ldr	r2, [pc, #188]	; (8006314 <TIM_Base_SetConfig+0x114>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d02b      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006260:	d027      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a2c      	ldr	r2, [pc, #176]	; (8006318 <TIM_Base_SetConfig+0x118>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d023      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a2b      	ldr	r2, [pc, #172]	; (800631c <TIM_Base_SetConfig+0x11c>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d01f      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a2a      	ldr	r2, [pc, #168]	; (8006320 <TIM_Base_SetConfig+0x120>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d01b      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a29      	ldr	r2, [pc, #164]	; (8006324 <TIM_Base_SetConfig+0x124>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d017      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a28      	ldr	r2, [pc, #160]	; (8006328 <TIM_Base_SetConfig+0x128>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d013      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a27      	ldr	r2, [pc, #156]	; (800632c <TIM_Base_SetConfig+0x12c>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d00f      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a26      	ldr	r2, [pc, #152]	; (8006330 <TIM_Base_SetConfig+0x130>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d00b      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a25      	ldr	r2, [pc, #148]	; (8006334 <TIM_Base_SetConfig+0x134>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d007      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a24      	ldr	r2, [pc, #144]	; (8006338 <TIM_Base_SetConfig+0x138>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d003      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a23      	ldr	r2, [pc, #140]	; (800633c <TIM_Base_SetConfig+0x13c>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d108      	bne.n	80062c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	689a      	ldr	r2, [r3, #8]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a0a      	ldr	r2, [pc, #40]	; (8006314 <TIM_Base_SetConfig+0x114>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d003      	beq.n	80062f8 <TIM_Base_SetConfig+0xf8>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a0c      	ldr	r2, [pc, #48]	; (8006324 <TIM_Base_SetConfig+0x124>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d103      	bne.n	8006300 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	691a      	ldr	r2, [r3, #16]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	615a      	str	r2, [r3, #20]
}
 8006306:	bf00      	nop
 8006308:	3714      	adds	r7, #20
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	40010000 	.word	0x40010000
 8006318:	40000400 	.word	0x40000400
 800631c:	40000800 	.word	0x40000800
 8006320:	40000c00 	.word	0x40000c00
 8006324:	40010400 	.word	0x40010400
 8006328:	40014000 	.word	0x40014000
 800632c:	40014400 	.word	0x40014400
 8006330:	40014800 	.word	0x40014800
 8006334:	40001800 	.word	0x40001800
 8006338:	40001c00 	.word	0x40001c00
 800633c:	40002000 	.word	0x40002000

08006340 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006340:	b480      	push	{r7}
 8006342:	b087      	sub	sp, #28
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	f023 0201 	bic.w	r2, r3, #1
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	699b      	ldr	r3, [r3, #24]
 8006362:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800636a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	011b      	lsls	r3, r3, #4
 8006370:	693a      	ldr	r2, [r7, #16]
 8006372:	4313      	orrs	r3, r2
 8006374:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f023 030a 	bic.w	r3, r3, #10
 800637c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800637e:	697a      	ldr	r2, [r7, #20]
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	4313      	orrs	r3, r2
 8006384:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	697a      	ldr	r2, [r7, #20]
 8006390:	621a      	str	r2, [r3, #32]
}
 8006392:	bf00      	nop
 8006394:	371c      	adds	r7, #28
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800639e:	b480      	push	{r7}
 80063a0:	b087      	sub	sp, #28
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	60f8      	str	r0, [r7, #12]
 80063a6:	60b9      	str	r1, [r7, #8]
 80063a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	f023 0210 	bic.w	r2, r3, #16
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80063c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	031b      	lsls	r3, r3, #12
 80063ce:	697a      	ldr	r2, [r7, #20]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80063da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	011b      	lsls	r3, r3, #4
 80063e0:	693a      	ldr	r2, [r7, #16]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	697a      	ldr	r2, [r7, #20]
 80063ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	693a      	ldr	r2, [r7, #16]
 80063f0:	621a      	str	r2, [r3, #32]
}
 80063f2:	bf00      	nop
 80063f4:	371c      	adds	r7, #28
 80063f6:	46bd      	mov	sp, r7
 80063f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fc:	4770      	bx	lr

080063fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063fe:	b480      	push	{r7}
 8006400:	b085      	sub	sp, #20
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
 8006406:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006414:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006416:	683a      	ldr	r2, [r7, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	4313      	orrs	r3, r2
 800641c:	f043 0307 	orr.w	r3, r3, #7
 8006420:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68fa      	ldr	r2, [r7, #12]
 8006426:	609a      	str	r2, [r3, #8]
}
 8006428:	bf00      	nop
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006434:	b480      	push	{r7}
 8006436:	b087      	sub	sp, #28
 8006438:	af00      	add	r7, sp, #0
 800643a:	60f8      	str	r0, [r7, #12]
 800643c:	60b9      	str	r1, [r7, #8]
 800643e:	607a      	str	r2, [r7, #4]
 8006440:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800644e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	021a      	lsls	r2, r3, #8
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	431a      	orrs	r2, r3
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	4313      	orrs	r3, r2
 800645c:	697a      	ldr	r2, [r7, #20]
 800645e:	4313      	orrs	r3, r2
 8006460:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	697a      	ldr	r2, [r7, #20]
 8006466:	609a      	str	r2, [r3, #8]
}
 8006468:	bf00      	nop
 800646a:	371c      	adds	r7, #28
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006474:	b480      	push	{r7}
 8006476:	b085      	sub	sp, #20
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006484:	2b01      	cmp	r3, #1
 8006486:	d101      	bne.n	800648c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006488:	2302      	movs	r3, #2
 800648a:	e06d      	b.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2201      	movs	r2, #1
 8006490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2202      	movs	r2, #2
 8006498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a30      	ldr	r2, [pc, #192]	; (8006574 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d004      	beq.n	80064c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a2f      	ldr	r2, [pc, #188]	; (8006578 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d108      	bne.n	80064d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80064c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	68fa      	ldr	r2, [r7, #12]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a20      	ldr	r2, [pc, #128]	; (8006574 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d022      	beq.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064fe:	d01d      	beq.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a1d      	ldr	r2, [pc, #116]	; (800657c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d018      	beq.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a1c      	ldr	r2, [pc, #112]	; (8006580 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d013      	beq.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a1a      	ldr	r2, [pc, #104]	; (8006584 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d00e      	beq.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a15      	ldr	r2, [pc, #84]	; (8006578 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d009      	beq.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a16      	ldr	r2, [pc, #88]	; (8006588 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d004      	beq.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a15      	ldr	r2, [pc, #84]	; (800658c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d10c      	bne.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006542:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	68ba      	ldr	r2, [r7, #8]
 800654a:	4313      	orrs	r3, r2
 800654c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68ba      	ldr	r2, [r7, #8]
 8006554:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2201      	movs	r2, #1
 800655a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3714      	adds	r7, #20
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr
 8006574:	40010000 	.word	0x40010000
 8006578:	40010400 	.word	0x40010400
 800657c:	40000400 	.word	0x40000400
 8006580:	40000800 	.word	0x40000800
 8006584:	40000c00 	.word	0x40000c00
 8006588:	40014000 	.word	0x40014000
 800658c:	40001800 	.word	0x40001800

08006590 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006598:	bf00      	nop
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065ac:	bf00      	nop
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b082      	sub	sp, #8
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d101      	bne.n	80065de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e040      	b.n	8006660 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d106      	bne.n	80065f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f7fc f81e 	bl	8002630 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2224      	movs	r2, #36	; 0x24
 80065f8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f022 0201 	bic.w	r2, r2, #1
 8006608:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 fbf2 	bl	8006df4 <UART_SetConfig>
 8006610:	4603      	mov	r3, r0
 8006612:	2b01      	cmp	r3, #1
 8006614:	d101      	bne.n	800661a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e022      	b.n	8006660 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661e:	2b00      	cmp	r3, #0
 8006620:	d002      	beq.n	8006628 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 fe48 	bl	80072b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	685a      	ldr	r2, [r3, #4]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006636:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	689a      	ldr	r2, [r3, #8]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006646:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f042 0201 	orr.w	r2, r2, #1
 8006656:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 fecf 	bl	80073fc <UART_CheckIdleState>
 800665e:	4603      	mov	r3, r0
}
 8006660:	4618      	mov	r0, r3
 8006662:	3708      	adds	r7, #8
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006668:	b480      	push	{r7}
 800666a:	b08b      	sub	sp, #44	; 0x2c
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	4613      	mov	r3, r2
 8006674:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800667a:	2b20      	cmp	r3, #32
 800667c:	d156      	bne.n	800672c <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d002      	beq.n	800668a <HAL_UART_Transmit_IT+0x22>
 8006684:	88fb      	ldrh	r3, [r7, #6]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e04f      	b.n	800672e <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006694:	2b01      	cmp	r3, #1
 8006696:	d101      	bne.n	800669c <HAL_UART_Transmit_IT+0x34>
 8006698:	2302      	movs	r3, #2
 800669a:	e048      	b.n	800672e <HAL_UART_Transmit_IT+0xc6>
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	88fa      	ldrh	r2, [r7, #6]
 80066ae:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	88fa      	ldrh	r2, [r7, #6]
 80066b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2221      	movs	r2, #33	; 0x21
 80066cc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066d6:	d107      	bne.n	80066e8 <HAL_UART_Transmit_IT+0x80>
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d103      	bne.n	80066e8 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	4a16      	ldr	r2, [pc, #88]	; (800673c <HAL_UART_Transmit_IT+0xd4>)
 80066e4:	669a      	str	r2, [r3, #104]	; 0x68
 80066e6:	e002      	b.n	80066ee <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	4a15      	ldr	r2, [pc, #84]	; (8006740 <HAL_UART_Transmit_IT+0xd8>)
 80066ec:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	e853 3f00 	ldrex	r3, [r3]
 8006702:	613b      	str	r3, [r7, #16]
   return(result);
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800670a:	627b      	str	r3, [r7, #36]	; 0x24
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	461a      	mov	r2, r3
 8006712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006714:	623b      	str	r3, [r7, #32]
 8006716:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006718:	69f9      	ldr	r1, [r7, #28]
 800671a:	6a3a      	ldr	r2, [r7, #32]
 800671c:	e841 2300 	strex	r3, r2, [r1]
 8006720:	61bb      	str	r3, [r7, #24]
   return(result);
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1e6      	bne.n	80066f6 <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 8006728:	2300      	movs	r3, #0
 800672a:	e000      	b.n	800672e <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800672c:	2302      	movs	r3, #2
  }
}
 800672e:	4618      	mov	r0, r3
 8006730:	372c      	adds	r7, #44	; 0x2c
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr
 800673a:	bf00      	nop
 800673c:	08007955 	.word	0x08007955
 8006740:	0800789f 	.word	0x0800789f

08006744 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b08a      	sub	sp, #40	; 0x28
 8006748:	af00      	add	r7, sp, #0
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	4613      	mov	r3, r2
 8006750:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006756:	2b20      	cmp	r3, #32
 8006758:	d13d      	bne.n	80067d6 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d002      	beq.n	8006766 <HAL_UART_Receive_IT+0x22>
 8006760:	88fb      	ldrh	r3, [r7, #6]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d101      	bne.n	800676a <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e036      	b.n	80067d8 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006770:	2b01      	cmp	r3, #1
 8006772:	d101      	bne.n	8006778 <HAL_UART_Receive_IT+0x34>
 8006774:	2302      	movs	r3, #2
 8006776:	e02f      	b.n	80067d8 <HAL_UART_Receive_IT+0x94>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2200      	movs	r2, #0
 8006784:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006790:	2b00      	cmp	r3, #0
 8006792:	d018      	beq.n	80067c6 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	e853 3f00 	ldrex	r3, [r3]
 80067a0:	613b      	str	r3, [r7, #16]
   return(result);
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80067a8:	627b      	str	r3, [r7, #36]	; 0x24
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	461a      	mov	r2, r3
 80067b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b2:	623b      	str	r3, [r7, #32]
 80067b4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b6:	69f9      	ldr	r1, [r7, #28]
 80067b8:	6a3a      	ldr	r2, [r7, #32]
 80067ba:	e841 2300 	strex	r3, r2, [r1]
 80067be:	61bb      	str	r3, [r7, #24]
   return(result);
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1e6      	bne.n	8006794 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80067c6:	88fb      	ldrh	r3, [r7, #6]
 80067c8:	461a      	mov	r2, r3
 80067ca:	68b9      	ldr	r1, [r7, #8]
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f000 ff23 	bl	8007618 <UART_Start_Receive_IT>
 80067d2:	4603      	mov	r3, r0
 80067d4:	e000      	b.n	80067d8 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80067d6:	2302      	movs	r3, #2
  }
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3728      	adds	r7, #40	; 0x28
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b0ba      	sub	sp, #232	; 0xe8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	69db      	ldr	r3, [r3, #28]
 80067ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006806:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800680a:	f640 030f 	movw	r3, #2063	; 0x80f
 800680e:	4013      	ands	r3, r2
 8006810:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006814:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006818:	2b00      	cmp	r3, #0
 800681a:	d115      	bne.n	8006848 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800681c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006820:	f003 0320 	and.w	r3, r3, #32
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00f      	beq.n	8006848 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800682c:	f003 0320 	and.w	r3, r3, #32
 8006830:	2b00      	cmp	r3, #0
 8006832:	d009      	beq.n	8006848 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 82a4 	beq.w	8006d86 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	4798      	blx	r3
      }
      return;
 8006846:	e29e      	b.n	8006d86 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006848:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800684c:	2b00      	cmp	r3, #0
 800684e:	f000 8117 	beq.w	8006a80 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	2b00      	cmp	r3, #0
 800685c:	d106      	bne.n	800686c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800685e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006862:	4b85      	ldr	r3, [pc, #532]	; (8006a78 <HAL_UART_IRQHandler+0x298>)
 8006864:	4013      	ands	r3, r2
 8006866:	2b00      	cmp	r3, #0
 8006868:	f000 810a 	beq.w	8006a80 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800686c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	2b00      	cmp	r3, #0
 8006876:	d011      	beq.n	800689c <HAL_UART_IRQHandler+0xbc>
 8006878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800687c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006880:	2b00      	cmp	r3, #0
 8006882:	d00b      	beq.n	800689c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2201      	movs	r2, #1
 800688a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006892:	f043 0201 	orr.w	r2, r3, #1
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800689c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068a0:	f003 0302 	and.w	r3, r3, #2
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d011      	beq.n	80068cc <HAL_UART_IRQHandler+0xec>
 80068a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068ac:	f003 0301 	and.w	r3, r3, #1
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d00b      	beq.n	80068cc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2202      	movs	r2, #2
 80068ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068c2:	f043 0204 	orr.w	r2, r3, #4
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068d0:	f003 0304 	and.w	r3, r3, #4
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d011      	beq.n	80068fc <HAL_UART_IRQHandler+0x11c>
 80068d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068dc:	f003 0301 	and.w	r3, r3, #1
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d00b      	beq.n	80068fc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2204      	movs	r2, #4
 80068ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068f2:	f043 0202 	orr.w	r2, r3, #2
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006900:	f003 0308 	and.w	r3, r3, #8
 8006904:	2b00      	cmp	r3, #0
 8006906:	d017      	beq.n	8006938 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006908:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800690c:	f003 0320 	and.w	r3, r3, #32
 8006910:	2b00      	cmp	r3, #0
 8006912:	d105      	bne.n	8006920 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006914:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006918:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800691c:	2b00      	cmp	r3, #0
 800691e:	d00b      	beq.n	8006938 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2208      	movs	r2, #8
 8006926:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800692e:	f043 0208 	orr.w	r2, r3, #8
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800693c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006940:	2b00      	cmp	r3, #0
 8006942:	d012      	beq.n	800696a <HAL_UART_IRQHandler+0x18a>
 8006944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006948:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800694c:	2b00      	cmp	r3, #0
 800694e:	d00c      	beq.n	800696a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006958:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006960:	f043 0220 	orr.w	r2, r3, #32
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006970:	2b00      	cmp	r3, #0
 8006972:	f000 820a 	beq.w	8006d8a <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800697a:	f003 0320 	and.w	r3, r3, #32
 800697e:	2b00      	cmp	r3, #0
 8006980:	d00d      	beq.n	800699e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006986:	f003 0320 	and.w	r3, r3, #32
 800698a:	2b00      	cmp	r3, #0
 800698c:	d007      	beq.n	800699e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006992:	2b00      	cmp	r3, #0
 8006994:	d003      	beq.n	800699e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80069a4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069b2:	2b40      	cmp	r3, #64	; 0x40
 80069b4:	d005      	beq.n	80069c2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80069b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80069ba:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d04f      	beq.n	8006a62 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 fef2 	bl	80077ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069d2:	2b40      	cmp	r3, #64	; 0x40
 80069d4:	d141      	bne.n	8006a5a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	3308      	adds	r3, #8
 80069dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80069e4:	e853 3f00 	ldrex	r3, [r3]
 80069e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80069ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	3308      	adds	r3, #8
 80069fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006a02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006a06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006a0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006a12:	e841 2300 	strex	r3, r2, [r1]
 8006a16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006a1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d1d9      	bne.n	80069d6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d013      	beq.n	8006a52 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a2e:	4a13      	ldr	r2, [pc, #76]	; (8006a7c <HAL_UART_IRQHandler+0x29c>)
 8006a30:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a36:	4618      	mov	r0, r3
 8006a38:	f7fd fac8 	bl	8003fcc <HAL_DMA_Abort_IT>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d017      	beq.n	8006a72 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006a4c:	4610      	mov	r0, r2
 8006a4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a50:	e00f      	b.n	8006a72 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f000 f9ae 	bl	8006db4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a58:	e00b      	b.n	8006a72 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 f9aa 	bl	8006db4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a60:	e007      	b.n	8006a72 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f9a6 	bl	8006db4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006a70:	e18b      	b.n	8006d8a <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a72:	bf00      	nop
    return;
 8006a74:	e189      	b.n	8006d8a <HAL_UART_IRQHandler+0x5aa>
 8006a76:	bf00      	nop
 8006a78:	04000120 	.word	0x04000120
 8006a7c:	08007873 	.word	0x08007873

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	f040 8144 	bne.w	8006d12 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a8e:	f003 0310 	and.w	r3, r3, #16
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	f000 813d 	beq.w	8006d12 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a9c:	f003 0310 	and.w	r3, r3, #16
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	f000 8136 	beq.w	8006d12 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2210      	movs	r2, #16
 8006aac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab8:	2b40      	cmp	r3, #64	; 0x40
 8006aba:	f040 80b2 	bne.w	8006c22 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006aca:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	f000 815d 	beq.w	8006d8e <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006ada:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	f080 8155 	bcs.w	8006d8e <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006aea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006af2:	69db      	ldr	r3, [r3, #28]
 8006af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006af8:	f000 8085 	beq.w	8006c06 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b08:	e853 3f00 	ldrex	r3, [r3]
 8006b0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006b10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006b14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	461a      	mov	r2, r3
 8006b22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006b26:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006b2a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006b32:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006b36:	e841 2300 	strex	r3, r2, [r1]
 8006b3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006b3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d1da      	bne.n	8006afc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	3308      	adds	r3, #8
 8006b4c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b50:	e853 3f00 	ldrex	r3, [r3]
 8006b54:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006b56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b58:	f023 0301 	bic.w	r3, r3, #1
 8006b5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	3308      	adds	r3, #8
 8006b66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006b6a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006b6e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b70:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006b72:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006b76:	e841 2300 	strex	r3, r2, [r1]
 8006b7a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1e1      	bne.n	8006b46 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	3308      	adds	r3, #8
 8006b88:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b8c:	e853 3f00 	ldrex	r3, [r3]
 8006b90:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	3308      	adds	r3, #8
 8006ba2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006ba6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006ba8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006baa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006bac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006bae:	e841 2300 	strex	r3, r2, [r1]
 8006bb2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006bb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d1e3      	bne.n	8006b82 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2220      	movs	r2, #32
 8006bbe:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bce:	e853 3f00 	ldrex	r3, [r3]
 8006bd2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006bd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bd6:	f023 0310 	bic.w	r3, r3, #16
 8006bda:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	461a      	mov	r2, r3
 8006be4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006be8:	65bb      	str	r3, [r7, #88]	; 0x58
 8006bea:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006bee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006bf0:	e841 2300 	strex	r3, r2, [r1]
 8006bf4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006bf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1e4      	bne.n	8006bc6 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c00:	4618      	mov	r0, r3
 8006c02:	f7fd f973 	bl	8003eec <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	4619      	mov	r1, r3
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f8d4 	bl	8006dc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c20:	e0b5      	b.n	8006d8e <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	1ad3      	subs	r3, r2, r3
 8006c32:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	f000 80a7 	beq.w	8006d92 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8006c44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f000 80a2 	beq.w	8006d92 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c56:	e853 3f00 	ldrex	r3, [r3]
 8006c5a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c5e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c62:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	461a      	mov	r2, r3
 8006c6c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c70:	647b      	str	r3, [r7, #68]	; 0x44
 8006c72:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c74:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c76:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c78:	e841 2300 	strex	r3, r2, [r1]
 8006c7c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d1e4      	bne.n	8006c4e <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	3308      	adds	r3, #8
 8006c8a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8e:	e853 3f00 	ldrex	r3, [r3]
 8006c92:	623b      	str	r3, [r7, #32]
   return(result);
 8006c94:	6a3b      	ldr	r3, [r7, #32]
 8006c96:	f023 0301 	bic.w	r3, r3, #1
 8006c9a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	3308      	adds	r3, #8
 8006ca4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006ca8:	633a      	str	r2, [r7, #48]	; 0x30
 8006caa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cb0:	e841 2300 	strex	r3, r2, [r1]
 8006cb4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1e3      	bne.n	8006c84 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	e853 3f00 	ldrex	r3, [r3]
 8006cda:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f023 0310 	bic.w	r3, r3, #16
 8006ce2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	461a      	mov	r2, r3
 8006cec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006cf0:	61fb      	str	r3, [r7, #28]
 8006cf2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf4:	69b9      	ldr	r1, [r7, #24]
 8006cf6:	69fa      	ldr	r2, [r7, #28]
 8006cf8:	e841 2300 	strex	r3, r2, [r1]
 8006cfc:	617b      	str	r3, [r7, #20]
   return(result);
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1e4      	bne.n	8006cce <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d08:	4619      	mov	r1, r3
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 f85c 	bl	8006dc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d10:	e03f      	b.n	8006d92 <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00e      	beq.n	8006d3c <HAL_UART_IRQHandler+0x55c>
 8006d1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d008      	beq.n	8006d3c <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006d32:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 f853 	bl	8006de0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d3a:	e02d      	b.n	8006d98 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00e      	beq.n	8006d66 <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d008      	beq.n	8006d66 <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d01c      	beq.n	8006d96 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	4798      	blx	r3
    }
    return;
 8006d64:	e017      	b.n	8006d96 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d012      	beq.n	8006d98 <HAL_UART_IRQHandler+0x5b8>
 8006d72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d00c      	beq.n	8006d98 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 fe48 	bl	8007a14 <UART_EndTransmit_IT>
    return;
 8006d84:	e008      	b.n	8006d98 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006d86:	bf00      	nop
 8006d88:	e006      	b.n	8006d98 <HAL_UART_IRQHandler+0x5b8>
    return;
 8006d8a:	bf00      	nop
 8006d8c:	e004      	b.n	8006d98 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006d8e:	bf00      	nop
 8006d90:	e002      	b.n	8006d98 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006d92:	bf00      	nop
 8006d94:	e000      	b.n	8006d98 <HAL_UART_IRQHandler+0x5b8>
    return;
 8006d96:	bf00      	nop
  }

}
 8006d98:	37e8      	adds	r7, #232	; 0xe8
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}
 8006d9e:	bf00      	nop

08006da0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006da8:	bf00      	nop
 8006daa:	370c      	adds	r7, #12
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006dbc:	bf00      	nop
 8006dbe:	370c      	adds	r7, #12
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006de8:	bf00      	nop
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b088      	sub	sp, #32
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	689a      	ldr	r2, [r3, #8]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	431a      	orrs	r2, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	695b      	ldr	r3, [r3, #20]
 8006e0e:	431a      	orrs	r2, r3
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	69db      	ldr	r3, [r3, #28]
 8006e14:	4313      	orrs	r3, r2
 8006e16:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	4ba7      	ldr	r3, [pc, #668]	; (80070bc <UART_SetConfig+0x2c8>)
 8006e20:	4013      	ands	r3, r2
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	6812      	ldr	r2, [r2, #0]
 8006e26:	6979      	ldr	r1, [r7, #20]
 8006e28:	430b      	orrs	r3, r1
 8006e2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	68da      	ldr	r2, [r3, #12]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	430a      	orrs	r2, r1
 8006e40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	699b      	ldr	r3, [r3, #24]
 8006e46:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a1b      	ldr	r3, [r3, #32]
 8006e4c:	697a      	ldr	r2, [r7, #20]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	697a      	ldr	r2, [r7, #20]
 8006e62:	430a      	orrs	r2, r1
 8006e64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a95      	ldr	r2, [pc, #596]	; (80070c0 <UART_SetConfig+0x2cc>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d120      	bne.n	8006eb2 <UART_SetConfig+0xbe>
 8006e70:	4b94      	ldr	r3, [pc, #592]	; (80070c4 <UART_SetConfig+0x2d0>)
 8006e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e76:	f003 0303 	and.w	r3, r3, #3
 8006e7a:	2b03      	cmp	r3, #3
 8006e7c:	d816      	bhi.n	8006eac <UART_SetConfig+0xb8>
 8006e7e:	a201      	add	r2, pc, #4	; (adr r2, 8006e84 <UART_SetConfig+0x90>)
 8006e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e84:	08006e95 	.word	0x08006e95
 8006e88:	08006ea1 	.word	0x08006ea1
 8006e8c:	08006e9b 	.word	0x08006e9b
 8006e90:	08006ea7 	.word	0x08006ea7
 8006e94:	2301      	movs	r3, #1
 8006e96:	77fb      	strb	r3, [r7, #31]
 8006e98:	e14f      	b.n	800713a <UART_SetConfig+0x346>
 8006e9a:	2302      	movs	r3, #2
 8006e9c:	77fb      	strb	r3, [r7, #31]
 8006e9e:	e14c      	b.n	800713a <UART_SetConfig+0x346>
 8006ea0:	2304      	movs	r3, #4
 8006ea2:	77fb      	strb	r3, [r7, #31]
 8006ea4:	e149      	b.n	800713a <UART_SetConfig+0x346>
 8006ea6:	2308      	movs	r3, #8
 8006ea8:	77fb      	strb	r3, [r7, #31]
 8006eaa:	e146      	b.n	800713a <UART_SetConfig+0x346>
 8006eac:	2310      	movs	r3, #16
 8006eae:	77fb      	strb	r3, [r7, #31]
 8006eb0:	e143      	b.n	800713a <UART_SetConfig+0x346>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a84      	ldr	r2, [pc, #528]	; (80070c8 <UART_SetConfig+0x2d4>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d132      	bne.n	8006f22 <UART_SetConfig+0x12e>
 8006ebc:	4b81      	ldr	r3, [pc, #516]	; (80070c4 <UART_SetConfig+0x2d0>)
 8006ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ec2:	f003 030c 	and.w	r3, r3, #12
 8006ec6:	2b0c      	cmp	r3, #12
 8006ec8:	d828      	bhi.n	8006f1c <UART_SetConfig+0x128>
 8006eca:	a201      	add	r2, pc, #4	; (adr r2, 8006ed0 <UART_SetConfig+0xdc>)
 8006ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed0:	08006f05 	.word	0x08006f05
 8006ed4:	08006f1d 	.word	0x08006f1d
 8006ed8:	08006f1d 	.word	0x08006f1d
 8006edc:	08006f1d 	.word	0x08006f1d
 8006ee0:	08006f11 	.word	0x08006f11
 8006ee4:	08006f1d 	.word	0x08006f1d
 8006ee8:	08006f1d 	.word	0x08006f1d
 8006eec:	08006f1d 	.word	0x08006f1d
 8006ef0:	08006f0b 	.word	0x08006f0b
 8006ef4:	08006f1d 	.word	0x08006f1d
 8006ef8:	08006f1d 	.word	0x08006f1d
 8006efc:	08006f1d 	.word	0x08006f1d
 8006f00:	08006f17 	.word	0x08006f17
 8006f04:	2300      	movs	r3, #0
 8006f06:	77fb      	strb	r3, [r7, #31]
 8006f08:	e117      	b.n	800713a <UART_SetConfig+0x346>
 8006f0a:	2302      	movs	r3, #2
 8006f0c:	77fb      	strb	r3, [r7, #31]
 8006f0e:	e114      	b.n	800713a <UART_SetConfig+0x346>
 8006f10:	2304      	movs	r3, #4
 8006f12:	77fb      	strb	r3, [r7, #31]
 8006f14:	e111      	b.n	800713a <UART_SetConfig+0x346>
 8006f16:	2308      	movs	r3, #8
 8006f18:	77fb      	strb	r3, [r7, #31]
 8006f1a:	e10e      	b.n	800713a <UART_SetConfig+0x346>
 8006f1c:	2310      	movs	r3, #16
 8006f1e:	77fb      	strb	r3, [r7, #31]
 8006f20:	e10b      	b.n	800713a <UART_SetConfig+0x346>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a69      	ldr	r2, [pc, #420]	; (80070cc <UART_SetConfig+0x2d8>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d120      	bne.n	8006f6e <UART_SetConfig+0x17a>
 8006f2c:	4b65      	ldr	r3, [pc, #404]	; (80070c4 <UART_SetConfig+0x2d0>)
 8006f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f32:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006f36:	2b30      	cmp	r3, #48	; 0x30
 8006f38:	d013      	beq.n	8006f62 <UART_SetConfig+0x16e>
 8006f3a:	2b30      	cmp	r3, #48	; 0x30
 8006f3c:	d814      	bhi.n	8006f68 <UART_SetConfig+0x174>
 8006f3e:	2b20      	cmp	r3, #32
 8006f40:	d009      	beq.n	8006f56 <UART_SetConfig+0x162>
 8006f42:	2b20      	cmp	r3, #32
 8006f44:	d810      	bhi.n	8006f68 <UART_SetConfig+0x174>
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d002      	beq.n	8006f50 <UART_SetConfig+0x15c>
 8006f4a:	2b10      	cmp	r3, #16
 8006f4c:	d006      	beq.n	8006f5c <UART_SetConfig+0x168>
 8006f4e:	e00b      	b.n	8006f68 <UART_SetConfig+0x174>
 8006f50:	2300      	movs	r3, #0
 8006f52:	77fb      	strb	r3, [r7, #31]
 8006f54:	e0f1      	b.n	800713a <UART_SetConfig+0x346>
 8006f56:	2302      	movs	r3, #2
 8006f58:	77fb      	strb	r3, [r7, #31]
 8006f5a:	e0ee      	b.n	800713a <UART_SetConfig+0x346>
 8006f5c:	2304      	movs	r3, #4
 8006f5e:	77fb      	strb	r3, [r7, #31]
 8006f60:	e0eb      	b.n	800713a <UART_SetConfig+0x346>
 8006f62:	2308      	movs	r3, #8
 8006f64:	77fb      	strb	r3, [r7, #31]
 8006f66:	e0e8      	b.n	800713a <UART_SetConfig+0x346>
 8006f68:	2310      	movs	r3, #16
 8006f6a:	77fb      	strb	r3, [r7, #31]
 8006f6c:	e0e5      	b.n	800713a <UART_SetConfig+0x346>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a57      	ldr	r2, [pc, #348]	; (80070d0 <UART_SetConfig+0x2dc>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d120      	bne.n	8006fba <UART_SetConfig+0x1c6>
 8006f78:	4b52      	ldr	r3, [pc, #328]	; (80070c4 <UART_SetConfig+0x2d0>)
 8006f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f7e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006f82:	2bc0      	cmp	r3, #192	; 0xc0
 8006f84:	d013      	beq.n	8006fae <UART_SetConfig+0x1ba>
 8006f86:	2bc0      	cmp	r3, #192	; 0xc0
 8006f88:	d814      	bhi.n	8006fb4 <UART_SetConfig+0x1c0>
 8006f8a:	2b80      	cmp	r3, #128	; 0x80
 8006f8c:	d009      	beq.n	8006fa2 <UART_SetConfig+0x1ae>
 8006f8e:	2b80      	cmp	r3, #128	; 0x80
 8006f90:	d810      	bhi.n	8006fb4 <UART_SetConfig+0x1c0>
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d002      	beq.n	8006f9c <UART_SetConfig+0x1a8>
 8006f96:	2b40      	cmp	r3, #64	; 0x40
 8006f98:	d006      	beq.n	8006fa8 <UART_SetConfig+0x1b4>
 8006f9a:	e00b      	b.n	8006fb4 <UART_SetConfig+0x1c0>
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	77fb      	strb	r3, [r7, #31]
 8006fa0:	e0cb      	b.n	800713a <UART_SetConfig+0x346>
 8006fa2:	2302      	movs	r3, #2
 8006fa4:	77fb      	strb	r3, [r7, #31]
 8006fa6:	e0c8      	b.n	800713a <UART_SetConfig+0x346>
 8006fa8:	2304      	movs	r3, #4
 8006faa:	77fb      	strb	r3, [r7, #31]
 8006fac:	e0c5      	b.n	800713a <UART_SetConfig+0x346>
 8006fae:	2308      	movs	r3, #8
 8006fb0:	77fb      	strb	r3, [r7, #31]
 8006fb2:	e0c2      	b.n	800713a <UART_SetConfig+0x346>
 8006fb4:	2310      	movs	r3, #16
 8006fb6:	77fb      	strb	r3, [r7, #31]
 8006fb8:	e0bf      	b.n	800713a <UART_SetConfig+0x346>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a45      	ldr	r2, [pc, #276]	; (80070d4 <UART_SetConfig+0x2e0>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d125      	bne.n	8007010 <UART_SetConfig+0x21c>
 8006fc4:	4b3f      	ldr	r3, [pc, #252]	; (80070c4 <UART_SetConfig+0x2d0>)
 8006fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fd2:	d017      	beq.n	8007004 <UART_SetConfig+0x210>
 8006fd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fd8:	d817      	bhi.n	800700a <UART_SetConfig+0x216>
 8006fda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fde:	d00b      	beq.n	8006ff8 <UART_SetConfig+0x204>
 8006fe0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fe4:	d811      	bhi.n	800700a <UART_SetConfig+0x216>
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <UART_SetConfig+0x1fe>
 8006fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fee:	d006      	beq.n	8006ffe <UART_SetConfig+0x20a>
 8006ff0:	e00b      	b.n	800700a <UART_SetConfig+0x216>
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	77fb      	strb	r3, [r7, #31]
 8006ff6:	e0a0      	b.n	800713a <UART_SetConfig+0x346>
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	77fb      	strb	r3, [r7, #31]
 8006ffc:	e09d      	b.n	800713a <UART_SetConfig+0x346>
 8006ffe:	2304      	movs	r3, #4
 8007000:	77fb      	strb	r3, [r7, #31]
 8007002:	e09a      	b.n	800713a <UART_SetConfig+0x346>
 8007004:	2308      	movs	r3, #8
 8007006:	77fb      	strb	r3, [r7, #31]
 8007008:	e097      	b.n	800713a <UART_SetConfig+0x346>
 800700a:	2310      	movs	r3, #16
 800700c:	77fb      	strb	r3, [r7, #31]
 800700e:	e094      	b.n	800713a <UART_SetConfig+0x346>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a30      	ldr	r2, [pc, #192]	; (80070d8 <UART_SetConfig+0x2e4>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d125      	bne.n	8007066 <UART_SetConfig+0x272>
 800701a:	4b2a      	ldr	r3, [pc, #168]	; (80070c4 <UART_SetConfig+0x2d0>)
 800701c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007020:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007024:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007028:	d017      	beq.n	800705a <UART_SetConfig+0x266>
 800702a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800702e:	d817      	bhi.n	8007060 <UART_SetConfig+0x26c>
 8007030:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007034:	d00b      	beq.n	800704e <UART_SetConfig+0x25a>
 8007036:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800703a:	d811      	bhi.n	8007060 <UART_SetConfig+0x26c>
 800703c:	2b00      	cmp	r3, #0
 800703e:	d003      	beq.n	8007048 <UART_SetConfig+0x254>
 8007040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007044:	d006      	beq.n	8007054 <UART_SetConfig+0x260>
 8007046:	e00b      	b.n	8007060 <UART_SetConfig+0x26c>
 8007048:	2301      	movs	r3, #1
 800704a:	77fb      	strb	r3, [r7, #31]
 800704c:	e075      	b.n	800713a <UART_SetConfig+0x346>
 800704e:	2302      	movs	r3, #2
 8007050:	77fb      	strb	r3, [r7, #31]
 8007052:	e072      	b.n	800713a <UART_SetConfig+0x346>
 8007054:	2304      	movs	r3, #4
 8007056:	77fb      	strb	r3, [r7, #31]
 8007058:	e06f      	b.n	800713a <UART_SetConfig+0x346>
 800705a:	2308      	movs	r3, #8
 800705c:	77fb      	strb	r3, [r7, #31]
 800705e:	e06c      	b.n	800713a <UART_SetConfig+0x346>
 8007060:	2310      	movs	r3, #16
 8007062:	77fb      	strb	r3, [r7, #31]
 8007064:	e069      	b.n	800713a <UART_SetConfig+0x346>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a1c      	ldr	r2, [pc, #112]	; (80070dc <UART_SetConfig+0x2e8>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d137      	bne.n	80070e0 <UART_SetConfig+0x2ec>
 8007070:	4b14      	ldr	r3, [pc, #80]	; (80070c4 <UART_SetConfig+0x2d0>)
 8007072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007076:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800707a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800707e:	d017      	beq.n	80070b0 <UART_SetConfig+0x2bc>
 8007080:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007084:	d817      	bhi.n	80070b6 <UART_SetConfig+0x2c2>
 8007086:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800708a:	d00b      	beq.n	80070a4 <UART_SetConfig+0x2b0>
 800708c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007090:	d811      	bhi.n	80070b6 <UART_SetConfig+0x2c2>
 8007092:	2b00      	cmp	r3, #0
 8007094:	d003      	beq.n	800709e <UART_SetConfig+0x2aa>
 8007096:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800709a:	d006      	beq.n	80070aa <UART_SetConfig+0x2b6>
 800709c:	e00b      	b.n	80070b6 <UART_SetConfig+0x2c2>
 800709e:	2300      	movs	r3, #0
 80070a0:	77fb      	strb	r3, [r7, #31]
 80070a2:	e04a      	b.n	800713a <UART_SetConfig+0x346>
 80070a4:	2302      	movs	r3, #2
 80070a6:	77fb      	strb	r3, [r7, #31]
 80070a8:	e047      	b.n	800713a <UART_SetConfig+0x346>
 80070aa:	2304      	movs	r3, #4
 80070ac:	77fb      	strb	r3, [r7, #31]
 80070ae:	e044      	b.n	800713a <UART_SetConfig+0x346>
 80070b0:	2308      	movs	r3, #8
 80070b2:	77fb      	strb	r3, [r7, #31]
 80070b4:	e041      	b.n	800713a <UART_SetConfig+0x346>
 80070b6:	2310      	movs	r3, #16
 80070b8:	77fb      	strb	r3, [r7, #31]
 80070ba:	e03e      	b.n	800713a <UART_SetConfig+0x346>
 80070bc:	efff69f3 	.word	0xefff69f3
 80070c0:	40011000 	.word	0x40011000
 80070c4:	40023800 	.word	0x40023800
 80070c8:	40004400 	.word	0x40004400
 80070cc:	40004800 	.word	0x40004800
 80070d0:	40004c00 	.word	0x40004c00
 80070d4:	40005000 	.word	0x40005000
 80070d8:	40011400 	.word	0x40011400
 80070dc:	40007800 	.word	0x40007800
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a71      	ldr	r2, [pc, #452]	; (80072ac <UART_SetConfig+0x4b8>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d125      	bne.n	8007136 <UART_SetConfig+0x342>
 80070ea:	4b71      	ldr	r3, [pc, #452]	; (80072b0 <UART_SetConfig+0x4bc>)
 80070ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80070f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80070f8:	d017      	beq.n	800712a <UART_SetConfig+0x336>
 80070fa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80070fe:	d817      	bhi.n	8007130 <UART_SetConfig+0x33c>
 8007100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007104:	d00b      	beq.n	800711e <UART_SetConfig+0x32a>
 8007106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800710a:	d811      	bhi.n	8007130 <UART_SetConfig+0x33c>
 800710c:	2b00      	cmp	r3, #0
 800710e:	d003      	beq.n	8007118 <UART_SetConfig+0x324>
 8007110:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007114:	d006      	beq.n	8007124 <UART_SetConfig+0x330>
 8007116:	e00b      	b.n	8007130 <UART_SetConfig+0x33c>
 8007118:	2300      	movs	r3, #0
 800711a:	77fb      	strb	r3, [r7, #31]
 800711c:	e00d      	b.n	800713a <UART_SetConfig+0x346>
 800711e:	2302      	movs	r3, #2
 8007120:	77fb      	strb	r3, [r7, #31]
 8007122:	e00a      	b.n	800713a <UART_SetConfig+0x346>
 8007124:	2304      	movs	r3, #4
 8007126:	77fb      	strb	r3, [r7, #31]
 8007128:	e007      	b.n	800713a <UART_SetConfig+0x346>
 800712a:	2308      	movs	r3, #8
 800712c:	77fb      	strb	r3, [r7, #31]
 800712e:	e004      	b.n	800713a <UART_SetConfig+0x346>
 8007130:	2310      	movs	r3, #16
 8007132:	77fb      	strb	r3, [r7, #31]
 8007134:	e001      	b.n	800713a <UART_SetConfig+0x346>
 8007136:	2310      	movs	r3, #16
 8007138:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	69db      	ldr	r3, [r3, #28]
 800713e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007142:	d15a      	bne.n	80071fa <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8007144:	7ffb      	ldrb	r3, [r7, #31]
 8007146:	2b08      	cmp	r3, #8
 8007148:	d827      	bhi.n	800719a <UART_SetConfig+0x3a6>
 800714a:	a201      	add	r2, pc, #4	; (adr r2, 8007150 <UART_SetConfig+0x35c>)
 800714c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007150:	08007175 	.word	0x08007175
 8007154:	0800717d 	.word	0x0800717d
 8007158:	08007185 	.word	0x08007185
 800715c:	0800719b 	.word	0x0800719b
 8007160:	0800718b 	.word	0x0800718b
 8007164:	0800719b 	.word	0x0800719b
 8007168:	0800719b 	.word	0x0800719b
 800716c:	0800719b 	.word	0x0800719b
 8007170:	08007193 	.word	0x08007193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007174:	f7fe f86a 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8007178:	61b8      	str	r0, [r7, #24]
        break;
 800717a:	e013      	b.n	80071a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800717c:	f7fe f87a 	bl	8005274 <HAL_RCC_GetPCLK2Freq>
 8007180:	61b8      	str	r0, [r7, #24]
        break;
 8007182:	e00f      	b.n	80071a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007184:	4b4b      	ldr	r3, [pc, #300]	; (80072b4 <UART_SetConfig+0x4c0>)
 8007186:	61bb      	str	r3, [r7, #24]
        break;
 8007188:	e00c      	b.n	80071a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800718a:	f7fd ff73 	bl	8005074 <HAL_RCC_GetSysClockFreq>
 800718e:	61b8      	str	r0, [r7, #24]
        break;
 8007190:	e008      	b.n	80071a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007196:	61bb      	str	r3, [r7, #24]
        break;
 8007198:	e004      	b.n	80071a4 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	77bb      	strb	r3, [r7, #30]
        break;
 80071a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d074      	beq.n	8007294 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	005a      	lsls	r2, r3, #1
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	085b      	lsrs	r3, r3, #1
 80071b4:	441a      	add	r2, r3
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80071be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	2b0f      	cmp	r3, #15
 80071c4:	d916      	bls.n	80071f4 <UART_SetConfig+0x400>
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071cc:	d212      	bcs.n	80071f4 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	f023 030f 	bic.w	r3, r3, #15
 80071d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	085b      	lsrs	r3, r3, #1
 80071dc:	b29b      	uxth	r3, r3
 80071de:	f003 0307 	and.w	r3, r3, #7
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	89fb      	ldrh	r3, [r7, #14]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	89fa      	ldrh	r2, [r7, #14]
 80071f0:	60da      	str	r2, [r3, #12]
 80071f2:	e04f      	b.n	8007294 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	77bb      	strb	r3, [r7, #30]
 80071f8:	e04c      	b.n	8007294 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80071fa:	7ffb      	ldrb	r3, [r7, #31]
 80071fc:	2b08      	cmp	r3, #8
 80071fe:	d828      	bhi.n	8007252 <UART_SetConfig+0x45e>
 8007200:	a201      	add	r2, pc, #4	; (adr r2, 8007208 <UART_SetConfig+0x414>)
 8007202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007206:	bf00      	nop
 8007208:	0800722d 	.word	0x0800722d
 800720c:	08007235 	.word	0x08007235
 8007210:	0800723d 	.word	0x0800723d
 8007214:	08007253 	.word	0x08007253
 8007218:	08007243 	.word	0x08007243
 800721c:	08007253 	.word	0x08007253
 8007220:	08007253 	.word	0x08007253
 8007224:	08007253 	.word	0x08007253
 8007228:	0800724b 	.word	0x0800724b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800722c:	f7fe f80e 	bl	800524c <HAL_RCC_GetPCLK1Freq>
 8007230:	61b8      	str	r0, [r7, #24]
        break;
 8007232:	e013      	b.n	800725c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007234:	f7fe f81e 	bl	8005274 <HAL_RCC_GetPCLK2Freq>
 8007238:	61b8      	str	r0, [r7, #24]
        break;
 800723a:	e00f      	b.n	800725c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800723c:	4b1d      	ldr	r3, [pc, #116]	; (80072b4 <UART_SetConfig+0x4c0>)
 800723e:	61bb      	str	r3, [r7, #24]
        break;
 8007240:	e00c      	b.n	800725c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007242:	f7fd ff17 	bl	8005074 <HAL_RCC_GetSysClockFreq>
 8007246:	61b8      	str	r0, [r7, #24]
        break;
 8007248:	e008      	b.n	800725c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800724a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800724e:	61bb      	str	r3, [r7, #24]
        break;
 8007250:	e004      	b.n	800725c <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8007252:	2300      	movs	r3, #0
 8007254:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	77bb      	strb	r3, [r7, #30]
        break;
 800725a:	bf00      	nop
    }

    if (pclk != 0U)
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d018      	beq.n	8007294 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	085a      	lsrs	r2, r3, #1
 8007268:	69bb      	ldr	r3, [r7, #24]
 800726a:	441a      	add	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	fbb2 f3f3 	udiv	r3, r2, r3
 8007274:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	2b0f      	cmp	r3, #15
 800727a:	d909      	bls.n	8007290 <UART_SetConfig+0x49c>
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007282:	d205      	bcs.n	8007290 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	b29a      	uxth	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	60da      	str	r2, [r3, #12]
 800728e:	e001      	b.n	8007294 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80072a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3720      	adds	r7, #32
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	40007c00 	.word	0x40007c00
 80072b0:	40023800 	.word	0x40023800
 80072b4:	00f42400 	.word	0x00f42400

080072b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c4:	f003 0301 	and.w	r3, r3, #1
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d00a      	beq.n	80072e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	430a      	orrs	r2, r1
 80072e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e6:	f003 0302 	and.w	r3, r3, #2
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00a      	beq.n	8007304 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	430a      	orrs	r2, r1
 8007302:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007308:	f003 0304 	and.w	r3, r3, #4
 800730c:	2b00      	cmp	r3, #0
 800730e:	d00a      	beq.n	8007326 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	430a      	orrs	r2, r1
 8007324:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800732a:	f003 0308 	and.w	r3, r3, #8
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00a      	beq.n	8007348 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	430a      	orrs	r2, r1
 8007346:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800734c:	f003 0310 	and.w	r3, r3, #16
 8007350:	2b00      	cmp	r3, #0
 8007352:	d00a      	beq.n	800736a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	430a      	orrs	r2, r1
 8007368:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736e:	f003 0320 	and.w	r3, r3, #32
 8007372:	2b00      	cmp	r3, #0
 8007374:	d00a      	beq.n	800738c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	430a      	orrs	r2, r1
 800738a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007394:	2b00      	cmp	r3, #0
 8007396:	d01a      	beq.n	80073ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	430a      	orrs	r2, r1
 80073ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073b6:	d10a      	bne.n	80073ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	430a      	orrs	r2, r1
 80073cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00a      	beq.n	80073f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	430a      	orrs	r2, r1
 80073ee:	605a      	str	r2, [r3, #4]
  }
}
 80073f0:	bf00      	nop
 80073f2:	370c      	adds	r7, #12
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr

080073fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b086      	sub	sp, #24
 8007400:	af02      	add	r7, sp, #8
 8007402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800740c:	f7fb fb8e 	bl	8002b2c <HAL_GetTick>
 8007410:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f003 0308 	and.w	r3, r3, #8
 800741c:	2b08      	cmp	r3, #8
 800741e:	d10e      	bne.n	800743e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007420:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2200      	movs	r2, #0
 800742a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 f82d 	bl	800748e <UART_WaitOnFlagUntilTimeout>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800743a:	2303      	movs	r3, #3
 800743c:	e023      	b.n	8007486 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f003 0304 	and.w	r3, r3, #4
 8007448:	2b04      	cmp	r3, #4
 800744a:	d10e      	bne.n	800746a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800744c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007450:	9300      	str	r3, [sp, #0]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2200      	movs	r2, #0
 8007456:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 f817 	bl	800748e <UART_WaitOnFlagUntilTimeout>
 8007460:	4603      	mov	r3, r0
 8007462:	2b00      	cmp	r3, #0
 8007464:	d001      	beq.n	800746a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	e00d      	b.n	8007486 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2220      	movs	r2, #32
 800746e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2220      	movs	r2, #32
 8007474:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	3710      	adds	r7, #16
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b09c      	sub	sp, #112	; 0x70
 8007492:	af00      	add	r7, sp, #0
 8007494:	60f8      	str	r0, [r7, #12]
 8007496:	60b9      	str	r1, [r7, #8]
 8007498:	603b      	str	r3, [r7, #0]
 800749a:	4613      	mov	r3, r2
 800749c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800749e:	e0a5      	b.n	80075ec <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80074a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a6:	f000 80a1 	beq.w	80075ec <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074aa:	f7fb fb3f 	bl	8002b2c <HAL_GetTick>
 80074ae:	4602      	mov	r2, r0
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	1ad3      	subs	r3, r2, r3
 80074b4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d302      	bcc.n	80074c0 <UART_WaitOnFlagUntilTimeout+0x32>
 80074ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d13e      	bne.n	800753e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074c8:	e853 3f00 	ldrex	r3, [r3]
 80074cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80074ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80074d4:	667b      	str	r3, [r7, #100]	; 0x64
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	461a      	mov	r2, r3
 80074dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074e0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80074e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80074e6:	e841 2300 	strex	r3, r2, [r1]
 80074ea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80074ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1e6      	bne.n	80074c0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	3308      	adds	r3, #8
 80074f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074fc:	e853 3f00 	ldrex	r3, [r3]
 8007500:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007504:	f023 0301 	bic.w	r3, r3, #1
 8007508:	663b      	str	r3, [r7, #96]	; 0x60
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	3308      	adds	r3, #8
 8007510:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007512:	64ba      	str	r2, [r7, #72]	; 0x48
 8007514:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007516:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007518:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800751a:	e841 2300 	strex	r3, r2, [r1]
 800751e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007520:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007522:	2b00      	cmp	r3, #0
 8007524:	d1e5      	bne.n	80074f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2220      	movs	r2, #32
 800752a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2220      	movs	r2, #32
 8007530:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2200      	movs	r2, #0
 8007536:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800753a:	2303      	movs	r3, #3
 800753c:	e067      	b.n	800760e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 0304 	and.w	r3, r3, #4
 8007548:	2b00      	cmp	r3, #0
 800754a:	d04f      	beq.n	80075ec <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	69db      	ldr	r3, [r3, #28]
 8007552:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007556:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800755a:	d147      	bne.n	80075ec <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007564:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800756c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800756e:	e853 3f00 	ldrex	r3, [r3]
 8007572:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007576:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800757a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	461a      	mov	r2, r3
 8007582:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007584:	637b      	str	r3, [r7, #52]	; 0x34
 8007586:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007588:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800758a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800758c:	e841 2300 	strex	r3, r2, [r1]
 8007590:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1e6      	bne.n	8007566 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	3308      	adds	r3, #8
 800759e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	e853 3f00 	ldrex	r3, [r3]
 80075a6:	613b      	str	r3, [r7, #16]
   return(result);
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	f023 0301 	bic.w	r3, r3, #1
 80075ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	3308      	adds	r3, #8
 80075b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80075b8:	623a      	str	r2, [r7, #32]
 80075ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075bc:	69f9      	ldr	r1, [r7, #28]
 80075be:	6a3a      	ldr	r2, [r7, #32]
 80075c0:	e841 2300 	strex	r3, r2, [r1]
 80075c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d1e5      	bne.n	8007598 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2220      	movs	r2, #32
 80075d0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2220      	movs	r2, #32
 80075d6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2220      	movs	r2, #32
 80075dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2200      	movs	r2, #0
 80075e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80075e8:	2303      	movs	r3, #3
 80075ea:	e010      	b.n	800760e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	69da      	ldr	r2, [r3, #28]
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	4013      	ands	r3, r2
 80075f6:	68ba      	ldr	r2, [r7, #8]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	bf0c      	ite	eq
 80075fc:	2301      	moveq	r3, #1
 80075fe:	2300      	movne	r3, #0
 8007600:	b2db      	uxtb	r3, r3
 8007602:	461a      	mov	r2, r3
 8007604:	79fb      	ldrb	r3, [r7, #7]
 8007606:	429a      	cmp	r2, r3
 8007608:	f43f af4a 	beq.w	80074a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800760c:	2300      	movs	r3, #0
}
 800760e:	4618      	mov	r0, r3
 8007610:	3770      	adds	r7, #112	; 0x70
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
	...

08007618 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007618:	b480      	push	{r7}
 800761a:	b097      	sub	sp, #92	; 0x5c
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	4613      	mov	r3, r2
 8007624:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	68ba      	ldr	r2, [r7, #8]
 800762a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	88fa      	ldrh	r2, [r7, #6]
 8007630:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	88fa      	ldrh	r2, [r7, #6]
 8007638:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800764a:	d10e      	bne.n	800766a <UART_Start_Receive_IT+0x52>
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	691b      	ldr	r3, [r3, #16]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d105      	bne.n	8007660 <UART_Start_Receive_IT+0x48>
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f240 12ff 	movw	r2, #511	; 0x1ff
 800765a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800765e:	e02d      	b.n	80076bc <UART_Start_Receive_IT+0xa4>
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	22ff      	movs	r2, #255	; 0xff
 8007664:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007668:	e028      	b.n	80076bc <UART_Start_Receive_IT+0xa4>
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d10d      	bne.n	800768e <UART_Start_Receive_IT+0x76>
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d104      	bne.n	8007684 <UART_Start_Receive_IT+0x6c>
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	22ff      	movs	r2, #255	; 0xff
 800767e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007682:	e01b      	b.n	80076bc <UART_Start_Receive_IT+0xa4>
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	227f      	movs	r2, #127	; 0x7f
 8007688:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800768c:	e016      	b.n	80076bc <UART_Start_Receive_IT+0xa4>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007696:	d10d      	bne.n	80076b4 <UART_Start_Receive_IT+0x9c>
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	691b      	ldr	r3, [r3, #16]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d104      	bne.n	80076aa <UART_Start_Receive_IT+0x92>
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	227f      	movs	r2, #127	; 0x7f
 80076a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80076a8:	e008      	b.n	80076bc <UART_Start_Receive_IT+0xa4>
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	223f      	movs	r2, #63	; 0x3f
 80076ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80076b2:	e003      	b.n	80076bc <UART_Start_Receive_IT+0xa4>
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2200      	movs	r2, #0
 80076b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2200      	movs	r2, #0
 80076c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2222      	movs	r2, #34	; 0x22
 80076c8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	3308      	adds	r3, #8
 80076d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076d4:	e853 3f00 	ldrex	r3, [r3]
 80076d8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076dc:	f043 0301 	orr.w	r3, r3, #1
 80076e0:	657b      	str	r3, [r7, #84]	; 0x54
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3308      	adds	r3, #8
 80076e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80076ea:	64ba      	str	r2, [r7, #72]	; 0x48
 80076ec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80076f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076f2:	e841 2300 	strex	r3, r2, [r1]
 80076f6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80076f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d1e5      	bne.n	80076ca <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007706:	d107      	bne.n	8007718 <UART_Start_Receive_IT+0x100>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	691b      	ldr	r3, [r3, #16]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d103      	bne.n	8007718 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	4a24      	ldr	r2, [pc, #144]	; (80077a4 <UART_Start_Receive_IT+0x18c>)
 8007714:	665a      	str	r2, [r3, #100]	; 0x64
 8007716:	e002      	b.n	800771e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	4a23      	ldr	r2, [pc, #140]	; (80077a8 <UART_Start_Receive_IT+0x190>)
 800771c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d019      	beq.n	8007762 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007736:	e853 3f00 	ldrex	r3, [r3]
 800773a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800773c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007742:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	461a      	mov	r2, r3
 800774a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800774c:	637b      	str	r3, [r7, #52]	; 0x34
 800774e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007750:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007752:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007754:	e841 2300 	strex	r3, r2, [r1]
 8007758:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800775a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1e6      	bne.n	800772e <UART_Start_Receive_IT+0x116>
 8007760:	e018      	b.n	8007794 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	e853 3f00 	ldrex	r3, [r3]
 800776e:	613b      	str	r3, [r7, #16]
   return(result);
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	f043 0320 	orr.w	r3, r3, #32
 8007776:	653b      	str	r3, [r7, #80]	; 0x50
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	461a      	mov	r2, r3
 800777e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007780:	623b      	str	r3, [r7, #32]
 8007782:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007784:	69f9      	ldr	r1, [r7, #28]
 8007786:	6a3a      	ldr	r2, [r7, #32]
 8007788:	e841 2300 	strex	r3, r2, [r1]
 800778c:	61bb      	str	r3, [r7, #24]
   return(result);
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d1e6      	bne.n	8007762 <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	375c      	adds	r7, #92	; 0x5c
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr
 80077a2:	bf00      	nop
 80077a4:	08007bc5 	.word	0x08007bc5
 80077a8:	08007a69 	.word	0x08007a69

080077ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b095      	sub	sp, #84	; 0x54
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077bc:	e853 3f00 	ldrex	r3, [r3]
 80077c0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80077c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	461a      	mov	r2, r3
 80077d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077d2:	643b      	str	r3, [r7, #64]	; 0x40
 80077d4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80077d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80077da:	e841 2300 	strex	r3, r2, [r1]
 80077de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80077e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1e6      	bne.n	80077b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	3308      	adds	r3, #8
 80077ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ee:	6a3b      	ldr	r3, [r7, #32]
 80077f0:	e853 3f00 	ldrex	r3, [r3]
 80077f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	f023 0301 	bic.w	r3, r3, #1
 80077fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	3308      	adds	r3, #8
 8007804:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007806:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007808:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800780c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800780e:	e841 2300 	strex	r3, r2, [r1]
 8007812:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1e5      	bne.n	80077e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800781e:	2b01      	cmp	r3, #1
 8007820:	d118      	bne.n	8007854 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	e853 3f00 	ldrex	r3, [r3]
 800782e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	f023 0310 	bic.w	r3, r3, #16
 8007836:	647b      	str	r3, [r7, #68]	; 0x44
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	461a      	mov	r2, r3
 800783e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007840:	61bb      	str	r3, [r7, #24]
 8007842:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007844:	6979      	ldr	r1, [r7, #20]
 8007846:	69ba      	ldr	r2, [r7, #24]
 8007848:	e841 2300 	strex	r3, r2, [r1]
 800784c:	613b      	str	r3, [r7, #16]
   return(result);
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1e6      	bne.n	8007822 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2220      	movs	r2, #32
 8007858:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2200      	movs	r2, #0
 800785e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	665a      	str	r2, [r3, #100]	; 0x64
}
 8007866:	bf00      	nop
 8007868:	3754      	adds	r7, #84	; 0x54
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr

08007872 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b084      	sub	sp, #16
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2200      	movs	r2, #0
 8007884:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2200      	movs	r2, #0
 800788c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f7ff fa8f 	bl	8006db4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007896:	bf00      	nop
 8007898:	3710      	adds	r7, #16
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800789e:	b480      	push	{r7}
 80078a0:	b08f      	sub	sp, #60	; 0x3c
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80078aa:	2b21      	cmp	r3, #33	; 0x21
 80078ac:	d14c      	bne.n	8007948 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d132      	bne.n	8007920 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c0:	6a3b      	ldr	r3, [r7, #32]
 80078c2:	e853 3f00 	ldrex	r3, [r3]
 80078c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078ce:	637b      	str	r3, [r7, #52]	; 0x34
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	461a      	mov	r2, r3
 80078d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078da:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078e0:	e841 2300 	strex	r3, r2, [r1]
 80078e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1e6      	bne.n	80078ba <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	e853 3f00 	ldrex	r3, [r3]
 80078f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007900:	633b      	str	r3, [r7, #48]	; 0x30
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	461a      	mov	r2, r3
 8007908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800790a:	61bb      	str	r3, [r7, #24]
 800790c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790e:	6979      	ldr	r1, [r7, #20]
 8007910:	69ba      	ldr	r2, [r7, #24]
 8007912:	e841 2300 	strex	r3, r2, [r1]
 8007916:	613b      	str	r3, [r7, #16]
   return(result);
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1e6      	bne.n	80078ec <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800791e:	e013      	b.n	8007948 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007924:	781a      	ldrb	r2, [r3, #0]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007930:	1c5a      	adds	r2, r3, #1
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800793c:	b29b      	uxth	r3, r3
 800793e:	3b01      	subs	r3, #1
 8007940:	b29a      	uxth	r2, r3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007948:	bf00      	nop
 800794a:	373c      	adds	r7, #60	; 0x3c
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr

08007954 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007954:	b480      	push	{r7}
 8007956:	b091      	sub	sp, #68	; 0x44
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007960:	2b21      	cmp	r3, #33	; 0x21
 8007962:	d151      	bne.n	8007a08 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800796a:	b29b      	uxth	r3, r3
 800796c:	2b00      	cmp	r3, #0
 800796e:	d132      	bne.n	80079d6 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007978:	e853 3f00 	ldrex	r3, [r3]
 800797c:	623b      	str	r3, [r7, #32]
   return(result);
 800797e:	6a3b      	ldr	r3, [r7, #32]
 8007980:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007984:	63bb      	str	r3, [r7, #56]	; 0x38
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	461a      	mov	r2, r3
 800798c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800798e:	633b      	str	r3, [r7, #48]	; 0x30
 8007990:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007992:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007994:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007996:	e841 2300 	strex	r3, r2, [r1]
 800799a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800799c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d1e6      	bne.n	8007970 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	e853 3f00 	ldrex	r3, [r3]
 80079ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079b6:	637b      	str	r3, [r7, #52]	; 0x34
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	461a      	mov	r2, r3
 80079be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079c0:	61fb      	str	r3, [r7, #28]
 80079c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c4:	69b9      	ldr	r1, [r7, #24]
 80079c6:	69fa      	ldr	r2, [r7, #28]
 80079c8:	e841 2300 	strex	r3, r2, [r1]
 80079cc:	617b      	str	r3, [r7, #20]
   return(result);
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d1e6      	bne.n	80079a2 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80079d4:	e018      	b.n	8007a08 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079da:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80079dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079de:	881b      	ldrh	r3, [r3, #0]
 80079e0:	461a      	mov	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079ea:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079f0:	1c9a      	adds	r2, r3, #2
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	3b01      	subs	r3, #1
 8007a00:	b29a      	uxth	r2, r3
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007a08:	bf00      	nop
 8007a0a:	3744      	adds	r7, #68	; 0x44
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr

08007a14 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b088      	sub	sp, #32
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	e853 3f00 	ldrex	r3, [r3]
 8007a28:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a30:	61fb      	str	r3, [r7, #28]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	461a      	mov	r2, r3
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	61bb      	str	r3, [r7, #24]
 8007a3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a3e:	6979      	ldr	r1, [r7, #20]
 8007a40:	69ba      	ldr	r2, [r7, #24]
 8007a42:	e841 2300 	strex	r3, r2, [r1]
 8007a46:	613b      	str	r3, [r7, #16]
   return(result);
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d1e6      	bne.n	8007a1c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2220      	movs	r2, #32
 8007a52:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f7ff f9a0 	bl	8006da0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a60:	bf00      	nop
 8007a62:	3720      	adds	r7, #32
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}

08007a68 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b096      	sub	sp, #88	; 0x58
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a76:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a7e:	2b22      	cmp	r3, #34	; 0x22
 8007a80:	f040 8094 	bne.w	8007bac <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007a8e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007a92:	b2d9      	uxtb	r1, r3
 8007a94:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007a98:	b2da      	uxtb	r2, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a9e:	400a      	ands	r2, r1
 8007aa0:	b2d2      	uxtb	r2, r2
 8007aa2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aa8:	1c5a      	adds	r2, r3, #1
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	3b01      	subs	r3, #1
 8007ab8:	b29a      	uxth	r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d177      	bne.n	8007bbc <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad4:	e853 3f00 	ldrex	r3, [r3]
 8007ad8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007ada:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007adc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ae0:	653b      	str	r3, [r7, #80]	; 0x50
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007aea:	647b      	str	r3, [r7, #68]	; 0x44
 8007aec:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007af0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007af8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e6      	bne.n	8007acc <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	3308      	adds	r3, #8
 8007b04:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b08:	e853 3f00 	ldrex	r3, [r3]
 8007b0c:	623b      	str	r3, [r7, #32]
   return(result);
 8007b0e:	6a3b      	ldr	r3, [r7, #32]
 8007b10:	f023 0301 	bic.w	r3, r3, #1
 8007b14:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	3308      	adds	r3, #8
 8007b1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b1e:	633a      	str	r2, [r7, #48]	; 0x30
 8007b20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b26:	e841 2300 	strex	r3, r2, [r1]
 8007b2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1e5      	bne.n	8007afe <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2220      	movs	r2, #32
 8007b36:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d12e      	bne.n	8007ba4 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	e853 3f00 	ldrex	r3, [r3]
 8007b58:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f023 0310 	bic.w	r3, r3, #16
 8007b60:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	461a      	mov	r2, r3
 8007b68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b6a:	61fb      	str	r3, [r7, #28]
 8007b6c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6e:	69b9      	ldr	r1, [r7, #24]
 8007b70:	69fa      	ldr	r2, [r7, #28]
 8007b72:	e841 2300 	strex	r3, r2, [r1]
 8007b76:	617b      	str	r3, [r7, #20]
   return(result);
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1e6      	bne.n	8007b4c <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	69db      	ldr	r3, [r3, #28]
 8007b84:	f003 0310 	and.w	r3, r3, #16
 8007b88:	2b10      	cmp	r3, #16
 8007b8a:	d103      	bne.n	8007b94 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2210      	movs	r2, #16
 8007b92:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f7ff f913 	bl	8006dc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ba2:	e00b      	b.n	8007bbc <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f7fa feb3 	bl	8002910 <HAL_UART_RxCpltCallback>
}
 8007baa:	e007      	b.n	8007bbc <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	699a      	ldr	r2, [r3, #24]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f042 0208 	orr.w	r2, r2, #8
 8007bba:	619a      	str	r2, [r3, #24]
}
 8007bbc:	bf00      	nop
 8007bbe:	3758      	adds	r7, #88	; 0x58
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b096      	sub	sp, #88	; 0x58
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007bd2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bda:	2b22      	cmp	r3, #34	; 0x22
 8007bdc:	f040 8094 	bne.w	8007d08 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bee:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007bf0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007bf4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007bf8:	4013      	ands	r3, r2
 8007bfa:	b29a      	uxth	r2, r3
 8007bfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bfe:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c04:	1c9a      	adds	r2, r3, #2
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	3b01      	subs	r3, #1
 8007c14:	b29a      	uxth	r2, r3
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d177      	bne.n	8007d18 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c30:	e853 3f00 	ldrex	r3, [r3]
 8007c34:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	461a      	mov	r2, r3
 8007c44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c46:	643b      	str	r3, [r7, #64]	; 0x40
 8007c48:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007c4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c4e:	e841 2300 	strex	r3, r2, [r1]
 8007c52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d1e6      	bne.n	8007c28 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	3308      	adds	r3, #8
 8007c60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c62:	6a3b      	ldr	r3, [r7, #32]
 8007c64:	e853 3f00 	ldrex	r3, [r3]
 8007c68:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c6a:	69fb      	ldr	r3, [r7, #28]
 8007c6c:	f023 0301 	bic.w	r3, r3, #1
 8007c70:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	3308      	adds	r3, #8
 8007c78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007c7c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007c80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c82:	e841 2300 	strex	r3, r2, [r1]
 8007c86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d1e5      	bne.n	8007c5a <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2220      	movs	r2, #32
 8007c92:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	d12e      	bne.n	8007d00 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	e853 3f00 	ldrex	r3, [r3]
 8007cb4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	f023 0310 	bic.w	r3, r3, #16
 8007cbc:	647b      	str	r3, [r7, #68]	; 0x44
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	461a      	mov	r2, r3
 8007cc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cc6:	61bb      	str	r3, [r7, #24]
 8007cc8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cca:	6979      	ldr	r1, [r7, #20]
 8007ccc:	69ba      	ldr	r2, [r7, #24]
 8007cce:	e841 2300 	strex	r3, r2, [r1]
 8007cd2:	613b      	str	r3, [r7, #16]
   return(result);
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d1e6      	bne.n	8007ca8 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	69db      	ldr	r3, [r3, #28]
 8007ce0:	f003 0310 	and.w	r3, r3, #16
 8007ce4:	2b10      	cmp	r3, #16
 8007ce6:	d103      	bne.n	8007cf0 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2210      	movs	r2, #16
 8007cee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007cf6:	4619      	mov	r1, r3
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f7ff f865 	bl	8006dc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007cfe:	e00b      	b.n	8007d18 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f7fa fe05 	bl	8002910 <HAL_UART_RxCpltCallback>
}
 8007d06:	e007      	b.n	8007d18 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	699a      	ldr	r2, [r3, #24]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f042 0208 	orr.w	r2, r2, #8
 8007d16:	619a      	str	r2, [r3, #24]
}
 8007d18:	bf00      	nop
 8007d1a:	3758      	adds	r7, #88	; 0x58
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <__errno>:
 8007d20:	4b01      	ldr	r3, [pc, #4]	; (8007d28 <__errno+0x8>)
 8007d22:	6818      	ldr	r0, [r3, #0]
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop
 8007d28:	2000001c 	.word	0x2000001c

08007d2c <__libc_init_array>:
 8007d2c:	b570      	push	{r4, r5, r6, lr}
 8007d2e:	4d0d      	ldr	r5, [pc, #52]	; (8007d64 <__libc_init_array+0x38>)
 8007d30:	4c0d      	ldr	r4, [pc, #52]	; (8007d68 <__libc_init_array+0x3c>)
 8007d32:	1b64      	subs	r4, r4, r5
 8007d34:	10a4      	asrs	r4, r4, #2
 8007d36:	2600      	movs	r6, #0
 8007d38:	42a6      	cmp	r6, r4
 8007d3a:	d109      	bne.n	8007d50 <__libc_init_array+0x24>
 8007d3c:	4d0b      	ldr	r5, [pc, #44]	; (8007d6c <__libc_init_array+0x40>)
 8007d3e:	4c0c      	ldr	r4, [pc, #48]	; (8007d70 <__libc_init_array+0x44>)
 8007d40:	f002 f8c8 	bl	8009ed4 <_init>
 8007d44:	1b64      	subs	r4, r4, r5
 8007d46:	10a4      	asrs	r4, r4, #2
 8007d48:	2600      	movs	r6, #0
 8007d4a:	42a6      	cmp	r6, r4
 8007d4c:	d105      	bne.n	8007d5a <__libc_init_array+0x2e>
 8007d4e:	bd70      	pop	{r4, r5, r6, pc}
 8007d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d54:	4798      	blx	r3
 8007d56:	3601      	adds	r6, #1
 8007d58:	e7ee      	b.n	8007d38 <__libc_init_array+0xc>
 8007d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d5e:	4798      	blx	r3
 8007d60:	3601      	adds	r6, #1
 8007d62:	e7f2      	b.n	8007d4a <__libc_init_array+0x1e>
 8007d64:	0800ac90 	.word	0x0800ac90
 8007d68:	0800ac90 	.word	0x0800ac90
 8007d6c:	0800ac90 	.word	0x0800ac90
 8007d70:	0800ac94 	.word	0x0800ac94

08007d74 <malloc>:
 8007d74:	4b02      	ldr	r3, [pc, #8]	; (8007d80 <malloc+0xc>)
 8007d76:	4601      	mov	r1, r0
 8007d78:	6818      	ldr	r0, [r3, #0]
 8007d7a:	f000 b863 	b.w	8007e44 <_malloc_r>
 8007d7e:	bf00      	nop
 8007d80:	2000001c 	.word	0x2000001c

08007d84 <free>:
 8007d84:	4b02      	ldr	r3, [pc, #8]	; (8007d90 <free+0xc>)
 8007d86:	4601      	mov	r1, r0
 8007d88:	6818      	ldr	r0, [r3, #0]
 8007d8a:	f000 b80b 	b.w	8007da4 <_free_r>
 8007d8e:	bf00      	nop
 8007d90:	2000001c 	.word	0x2000001c

08007d94 <memset>:
 8007d94:	4402      	add	r2, r0
 8007d96:	4603      	mov	r3, r0
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d100      	bne.n	8007d9e <memset+0xa>
 8007d9c:	4770      	bx	lr
 8007d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8007da2:	e7f9      	b.n	8007d98 <memset+0x4>

08007da4 <_free_r>:
 8007da4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007da6:	2900      	cmp	r1, #0
 8007da8:	d048      	beq.n	8007e3c <_free_r+0x98>
 8007daa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dae:	9001      	str	r0, [sp, #4]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f1a1 0404 	sub.w	r4, r1, #4
 8007db6:	bfb8      	it	lt
 8007db8:	18e4      	addlt	r4, r4, r3
 8007dba:	f000 fa2b 	bl	8008214 <__malloc_lock>
 8007dbe:	4a20      	ldr	r2, [pc, #128]	; (8007e40 <_free_r+0x9c>)
 8007dc0:	9801      	ldr	r0, [sp, #4]
 8007dc2:	6813      	ldr	r3, [r2, #0]
 8007dc4:	4615      	mov	r5, r2
 8007dc6:	b933      	cbnz	r3, 8007dd6 <_free_r+0x32>
 8007dc8:	6063      	str	r3, [r4, #4]
 8007dca:	6014      	str	r4, [r2, #0]
 8007dcc:	b003      	add	sp, #12
 8007dce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007dd2:	f000 ba25 	b.w	8008220 <__malloc_unlock>
 8007dd6:	42a3      	cmp	r3, r4
 8007dd8:	d90b      	bls.n	8007df2 <_free_r+0x4e>
 8007dda:	6821      	ldr	r1, [r4, #0]
 8007ddc:	1862      	adds	r2, r4, r1
 8007dde:	4293      	cmp	r3, r2
 8007de0:	bf04      	itt	eq
 8007de2:	681a      	ldreq	r2, [r3, #0]
 8007de4:	685b      	ldreq	r3, [r3, #4]
 8007de6:	6063      	str	r3, [r4, #4]
 8007de8:	bf04      	itt	eq
 8007dea:	1852      	addeq	r2, r2, r1
 8007dec:	6022      	streq	r2, [r4, #0]
 8007dee:	602c      	str	r4, [r5, #0]
 8007df0:	e7ec      	b.n	8007dcc <_free_r+0x28>
 8007df2:	461a      	mov	r2, r3
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	b10b      	cbz	r3, 8007dfc <_free_r+0x58>
 8007df8:	42a3      	cmp	r3, r4
 8007dfa:	d9fa      	bls.n	8007df2 <_free_r+0x4e>
 8007dfc:	6811      	ldr	r1, [r2, #0]
 8007dfe:	1855      	adds	r5, r2, r1
 8007e00:	42a5      	cmp	r5, r4
 8007e02:	d10b      	bne.n	8007e1c <_free_r+0x78>
 8007e04:	6824      	ldr	r4, [r4, #0]
 8007e06:	4421      	add	r1, r4
 8007e08:	1854      	adds	r4, r2, r1
 8007e0a:	42a3      	cmp	r3, r4
 8007e0c:	6011      	str	r1, [r2, #0]
 8007e0e:	d1dd      	bne.n	8007dcc <_free_r+0x28>
 8007e10:	681c      	ldr	r4, [r3, #0]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	6053      	str	r3, [r2, #4]
 8007e16:	4421      	add	r1, r4
 8007e18:	6011      	str	r1, [r2, #0]
 8007e1a:	e7d7      	b.n	8007dcc <_free_r+0x28>
 8007e1c:	d902      	bls.n	8007e24 <_free_r+0x80>
 8007e1e:	230c      	movs	r3, #12
 8007e20:	6003      	str	r3, [r0, #0]
 8007e22:	e7d3      	b.n	8007dcc <_free_r+0x28>
 8007e24:	6825      	ldr	r5, [r4, #0]
 8007e26:	1961      	adds	r1, r4, r5
 8007e28:	428b      	cmp	r3, r1
 8007e2a:	bf04      	itt	eq
 8007e2c:	6819      	ldreq	r1, [r3, #0]
 8007e2e:	685b      	ldreq	r3, [r3, #4]
 8007e30:	6063      	str	r3, [r4, #4]
 8007e32:	bf04      	itt	eq
 8007e34:	1949      	addeq	r1, r1, r5
 8007e36:	6021      	streq	r1, [r4, #0]
 8007e38:	6054      	str	r4, [r2, #4]
 8007e3a:	e7c7      	b.n	8007dcc <_free_r+0x28>
 8007e3c:	b003      	add	sp, #12
 8007e3e:	bd30      	pop	{r4, r5, pc}
 8007e40:	20000254 	.word	0x20000254

08007e44 <_malloc_r>:
 8007e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e46:	1ccd      	adds	r5, r1, #3
 8007e48:	f025 0503 	bic.w	r5, r5, #3
 8007e4c:	3508      	adds	r5, #8
 8007e4e:	2d0c      	cmp	r5, #12
 8007e50:	bf38      	it	cc
 8007e52:	250c      	movcc	r5, #12
 8007e54:	2d00      	cmp	r5, #0
 8007e56:	4606      	mov	r6, r0
 8007e58:	db01      	blt.n	8007e5e <_malloc_r+0x1a>
 8007e5a:	42a9      	cmp	r1, r5
 8007e5c:	d903      	bls.n	8007e66 <_malloc_r+0x22>
 8007e5e:	230c      	movs	r3, #12
 8007e60:	6033      	str	r3, [r6, #0]
 8007e62:	2000      	movs	r0, #0
 8007e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e66:	f000 f9d5 	bl	8008214 <__malloc_lock>
 8007e6a:	4921      	ldr	r1, [pc, #132]	; (8007ef0 <_malloc_r+0xac>)
 8007e6c:	680a      	ldr	r2, [r1, #0]
 8007e6e:	4614      	mov	r4, r2
 8007e70:	b99c      	cbnz	r4, 8007e9a <_malloc_r+0x56>
 8007e72:	4f20      	ldr	r7, [pc, #128]	; (8007ef4 <_malloc_r+0xb0>)
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	b923      	cbnz	r3, 8007e82 <_malloc_r+0x3e>
 8007e78:	4621      	mov	r1, r4
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	f000 f844 	bl	8007f08 <_sbrk_r>
 8007e80:	6038      	str	r0, [r7, #0]
 8007e82:	4629      	mov	r1, r5
 8007e84:	4630      	mov	r0, r6
 8007e86:	f000 f83f 	bl	8007f08 <_sbrk_r>
 8007e8a:	1c43      	adds	r3, r0, #1
 8007e8c:	d123      	bne.n	8007ed6 <_malloc_r+0x92>
 8007e8e:	230c      	movs	r3, #12
 8007e90:	6033      	str	r3, [r6, #0]
 8007e92:	4630      	mov	r0, r6
 8007e94:	f000 f9c4 	bl	8008220 <__malloc_unlock>
 8007e98:	e7e3      	b.n	8007e62 <_malloc_r+0x1e>
 8007e9a:	6823      	ldr	r3, [r4, #0]
 8007e9c:	1b5b      	subs	r3, r3, r5
 8007e9e:	d417      	bmi.n	8007ed0 <_malloc_r+0x8c>
 8007ea0:	2b0b      	cmp	r3, #11
 8007ea2:	d903      	bls.n	8007eac <_malloc_r+0x68>
 8007ea4:	6023      	str	r3, [r4, #0]
 8007ea6:	441c      	add	r4, r3
 8007ea8:	6025      	str	r5, [r4, #0]
 8007eaa:	e004      	b.n	8007eb6 <_malloc_r+0x72>
 8007eac:	6863      	ldr	r3, [r4, #4]
 8007eae:	42a2      	cmp	r2, r4
 8007eb0:	bf0c      	ite	eq
 8007eb2:	600b      	streq	r3, [r1, #0]
 8007eb4:	6053      	strne	r3, [r2, #4]
 8007eb6:	4630      	mov	r0, r6
 8007eb8:	f000 f9b2 	bl	8008220 <__malloc_unlock>
 8007ebc:	f104 000b 	add.w	r0, r4, #11
 8007ec0:	1d23      	adds	r3, r4, #4
 8007ec2:	f020 0007 	bic.w	r0, r0, #7
 8007ec6:	1ac2      	subs	r2, r0, r3
 8007ec8:	d0cc      	beq.n	8007e64 <_malloc_r+0x20>
 8007eca:	1a1b      	subs	r3, r3, r0
 8007ecc:	50a3      	str	r3, [r4, r2]
 8007ece:	e7c9      	b.n	8007e64 <_malloc_r+0x20>
 8007ed0:	4622      	mov	r2, r4
 8007ed2:	6864      	ldr	r4, [r4, #4]
 8007ed4:	e7cc      	b.n	8007e70 <_malloc_r+0x2c>
 8007ed6:	1cc4      	adds	r4, r0, #3
 8007ed8:	f024 0403 	bic.w	r4, r4, #3
 8007edc:	42a0      	cmp	r0, r4
 8007ede:	d0e3      	beq.n	8007ea8 <_malloc_r+0x64>
 8007ee0:	1a21      	subs	r1, r4, r0
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	f000 f810 	bl	8007f08 <_sbrk_r>
 8007ee8:	3001      	adds	r0, #1
 8007eea:	d1dd      	bne.n	8007ea8 <_malloc_r+0x64>
 8007eec:	e7cf      	b.n	8007e8e <_malloc_r+0x4a>
 8007eee:	bf00      	nop
 8007ef0:	20000254 	.word	0x20000254
 8007ef4:	20000258 	.word	0x20000258

08007ef8 <realloc>:
 8007ef8:	4b02      	ldr	r3, [pc, #8]	; (8007f04 <realloc+0xc>)
 8007efa:	460a      	mov	r2, r1
 8007efc:	4601      	mov	r1, r0
 8007efe:	6818      	ldr	r0, [r3, #0]
 8007f00:	f000 b994 	b.w	800822c <_realloc_r>
 8007f04:	2000001c 	.word	0x2000001c

08007f08 <_sbrk_r>:
 8007f08:	b538      	push	{r3, r4, r5, lr}
 8007f0a:	4d06      	ldr	r5, [pc, #24]	; (8007f24 <_sbrk_r+0x1c>)
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	4604      	mov	r4, r0
 8007f10:	4608      	mov	r0, r1
 8007f12:	602b      	str	r3, [r5, #0]
 8007f14:	f7fa f9e8 	bl	80022e8 <_sbrk>
 8007f18:	1c43      	adds	r3, r0, #1
 8007f1a:	d102      	bne.n	8007f22 <_sbrk_r+0x1a>
 8007f1c:	682b      	ldr	r3, [r5, #0]
 8007f1e:	b103      	cbz	r3, 8007f22 <_sbrk_r+0x1a>
 8007f20:	6023      	str	r3, [r4, #0]
 8007f22:	bd38      	pop	{r3, r4, r5, pc}
 8007f24:	200005b8 	.word	0x200005b8

08007f28 <sniprintf>:
 8007f28:	b40c      	push	{r2, r3}
 8007f2a:	b530      	push	{r4, r5, lr}
 8007f2c:	4b17      	ldr	r3, [pc, #92]	; (8007f8c <sniprintf+0x64>)
 8007f2e:	1e0c      	subs	r4, r1, #0
 8007f30:	681d      	ldr	r5, [r3, #0]
 8007f32:	b09d      	sub	sp, #116	; 0x74
 8007f34:	da08      	bge.n	8007f48 <sniprintf+0x20>
 8007f36:	238b      	movs	r3, #139	; 0x8b
 8007f38:	602b      	str	r3, [r5, #0]
 8007f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f3e:	b01d      	add	sp, #116	; 0x74
 8007f40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f44:	b002      	add	sp, #8
 8007f46:	4770      	bx	lr
 8007f48:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007f4c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007f50:	bf14      	ite	ne
 8007f52:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f56:	4623      	moveq	r3, r4
 8007f58:	9304      	str	r3, [sp, #16]
 8007f5a:	9307      	str	r3, [sp, #28]
 8007f5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007f60:	9002      	str	r0, [sp, #8]
 8007f62:	9006      	str	r0, [sp, #24]
 8007f64:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007f68:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007f6a:	ab21      	add	r3, sp, #132	; 0x84
 8007f6c:	a902      	add	r1, sp, #8
 8007f6e:	4628      	mov	r0, r5
 8007f70:	9301      	str	r3, [sp, #4]
 8007f72:	f000 f9dd 	bl	8008330 <_svfiprintf_r>
 8007f76:	1c43      	adds	r3, r0, #1
 8007f78:	bfbc      	itt	lt
 8007f7a:	238b      	movlt	r3, #139	; 0x8b
 8007f7c:	602b      	strlt	r3, [r5, #0]
 8007f7e:	2c00      	cmp	r4, #0
 8007f80:	d0dd      	beq.n	8007f3e <sniprintf+0x16>
 8007f82:	9b02      	ldr	r3, [sp, #8]
 8007f84:	2200      	movs	r2, #0
 8007f86:	701a      	strb	r2, [r3, #0]
 8007f88:	e7d9      	b.n	8007f3e <sniprintf+0x16>
 8007f8a:	bf00      	nop
 8007f8c:	2000001c 	.word	0x2000001c

08007f90 <siprintf>:
 8007f90:	b40e      	push	{r1, r2, r3}
 8007f92:	b500      	push	{lr}
 8007f94:	b09c      	sub	sp, #112	; 0x70
 8007f96:	ab1d      	add	r3, sp, #116	; 0x74
 8007f98:	9002      	str	r0, [sp, #8]
 8007f9a:	9006      	str	r0, [sp, #24]
 8007f9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007fa0:	4809      	ldr	r0, [pc, #36]	; (8007fc8 <siprintf+0x38>)
 8007fa2:	9107      	str	r1, [sp, #28]
 8007fa4:	9104      	str	r1, [sp, #16]
 8007fa6:	4909      	ldr	r1, [pc, #36]	; (8007fcc <siprintf+0x3c>)
 8007fa8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fac:	9105      	str	r1, [sp, #20]
 8007fae:	6800      	ldr	r0, [r0, #0]
 8007fb0:	9301      	str	r3, [sp, #4]
 8007fb2:	a902      	add	r1, sp, #8
 8007fb4:	f000 f9bc 	bl	8008330 <_svfiprintf_r>
 8007fb8:	9b02      	ldr	r3, [sp, #8]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	701a      	strb	r2, [r3, #0]
 8007fbe:	b01c      	add	sp, #112	; 0x70
 8007fc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fc4:	b003      	add	sp, #12
 8007fc6:	4770      	bx	lr
 8007fc8:	2000001c 	.word	0x2000001c
 8007fcc:	ffff0208 	.word	0xffff0208

08007fd0 <strcpy>:
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007fd6:	f803 2b01 	strb.w	r2, [r3], #1
 8007fda:	2a00      	cmp	r2, #0
 8007fdc:	d1f9      	bne.n	8007fd2 <strcpy+0x2>
 8007fde:	4770      	bx	lr

08007fe0 <strtok>:
 8007fe0:	4b16      	ldr	r3, [pc, #88]	; (800803c <strtok+0x5c>)
 8007fe2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fe4:	681e      	ldr	r6, [r3, #0]
 8007fe6:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8007fe8:	4605      	mov	r5, r0
 8007fea:	b9fc      	cbnz	r4, 800802c <strtok+0x4c>
 8007fec:	2050      	movs	r0, #80	; 0x50
 8007fee:	9101      	str	r1, [sp, #4]
 8007ff0:	f7ff fec0 	bl	8007d74 <malloc>
 8007ff4:	9901      	ldr	r1, [sp, #4]
 8007ff6:	65b0      	str	r0, [r6, #88]	; 0x58
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	b920      	cbnz	r0, 8008006 <strtok+0x26>
 8007ffc:	4b10      	ldr	r3, [pc, #64]	; (8008040 <strtok+0x60>)
 8007ffe:	4811      	ldr	r0, [pc, #68]	; (8008044 <strtok+0x64>)
 8008000:	2157      	movs	r1, #87	; 0x57
 8008002:	f000 f8d7 	bl	80081b4 <__assert_func>
 8008006:	e9c0 4400 	strd	r4, r4, [r0]
 800800a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800800e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008012:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8008016:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800801a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800801e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8008022:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8008026:	6184      	str	r4, [r0, #24]
 8008028:	7704      	strb	r4, [r0, #28]
 800802a:	6244      	str	r4, [r0, #36]	; 0x24
 800802c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800802e:	2301      	movs	r3, #1
 8008030:	4628      	mov	r0, r5
 8008032:	b002      	add	sp, #8
 8008034:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008038:	f000 b806 	b.w	8008048 <__strtok_r>
 800803c:	2000001c 	.word	0x2000001c
 8008040:	0800a864 	.word	0x0800a864
 8008044:	0800a87b 	.word	0x0800a87b

08008048 <__strtok_r>:
 8008048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800804a:	b908      	cbnz	r0, 8008050 <__strtok_r+0x8>
 800804c:	6810      	ldr	r0, [r2, #0]
 800804e:	b188      	cbz	r0, 8008074 <__strtok_r+0x2c>
 8008050:	4604      	mov	r4, r0
 8008052:	4620      	mov	r0, r4
 8008054:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008058:	460f      	mov	r7, r1
 800805a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800805e:	b91e      	cbnz	r6, 8008068 <__strtok_r+0x20>
 8008060:	b965      	cbnz	r5, 800807c <__strtok_r+0x34>
 8008062:	6015      	str	r5, [r2, #0]
 8008064:	4628      	mov	r0, r5
 8008066:	e005      	b.n	8008074 <__strtok_r+0x2c>
 8008068:	42b5      	cmp	r5, r6
 800806a:	d1f6      	bne.n	800805a <__strtok_r+0x12>
 800806c:	2b00      	cmp	r3, #0
 800806e:	d1f0      	bne.n	8008052 <__strtok_r+0xa>
 8008070:	6014      	str	r4, [r2, #0]
 8008072:	7003      	strb	r3, [r0, #0]
 8008074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008076:	461c      	mov	r4, r3
 8008078:	e00c      	b.n	8008094 <__strtok_r+0x4c>
 800807a:	b915      	cbnz	r5, 8008082 <__strtok_r+0x3a>
 800807c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008080:	460e      	mov	r6, r1
 8008082:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008086:	42ab      	cmp	r3, r5
 8008088:	d1f7      	bne.n	800807a <__strtok_r+0x32>
 800808a:	2b00      	cmp	r3, #0
 800808c:	d0f3      	beq.n	8008076 <__strtok_r+0x2e>
 800808e:	2300      	movs	r3, #0
 8008090:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008094:	6014      	str	r4, [r2, #0]
 8008096:	e7ed      	b.n	8008074 <__strtok_r+0x2c>

08008098 <_strtol_l.isra.0>:
 8008098:	2b01      	cmp	r3, #1
 800809a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800809e:	d001      	beq.n	80080a4 <_strtol_l.isra.0+0xc>
 80080a0:	2b24      	cmp	r3, #36	; 0x24
 80080a2:	d906      	bls.n	80080b2 <_strtol_l.isra.0+0x1a>
 80080a4:	f7ff fe3c 	bl	8007d20 <__errno>
 80080a8:	2316      	movs	r3, #22
 80080aa:	6003      	str	r3, [r0, #0]
 80080ac:	2000      	movs	r0, #0
 80080ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b2:	4f3a      	ldr	r7, [pc, #232]	; (800819c <_strtol_l.isra.0+0x104>)
 80080b4:	468e      	mov	lr, r1
 80080b6:	4676      	mov	r6, lr
 80080b8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80080bc:	5de5      	ldrb	r5, [r4, r7]
 80080be:	f015 0508 	ands.w	r5, r5, #8
 80080c2:	d1f8      	bne.n	80080b6 <_strtol_l.isra.0+0x1e>
 80080c4:	2c2d      	cmp	r4, #45	; 0x2d
 80080c6:	d134      	bne.n	8008132 <_strtol_l.isra.0+0x9a>
 80080c8:	f89e 4000 	ldrb.w	r4, [lr]
 80080cc:	f04f 0801 	mov.w	r8, #1
 80080d0:	f106 0e02 	add.w	lr, r6, #2
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d05c      	beq.n	8008192 <_strtol_l.isra.0+0xfa>
 80080d8:	2b10      	cmp	r3, #16
 80080da:	d10c      	bne.n	80080f6 <_strtol_l.isra.0+0x5e>
 80080dc:	2c30      	cmp	r4, #48	; 0x30
 80080de:	d10a      	bne.n	80080f6 <_strtol_l.isra.0+0x5e>
 80080e0:	f89e 4000 	ldrb.w	r4, [lr]
 80080e4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80080e8:	2c58      	cmp	r4, #88	; 0x58
 80080ea:	d14d      	bne.n	8008188 <_strtol_l.isra.0+0xf0>
 80080ec:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80080f0:	2310      	movs	r3, #16
 80080f2:	f10e 0e02 	add.w	lr, lr, #2
 80080f6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80080fa:	f10c 3cff 	add.w	ip, ip, #4294967295
 80080fe:	2600      	movs	r6, #0
 8008100:	fbbc f9f3 	udiv	r9, ip, r3
 8008104:	4635      	mov	r5, r6
 8008106:	fb03 ca19 	mls	sl, r3, r9, ip
 800810a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800810e:	2f09      	cmp	r7, #9
 8008110:	d818      	bhi.n	8008144 <_strtol_l.isra.0+0xac>
 8008112:	463c      	mov	r4, r7
 8008114:	42a3      	cmp	r3, r4
 8008116:	dd24      	ble.n	8008162 <_strtol_l.isra.0+0xca>
 8008118:	2e00      	cmp	r6, #0
 800811a:	db1f      	blt.n	800815c <_strtol_l.isra.0+0xc4>
 800811c:	45a9      	cmp	r9, r5
 800811e:	d31d      	bcc.n	800815c <_strtol_l.isra.0+0xc4>
 8008120:	d101      	bne.n	8008126 <_strtol_l.isra.0+0x8e>
 8008122:	45a2      	cmp	sl, r4
 8008124:	db1a      	blt.n	800815c <_strtol_l.isra.0+0xc4>
 8008126:	fb05 4503 	mla	r5, r5, r3, r4
 800812a:	2601      	movs	r6, #1
 800812c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008130:	e7eb      	b.n	800810a <_strtol_l.isra.0+0x72>
 8008132:	2c2b      	cmp	r4, #43	; 0x2b
 8008134:	bf08      	it	eq
 8008136:	f89e 4000 	ldrbeq.w	r4, [lr]
 800813a:	46a8      	mov	r8, r5
 800813c:	bf08      	it	eq
 800813e:	f106 0e02 	addeq.w	lr, r6, #2
 8008142:	e7c7      	b.n	80080d4 <_strtol_l.isra.0+0x3c>
 8008144:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008148:	2f19      	cmp	r7, #25
 800814a:	d801      	bhi.n	8008150 <_strtol_l.isra.0+0xb8>
 800814c:	3c37      	subs	r4, #55	; 0x37
 800814e:	e7e1      	b.n	8008114 <_strtol_l.isra.0+0x7c>
 8008150:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008154:	2f19      	cmp	r7, #25
 8008156:	d804      	bhi.n	8008162 <_strtol_l.isra.0+0xca>
 8008158:	3c57      	subs	r4, #87	; 0x57
 800815a:	e7db      	b.n	8008114 <_strtol_l.isra.0+0x7c>
 800815c:	f04f 36ff 	mov.w	r6, #4294967295
 8008160:	e7e4      	b.n	800812c <_strtol_l.isra.0+0x94>
 8008162:	2e00      	cmp	r6, #0
 8008164:	da05      	bge.n	8008172 <_strtol_l.isra.0+0xda>
 8008166:	2322      	movs	r3, #34	; 0x22
 8008168:	6003      	str	r3, [r0, #0]
 800816a:	4665      	mov	r5, ip
 800816c:	b942      	cbnz	r2, 8008180 <_strtol_l.isra.0+0xe8>
 800816e:	4628      	mov	r0, r5
 8008170:	e79d      	b.n	80080ae <_strtol_l.isra.0+0x16>
 8008172:	f1b8 0f00 	cmp.w	r8, #0
 8008176:	d000      	beq.n	800817a <_strtol_l.isra.0+0xe2>
 8008178:	426d      	negs	r5, r5
 800817a:	2a00      	cmp	r2, #0
 800817c:	d0f7      	beq.n	800816e <_strtol_l.isra.0+0xd6>
 800817e:	b10e      	cbz	r6, 8008184 <_strtol_l.isra.0+0xec>
 8008180:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008184:	6011      	str	r1, [r2, #0]
 8008186:	e7f2      	b.n	800816e <_strtol_l.isra.0+0xd6>
 8008188:	2430      	movs	r4, #48	; 0x30
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1b3      	bne.n	80080f6 <_strtol_l.isra.0+0x5e>
 800818e:	2308      	movs	r3, #8
 8008190:	e7b1      	b.n	80080f6 <_strtol_l.isra.0+0x5e>
 8008192:	2c30      	cmp	r4, #48	; 0x30
 8008194:	d0a4      	beq.n	80080e0 <_strtol_l.isra.0+0x48>
 8008196:	230a      	movs	r3, #10
 8008198:	e7ad      	b.n	80080f6 <_strtol_l.isra.0+0x5e>
 800819a:	bf00      	nop
 800819c:	0800a919 	.word	0x0800a919

080081a0 <strtol>:
 80081a0:	4613      	mov	r3, r2
 80081a2:	460a      	mov	r2, r1
 80081a4:	4601      	mov	r1, r0
 80081a6:	4802      	ldr	r0, [pc, #8]	; (80081b0 <strtol+0x10>)
 80081a8:	6800      	ldr	r0, [r0, #0]
 80081aa:	f7ff bf75 	b.w	8008098 <_strtol_l.isra.0>
 80081ae:	bf00      	nop
 80081b0:	2000001c 	.word	0x2000001c

080081b4 <__assert_func>:
 80081b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80081b6:	4614      	mov	r4, r2
 80081b8:	461a      	mov	r2, r3
 80081ba:	4b09      	ldr	r3, [pc, #36]	; (80081e0 <__assert_func+0x2c>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4605      	mov	r5, r0
 80081c0:	68d8      	ldr	r0, [r3, #12]
 80081c2:	b14c      	cbz	r4, 80081d8 <__assert_func+0x24>
 80081c4:	4b07      	ldr	r3, [pc, #28]	; (80081e4 <__assert_func+0x30>)
 80081c6:	9100      	str	r1, [sp, #0]
 80081c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80081cc:	4906      	ldr	r1, [pc, #24]	; (80081e8 <__assert_func+0x34>)
 80081ce:	462b      	mov	r3, r5
 80081d0:	f000 f80e 	bl	80081f0 <fiprintf>
 80081d4:	f000 fd5a 	bl	8008c8c <abort>
 80081d8:	4b04      	ldr	r3, [pc, #16]	; (80081ec <__assert_func+0x38>)
 80081da:	461c      	mov	r4, r3
 80081dc:	e7f3      	b.n	80081c6 <__assert_func+0x12>
 80081de:	bf00      	nop
 80081e0:	2000001c 	.word	0x2000001c
 80081e4:	0800a8dc 	.word	0x0800a8dc
 80081e8:	0800a8e9 	.word	0x0800a8e9
 80081ec:	0800a917 	.word	0x0800a917

080081f0 <fiprintf>:
 80081f0:	b40e      	push	{r1, r2, r3}
 80081f2:	b503      	push	{r0, r1, lr}
 80081f4:	4601      	mov	r1, r0
 80081f6:	ab03      	add	r3, sp, #12
 80081f8:	4805      	ldr	r0, [pc, #20]	; (8008210 <fiprintf+0x20>)
 80081fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80081fe:	6800      	ldr	r0, [r0, #0]
 8008200:	9301      	str	r3, [sp, #4]
 8008202:	f000 f9bf 	bl	8008584 <_vfiprintf_r>
 8008206:	b002      	add	sp, #8
 8008208:	f85d eb04 	ldr.w	lr, [sp], #4
 800820c:	b003      	add	sp, #12
 800820e:	4770      	bx	lr
 8008210:	2000001c 	.word	0x2000001c

08008214 <__malloc_lock>:
 8008214:	4801      	ldr	r0, [pc, #4]	; (800821c <__malloc_lock+0x8>)
 8008216:	f000 bef9 	b.w	800900c <__retarget_lock_acquire_recursive>
 800821a:	bf00      	nop
 800821c:	200005c0 	.word	0x200005c0

08008220 <__malloc_unlock>:
 8008220:	4801      	ldr	r0, [pc, #4]	; (8008228 <__malloc_unlock+0x8>)
 8008222:	f000 bef4 	b.w	800900e <__retarget_lock_release_recursive>
 8008226:	bf00      	nop
 8008228:	200005c0 	.word	0x200005c0

0800822c <_realloc_r>:
 800822c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822e:	4607      	mov	r7, r0
 8008230:	4614      	mov	r4, r2
 8008232:	460e      	mov	r6, r1
 8008234:	b921      	cbnz	r1, 8008240 <_realloc_r+0x14>
 8008236:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800823a:	4611      	mov	r1, r2
 800823c:	f7ff be02 	b.w	8007e44 <_malloc_r>
 8008240:	b922      	cbnz	r2, 800824c <_realloc_r+0x20>
 8008242:	f7ff fdaf 	bl	8007da4 <_free_r>
 8008246:	4625      	mov	r5, r4
 8008248:	4628      	mov	r0, r5
 800824a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800824c:	f000 ff6c 	bl	8009128 <_malloc_usable_size_r>
 8008250:	42a0      	cmp	r0, r4
 8008252:	d20f      	bcs.n	8008274 <_realloc_r+0x48>
 8008254:	4621      	mov	r1, r4
 8008256:	4638      	mov	r0, r7
 8008258:	f7ff fdf4 	bl	8007e44 <_malloc_r>
 800825c:	4605      	mov	r5, r0
 800825e:	2800      	cmp	r0, #0
 8008260:	d0f2      	beq.n	8008248 <_realloc_r+0x1c>
 8008262:	4631      	mov	r1, r6
 8008264:	4622      	mov	r2, r4
 8008266:	f000 ff37 	bl	80090d8 <memcpy>
 800826a:	4631      	mov	r1, r6
 800826c:	4638      	mov	r0, r7
 800826e:	f7ff fd99 	bl	8007da4 <_free_r>
 8008272:	e7e9      	b.n	8008248 <_realloc_r+0x1c>
 8008274:	4635      	mov	r5, r6
 8008276:	e7e7      	b.n	8008248 <_realloc_r+0x1c>

08008278 <__ssputs_r>:
 8008278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800827c:	688e      	ldr	r6, [r1, #8]
 800827e:	429e      	cmp	r6, r3
 8008280:	4682      	mov	sl, r0
 8008282:	460c      	mov	r4, r1
 8008284:	4690      	mov	r8, r2
 8008286:	461f      	mov	r7, r3
 8008288:	d838      	bhi.n	80082fc <__ssputs_r+0x84>
 800828a:	898a      	ldrh	r2, [r1, #12]
 800828c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008290:	d032      	beq.n	80082f8 <__ssputs_r+0x80>
 8008292:	6825      	ldr	r5, [r4, #0]
 8008294:	6909      	ldr	r1, [r1, #16]
 8008296:	eba5 0901 	sub.w	r9, r5, r1
 800829a:	6965      	ldr	r5, [r4, #20]
 800829c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082a4:	3301      	adds	r3, #1
 80082a6:	444b      	add	r3, r9
 80082a8:	106d      	asrs	r5, r5, #1
 80082aa:	429d      	cmp	r5, r3
 80082ac:	bf38      	it	cc
 80082ae:	461d      	movcc	r5, r3
 80082b0:	0553      	lsls	r3, r2, #21
 80082b2:	d531      	bpl.n	8008318 <__ssputs_r+0xa0>
 80082b4:	4629      	mov	r1, r5
 80082b6:	f7ff fdc5 	bl	8007e44 <_malloc_r>
 80082ba:	4606      	mov	r6, r0
 80082bc:	b950      	cbnz	r0, 80082d4 <__ssputs_r+0x5c>
 80082be:	230c      	movs	r3, #12
 80082c0:	f8ca 3000 	str.w	r3, [sl]
 80082c4:	89a3      	ldrh	r3, [r4, #12]
 80082c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082ca:	81a3      	strh	r3, [r4, #12]
 80082cc:	f04f 30ff 	mov.w	r0, #4294967295
 80082d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082d4:	6921      	ldr	r1, [r4, #16]
 80082d6:	464a      	mov	r2, r9
 80082d8:	f000 fefe 	bl	80090d8 <memcpy>
 80082dc:	89a3      	ldrh	r3, [r4, #12]
 80082de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082e6:	81a3      	strh	r3, [r4, #12]
 80082e8:	6126      	str	r6, [r4, #16]
 80082ea:	6165      	str	r5, [r4, #20]
 80082ec:	444e      	add	r6, r9
 80082ee:	eba5 0509 	sub.w	r5, r5, r9
 80082f2:	6026      	str	r6, [r4, #0]
 80082f4:	60a5      	str	r5, [r4, #8]
 80082f6:	463e      	mov	r6, r7
 80082f8:	42be      	cmp	r6, r7
 80082fa:	d900      	bls.n	80082fe <__ssputs_r+0x86>
 80082fc:	463e      	mov	r6, r7
 80082fe:	4632      	mov	r2, r6
 8008300:	6820      	ldr	r0, [r4, #0]
 8008302:	4641      	mov	r1, r8
 8008304:	f000 fef6 	bl	80090f4 <memmove>
 8008308:	68a3      	ldr	r3, [r4, #8]
 800830a:	6822      	ldr	r2, [r4, #0]
 800830c:	1b9b      	subs	r3, r3, r6
 800830e:	4432      	add	r2, r6
 8008310:	60a3      	str	r3, [r4, #8]
 8008312:	6022      	str	r2, [r4, #0]
 8008314:	2000      	movs	r0, #0
 8008316:	e7db      	b.n	80082d0 <__ssputs_r+0x58>
 8008318:	462a      	mov	r2, r5
 800831a:	f7ff ff87 	bl	800822c <_realloc_r>
 800831e:	4606      	mov	r6, r0
 8008320:	2800      	cmp	r0, #0
 8008322:	d1e1      	bne.n	80082e8 <__ssputs_r+0x70>
 8008324:	6921      	ldr	r1, [r4, #16]
 8008326:	4650      	mov	r0, sl
 8008328:	f7ff fd3c 	bl	8007da4 <_free_r>
 800832c:	e7c7      	b.n	80082be <__ssputs_r+0x46>
	...

08008330 <_svfiprintf_r>:
 8008330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008334:	4698      	mov	r8, r3
 8008336:	898b      	ldrh	r3, [r1, #12]
 8008338:	061b      	lsls	r3, r3, #24
 800833a:	b09d      	sub	sp, #116	; 0x74
 800833c:	4607      	mov	r7, r0
 800833e:	460d      	mov	r5, r1
 8008340:	4614      	mov	r4, r2
 8008342:	d50e      	bpl.n	8008362 <_svfiprintf_r+0x32>
 8008344:	690b      	ldr	r3, [r1, #16]
 8008346:	b963      	cbnz	r3, 8008362 <_svfiprintf_r+0x32>
 8008348:	2140      	movs	r1, #64	; 0x40
 800834a:	f7ff fd7b 	bl	8007e44 <_malloc_r>
 800834e:	6028      	str	r0, [r5, #0]
 8008350:	6128      	str	r0, [r5, #16]
 8008352:	b920      	cbnz	r0, 800835e <_svfiprintf_r+0x2e>
 8008354:	230c      	movs	r3, #12
 8008356:	603b      	str	r3, [r7, #0]
 8008358:	f04f 30ff 	mov.w	r0, #4294967295
 800835c:	e0d1      	b.n	8008502 <_svfiprintf_r+0x1d2>
 800835e:	2340      	movs	r3, #64	; 0x40
 8008360:	616b      	str	r3, [r5, #20]
 8008362:	2300      	movs	r3, #0
 8008364:	9309      	str	r3, [sp, #36]	; 0x24
 8008366:	2320      	movs	r3, #32
 8008368:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800836c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008370:	2330      	movs	r3, #48	; 0x30
 8008372:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800851c <_svfiprintf_r+0x1ec>
 8008376:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800837a:	f04f 0901 	mov.w	r9, #1
 800837e:	4623      	mov	r3, r4
 8008380:	469a      	mov	sl, r3
 8008382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008386:	b10a      	cbz	r2, 800838c <_svfiprintf_r+0x5c>
 8008388:	2a25      	cmp	r2, #37	; 0x25
 800838a:	d1f9      	bne.n	8008380 <_svfiprintf_r+0x50>
 800838c:	ebba 0b04 	subs.w	fp, sl, r4
 8008390:	d00b      	beq.n	80083aa <_svfiprintf_r+0x7a>
 8008392:	465b      	mov	r3, fp
 8008394:	4622      	mov	r2, r4
 8008396:	4629      	mov	r1, r5
 8008398:	4638      	mov	r0, r7
 800839a:	f7ff ff6d 	bl	8008278 <__ssputs_r>
 800839e:	3001      	adds	r0, #1
 80083a0:	f000 80aa 	beq.w	80084f8 <_svfiprintf_r+0x1c8>
 80083a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083a6:	445a      	add	r2, fp
 80083a8:	9209      	str	r2, [sp, #36]	; 0x24
 80083aa:	f89a 3000 	ldrb.w	r3, [sl]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	f000 80a2 	beq.w	80084f8 <_svfiprintf_r+0x1c8>
 80083b4:	2300      	movs	r3, #0
 80083b6:	f04f 32ff 	mov.w	r2, #4294967295
 80083ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083be:	f10a 0a01 	add.w	sl, sl, #1
 80083c2:	9304      	str	r3, [sp, #16]
 80083c4:	9307      	str	r3, [sp, #28]
 80083c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083ca:	931a      	str	r3, [sp, #104]	; 0x68
 80083cc:	4654      	mov	r4, sl
 80083ce:	2205      	movs	r2, #5
 80083d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083d4:	4851      	ldr	r0, [pc, #324]	; (800851c <_svfiprintf_r+0x1ec>)
 80083d6:	f7f7 ff4b 	bl	8000270 <memchr>
 80083da:	9a04      	ldr	r2, [sp, #16]
 80083dc:	b9d8      	cbnz	r0, 8008416 <_svfiprintf_r+0xe6>
 80083de:	06d0      	lsls	r0, r2, #27
 80083e0:	bf44      	itt	mi
 80083e2:	2320      	movmi	r3, #32
 80083e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083e8:	0711      	lsls	r1, r2, #28
 80083ea:	bf44      	itt	mi
 80083ec:	232b      	movmi	r3, #43	; 0x2b
 80083ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083f2:	f89a 3000 	ldrb.w	r3, [sl]
 80083f6:	2b2a      	cmp	r3, #42	; 0x2a
 80083f8:	d015      	beq.n	8008426 <_svfiprintf_r+0xf6>
 80083fa:	9a07      	ldr	r2, [sp, #28]
 80083fc:	4654      	mov	r4, sl
 80083fe:	2000      	movs	r0, #0
 8008400:	f04f 0c0a 	mov.w	ip, #10
 8008404:	4621      	mov	r1, r4
 8008406:	f811 3b01 	ldrb.w	r3, [r1], #1
 800840a:	3b30      	subs	r3, #48	; 0x30
 800840c:	2b09      	cmp	r3, #9
 800840e:	d94e      	bls.n	80084ae <_svfiprintf_r+0x17e>
 8008410:	b1b0      	cbz	r0, 8008440 <_svfiprintf_r+0x110>
 8008412:	9207      	str	r2, [sp, #28]
 8008414:	e014      	b.n	8008440 <_svfiprintf_r+0x110>
 8008416:	eba0 0308 	sub.w	r3, r0, r8
 800841a:	fa09 f303 	lsl.w	r3, r9, r3
 800841e:	4313      	orrs	r3, r2
 8008420:	9304      	str	r3, [sp, #16]
 8008422:	46a2      	mov	sl, r4
 8008424:	e7d2      	b.n	80083cc <_svfiprintf_r+0x9c>
 8008426:	9b03      	ldr	r3, [sp, #12]
 8008428:	1d19      	adds	r1, r3, #4
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	9103      	str	r1, [sp, #12]
 800842e:	2b00      	cmp	r3, #0
 8008430:	bfbb      	ittet	lt
 8008432:	425b      	neglt	r3, r3
 8008434:	f042 0202 	orrlt.w	r2, r2, #2
 8008438:	9307      	strge	r3, [sp, #28]
 800843a:	9307      	strlt	r3, [sp, #28]
 800843c:	bfb8      	it	lt
 800843e:	9204      	strlt	r2, [sp, #16]
 8008440:	7823      	ldrb	r3, [r4, #0]
 8008442:	2b2e      	cmp	r3, #46	; 0x2e
 8008444:	d10c      	bne.n	8008460 <_svfiprintf_r+0x130>
 8008446:	7863      	ldrb	r3, [r4, #1]
 8008448:	2b2a      	cmp	r3, #42	; 0x2a
 800844a:	d135      	bne.n	80084b8 <_svfiprintf_r+0x188>
 800844c:	9b03      	ldr	r3, [sp, #12]
 800844e:	1d1a      	adds	r2, r3, #4
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	9203      	str	r2, [sp, #12]
 8008454:	2b00      	cmp	r3, #0
 8008456:	bfb8      	it	lt
 8008458:	f04f 33ff 	movlt.w	r3, #4294967295
 800845c:	3402      	adds	r4, #2
 800845e:	9305      	str	r3, [sp, #20]
 8008460:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800852c <_svfiprintf_r+0x1fc>
 8008464:	7821      	ldrb	r1, [r4, #0]
 8008466:	2203      	movs	r2, #3
 8008468:	4650      	mov	r0, sl
 800846a:	f7f7 ff01 	bl	8000270 <memchr>
 800846e:	b140      	cbz	r0, 8008482 <_svfiprintf_r+0x152>
 8008470:	2340      	movs	r3, #64	; 0x40
 8008472:	eba0 000a 	sub.w	r0, r0, sl
 8008476:	fa03 f000 	lsl.w	r0, r3, r0
 800847a:	9b04      	ldr	r3, [sp, #16]
 800847c:	4303      	orrs	r3, r0
 800847e:	3401      	adds	r4, #1
 8008480:	9304      	str	r3, [sp, #16]
 8008482:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008486:	4826      	ldr	r0, [pc, #152]	; (8008520 <_svfiprintf_r+0x1f0>)
 8008488:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800848c:	2206      	movs	r2, #6
 800848e:	f7f7 feef 	bl	8000270 <memchr>
 8008492:	2800      	cmp	r0, #0
 8008494:	d038      	beq.n	8008508 <_svfiprintf_r+0x1d8>
 8008496:	4b23      	ldr	r3, [pc, #140]	; (8008524 <_svfiprintf_r+0x1f4>)
 8008498:	bb1b      	cbnz	r3, 80084e2 <_svfiprintf_r+0x1b2>
 800849a:	9b03      	ldr	r3, [sp, #12]
 800849c:	3307      	adds	r3, #7
 800849e:	f023 0307 	bic.w	r3, r3, #7
 80084a2:	3308      	adds	r3, #8
 80084a4:	9303      	str	r3, [sp, #12]
 80084a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084a8:	4433      	add	r3, r6
 80084aa:	9309      	str	r3, [sp, #36]	; 0x24
 80084ac:	e767      	b.n	800837e <_svfiprintf_r+0x4e>
 80084ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80084b2:	460c      	mov	r4, r1
 80084b4:	2001      	movs	r0, #1
 80084b6:	e7a5      	b.n	8008404 <_svfiprintf_r+0xd4>
 80084b8:	2300      	movs	r3, #0
 80084ba:	3401      	adds	r4, #1
 80084bc:	9305      	str	r3, [sp, #20]
 80084be:	4619      	mov	r1, r3
 80084c0:	f04f 0c0a 	mov.w	ip, #10
 80084c4:	4620      	mov	r0, r4
 80084c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084ca:	3a30      	subs	r2, #48	; 0x30
 80084cc:	2a09      	cmp	r2, #9
 80084ce:	d903      	bls.n	80084d8 <_svfiprintf_r+0x1a8>
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d0c5      	beq.n	8008460 <_svfiprintf_r+0x130>
 80084d4:	9105      	str	r1, [sp, #20]
 80084d6:	e7c3      	b.n	8008460 <_svfiprintf_r+0x130>
 80084d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80084dc:	4604      	mov	r4, r0
 80084de:	2301      	movs	r3, #1
 80084e0:	e7f0      	b.n	80084c4 <_svfiprintf_r+0x194>
 80084e2:	ab03      	add	r3, sp, #12
 80084e4:	9300      	str	r3, [sp, #0]
 80084e6:	462a      	mov	r2, r5
 80084e8:	4b0f      	ldr	r3, [pc, #60]	; (8008528 <_svfiprintf_r+0x1f8>)
 80084ea:	a904      	add	r1, sp, #16
 80084ec:	4638      	mov	r0, r7
 80084ee:	f3af 8000 	nop.w
 80084f2:	1c42      	adds	r2, r0, #1
 80084f4:	4606      	mov	r6, r0
 80084f6:	d1d6      	bne.n	80084a6 <_svfiprintf_r+0x176>
 80084f8:	89ab      	ldrh	r3, [r5, #12]
 80084fa:	065b      	lsls	r3, r3, #25
 80084fc:	f53f af2c 	bmi.w	8008358 <_svfiprintf_r+0x28>
 8008500:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008502:	b01d      	add	sp, #116	; 0x74
 8008504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008508:	ab03      	add	r3, sp, #12
 800850a:	9300      	str	r3, [sp, #0]
 800850c:	462a      	mov	r2, r5
 800850e:	4b06      	ldr	r3, [pc, #24]	; (8008528 <_svfiprintf_r+0x1f8>)
 8008510:	a904      	add	r1, sp, #16
 8008512:	4638      	mov	r0, r7
 8008514:	f000 f9d4 	bl	80088c0 <_printf_i>
 8008518:	e7eb      	b.n	80084f2 <_svfiprintf_r+0x1c2>
 800851a:	bf00      	nop
 800851c:	0800aa19 	.word	0x0800aa19
 8008520:	0800aa23 	.word	0x0800aa23
 8008524:	00000000 	.word	0x00000000
 8008528:	08008279 	.word	0x08008279
 800852c:	0800aa1f 	.word	0x0800aa1f

08008530 <__sfputc_r>:
 8008530:	6893      	ldr	r3, [r2, #8]
 8008532:	3b01      	subs	r3, #1
 8008534:	2b00      	cmp	r3, #0
 8008536:	b410      	push	{r4}
 8008538:	6093      	str	r3, [r2, #8]
 800853a:	da08      	bge.n	800854e <__sfputc_r+0x1e>
 800853c:	6994      	ldr	r4, [r2, #24]
 800853e:	42a3      	cmp	r3, r4
 8008540:	db01      	blt.n	8008546 <__sfputc_r+0x16>
 8008542:	290a      	cmp	r1, #10
 8008544:	d103      	bne.n	800854e <__sfputc_r+0x1e>
 8008546:	f85d 4b04 	ldr.w	r4, [sp], #4
 800854a:	f000 badf 	b.w	8008b0c <__swbuf_r>
 800854e:	6813      	ldr	r3, [r2, #0]
 8008550:	1c58      	adds	r0, r3, #1
 8008552:	6010      	str	r0, [r2, #0]
 8008554:	7019      	strb	r1, [r3, #0]
 8008556:	4608      	mov	r0, r1
 8008558:	f85d 4b04 	ldr.w	r4, [sp], #4
 800855c:	4770      	bx	lr

0800855e <__sfputs_r>:
 800855e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008560:	4606      	mov	r6, r0
 8008562:	460f      	mov	r7, r1
 8008564:	4614      	mov	r4, r2
 8008566:	18d5      	adds	r5, r2, r3
 8008568:	42ac      	cmp	r4, r5
 800856a:	d101      	bne.n	8008570 <__sfputs_r+0x12>
 800856c:	2000      	movs	r0, #0
 800856e:	e007      	b.n	8008580 <__sfputs_r+0x22>
 8008570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008574:	463a      	mov	r2, r7
 8008576:	4630      	mov	r0, r6
 8008578:	f7ff ffda 	bl	8008530 <__sfputc_r>
 800857c:	1c43      	adds	r3, r0, #1
 800857e:	d1f3      	bne.n	8008568 <__sfputs_r+0xa>
 8008580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008584 <_vfiprintf_r>:
 8008584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008588:	460d      	mov	r5, r1
 800858a:	b09d      	sub	sp, #116	; 0x74
 800858c:	4614      	mov	r4, r2
 800858e:	4698      	mov	r8, r3
 8008590:	4606      	mov	r6, r0
 8008592:	b118      	cbz	r0, 800859c <_vfiprintf_r+0x18>
 8008594:	6983      	ldr	r3, [r0, #24]
 8008596:	b90b      	cbnz	r3, 800859c <_vfiprintf_r+0x18>
 8008598:	f000 fc9a 	bl	8008ed0 <__sinit>
 800859c:	4b89      	ldr	r3, [pc, #548]	; (80087c4 <_vfiprintf_r+0x240>)
 800859e:	429d      	cmp	r5, r3
 80085a0:	d11b      	bne.n	80085da <_vfiprintf_r+0x56>
 80085a2:	6875      	ldr	r5, [r6, #4]
 80085a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085a6:	07d9      	lsls	r1, r3, #31
 80085a8:	d405      	bmi.n	80085b6 <_vfiprintf_r+0x32>
 80085aa:	89ab      	ldrh	r3, [r5, #12]
 80085ac:	059a      	lsls	r2, r3, #22
 80085ae:	d402      	bmi.n	80085b6 <_vfiprintf_r+0x32>
 80085b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085b2:	f000 fd2b 	bl	800900c <__retarget_lock_acquire_recursive>
 80085b6:	89ab      	ldrh	r3, [r5, #12]
 80085b8:	071b      	lsls	r3, r3, #28
 80085ba:	d501      	bpl.n	80085c0 <_vfiprintf_r+0x3c>
 80085bc:	692b      	ldr	r3, [r5, #16]
 80085be:	b9eb      	cbnz	r3, 80085fc <_vfiprintf_r+0x78>
 80085c0:	4629      	mov	r1, r5
 80085c2:	4630      	mov	r0, r6
 80085c4:	f000 faf4 	bl	8008bb0 <__swsetup_r>
 80085c8:	b1c0      	cbz	r0, 80085fc <_vfiprintf_r+0x78>
 80085ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085cc:	07dc      	lsls	r4, r3, #31
 80085ce:	d50e      	bpl.n	80085ee <_vfiprintf_r+0x6a>
 80085d0:	f04f 30ff 	mov.w	r0, #4294967295
 80085d4:	b01d      	add	sp, #116	; 0x74
 80085d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085da:	4b7b      	ldr	r3, [pc, #492]	; (80087c8 <_vfiprintf_r+0x244>)
 80085dc:	429d      	cmp	r5, r3
 80085de:	d101      	bne.n	80085e4 <_vfiprintf_r+0x60>
 80085e0:	68b5      	ldr	r5, [r6, #8]
 80085e2:	e7df      	b.n	80085a4 <_vfiprintf_r+0x20>
 80085e4:	4b79      	ldr	r3, [pc, #484]	; (80087cc <_vfiprintf_r+0x248>)
 80085e6:	429d      	cmp	r5, r3
 80085e8:	bf08      	it	eq
 80085ea:	68f5      	ldreq	r5, [r6, #12]
 80085ec:	e7da      	b.n	80085a4 <_vfiprintf_r+0x20>
 80085ee:	89ab      	ldrh	r3, [r5, #12]
 80085f0:	0598      	lsls	r0, r3, #22
 80085f2:	d4ed      	bmi.n	80085d0 <_vfiprintf_r+0x4c>
 80085f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085f6:	f000 fd0a 	bl	800900e <__retarget_lock_release_recursive>
 80085fa:	e7e9      	b.n	80085d0 <_vfiprintf_r+0x4c>
 80085fc:	2300      	movs	r3, #0
 80085fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008600:	2320      	movs	r3, #32
 8008602:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008606:	f8cd 800c 	str.w	r8, [sp, #12]
 800860a:	2330      	movs	r3, #48	; 0x30
 800860c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80087d0 <_vfiprintf_r+0x24c>
 8008610:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008614:	f04f 0901 	mov.w	r9, #1
 8008618:	4623      	mov	r3, r4
 800861a:	469a      	mov	sl, r3
 800861c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008620:	b10a      	cbz	r2, 8008626 <_vfiprintf_r+0xa2>
 8008622:	2a25      	cmp	r2, #37	; 0x25
 8008624:	d1f9      	bne.n	800861a <_vfiprintf_r+0x96>
 8008626:	ebba 0b04 	subs.w	fp, sl, r4
 800862a:	d00b      	beq.n	8008644 <_vfiprintf_r+0xc0>
 800862c:	465b      	mov	r3, fp
 800862e:	4622      	mov	r2, r4
 8008630:	4629      	mov	r1, r5
 8008632:	4630      	mov	r0, r6
 8008634:	f7ff ff93 	bl	800855e <__sfputs_r>
 8008638:	3001      	adds	r0, #1
 800863a:	f000 80aa 	beq.w	8008792 <_vfiprintf_r+0x20e>
 800863e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008640:	445a      	add	r2, fp
 8008642:	9209      	str	r2, [sp, #36]	; 0x24
 8008644:	f89a 3000 	ldrb.w	r3, [sl]
 8008648:	2b00      	cmp	r3, #0
 800864a:	f000 80a2 	beq.w	8008792 <_vfiprintf_r+0x20e>
 800864e:	2300      	movs	r3, #0
 8008650:	f04f 32ff 	mov.w	r2, #4294967295
 8008654:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008658:	f10a 0a01 	add.w	sl, sl, #1
 800865c:	9304      	str	r3, [sp, #16]
 800865e:	9307      	str	r3, [sp, #28]
 8008660:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008664:	931a      	str	r3, [sp, #104]	; 0x68
 8008666:	4654      	mov	r4, sl
 8008668:	2205      	movs	r2, #5
 800866a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800866e:	4858      	ldr	r0, [pc, #352]	; (80087d0 <_vfiprintf_r+0x24c>)
 8008670:	f7f7 fdfe 	bl	8000270 <memchr>
 8008674:	9a04      	ldr	r2, [sp, #16]
 8008676:	b9d8      	cbnz	r0, 80086b0 <_vfiprintf_r+0x12c>
 8008678:	06d1      	lsls	r1, r2, #27
 800867a:	bf44      	itt	mi
 800867c:	2320      	movmi	r3, #32
 800867e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008682:	0713      	lsls	r3, r2, #28
 8008684:	bf44      	itt	mi
 8008686:	232b      	movmi	r3, #43	; 0x2b
 8008688:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800868c:	f89a 3000 	ldrb.w	r3, [sl]
 8008690:	2b2a      	cmp	r3, #42	; 0x2a
 8008692:	d015      	beq.n	80086c0 <_vfiprintf_r+0x13c>
 8008694:	9a07      	ldr	r2, [sp, #28]
 8008696:	4654      	mov	r4, sl
 8008698:	2000      	movs	r0, #0
 800869a:	f04f 0c0a 	mov.w	ip, #10
 800869e:	4621      	mov	r1, r4
 80086a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086a4:	3b30      	subs	r3, #48	; 0x30
 80086a6:	2b09      	cmp	r3, #9
 80086a8:	d94e      	bls.n	8008748 <_vfiprintf_r+0x1c4>
 80086aa:	b1b0      	cbz	r0, 80086da <_vfiprintf_r+0x156>
 80086ac:	9207      	str	r2, [sp, #28]
 80086ae:	e014      	b.n	80086da <_vfiprintf_r+0x156>
 80086b0:	eba0 0308 	sub.w	r3, r0, r8
 80086b4:	fa09 f303 	lsl.w	r3, r9, r3
 80086b8:	4313      	orrs	r3, r2
 80086ba:	9304      	str	r3, [sp, #16]
 80086bc:	46a2      	mov	sl, r4
 80086be:	e7d2      	b.n	8008666 <_vfiprintf_r+0xe2>
 80086c0:	9b03      	ldr	r3, [sp, #12]
 80086c2:	1d19      	adds	r1, r3, #4
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	9103      	str	r1, [sp, #12]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	bfbb      	ittet	lt
 80086cc:	425b      	neglt	r3, r3
 80086ce:	f042 0202 	orrlt.w	r2, r2, #2
 80086d2:	9307      	strge	r3, [sp, #28]
 80086d4:	9307      	strlt	r3, [sp, #28]
 80086d6:	bfb8      	it	lt
 80086d8:	9204      	strlt	r2, [sp, #16]
 80086da:	7823      	ldrb	r3, [r4, #0]
 80086dc:	2b2e      	cmp	r3, #46	; 0x2e
 80086de:	d10c      	bne.n	80086fa <_vfiprintf_r+0x176>
 80086e0:	7863      	ldrb	r3, [r4, #1]
 80086e2:	2b2a      	cmp	r3, #42	; 0x2a
 80086e4:	d135      	bne.n	8008752 <_vfiprintf_r+0x1ce>
 80086e6:	9b03      	ldr	r3, [sp, #12]
 80086e8:	1d1a      	adds	r2, r3, #4
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	9203      	str	r2, [sp, #12]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	bfb8      	it	lt
 80086f2:	f04f 33ff 	movlt.w	r3, #4294967295
 80086f6:	3402      	adds	r4, #2
 80086f8:	9305      	str	r3, [sp, #20]
 80086fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80087e0 <_vfiprintf_r+0x25c>
 80086fe:	7821      	ldrb	r1, [r4, #0]
 8008700:	2203      	movs	r2, #3
 8008702:	4650      	mov	r0, sl
 8008704:	f7f7 fdb4 	bl	8000270 <memchr>
 8008708:	b140      	cbz	r0, 800871c <_vfiprintf_r+0x198>
 800870a:	2340      	movs	r3, #64	; 0x40
 800870c:	eba0 000a 	sub.w	r0, r0, sl
 8008710:	fa03 f000 	lsl.w	r0, r3, r0
 8008714:	9b04      	ldr	r3, [sp, #16]
 8008716:	4303      	orrs	r3, r0
 8008718:	3401      	adds	r4, #1
 800871a:	9304      	str	r3, [sp, #16]
 800871c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008720:	482c      	ldr	r0, [pc, #176]	; (80087d4 <_vfiprintf_r+0x250>)
 8008722:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008726:	2206      	movs	r2, #6
 8008728:	f7f7 fda2 	bl	8000270 <memchr>
 800872c:	2800      	cmp	r0, #0
 800872e:	d03f      	beq.n	80087b0 <_vfiprintf_r+0x22c>
 8008730:	4b29      	ldr	r3, [pc, #164]	; (80087d8 <_vfiprintf_r+0x254>)
 8008732:	bb1b      	cbnz	r3, 800877c <_vfiprintf_r+0x1f8>
 8008734:	9b03      	ldr	r3, [sp, #12]
 8008736:	3307      	adds	r3, #7
 8008738:	f023 0307 	bic.w	r3, r3, #7
 800873c:	3308      	adds	r3, #8
 800873e:	9303      	str	r3, [sp, #12]
 8008740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008742:	443b      	add	r3, r7
 8008744:	9309      	str	r3, [sp, #36]	; 0x24
 8008746:	e767      	b.n	8008618 <_vfiprintf_r+0x94>
 8008748:	fb0c 3202 	mla	r2, ip, r2, r3
 800874c:	460c      	mov	r4, r1
 800874e:	2001      	movs	r0, #1
 8008750:	e7a5      	b.n	800869e <_vfiprintf_r+0x11a>
 8008752:	2300      	movs	r3, #0
 8008754:	3401      	adds	r4, #1
 8008756:	9305      	str	r3, [sp, #20]
 8008758:	4619      	mov	r1, r3
 800875a:	f04f 0c0a 	mov.w	ip, #10
 800875e:	4620      	mov	r0, r4
 8008760:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008764:	3a30      	subs	r2, #48	; 0x30
 8008766:	2a09      	cmp	r2, #9
 8008768:	d903      	bls.n	8008772 <_vfiprintf_r+0x1ee>
 800876a:	2b00      	cmp	r3, #0
 800876c:	d0c5      	beq.n	80086fa <_vfiprintf_r+0x176>
 800876e:	9105      	str	r1, [sp, #20]
 8008770:	e7c3      	b.n	80086fa <_vfiprintf_r+0x176>
 8008772:	fb0c 2101 	mla	r1, ip, r1, r2
 8008776:	4604      	mov	r4, r0
 8008778:	2301      	movs	r3, #1
 800877a:	e7f0      	b.n	800875e <_vfiprintf_r+0x1da>
 800877c:	ab03      	add	r3, sp, #12
 800877e:	9300      	str	r3, [sp, #0]
 8008780:	462a      	mov	r2, r5
 8008782:	4b16      	ldr	r3, [pc, #88]	; (80087dc <_vfiprintf_r+0x258>)
 8008784:	a904      	add	r1, sp, #16
 8008786:	4630      	mov	r0, r6
 8008788:	f3af 8000 	nop.w
 800878c:	4607      	mov	r7, r0
 800878e:	1c78      	adds	r0, r7, #1
 8008790:	d1d6      	bne.n	8008740 <_vfiprintf_r+0x1bc>
 8008792:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008794:	07d9      	lsls	r1, r3, #31
 8008796:	d405      	bmi.n	80087a4 <_vfiprintf_r+0x220>
 8008798:	89ab      	ldrh	r3, [r5, #12]
 800879a:	059a      	lsls	r2, r3, #22
 800879c:	d402      	bmi.n	80087a4 <_vfiprintf_r+0x220>
 800879e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087a0:	f000 fc35 	bl	800900e <__retarget_lock_release_recursive>
 80087a4:	89ab      	ldrh	r3, [r5, #12]
 80087a6:	065b      	lsls	r3, r3, #25
 80087a8:	f53f af12 	bmi.w	80085d0 <_vfiprintf_r+0x4c>
 80087ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087ae:	e711      	b.n	80085d4 <_vfiprintf_r+0x50>
 80087b0:	ab03      	add	r3, sp, #12
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	462a      	mov	r2, r5
 80087b6:	4b09      	ldr	r3, [pc, #36]	; (80087dc <_vfiprintf_r+0x258>)
 80087b8:	a904      	add	r1, sp, #16
 80087ba:	4630      	mov	r0, r6
 80087bc:	f000 f880 	bl	80088c0 <_printf_i>
 80087c0:	e7e4      	b.n	800878c <_vfiprintf_r+0x208>
 80087c2:	bf00      	nop
 80087c4:	0800aa6c 	.word	0x0800aa6c
 80087c8:	0800aa8c 	.word	0x0800aa8c
 80087cc:	0800aa4c 	.word	0x0800aa4c
 80087d0:	0800aa19 	.word	0x0800aa19
 80087d4:	0800aa23 	.word	0x0800aa23
 80087d8:	00000000 	.word	0x00000000
 80087dc:	0800855f 	.word	0x0800855f
 80087e0:	0800aa1f 	.word	0x0800aa1f

080087e4 <_printf_common>:
 80087e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087e8:	4616      	mov	r6, r2
 80087ea:	4699      	mov	r9, r3
 80087ec:	688a      	ldr	r2, [r1, #8]
 80087ee:	690b      	ldr	r3, [r1, #16]
 80087f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087f4:	4293      	cmp	r3, r2
 80087f6:	bfb8      	it	lt
 80087f8:	4613      	movlt	r3, r2
 80087fa:	6033      	str	r3, [r6, #0]
 80087fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008800:	4607      	mov	r7, r0
 8008802:	460c      	mov	r4, r1
 8008804:	b10a      	cbz	r2, 800880a <_printf_common+0x26>
 8008806:	3301      	adds	r3, #1
 8008808:	6033      	str	r3, [r6, #0]
 800880a:	6823      	ldr	r3, [r4, #0]
 800880c:	0699      	lsls	r1, r3, #26
 800880e:	bf42      	ittt	mi
 8008810:	6833      	ldrmi	r3, [r6, #0]
 8008812:	3302      	addmi	r3, #2
 8008814:	6033      	strmi	r3, [r6, #0]
 8008816:	6825      	ldr	r5, [r4, #0]
 8008818:	f015 0506 	ands.w	r5, r5, #6
 800881c:	d106      	bne.n	800882c <_printf_common+0x48>
 800881e:	f104 0a19 	add.w	sl, r4, #25
 8008822:	68e3      	ldr	r3, [r4, #12]
 8008824:	6832      	ldr	r2, [r6, #0]
 8008826:	1a9b      	subs	r3, r3, r2
 8008828:	42ab      	cmp	r3, r5
 800882a:	dc26      	bgt.n	800887a <_printf_common+0x96>
 800882c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008830:	1e13      	subs	r3, r2, #0
 8008832:	6822      	ldr	r2, [r4, #0]
 8008834:	bf18      	it	ne
 8008836:	2301      	movne	r3, #1
 8008838:	0692      	lsls	r2, r2, #26
 800883a:	d42b      	bmi.n	8008894 <_printf_common+0xb0>
 800883c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008840:	4649      	mov	r1, r9
 8008842:	4638      	mov	r0, r7
 8008844:	47c0      	blx	r8
 8008846:	3001      	adds	r0, #1
 8008848:	d01e      	beq.n	8008888 <_printf_common+0xa4>
 800884a:	6823      	ldr	r3, [r4, #0]
 800884c:	68e5      	ldr	r5, [r4, #12]
 800884e:	6832      	ldr	r2, [r6, #0]
 8008850:	f003 0306 	and.w	r3, r3, #6
 8008854:	2b04      	cmp	r3, #4
 8008856:	bf08      	it	eq
 8008858:	1aad      	subeq	r5, r5, r2
 800885a:	68a3      	ldr	r3, [r4, #8]
 800885c:	6922      	ldr	r2, [r4, #16]
 800885e:	bf0c      	ite	eq
 8008860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008864:	2500      	movne	r5, #0
 8008866:	4293      	cmp	r3, r2
 8008868:	bfc4      	itt	gt
 800886a:	1a9b      	subgt	r3, r3, r2
 800886c:	18ed      	addgt	r5, r5, r3
 800886e:	2600      	movs	r6, #0
 8008870:	341a      	adds	r4, #26
 8008872:	42b5      	cmp	r5, r6
 8008874:	d11a      	bne.n	80088ac <_printf_common+0xc8>
 8008876:	2000      	movs	r0, #0
 8008878:	e008      	b.n	800888c <_printf_common+0xa8>
 800887a:	2301      	movs	r3, #1
 800887c:	4652      	mov	r2, sl
 800887e:	4649      	mov	r1, r9
 8008880:	4638      	mov	r0, r7
 8008882:	47c0      	blx	r8
 8008884:	3001      	adds	r0, #1
 8008886:	d103      	bne.n	8008890 <_printf_common+0xac>
 8008888:	f04f 30ff 	mov.w	r0, #4294967295
 800888c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008890:	3501      	adds	r5, #1
 8008892:	e7c6      	b.n	8008822 <_printf_common+0x3e>
 8008894:	18e1      	adds	r1, r4, r3
 8008896:	1c5a      	adds	r2, r3, #1
 8008898:	2030      	movs	r0, #48	; 0x30
 800889a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800889e:	4422      	add	r2, r4
 80088a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088a8:	3302      	adds	r3, #2
 80088aa:	e7c7      	b.n	800883c <_printf_common+0x58>
 80088ac:	2301      	movs	r3, #1
 80088ae:	4622      	mov	r2, r4
 80088b0:	4649      	mov	r1, r9
 80088b2:	4638      	mov	r0, r7
 80088b4:	47c0      	blx	r8
 80088b6:	3001      	adds	r0, #1
 80088b8:	d0e6      	beq.n	8008888 <_printf_common+0xa4>
 80088ba:	3601      	adds	r6, #1
 80088bc:	e7d9      	b.n	8008872 <_printf_common+0x8e>
	...

080088c0 <_printf_i>:
 80088c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088c4:	460c      	mov	r4, r1
 80088c6:	4691      	mov	r9, r2
 80088c8:	7e27      	ldrb	r7, [r4, #24]
 80088ca:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088cc:	2f78      	cmp	r7, #120	; 0x78
 80088ce:	4680      	mov	r8, r0
 80088d0:	469a      	mov	sl, r3
 80088d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80088d6:	d807      	bhi.n	80088e8 <_printf_i+0x28>
 80088d8:	2f62      	cmp	r7, #98	; 0x62
 80088da:	d80a      	bhi.n	80088f2 <_printf_i+0x32>
 80088dc:	2f00      	cmp	r7, #0
 80088de:	f000 80d8 	beq.w	8008a92 <_printf_i+0x1d2>
 80088e2:	2f58      	cmp	r7, #88	; 0x58
 80088e4:	f000 80a3 	beq.w	8008a2e <_printf_i+0x16e>
 80088e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80088ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80088f0:	e03a      	b.n	8008968 <_printf_i+0xa8>
 80088f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80088f6:	2b15      	cmp	r3, #21
 80088f8:	d8f6      	bhi.n	80088e8 <_printf_i+0x28>
 80088fa:	a001      	add	r0, pc, #4	; (adr r0, 8008900 <_printf_i+0x40>)
 80088fc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008900:	08008959 	.word	0x08008959
 8008904:	0800896d 	.word	0x0800896d
 8008908:	080088e9 	.word	0x080088e9
 800890c:	080088e9 	.word	0x080088e9
 8008910:	080088e9 	.word	0x080088e9
 8008914:	080088e9 	.word	0x080088e9
 8008918:	0800896d 	.word	0x0800896d
 800891c:	080088e9 	.word	0x080088e9
 8008920:	080088e9 	.word	0x080088e9
 8008924:	080088e9 	.word	0x080088e9
 8008928:	080088e9 	.word	0x080088e9
 800892c:	08008a79 	.word	0x08008a79
 8008930:	0800899d 	.word	0x0800899d
 8008934:	08008a5b 	.word	0x08008a5b
 8008938:	080088e9 	.word	0x080088e9
 800893c:	080088e9 	.word	0x080088e9
 8008940:	08008a9b 	.word	0x08008a9b
 8008944:	080088e9 	.word	0x080088e9
 8008948:	0800899d 	.word	0x0800899d
 800894c:	080088e9 	.word	0x080088e9
 8008950:	080088e9 	.word	0x080088e9
 8008954:	08008a63 	.word	0x08008a63
 8008958:	680b      	ldr	r3, [r1, #0]
 800895a:	1d1a      	adds	r2, r3, #4
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	600a      	str	r2, [r1, #0]
 8008960:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008964:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008968:	2301      	movs	r3, #1
 800896a:	e0a3      	b.n	8008ab4 <_printf_i+0x1f4>
 800896c:	6825      	ldr	r5, [r4, #0]
 800896e:	6808      	ldr	r0, [r1, #0]
 8008970:	062e      	lsls	r6, r5, #24
 8008972:	f100 0304 	add.w	r3, r0, #4
 8008976:	d50a      	bpl.n	800898e <_printf_i+0xce>
 8008978:	6805      	ldr	r5, [r0, #0]
 800897a:	600b      	str	r3, [r1, #0]
 800897c:	2d00      	cmp	r5, #0
 800897e:	da03      	bge.n	8008988 <_printf_i+0xc8>
 8008980:	232d      	movs	r3, #45	; 0x2d
 8008982:	426d      	negs	r5, r5
 8008984:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008988:	485e      	ldr	r0, [pc, #376]	; (8008b04 <_printf_i+0x244>)
 800898a:	230a      	movs	r3, #10
 800898c:	e019      	b.n	80089c2 <_printf_i+0x102>
 800898e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008992:	6805      	ldr	r5, [r0, #0]
 8008994:	600b      	str	r3, [r1, #0]
 8008996:	bf18      	it	ne
 8008998:	b22d      	sxthne	r5, r5
 800899a:	e7ef      	b.n	800897c <_printf_i+0xbc>
 800899c:	680b      	ldr	r3, [r1, #0]
 800899e:	6825      	ldr	r5, [r4, #0]
 80089a0:	1d18      	adds	r0, r3, #4
 80089a2:	6008      	str	r0, [r1, #0]
 80089a4:	0628      	lsls	r0, r5, #24
 80089a6:	d501      	bpl.n	80089ac <_printf_i+0xec>
 80089a8:	681d      	ldr	r5, [r3, #0]
 80089aa:	e002      	b.n	80089b2 <_printf_i+0xf2>
 80089ac:	0669      	lsls	r1, r5, #25
 80089ae:	d5fb      	bpl.n	80089a8 <_printf_i+0xe8>
 80089b0:	881d      	ldrh	r5, [r3, #0]
 80089b2:	4854      	ldr	r0, [pc, #336]	; (8008b04 <_printf_i+0x244>)
 80089b4:	2f6f      	cmp	r7, #111	; 0x6f
 80089b6:	bf0c      	ite	eq
 80089b8:	2308      	moveq	r3, #8
 80089ba:	230a      	movne	r3, #10
 80089bc:	2100      	movs	r1, #0
 80089be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089c2:	6866      	ldr	r6, [r4, #4]
 80089c4:	60a6      	str	r6, [r4, #8]
 80089c6:	2e00      	cmp	r6, #0
 80089c8:	bfa2      	ittt	ge
 80089ca:	6821      	ldrge	r1, [r4, #0]
 80089cc:	f021 0104 	bicge.w	r1, r1, #4
 80089d0:	6021      	strge	r1, [r4, #0]
 80089d2:	b90d      	cbnz	r5, 80089d8 <_printf_i+0x118>
 80089d4:	2e00      	cmp	r6, #0
 80089d6:	d04d      	beq.n	8008a74 <_printf_i+0x1b4>
 80089d8:	4616      	mov	r6, r2
 80089da:	fbb5 f1f3 	udiv	r1, r5, r3
 80089de:	fb03 5711 	mls	r7, r3, r1, r5
 80089e2:	5dc7      	ldrb	r7, [r0, r7]
 80089e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089e8:	462f      	mov	r7, r5
 80089ea:	42bb      	cmp	r3, r7
 80089ec:	460d      	mov	r5, r1
 80089ee:	d9f4      	bls.n	80089da <_printf_i+0x11a>
 80089f0:	2b08      	cmp	r3, #8
 80089f2:	d10b      	bne.n	8008a0c <_printf_i+0x14c>
 80089f4:	6823      	ldr	r3, [r4, #0]
 80089f6:	07df      	lsls	r7, r3, #31
 80089f8:	d508      	bpl.n	8008a0c <_printf_i+0x14c>
 80089fa:	6923      	ldr	r3, [r4, #16]
 80089fc:	6861      	ldr	r1, [r4, #4]
 80089fe:	4299      	cmp	r1, r3
 8008a00:	bfde      	ittt	le
 8008a02:	2330      	movle	r3, #48	; 0x30
 8008a04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a0c:	1b92      	subs	r2, r2, r6
 8008a0e:	6122      	str	r2, [r4, #16]
 8008a10:	f8cd a000 	str.w	sl, [sp]
 8008a14:	464b      	mov	r3, r9
 8008a16:	aa03      	add	r2, sp, #12
 8008a18:	4621      	mov	r1, r4
 8008a1a:	4640      	mov	r0, r8
 8008a1c:	f7ff fee2 	bl	80087e4 <_printf_common>
 8008a20:	3001      	adds	r0, #1
 8008a22:	d14c      	bne.n	8008abe <_printf_i+0x1fe>
 8008a24:	f04f 30ff 	mov.w	r0, #4294967295
 8008a28:	b004      	add	sp, #16
 8008a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a2e:	4835      	ldr	r0, [pc, #212]	; (8008b04 <_printf_i+0x244>)
 8008a30:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a34:	6823      	ldr	r3, [r4, #0]
 8008a36:	680e      	ldr	r6, [r1, #0]
 8008a38:	061f      	lsls	r7, r3, #24
 8008a3a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008a3e:	600e      	str	r6, [r1, #0]
 8008a40:	d514      	bpl.n	8008a6c <_printf_i+0x1ac>
 8008a42:	07d9      	lsls	r1, r3, #31
 8008a44:	bf44      	itt	mi
 8008a46:	f043 0320 	orrmi.w	r3, r3, #32
 8008a4a:	6023      	strmi	r3, [r4, #0]
 8008a4c:	b91d      	cbnz	r5, 8008a56 <_printf_i+0x196>
 8008a4e:	6823      	ldr	r3, [r4, #0]
 8008a50:	f023 0320 	bic.w	r3, r3, #32
 8008a54:	6023      	str	r3, [r4, #0]
 8008a56:	2310      	movs	r3, #16
 8008a58:	e7b0      	b.n	80089bc <_printf_i+0xfc>
 8008a5a:	6823      	ldr	r3, [r4, #0]
 8008a5c:	f043 0320 	orr.w	r3, r3, #32
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	2378      	movs	r3, #120	; 0x78
 8008a64:	4828      	ldr	r0, [pc, #160]	; (8008b08 <_printf_i+0x248>)
 8008a66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008a6a:	e7e3      	b.n	8008a34 <_printf_i+0x174>
 8008a6c:	065e      	lsls	r6, r3, #25
 8008a6e:	bf48      	it	mi
 8008a70:	b2ad      	uxthmi	r5, r5
 8008a72:	e7e6      	b.n	8008a42 <_printf_i+0x182>
 8008a74:	4616      	mov	r6, r2
 8008a76:	e7bb      	b.n	80089f0 <_printf_i+0x130>
 8008a78:	680b      	ldr	r3, [r1, #0]
 8008a7a:	6826      	ldr	r6, [r4, #0]
 8008a7c:	6960      	ldr	r0, [r4, #20]
 8008a7e:	1d1d      	adds	r5, r3, #4
 8008a80:	600d      	str	r5, [r1, #0]
 8008a82:	0635      	lsls	r5, r6, #24
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	d501      	bpl.n	8008a8c <_printf_i+0x1cc>
 8008a88:	6018      	str	r0, [r3, #0]
 8008a8a:	e002      	b.n	8008a92 <_printf_i+0x1d2>
 8008a8c:	0671      	lsls	r1, r6, #25
 8008a8e:	d5fb      	bpl.n	8008a88 <_printf_i+0x1c8>
 8008a90:	8018      	strh	r0, [r3, #0]
 8008a92:	2300      	movs	r3, #0
 8008a94:	6123      	str	r3, [r4, #16]
 8008a96:	4616      	mov	r6, r2
 8008a98:	e7ba      	b.n	8008a10 <_printf_i+0x150>
 8008a9a:	680b      	ldr	r3, [r1, #0]
 8008a9c:	1d1a      	adds	r2, r3, #4
 8008a9e:	600a      	str	r2, [r1, #0]
 8008aa0:	681e      	ldr	r6, [r3, #0]
 8008aa2:	6862      	ldr	r2, [r4, #4]
 8008aa4:	2100      	movs	r1, #0
 8008aa6:	4630      	mov	r0, r6
 8008aa8:	f7f7 fbe2 	bl	8000270 <memchr>
 8008aac:	b108      	cbz	r0, 8008ab2 <_printf_i+0x1f2>
 8008aae:	1b80      	subs	r0, r0, r6
 8008ab0:	6060      	str	r0, [r4, #4]
 8008ab2:	6863      	ldr	r3, [r4, #4]
 8008ab4:	6123      	str	r3, [r4, #16]
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008abc:	e7a8      	b.n	8008a10 <_printf_i+0x150>
 8008abe:	6923      	ldr	r3, [r4, #16]
 8008ac0:	4632      	mov	r2, r6
 8008ac2:	4649      	mov	r1, r9
 8008ac4:	4640      	mov	r0, r8
 8008ac6:	47d0      	blx	sl
 8008ac8:	3001      	adds	r0, #1
 8008aca:	d0ab      	beq.n	8008a24 <_printf_i+0x164>
 8008acc:	6823      	ldr	r3, [r4, #0]
 8008ace:	079b      	lsls	r3, r3, #30
 8008ad0:	d413      	bmi.n	8008afa <_printf_i+0x23a>
 8008ad2:	68e0      	ldr	r0, [r4, #12]
 8008ad4:	9b03      	ldr	r3, [sp, #12]
 8008ad6:	4298      	cmp	r0, r3
 8008ad8:	bfb8      	it	lt
 8008ada:	4618      	movlt	r0, r3
 8008adc:	e7a4      	b.n	8008a28 <_printf_i+0x168>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	4632      	mov	r2, r6
 8008ae2:	4649      	mov	r1, r9
 8008ae4:	4640      	mov	r0, r8
 8008ae6:	47d0      	blx	sl
 8008ae8:	3001      	adds	r0, #1
 8008aea:	d09b      	beq.n	8008a24 <_printf_i+0x164>
 8008aec:	3501      	adds	r5, #1
 8008aee:	68e3      	ldr	r3, [r4, #12]
 8008af0:	9903      	ldr	r1, [sp, #12]
 8008af2:	1a5b      	subs	r3, r3, r1
 8008af4:	42ab      	cmp	r3, r5
 8008af6:	dcf2      	bgt.n	8008ade <_printf_i+0x21e>
 8008af8:	e7eb      	b.n	8008ad2 <_printf_i+0x212>
 8008afa:	2500      	movs	r5, #0
 8008afc:	f104 0619 	add.w	r6, r4, #25
 8008b00:	e7f5      	b.n	8008aee <_printf_i+0x22e>
 8008b02:	bf00      	nop
 8008b04:	0800aa2a 	.word	0x0800aa2a
 8008b08:	0800aa3b 	.word	0x0800aa3b

08008b0c <__swbuf_r>:
 8008b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0e:	460e      	mov	r6, r1
 8008b10:	4614      	mov	r4, r2
 8008b12:	4605      	mov	r5, r0
 8008b14:	b118      	cbz	r0, 8008b1e <__swbuf_r+0x12>
 8008b16:	6983      	ldr	r3, [r0, #24]
 8008b18:	b90b      	cbnz	r3, 8008b1e <__swbuf_r+0x12>
 8008b1a:	f000 f9d9 	bl	8008ed0 <__sinit>
 8008b1e:	4b21      	ldr	r3, [pc, #132]	; (8008ba4 <__swbuf_r+0x98>)
 8008b20:	429c      	cmp	r4, r3
 8008b22:	d12b      	bne.n	8008b7c <__swbuf_r+0x70>
 8008b24:	686c      	ldr	r4, [r5, #4]
 8008b26:	69a3      	ldr	r3, [r4, #24]
 8008b28:	60a3      	str	r3, [r4, #8]
 8008b2a:	89a3      	ldrh	r3, [r4, #12]
 8008b2c:	071a      	lsls	r2, r3, #28
 8008b2e:	d52f      	bpl.n	8008b90 <__swbuf_r+0x84>
 8008b30:	6923      	ldr	r3, [r4, #16]
 8008b32:	b36b      	cbz	r3, 8008b90 <__swbuf_r+0x84>
 8008b34:	6923      	ldr	r3, [r4, #16]
 8008b36:	6820      	ldr	r0, [r4, #0]
 8008b38:	1ac0      	subs	r0, r0, r3
 8008b3a:	6963      	ldr	r3, [r4, #20]
 8008b3c:	b2f6      	uxtb	r6, r6
 8008b3e:	4283      	cmp	r3, r0
 8008b40:	4637      	mov	r7, r6
 8008b42:	dc04      	bgt.n	8008b4e <__swbuf_r+0x42>
 8008b44:	4621      	mov	r1, r4
 8008b46:	4628      	mov	r0, r5
 8008b48:	f000 f92e 	bl	8008da8 <_fflush_r>
 8008b4c:	bb30      	cbnz	r0, 8008b9c <__swbuf_r+0x90>
 8008b4e:	68a3      	ldr	r3, [r4, #8]
 8008b50:	3b01      	subs	r3, #1
 8008b52:	60a3      	str	r3, [r4, #8]
 8008b54:	6823      	ldr	r3, [r4, #0]
 8008b56:	1c5a      	adds	r2, r3, #1
 8008b58:	6022      	str	r2, [r4, #0]
 8008b5a:	701e      	strb	r6, [r3, #0]
 8008b5c:	6963      	ldr	r3, [r4, #20]
 8008b5e:	3001      	adds	r0, #1
 8008b60:	4283      	cmp	r3, r0
 8008b62:	d004      	beq.n	8008b6e <__swbuf_r+0x62>
 8008b64:	89a3      	ldrh	r3, [r4, #12]
 8008b66:	07db      	lsls	r3, r3, #31
 8008b68:	d506      	bpl.n	8008b78 <__swbuf_r+0x6c>
 8008b6a:	2e0a      	cmp	r6, #10
 8008b6c:	d104      	bne.n	8008b78 <__swbuf_r+0x6c>
 8008b6e:	4621      	mov	r1, r4
 8008b70:	4628      	mov	r0, r5
 8008b72:	f000 f919 	bl	8008da8 <_fflush_r>
 8008b76:	b988      	cbnz	r0, 8008b9c <__swbuf_r+0x90>
 8008b78:	4638      	mov	r0, r7
 8008b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b7c:	4b0a      	ldr	r3, [pc, #40]	; (8008ba8 <__swbuf_r+0x9c>)
 8008b7e:	429c      	cmp	r4, r3
 8008b80:	d101      	bne.n	8008b86 <__swbuf_r+0x7a>
 8008b82:	68ac      	ldr	r4, [r5, #8]
 8008b84:	e7cf      	b.n	8008b26 <__swbuf_r+0x1a>
 8008b86:	4b09      	ldr	r3, [pc, #36]	; (8008bac <__swbuf_r+0xa0>)
 8008b88:	429c      	cmp	r4, r3
 8008b8a:	bf08      	it	eq
 8008b8c:	68ec      	ldreq	r4, [r5, #12]
 8008b8e:	e7ca      	b.n	8008b26 <__swbuf_r+0x1a>
 8008b90:	4621      	mov	r1, r4
 8008b92:	4628      	mov	r0, r5
 8008b94:	f000 f80c 	bl	8008bb0 <__swsetup_r>
 8008b98:	2800      	cmp	r0, #0
 8008b9a:	d0cb      	beq.n	8008b34 <__swbuf_r+0x28>
 8008b9c:	f04f 37ff 	mov.w	r7, #4294967295
 8008ba0:	e7ea      	b.n	8008b78 <__swbuf_r+0x6c>
 8008ba2:	bf00      	nop
 8008ba4:	0800aa6c 	.word	0x0800aa6c
 8008ba8:	0800aa8c 	.word	0x0800aa8c
 8008bac:	0800aa4c 	.word	0x0800aa4c

08008bb0 <__swsetup_r>:
 8008bb0:	4b32      	ldr	r3, [pc, #200]	; (8008c7c <__swsetup_r+0xcc>)
 8008bb2:	b570      	push	{r4, r5, r6, lr}
 8008bb4:	681d      	ldr	r5, [r3, #0]
 8008bb6:	4606      	mov	r6, r0
 8008bb8:	460c      	mov	r4, r1
 8008bba:	b125      	cbz	r5, 8008bc6 <__swsetup_r+0x16>
 8008bbc:	69ab      	ldr	r3, [r5, #24]
 8008bbe:	b913      	cbnz	r3, 8008bc6 <__swsetup_r+0x16>
 8008bc0:	4628      	mov	r0, r5
 8008bc2:	f000 f985 	bl	8008ed0 <__sinit>
 8008bc6:	4b2e      	ldr	r3, [pc, #184]	; (8008c80 <__swsetup_r+0xd0>)
 8008bc8:	429c      	cmp	r4, r3
 8008bca:	d10f      	bne.n	8008bec <__swsetup_r+0x3c>
 8008bcc:	686c      	ldr	r4, [r5, #4]
 8008bce:	89a3      	ldrh	r3, [r4, #12]
 8008bd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008bd4:	0719      	lsls	r1, r3, #28
 8008bd6:	d42c      	bmi.n	8008c32 <__swsetup_r+0x82>
 8008bd8:	06dd      	lsls	r5, r3, #27
 8008bda:	d411      	bmi.n	8008c00 <__swsetup_r+0x50>
 8008bdc:	2309      	movs	r3, #9
 8008bde:	6033      	str	r3, [r6, #0]
 8008be0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008be4:	81a3      	strh	r3, [r4, #12]
 8008be6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bea:	e03e      	b.n	8008c6a <__swsetup_r+0xba>
 8008bec:	4b25      	ldr	r3, [pc, #148]	; (8008c84 <__swsetup_r+0xd4>)
 8008bee:	429c      	cmp	r4, r3
 8008bf0:	d101      	bne.n	8008bf6 <__swsetup_r+0x46>
 8008bf2:	68ac      	ldr	r4, [r5, #8]
 8008bf4:	e7eb      	b.n	8008bce <__swsetup_r+0x1e>
 8008bf6:	4b24      	ldr	r3, [pc, #144]	; (8008c88 <__swsetup_r+0xd8>)
 8008bf8:	429c      	cmp	r4, r3
 8008bfa:	bf08      	it	eq
 8008bfc:	68ec      	ldreq	r4, [r5, #12]
 8008bfe:	e7e6      	b.n	8008bce <__swsetup_r+0x1e>
 8008c00:	0758      	lsls	r0, r3, #29
 8008c02:	d512      	bpl.n	8008c2a <__swsetup_r+0x7a>
 8008c04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c06:	b141      	cbz	r1, 8008c1a <__swsetup_r+0x6a>
 8008c08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c0c:	4299      	cmp	r1, r3
 8008c0e:	d002      	beq.n	8008c16 <__swsetup_r+0x66>
 8008c10:	4630      	mov	r0, r6
 8008c12:	f7ff f8c7 	bl	8007da4 <_free_r>
 8008c16:	2300      	movs	r3, #0
 8008c18:	6363      	str	r3, [r4, #52]	; 0x34
 8008c1a:	89a3      	ldrh	r3, [r4, #12]
 8008c1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008c20:	81a3      	strh	r3, [r4, #12]
 8008c22:	2300      	movs	r3, #0
 8008c24:	6063      	str	r3, [r4, #4]
 8008c26:	6923      	ldr	r3, [r4, #16]
 8008c28:	6023      	str	r3, [r4, #0]
 8008c2a:	89a3      	ldrh	r3, [r4, #12]
 8008c2c:	f043 0308 	orr.w	r3, r3, #8
 8008c30:	81a3      	strh	r3, [r4, #12]
 8008c32:	6923      	ldr	r3, [r4, #16]
 8008c34:	b94b      	cbnz	r3, 8008c4a <__swsetup_r+0x9a>
 8008c36:	89a3      	ldrh	r3, [r4, #12]
 8008c38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008c3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c40:	d003      	beq.n	8008c4a <__swsetup_r+0x9a>
 8008c42:	4621      	mov	r1, r4
 8008c44:	4630      	mov	r0, r6
 8008c46:	f000 fa07 	bl	8009058 <__smakebuf_r>
 8008c4a:	89a0      	ldrh	r0, [r4, #12]
 8008c4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c50:	f010 0301 	ands.w	r3, r0, #1
 8008c54:	d00a      	beq.n	8008c6c <__swsetup_r+0xbc>
 8008c56:	2300      	movs	r3, #0
 8008c58:	60a3      	str	r3, [r4, #8]
 8008c5a:	6963      	ldr	r3, [r4, #20]
 8008c5c:	425b      	negs	r3, r3
 8008c5e:	61a3      	str	r3, [r4, #24]
 8008c60:	6923      	ldr	r3, [r4, #16]
 8008c62:	b943      	cbnz	r3, 8008c76 <__swsetup_r+0xc6>
 8008c64:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008c68:	d1ba      	bne.n	8008be0 <__swsetup_r+0x30>
 8008c6a:	bd70      	pop	{r4, r5, r6, pc}
 8008c6c:	0781      	lsls	r1, r0, #30
 8008c6e:	bf58      	it	pl
 8008c70:	6963      	ldrpl	r3, [r4, #20]
 8008c72:	60a3      	str	r3, [r4, #8]
 8008c74:	e7f4      	b.n	8008c60 <__swsetup_r+0xb0>
 8008c76:	2000      	movs	r0, #0
 8008c78:	e7f7      	b.n	8008c6a <__swsetup_r+0xba>
 8008c7a:	bf00      	nop
 8008c7c:	2000001c 	.word	0x2000001c
 8008c80:	0800aa6c 	.word	0x0800aa6c
 8008c84:	0800aa8c 	.word	0x0800aa8c
 8008c88:	0800aa4c 	.word	0x0800aa4c

08008c8c <abort>:
 8008c8c:	b508      	push	{r3, lr}
 8008c8e:	2006      	movs	r0, #6
 8008c90:	f000 fa7a 	bl	8009188 <raise>
 8008c94:	2001      	movs	r0, #1
 8008c96:	f7f9 faaf 	bl	80021f8 <_exit>
	...

08008c9c <__sflush_r>:
 8008c9c:	898a      	ldrh	r2, [r1, #12]
 8008c9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ca2:	4605      	mov	r5, r0
 8008ca4:	0710      	lsls	r0, r2, #28
 8008ca6:	460c      	mov	r4, r1
 8008ca8:	d458      	bmi.n	8008d5c <__sflush_r+0xc0>
 8008caa:	684b      	ldr	r3, [r1, #4]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	dc05      	bgt.n	8008cbc <__sflush_r+0x20>
 8008cb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	dc02      	bgt.n	8008cbc <__sflush_r+0x20>
 8008cb6:	2000      	movs	r0, #0
 8008cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008cbe:	2e00      	cmp	r6, #0
 8008cc0:	d0f9      	beq.n	8008cb6 <__sflush_r+0x1a>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008cc8:	682f      	ldr	r7, [r5, #0]
 8008cca:	602b      	str	r3, [r5, #0]
 8008ccc:	d032      	beq.n	8008d34 <__sflush_r+0x98>
 8008cce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008cd0:	89a3      	ldrh	r3, [r4, #12]
 8008cd2:	075a      	lsls	r2, r3, #29
 8008cd4:	d505      	bpl.n	8008ce2 <__sflush_r+0x46>
 8008cd6:	6863      	ldr	r3, [r4, #4]
 8008cd8:	1ac0      	subs	r0, r0, r3
 8008cda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008cdc:	b10b      	cbz	r3, 8008ce2 <__sflush_r+0x46>
 8008cde:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ce0:	1ac0      	subs	r0, r0, r3
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ce8:	6a21      	ldr	r1, [r4, #32]
 8008cea:	4628      	mov	r0, r5
 8008cec:	47b0      	blx	r6
 8008cee:	1c43      	adds	r3, r0, #1
 8008cf0:	89a3      	ldrh	r3, [r4, #12]
 8008cf2:	d106      	bne.n	8008d02 <__sflush_r+0x66>
 8008cf4:	6829      	ldr	r1, [r5, #0]
 8008cf6:	291d      	cmp	r1, #29
 8008cf8:	d82c      	bhi.n	8008d54 <__sflush_r+0xb8>
 8008cfa:	4a2a      	ldr	r2, [pc, #168]	; (8008da4 <__sflush_r+0x108>)
 8008cfc:	40ca      	lsrs	r2, r1
 8008cfe:	07d6      	lsls	r6, r2, #31
 8008d00:	d528      	bpl.n	8008d54 <__sflush_r+0xb8>
 8008d02:	2200      	movs	r2, #0
 8008d04:	6062      	str	r2, [r4, #4]
 8008d06:	04d9      	lsls	r1, r3, #19
 8008d08:	6922      	ldr	r2, [r4, #16]
 8008d0a:	6022      	str	r2, [r4, #0]
 8008d0c:	d504      	bpl.n	8008d18 <__sflush_r+0x7c>
 8008d0e:	1c42      	adds	r2, r0, #1
 8008d10:	d101      	bne.n	8008d16 <__sflush_r+0x7a>
 8008d12:	682b      	ldr	r3, [r5, #0]
 8008d14:	b903      	cbnz	r3, 8008d18 <__sflush_r+0x7c>
 8008d16:	6560      	str	r0, [r4, #84]	; 0x54
 8008d18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d1a:	602f      	str	r7, [r5, #0]
 8008d1c:	2900      	cmp	r1, #0
 8008d1e:	d0ca      	beq.n	8008cb6 <__sflush_r+0x1a>
 8008d20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d24:	4299      	cmp	r1, r3
 8008d26:	d002      	beq.n	8008d2e <__sflush_r+0x92>
 8008d28:	4628      	mov	r0, r5
 8008d2a:	f7ff f83b 	bl	8007da4 <_free_r>
 8008d2e:	2000      	movs	r0, #0
 8008d30:	6360      	str	r0, [r4, #52]	; 0x34
 8008d32:	e7c1      	b.n	8008cb8 <__sflush_r+0x1c>
 8008d34:	6a21      	ldr	r1, [r4, #32]
 8008d36:	2301      	movs	r3, #1
 8008d38:	4628      	mov	r0, r5
 8008d3a:	47b0      	blx	r6
 8008d3c:	1c41      	adds	r1, r0, #1
 8008d3e:	d1c7      	bne.n	8008cd0 <__sflush_r+0x34>
 8008d40:	682b      	ldr	r3, [r5, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d0c4      	beq.n	8008cd0 <__sflush_r+0x34>
 8008d46:	2b1d      	cmp	r3, #29
 8008d48:	d001      	beq.n	8008d4e <__sflush_r+0xb2>
 8008d4a:	2b16      	cmp	r3, #22
 8008d4c:	d101      	bne.n	8008d52 <__sflush_r+0xb6>
 8008d4e:	602f      	str	r7, [r5, #0]
 8008d50:	e7b1      	b.n	8008cb6 <__sflush_r+0x1a>
 8008d52:	89a3      	ldrh	r3, [r4, #12]
 8008d54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d58:	81a3      	strh	r3, [r4, #12]
 8008d5a:	e7ad      	b.n	8008cb8 <__sflush_r+0x1c>
 8008d5c:	690f      	ldr	r7, [r1, #16]
 8008d5e:	2f00      	cmp	r7, #0
 8008d60:	d0a9      	beq.n	8008cb6 <__sflush_r+0x1a>
 8008d62:	0793      	lsls	r3, r2, #30
 8008d64:	680e      	ldr	r6, [r1, #0]
 8008d66:	bf08      	it	eq
 8008d68:	694b      	ldreq	r3, [r1, #20]
 8008d6a:	600f      	str	r7, [r1, #0]
 8008d6c:	bf18      	it	ne
 8008d6e:	2300      	movne	r3, #0
 8008d70:	eba6 0807 	sub.w	r8, r6, r7
 8008d74:	608b      	str	r3, [r1, #8]
 8008d76:	f1b8 0f00 	cmp.w	r8, #0
 8008d7a:	dd9c      	ble.n	8008cb6 <__sflush_r+0x1a>
 8008d7c:	6a21      	ldr	r1, [r4, #32]
 8008d7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008d80:	4643      	mov	r3, r8
 8008d82:	463a      	mov	r2, r7
 8008d84:	4628      	mov	r0, r5
 8008d86:	47b0      	blx	r6
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	dc06      	bgt.n	8008d9a <__sflush_r+0xfe>
 8008d8c:	89a3      	ldrh	r3, [r4, #12]
 8008d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d92:	81a3      	strh	r3, [r4, #12]
 8008d94:	f04f 30ff 	mov.w	r0, #4294967295
 8008d98:	e78e      	b.n	8008cb8 <__sflush_r+0x1c>
 8008d9a:	4407      	add	r7, r0
 8008d9c:	eba8 0800 	sub.w	r8, r8, r0
 8008da0:	e7e9      	b.n	8008d76 <__sflush_r+0xda>
 8008da2:	bf00      	nop
 8008da4:	20400001 	.word	0x20400001

08008da8 <_fflush_r>:
 8008da8:	b538      	push	{r3, r4, r5, lr}
 8008daa:	690b      	ldr	r3, [r1, #16]
 8008dac:	4605      	mov	r5, r0
 8008dae:	460c      	mov	r4, r1
 8008db0:	b913      	cbnz	r3, 8008db8 <_fflush_r+0x10>
 8008db2:	2500      	movs	r5, #0
 8008db4:	4628      	mov	r0, r5
 8008db6:	bd38      	pop	{r3, r4, r5, pc}
 8008db8:	b118      	cbz	r0, 8008dc2 <_fflush_r+0x1a>
 8008dba:	6983      	ldr	r3, [r0, #24]
 8008dbc:	b90b      	cbnz	r3, 8008dc2 <_fflush_r+0x1a>
 8008dbe:	f000 f887 	bl	8008ed0 <__sinit>
 8008dc2:	4b14      	ldr	r3, [pc, #80]	; (8008e14 <_fflush_r+0x6c>)
 8008dc4:	429c      	cmp	r4, r3
 8008dc6:	d11b      	bne.n	8008e00 <_fflush_r+0x58>
 8008dc8:	686c      	ldr	r4, [r5, #4]
 8008dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d0ef      	beq.n	8008db2 <_fflush_r+0xa>
 8008dd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008dd4:	07d0      	lsls	r0, r2, #31
 8008dd6:	d404      	bmi.n	8008de2 <_fflush_r+0x3a>
 8008dd8:	0599      	lsls	r1, r3, #22
 8008dda:	d402      	bmi.n	8008de2 <_fflush_r+0x3a>
 8008ddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008dde:	f000 f915 	bl	800900c <__retarget_lock_acquire_recursive>
 8008de2:	4628      	mov	r0, r5
 8008de4:	4621      	mov	r1, r4
 8008de6:	f7ff ff59 	bl	8008c9c <__sflush_r>
 8008dea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008dec:	07da      	lsls	r2, r3, #31
 8008dee:	4605      	mov	r5, r0
 8008df0:	d4e0      	bmi.n	8008db4 <_fflush_r+0xc>
 8008df2:	89a3      	ldrh	r3, [r4, #12]
 8008df4:	059b      	lsls	r3, r3, #22
 8008df6:	d4dd      	bmi.n	8008db4 <_fflush_r+0xc>
 8008df8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008dfa:	f000 f908 	bl	800900e <__retarget_lock_release_recursive>
 8008dfe:	e7d9      	b.n	8008db4 <_fflush_r+0xc>
 8008e00:	4b05      	ldr	r3, [pc, #20]	; (8008e18 <_fflush_r+0x70>)
 8008e02:	429c      	cmp	r4, r3
 8008e04:	d101      	bne.n	8008e0a <_fflush_r+0x62>
 8008e06:	68ac      	ldr	r4, [r5, #8]
 8008e08:	e7df      	b.n	8008dca <_fflush_r+0x22>
 8008e0a:	4b04      	ldr	r3, [pc, #16]	; (8008e1c <_fflush_r+0x74>)
 8008e0c:	429c      	cmp	r4, r3
 8008e0e:	bf08      	it	eq
 8008e10:	68ec      	ldreq	r4, [r5, #12]
 8008e12:	e7da      	b.n	8008dca <_fflush_r+0x22>
 8008e14:	0800aa6c 	.word	0x0800aa6c
 8008e18:	0800aa8c 	.word	0x0800aa8c
 8008e1c:	0800aa4c 	.word	0x0800aa4c

08008e20 <std>:
 8008e20:	2300      	movs	r3, #0
 8008e22:	b510      	push	{r4, lr}
 8008e24:	4604      	mov	r4, r0
 8008e26:	e9c0 3300 	strd	r3, r3, [r0]
 8008e2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e2e:	6083      	str	r3, [r0, #8]
 8008e30:	8181      	strh	r1, [r0, #12]
 8008e32:	6643      	str	r3, [r0, #100]	; 0x64
 8008e34:	81c2      	strh	r2, [r0, #14]
 8008e36:	6183      	str	r3, [r0, #24]
 8008e38:	4619      	mov	r1, r3
 8008e3a:	2208      	movs	r2, #8
 8008e3c:	305c      	adds	r0, #92	; 0x5c
 8008e3e:	f7fe ffa9 	bl	8007d94 <memset>
 8008e42:	4b05      	ldr	r3, [pc, #20]	; (8008e58 <std+0x38>)
 8008e44:	6263      	str	r3, [r4, #36]	; 0x24
 8008e46:	4b05      	ldr	r3, [pc, #20]	; (8008e5c <std+0x3c>)
 8008e48:	62a3      	str	r3, [r4, #40]	; 0x28
 8008e4a:	4b05      	ldr	r3, [pc, #20]	; (8008e60 <std+0x40>)
 8008e4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e4e:	4b05      	ldr	r3, [pc, #20]	; (8008e64 <std+0x44>)
 8008e50:	6224      	str	r4, [r4, #32]
 8008e52:	6323      	str	r3, [r4, #48]	; 0x30
 8008e54:	bd10      	pop	{r4, pc}
 8008e56:	bf00      	nop
 8008e58:	080091c1 	.word	0x080091c1
 8008e5c:	080091e3 	.word	0x080091e3
 8008e60:	0800921b 	.word	0x0800921b
 8008e64:	0800923f 	.word	0x0800923f

08008e68 <_cleanup_r>:
 8008e68:	4901      	ldr	r1, [pc, #4]	; (8008e70 <_cleanup_r+0x8>)
 8008e6a:	f000 b8af 	b.w	8008fcc <_fwalk_reent>
 8008e6e:	bf00      	nop
 8008e70:	08008da9 	.word	0x08008da9

08008e74 <__sfmoreglue>:
 8008e74:	b570      	push	{r4, r5, r6, lr}
 8008e76:	1e4a      	subs	r2, r1, #1
 8008e78:	2568      	movs	r5, #104	; 0x68
 8008e7a:	4355      	muls	r5, r2
 8008e7c:	460e      	mov	r6, r1
 8008e7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008e82:	f7fe ffdf 	bl	8007e44 <_malloc_r>
 8008e86:	4604      	mov	r4, r0
 8008e88:	b140      	cbz	r0, 8008e9c <__sfmoreglue+0x28>
 8008e8a:	2100      	movs	r1, #0
 8008e8c:	e9c0 1600 	strd	r1, r6, [r0]
 8008e90:	300c      	adds	r0, #12
 8008e92:	60a0      	str	r0, [r4, #8]
 8008e94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008e98:	f7fe ff7c 	bl	8007d94 <memset>
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	bd70      	pop	{r4, r5, r6, pc}

08008ea0 <__sfp_lock_acquire>:
 8008ea0:	4801      	ldr	r0, [pc, #4]	; (8008ea8 <__sfp_lock_acquire+0x8>)
 8008ea2:	f000 b8b3 	b.w	800900c <__retarget_lock_acquire_recursive>
 8008ea6:	bf00      	nop
 8008ea8:	200005c4 	.word	0x200005c4

08008eac <__sfp_lock_release>:
 8008eac:	4801      	ldr	r0, [pc, #4]	; (8008eb4 <__sfp_lock_release+0x8>)
 8008eae:	f000 b8ae 	b.w	800900e <__retarget_lock_release_recursive>
 8008eb2:	bf00      	nop
 8008eb4:	200005c4 	.word	0x200005c4

08008eb8 <__sinit_lock_acquire>:
 8008eb8:	4801      	ldr	r0, [pc, #4]	; (8008ec0 <__sinit_lock_acquire+0x8>)
 8008eba:	f000 b8a7 	b.w	800900c <__retarget_lock_acquire_recursive>
 8008ebe:	bf00      	nop
 8008ec0:	200005bf 	.word	0x200005bf

08008ec4 <__sinit_lock_release>:
 8008ec4:	4801      	ldr	r0, [pc, #4]	; (8008ecc <__sinit_lock_release+0x8>)
 8008ec6:	f000 b8a2 	b.w	800900e <__retarget_lock_release_recursive>
 8008eca:	bf00      	nop
 8008ecc:	200005bf 	.word	0x200005bf

08008ed0 <__sinit>:
 8008ed0:	b510      	push	{r4, lr}
 8008ed2:	4604      	mov	r4, r0
 8008ed4:	f7ff fff0 	bl	8008eb8 <__sinit_lock_acquire>
 8008ed8:	69a3      	ldr	r3, [r4, #24]
 8008eda:	b11b      	cbz	r3, 8008ee4 <__sinit+0x14>
 8008edc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ee0:	f7ff bff0 	b.w	8008ec4 <__sinit_lock_release>
 8008ee4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008ee8:	6523      	str	r3, [r4, #80]	; 0x50
 8008eea:	4b13      	ldr	r3, [pc, #76]	; (8008f38 <__sinit+0x68>)
 8008eec:	4a13      	ldr	r2, [pc, #76]	; (8008f3c <__sinit+0x6c>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	62a2      	str	r2, [r4, #40]	; 0x28
 8008ef2:	42a3      	cmp	r3, r4
 8008ef4:	bf04      	itt	eq
 8008ef6:	2301      	moveq	r3, #1
 8008ef8:	61a3      	streq	r3, [r4, #24]
 8008efa:	4620      	mov	r0, r4
 8008efc:	f000 f820 	bl	8008f40 <__sfp>
 8008f00:	6060      	str	r0, [r4, #4]
 8008f02:	4620      	mov	r0, r4
 8008f04:	f000 f81c 	bl	8008f40 <__sfp>
 8008f08:	60a0      	str	r0, [r4, #8]
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	f000 f818 	bl	8008f40 <__sfp>
 8008f10:	2200      	movs	r2, #0
 8008f12:	60e0      	str	r0, [r4, #12]
 8008f14:	2104      	movs	r1, #4
 8008f16:	6860      	ldr	r0, [r4, #4]
 8008f18:	f7ff ff82 	bl	8008e20 <std>
 8008f1c:	68a0      	ldr	r0, [r4, #8]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	2109      	movs	r1, #9
 8008f22:	f7ff ff7d 	bl	8008e20 <std>
 8008f26:	68e0      	ldr	r0, [r4, #12]
 8008f28:	2202      	movs	r2, #2
 8008f2a:	2112      	movs	r1, #18
 8008f2c:	f7ff ff78 	bl	8008e20 <std>
 8008f30:	2301      	movs	r3, #1
 8008f32:	61a3      	str	r3, [r4, #24]
 8008f34:	e7d2      	b.n	8008edc <__sinit+0xc>
 8008f36:	bf00      	nop
 8008f38:	0800a860 	.word	0x0800a860
 8008f3c:	08008e69 	.word	0x08008e69

08008f40 <__sfp>:
 8008f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f42:	4607      	mov	r7, r0
 8008f44:	f7ff ffac 	bl	8008ea0 <__sfp_lock_acquire>
 8008f48:	4b1e      	ldr	r3, [pc, #120]	; (8008fc4 <__sfp+0x84>)
 8008f4a:	681e      	ldr	r6, [r3, #0]
 8008f4c:	69b3      	ldr	r3, [r6, #24]
 8008f4e:	b913      	cbnz	r3, 8008f56 <__sfp+0x16>
 8008f50:	4630      	mov	r0, r6
 8008f52:	f7ff ffbd 	bl	8008ed0 <__sinit>
 8008f56:	3648      	adds	r6, #72	; 0x48
 8008f58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008f5c:	3b01      	subs	r3, #1
 8008f5e:	d503      	bpl.n	8008f68 <__sfp+0x28>
 8008f60:	6833      	ldr	r3, [r6, #0]
 8008f62:	b30b      	cbz	r3, 8008fa8 <__sfp+0x68>
 8008f64:	6836      	ldr	r6, [r6, #0]
 8008f66:	e7f7      	b.n	8008f58 <__sfp+0x18>
 8008f68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008f6c:	b9d5      	cbnz	r5, 8008fa4 <__sfp+0x64>
 8008f6e:	4b16      	ldr	r3, [pc, #88]	; (8008fc8 <__sfp+0x88>)
 8008f70:	60e3      	str	r3, [r4, #12]
 8008f72:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f76:	6665      	str	r5, [r4, #100]	; 0x64
 8008f78:	f000 f847 	bl	800900a <__retarget_lock_init_recursive>
 8008f7c:	f7ff ff96 	bl	8008eac <__sfp_lock_release>
 8008f80:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008f84:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008f88:	6025      	str	r5, [r4, #0]
 8008f8a:	61a5      	str	r5, [r4, #24]
 8008f8c:	2208      	movs	r2, #8
 8008f8e:	4629      	mov	r1, r5
 8008f90:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008f94:	f7fe fefe 	bl	8007d94 <memset>
 8008f98:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008f9c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008fa0:	4620      	mov	r0, r4
 8008fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fa4:	3468      	adds	r4, #104	; 0x68
 8008fa6:	e7d9      	b.n	8008f5c <__sfp+0x1c>
 8008fa8:	2104      	movs	r1, #4
 8008faa:	4638      	mov	r0, r7
 8008fac:	f7ff ff62 	bl	8008e74 <__sfmoreglue>
 8008fb0:	4604      	mov	r4, r0
 8008fb2:	6030      	str	r0, [r6, #0]
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	d1d5      	bne.n	8008f64 <__sfp+0x24>
 8008fb8:	f7ff ff78 	bl	8008eac <__sfp_lock_release>
 8008fbc:	230c      	movs	r3, #12
 8008fbe:	603b      	str	r3, [r7, #0]
 8008fc0:	e7ee      	b.n	8008fa0 <__sfp+0x60>
 8008fc2:	bf00      	nop
 8008fc4:	0800a860 	.word	0x0800a860
 8008fc8:	ffff0001 	.word	0xffff0001

08008fcc <_fwalk_reent>:
 8008fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fd0:	4606      	mov	r6, r0
 8008fd2:	4688      	mov	r8, r1
 8008fd4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008fd8:	2700      	movs	r7, #0
 8008fda:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008fde:	f1b9 0901 	subs.w	r9, r9, #1
 8008fe2:	d505      	bpl.n	8008ff0 <_fwalk_reent+0x24>
 8008fe4:	6824      	ldr	r4, [r4, #0]
 8008fe6:	2c00      	cmp	r4, #0
 8008fe8:	d1f7      	bne.n	8008fda <_fwalk_reent+0xe>
 8008fea:	4638      	mov	r0, r7
 8008fec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ff0:	89ab      	ldrh	r3, [r5, #12]
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	d907      	bls.n	8009006 <_fwalk_reent+0x3a>
 8008ff6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	d003      	beq.n	8009006 <_fwalk_reent+0x3a>
 8008ffe:	4629      	mov	r1, r5
 8009000:	4630      	mov	r0, r6
 8009002:	47c0      	blx	r8
 8009004:	4307      	orrs	r7, r0
 8009006:	3568      	adds	r5, #104	; 0x68
 8009008:	e7e9      	b.n	8008fde <_fwalk_reent+0x12>

0800900a <__retarget_lock_init_recursive>:
 800900a:	4770      	bx	lr

0800900c <__retarget_lock_acquire_recursive>:
 800900c:	4770      	bx	lr

0800900e <__retarget_lock_release_recursive>:
 800900e:	4770      	bx	lr

08009010 <__swhatbuf_r>:
 8009010:	b570      	push	{r4, r5, r6, lr}
 8009012:	460e      	mov	r6, r1
 8009014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009018:	2900      	cmp	r1, #0
 800901a:	b096      	sub	sp, #88	; 0x58
 800901c:	4614      	mov	r4, r2
 800901e:	461d      	mov	r5, r3
 8009020:	da07      	bge.n	8009032 <__swhatbuf_r+0x22>
 8009022:	2300      	movs	r3, #0
 8009024:	602b      	str	r3, [r5, #0]
 8009026:	89b3      	ldrh	r3, [r6, #12]
 8009028:	061a      	lsls	r2, r3, #24
 800902a:	d410      	bmi.n	800904e <__swhatbuf_r+0x3e>
 800902c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009030:	e00e      	b.n	8009050 <__swhatbuf_r+0x40>
 8009032:	466a      	mov	r2, sp
 8009034:	f000 f92a 	bl	800928c <_fstat_r>
 8009038:	2800      	cmp	r0, #0
 800903a:	dbf2      	blt.n	8009022 <__swhatbuf_r+0x12>
 800903c:	9a01      	ldr	r2, [sp, #4]
 800903e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009042:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009046:	425a      	negs	r2, r3
 8009048:	415a      	adcs	r2, r3
 800904a:	602a      	str	r2, [r5, #0]
 800904c:	e7ee      	b.n	800902c <__swhatbuf_r+0x1c>
 800904e:	2340      	movs	r3, #64	; 0x40
 8009050:	2000      	movs	r0, #0
 8009052:	6023      	str	r3, [r4, #0]
 8009054:	b016      	add	sp, #88	; 0x58
 8009056:	bd70      	pop	{r4, r5, r6, pc}

08009058 <__smakebuf_r>:
 8009058:	898b      	ldrh	r3, [r1, #12]
 800905a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800905c:	079d      	lsls	r5, r3, #30
 800905e:	4606      	mov	r6, r0
 8009060:	460c      	mov	r4, r1
 8009062:	d507      	bpl.n	8009074 <__smakebuf_r+0x1c>
 8009064:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009068:	6023      	str	r3, [r4, #0]
 800906a:	6123      	str	r3, [r4, #16]
 800906c:	2301      	movs	r3, #1
 800906e:	6163      	str	r3, [r4, #20]
 8009070:	b002      	add	sp, #8
 8009072:	bd70      	pop	{r4, r5, r6, pc}
 8009074:	ab01      	add	r3, sp, #4
 8009076:	466a      	mov	r2, sp
 8009078:	f7ff ffca 	bl	8009010 <__swhatbuf_r>
 800907c:	9900      	ldr	r1, [sp, #0]
 800907e:	4605      	mov	r5, r0
 8009080:	4630      	mov	r0, r6
 8009082:	f7fe fedf 	bl	8007e44 <_malloc_r>
 8009086:	b948      	cbnz	r0, 800909c <__smakebuf_r+0x44>
 8009088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800908c:	059a      	lsls	r2, r3, #22
 800908e:	d4ef      	bmi.n	8009070 <__smakebuf_r+0x18>
 8009090:	f023 0303 	bic.w	r3, r3, #3
 8009094:	f043 0302 	orr.w	r3, r3, #2
 8009098:	81a3      	strh	r3, [r4, #12]
 800909a:	e7e3      	b.n	8009064 <__smakebuf_r+0xc>
 800909c:	4b0d      	ldr	r3, [pc, #52]	; (80090d4 <__smakebuf_r+0x7c>)
 800909e:	62b3      	str	r3, [r6, #40]	; 0x28
 80090a0:	89a3      	ldrh	r3, [r4, #12]
 80090a2:	6020      	str	r0, [r4, #0]
 80090a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090a8:	81a3      	strh	r3, [r4, #12]
 80090aa:	9b00      	ldr	r3, [sp, #0]
 80090ac:	6163      	str	r3, [r4, #20]
 80090ae:	9b01      	ldr	r3, [sp, #4]
 80090b0:	6120      	str	r0, [r4, #16]
 80090b2:	b15b      	cbz	r3, 80090cc <__smakebuf_r+0x74>
 80090b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090b8:	4630      	mov	r0, r6
 80090ba:	f000 f8f9 	bl	80092b0 <_isatty_r>
 80090be:	b128      	cbz	r0, 80090cc <__smakebuf_r+0x74>
 80090c0:	89a3      	ldrh	r3, [r4, #12]
 80090c2:	f023 0303 	bic.w	r3, r3, #3
 80090c6:	f043 0301 	orr.w	r3, r3, #1
 80090ca:	81a3      	strh	r3, [r4, #12]
 80090cc:	89a0      	ldrh	r0, [r4, #12]
 80090ce:	4305      	orrs	r5, r0
 80090d0:	81a5      	strh	r5, [r4, #12]
 80090d2:	e7cd      	b.n	8009070 <__smakebuf_r+0x18>
 80090d4:	08008e69 	.word	0x08008e69

080090d8 <memcpy>:
 80090d8:	440a      	add	r2, r1
 80090da:	4291      	cmp	r1, r2
 80090dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80090e0:	d100      	bne.n	80090e4 <memcpy+0xc>
 80090e2:	4770      	bx	lr
 80090e4:	b510      	push	{r4, lr}
 80090e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090ee:	4291      	cmp	r1, r2
 80090f0:	d1f9      	bne.n	80090e6 <memcpy+0xe>
 80090f2:	bd10      	pop	{r4, pc}

080090f4 <memmove>:
 80090f4:	4288      	cmp	r0, r1
 80090f6:	b510      	push	{r4, lr}
 80090f8:	eb01 0402 	add.w	r4, r1, r2
 80090fc:	d902      	bls.n	8009104 <memmove+0x10>
 80090fe:	4284      	cmp	r4, r0
 8009100:	4623      	mov	r3, r4
 8009102:	d807      	bhi.n	8009114 <memmove+0x20>
 8009104:	1e43      	subs	r3, r0, #1
 8009106:	42a1      	cmp	r1, r4
 8009108:	d008      	beq.n	800911c <memmove+0x28>
 800910a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800910e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009112:	e7f8      	b.n	8009106 <memmove+0x12>
 8009114:	4402      	add	r2, r0
 8009116:	4601      	mov	r1, r0
 8009118:	428a      	cmp	r2, r1
 800911a:	d100      	bne.n	800911e <memmove+0x2a>
 800911c:	bd10      	pop	{r4, pc}
 800911e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009122:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009126:	e7f7      	b.n	8009118 <memmove+0x24>

08009128 <_malloc_usable_size_r>:
 8009128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800912c:	1f18      	subs	r0, r3, #4
 800912e:	2b00      	cmp	r3, #0
 8009130:	bfbc      	itt	lt
 8009132:	580b      	ldrlt	r3, [r1, r0]
 8009134:	18c0      	addlt	r0, r0, r3
 8009136:	4770      	bx	lr

08009138 <_raise_r>:
 8009138:	291f      	cmp	r1, #31
 800913a:	b538      	push	{r3, r4, r5, lr}
 800913c:	4604      	mov	r4, r0
 800913e:	460d      	mov	r5, r1
 8009140:	d904      	bls.n	800914c <_raise_r+0x14>
 8009142:	2316      	movs	r3, #22
 8009144:	6003      	str	r3, [r0, #0]
 8009146:	f04f 30ff 	mov.w	r0, #4294967295
 800914a:	bd38      	pop	{r3, r4, r5, pc}
 800914c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800914e:	b112      	cbz	r2, 8009156 <_raise_r+0x1e>
 8009150:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009154:	b94b      	cbnz	r3, 800916a <_raise_r+0x32>
 8009156:	4620      	mov	r0, r4
 8009158:	f000 f830 	bl	80091bc <_getpid_r>
 800915c:	462a      	mov	r2, r5
 800915e:	4601      	mov	r1, r0
 8009160:	4620      	mov	r0, r4
 8009162:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009166:	f000 b817 	b.w	8009198 <_kill_r>
 800916a:	2b01      	cmp	r3, #1
 800916c:	d00a      	beq.n	8009184 <_raise_r+0x4c>
 800916e:	1c59      	adds	r1, r3, #1
 8009170:	d103      	bne.n	800917a <_raise_r+0x42>
 8009172:	2316      	movs	r3, #22
 8009174:	6003      	str	r3, [r0, #0]
 8009176:	2001      	movs	r0, #1
 8009178:	e7e7      	b.n	800914a <_raise_r+0x12>
 800917a:	2400      	movs	r4, #0
 800917c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009180:	4628      	mov	r0, r5
 8009182:	4798      	blx	r3
 8009184:	2000      	movs	r0, #0
 8009186:	e7e0      	b.n	800914a <_raise_r+0x12>

08009188 <raise>:
 8009188:	4b02      	ldr	r3, [pc, #8]	; (8009194 <raise+0xc>)
 800918a:	4601      	mov	r1, r0
 800918c:	6818      	ldr	r0, [r3, #0]
 800918e:	f7ff bfd3 	b.w	8009138 <_raise_r>
 8009192:	bf00      	nop
 8009194:	2000001c 	.word	0x2000001c

08009198 <_kill_r>:
 8009198:	b538      	push	{r3, r4, r5, lr}
 800919a:	4d07      	ldr	r5, [pc, #28]	; (80091b8 <_kill_r+0x20>)
 800919c:	2300      	movs	r3, #0
 800919e:	4604      	mov	r4, r0
 80091a0:	4608      	mov	r0, r1
 80091a2:	4611      	mov	r1, r2
 80091a4:	602b      	str	r3, [r5, #0]
 80091a6:	f7f9 f817 	bl	80021d8 <_kill>
 80091aa:	1c43      	adds	r3, r0, #1
 80091ac:	d102      	bne.n	80091b4 <_kill_r+0x1c>
 80091ae:	682b      	ldr	r3, [r5, #0]
 80091b0:	b103      	cbz	r3, 80091b4 <_kill_r+0x1c>
 80091b2:	6023      	str	r3, [r4, #0]
 80091b4:	bd38      	pop	{r3, r4, r5, pc}
 80091b6:	bf00      	nop
 80091b8:	200005b8 	.word	0x200005b8

080091bc <_getpid_r>:
 80091bc:	f7f9 b804 	b.w	80021c8 <_getpid>

080091c0 <__sread>:
 80091c0:	b510      	push	{r4, lr}
 80091c2:	460c      	mov	r4, r1
 80091c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091c8:	f000 f894 	bl	80092f4 <_read_r>
 80091cc:	2800      	cmp	r0, #0
 80091ce:	bfab      	itete	ge
 80091d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80091d2:	89a3      	ldrhlt	r3, [r4, #12]
 80091d4:	181b      	addge	r3, r3, r0
 80091d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80091da:	bfac      	ite	ge
 80091dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80091de:	81a3      	strhlt	r3, [r4, #12]
 80091e0:	bd10      	pop	{r4, pc}

080091e2 <__swrite>:
 80091e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091e6:	461f      	mov	r7, r3
 80091e8:	898b      	ldrh	r3, [r1, #12]
 80091ea:	05db      	lsls	r3, r3, #23
 80091ec:	4605      	mov	r5, r0
 80091ee:	460c      	mov	r4, r1
 80091f0:	4616      	mov	r6, r2
 80091f2:	d505      	bpl.n	8009200 <__swrite+0x1e>
 80091f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091f8:	2302      	movs	r3, #2
 80091fa:	2200      	movs	r2, #0
 80091fc:	f000 f868 	bl	80092d0 <_lseek_r>
 8009200:	89a3      	ldrh	r3, [r4, #12]
 8009202:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009206:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800920a:	81a3      	strh	r3, [r4, #12]
 800920c:	4632      	mov	r2, r6
 800920e:	463b      	mov	r3, r7
 8009210:	4628      	mov	r0, r5
 8009212:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009216:	f000 b817 	b.w	8009248 <_write_r>

0800921a <__sseek>:
 800921a:	b510      	push	{r4, lr}
 800921c:	460c      	mov	r4, r1
 800921e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009222:	f000 f855 	bl	80092d0 <_lseek_r>
 8009226:	1c43      	adds	r3, r0, #1
 8009228:	89a3      	ldrh	r3, [r4, #12]
 800922a:	bf15      	itete	ne
 800922c:	6560      	strne	r0, [r4, #84]	; 0x54
 800922e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009232:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009236:	81a3      	strheq	r3, [r4, #12]
 8009238:	bf18      	it	ne
 800923a:	81a3      	strhne	r3, [r4, #12]
 800923c:	bd10      	pop	{r4, pc}

0800923e <__sclose>:
 800923e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009242:	f000 b813 	b.w	800926c <_close_r>
	...

08009248 <_write_r>:
 8009248:	b538      	push	{r3, r4, r5, lr}
 800924a:	4d07      	ldr	r5, [pc, #28]	; (8009268 <_write_r+0x20>)
 800924c:	4604      	mov	r4, r0
 800924e:	4608      	mov	r0, r1
 8009250:	4611      	mov	r1, r2
 8009252:	2200      	movs	r2, #0
 8009254:	602a      	str	r2, [r5, #0]
 8009256:	461a      	mov	r2, r3
 8009258:	f7f8 fff5 	bl	8002246 <_write>
 800925c:	1c43      	adds	r3, r0, #1
 800925e:	d102      	bne.n	8009266 <_write_r+0x1e>
 8009260:	682b      	ldr	r3, [r5, #0]
 8009262:	b103      	cbz	r3, 8009266 <_write_r+0x1e>
 8009264:	6023      	str	r3, [r4, #0]
 8009266:	bd38      	pop	{r3, r4, r5, pc}
 8009268:	200005b8 	.word	0x200005b8

0800926c <_close_r>:
 800926c:	b538      	push	{r3, r4, r5, lr}
 800926e:	4d06      	ldr	r5, [pc, #24]	; (8009288 <_close_r+0x1c>)
 8009270:	2300      	movs	r3, #0
 8009272:	4604      	mov	r4, r0
 8009274:	4608      	mov	r0, r1
 8009276:	602b      	str	r3, [r5, #0]
 8009278:	f7f9 f801 	bl	800227e <_close>
 800927c:	1c43      	adds	r3, r0, #1
 800927e:	d102      	bne.n	8009286 <_close_r+0x1a>
 8009280:	682b      	ldr	r3, [r5, #0]
 8009282:	b103      	cbz	r3, 8009286 <_close_r+0x1a>
 8009284:	6023      	str	r3, [r4, #0]
 8009286:	bd38      	pop	{r3, r4, r5, pc}
 8009288:	200005b8 	.word	0x200005b8

0800928c <_fstat_r>:
 800928c:	b538      	push	{r3, r4, r5, lr}
 800928e:	4d07      	ldr	r5, [pc, #28]	; (80092ac <_fstat_r+0x20>)
 8009290:	2300      	movs	r3, #0
 8009292:	4604      	mov	r4, r0
 8009294:	4608      	mov	r0, r1
 8009296:	4611      	mov	r1, r2
 8009298:	602b      	str	r3, [r5, #0]
 800929a:	f7f8 fffc 	bl	8002296 <_fstat>
 800929e:	1c43      	adds	r3, r0, #1
 80092a0:	d102      	bne.n	80092a8 <_fstat_r+0x1c>
 80092a2:	682b      	ldr	r3, [r5, #0]
 80092a4:	b103      	cbz	r3, 80092a8 <_fstat_r+0x1c>
 80092a6:	6023      	str	r3, [r4, #0]
 80092a8:	bd38      	pop	{r3, r4, r5, pc}
 80092aa:	bf00      	nop
 80092ac:	200005b8 	.word	0x200005b8

080092b0 <_isatty_r>:
 80092b0:	b538      	push	{r3, r4, r5, lr}
 80092b2:	4d06      	ldr	r5, [pc, #24]	; (80092cc <_isatty_r+0x1c>)
 80092b4:	2300      	movs	r3, #0
 80092b6:	4604      	mov	r4, r0
 80092b8:	4608      	mov	r0, r1
 80092ba:	602b      	str	r3, [r5, #0]
 80092bc:	f7f8 fffb 	bl	80022b6 <_isatty>
 80092c0:	1c43      	adds	r3, r0, #1
 80092c2:	d102      	bne.n	80092ca <_isatty_r+0x1a>
 80092c4:	682b      	ldr	r3, [r5, #0]
 80092c6:	b103      	cbz	r3, 80092ca <_isatty_r+0x1a>
 80092c8:	6023      	str	r3, [r4, #0]
 80092ca:	bd38      	pop	{r3, r4, r5, pc}
 80092cc:	200005b8 	.word	0x200005b8

080092d0 <_lseek_r>:
 80092d0:	b538      	push	{r3, r4, r5, lr}
 80092d2:	4d07      	ldr	r5, [pc, #28]	; (80092f0 <_lseek_r+0x20>)
 80092d4:	4604      	mov	r4, r0
 80092d6:	4608      	mov	r0, r1
 80092d8:	4611      	mov	r1, r2
 80092da:	2200      	movs	r2, #0
 80092dc:	602a      	str	r2, [r5, #0]
 80092de:	461a      	mov	r2, r3
 80092e0:	f7f8 fff4 	bl	80022cc <_lseek>
 80092e4:	1c43      	adds	r3, r0, #1
 80092e6:	d102      	bne.n	80092ee <_lseek_r+0x1e>
 80092e8:	682b      	ldr	r3, [r5, #0]
 80092ea:	b103      	cbz	r3, 80092ee <_lseek_r+0x1e>
 80092ec:	6023      	str	r3, [r4, #0]
 80092ee:	bd38      	pop	{r3, r4, r5, pc}
 80092f0:	200005b8 	.word	0x200005b8

080092f4 <_read_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	4d07      	ldr	r5, [pc, #28]	; (8009314 <_read_r+0x20>)
 80092f8:	4604      	mov	r4, r0
 80092fa:	4608      	mov	r0, r1
 80092fc:	4611      	mov	r1, r2
 80092fe:	2200      	movs	r2, #0
 8009300:	602a      	str	r2, [r5, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	f7f8 ff82 	bl	800220c <_read>
 8009308:	1c43      	adds	r3, r0, #1
 800930a:	d102      	bne.n	8009312 <_read_r+0x1e>
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	b103      	cbz	r3, 8009312 <_read_r+0x1e>
 8009310:	6023      	str	r3, [r4, #0]
 8009312:	bd38      	pop	{r3, r4, r5, pc}
 8009314:	200005b8 	.word	0x200005b8

08009318 <sin>:
 8009318:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800931a:	eeb0 7b40 	vmov.f64	d7, d0
 800931e:	ee17 3a90 	vmov	r3, s15
 8009322:	4a1f      	ldr	r2, [pc, #124]	; (80093a0 <sin+0x88>)
 8009324:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009328:	4293      	cmp	r3, r2
 800932a:	dc05      	bgt.n	8009338 <sin+0x20>
 800932c:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8009398 <sin+0x80>
 8009330:	2000      	movs	r0, #0
 8009332:	f000 fc65 	bl	8009c00 <__kernel_sin>
 8009336:	e004      	b.n	8009342 <sin+0x2a>
 8009338:	4a1a      	ldr	r2, [pc, #104]	; (80093a4 <sin+0x8c>)
 800933a:	4293      	cmp	r3, r2
 800933c:	dd04      	ble.n	8009348 <sin+0x30>
 800933e:	ee30 0b40 	vsub.f64	d0, d0, d0
 8009342:	b005      	add	sp, #20
 8009344:	f85d fb04 	ldr.w	pc, [sp], #4
 8009348:	4668      	mov	r0, sp
 800934a:	f000 f82d 	bl	80093a8 <__ieee754_rem_pio2>
 800934e:	f000 0003 	and.w	r0, r0, #3
 8009352:	2801      	cmp	r0, #1
 8009354:	d008      	beq.n	8009368 <sin+0x50>
 8009356:	2802      	cmp	r0, #2
 8009358:	d00d      	beq.n	8009376 <sin+0x5e>
 800935a:	b9b0      	cbnz	r0, 800938a <sin+0x72>
 800935c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009360:	ed9d 0b00 	vldr	d0, [sp]
 8009364:	2001      	movs	r0, #1
 8009366:	e7e4      	b.n	8009332 <sin+0x1a>
 8009368:	ed9d 1b02 	vldr	d1, [sp, #8]
 800936c:	ed9d 0b00 	vldr	d0, [sp]
 8009370:	f000 f95a 	bl	8009628 <__kernel_cos>
 8009374:	e7e5      	b.n	8009342 <sin+0x2a>
 8009376:	ed9d 1b02 	vldr	d1, [sp, #8]
 800937a:	ed9d 0b00 	vldr	d0, [sp]
 800937e:	2001      	movs	r0, #1
 8009380:	f000 fc3e 	bl	8009c00 <__kernel_sin>
 8009384:	eeb1 0b40 	vneg.f64	d0, d0
 8009388:	e7db      	b.n	8009342 <sin+0x2a>
 800938a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800938e:	ed9d 0b00 	vldr	d0, [sp]
 8009392:	f000 f949 	bl	8009628 <__kernel_cos>
 8009396:	e7f5      	b.n	8009384 <sin+0x6c>
	...
 80093a0:	3fe921fb 	.word	0x3fe921fb
 80093a4:	7fefffff 	.word	0x7fefffff

080093a8 <__ieee754_rem_pio2>:
 80093a8:	b570      	push	{r4, r5, r6, lr}
 80093aa:	eeb0 7b40 	vmov.f64	d7, d0
 80093ae:	ee17 5a90 	vmov	r5, s15
 80093b2:	4b97      	ldr	r3, [pc, #604]	; (8009610 <__ieee754_rem_pio2+0x268>)
 80093b4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80093b8:	429e      	cmp	r6, r3
 80093ba:	b088      	sub	sp, #32
 80093bc:	4604      	mov	r4, r0
 80093be:	dc07      	bgt.n	80093d0 <__ieee754_rem_pio2+0x28>
 80093c0:	2200      	movs	r2, #0
 80093c2:	2300      	movs	r3, #0
 80093c4:	ed84 0b00 	vstr	d0, [r4]
 80093c8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80093cc:	2000      	movs	r0, #0
 80093ce:	e01b      	b.n	8009408 <__ieee754_rem_pio2+0x60>
 80093d0:	4b90      	ldr	r3, [pc, #576]	; (8009614 <__ieee754_rem_pio2+0x26c>)
 80093d2:	429e      	cmp	r6, r3
 80093d4:	dc3b      	bgt.n	800944e <__ieee754_rem_pio2+0xa6>
 80093d6:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 80093da:	2d00      	cmp	r5, #0
 80093dc:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 80095d0 <__ieee754_rem_pio2+0x228>
 80093e0:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 80093e4:	dd19      	ble.n	800941a <__ieee754_rem_pio2+0x72>
 80093e6:	ee30 7b46 	vsub.f64	d7, d0, d6
 80093ea:	429e      	cmp	r6, r3
 80093ec:	d00e      	beq.n	800940c <__ieee754_rem_pio2+0x64>
 80093ee:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 80095d8 <__ieee754_rem_pio2+0x230>
 80093f2:	ee37 5b46 	vsub.f64	d5, d7, d6
 80093f6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80093fa:	ed84 5b00 	vstr	d5, [r4]
 80093fe:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009402:	ed84 7b02 	vstr	d7, [r4, #8]
 8009406:	2001      	movs	r0, #1
 8009408:	b008      	add	sp, #32
 800940a:	bd70      	pop	{r4, r5, r6, pc}
 800940c:	ed9f 6b74 	vldr	d6, [pc, #464]	; 80095e0 <__ieee754_rem_pio2+0x238>
 8009410:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009414:	ed9f 6b74 	vldr	d6, [pc, #464]	; 80095e8 <__ieee754_rem_pio2+0x240>
 8009418:	e7eb      	b.n	80093f2 <__ieee754_rem_pio2+0x4a>
 800941a:	429e      	cmp	r6, r3
 800941c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8009420:	d00e      	beq.n	8009440 <__ieee754_rem_pio2+0x98>
 8009422:	ed9f 6b6d 	vldr	d6, [pc, #436]	; 80095d8 <__ieee754_rem_pio2+0x230>
 8009426:	ee37 5b06 	vadd.f64	d5, d7, d6
 800942a:	ee37 7b45 	vsub.f64	d7, d7, d5
 800942e:	ed84 5b00 	vstr	d5, [r4]
 8009432:	ee37 7b06 	vadd.f64	d7, d7, d6
 8009436:	f04f 30ff 	mov.w	r0, #4294967295
 800943a:	ed84 7b02 	vstr	d7, [r4, #8]
 800943e:	e7e3      	b.n	8009408 <__ieee754_rem_pio2+0x60>
 8009440:	ed9f 6b67 	vldr	d6, [pc, #412]	; 80095e0 <__ieee754_rem_pio2+0x238>
 8009444:	ee37 7b06 	vadd.f64	d7, d7, d6
 8009448:	ed9f 6b67 	vldr	d6, [pc, #412]	; 80095e8 <__ieee754_rem_pio2+0x240>
 800944c:	e7eb      	b.n	8009426 <__ieee754_rem_pio2+0x7e>
 800944e:	4b72      	ldr	r3, [pc, #456]	; (8009618 <__ieee754_rem_pio2+0x270>)
 8009450:	429e      	cmp	r6, r3
 8009452:	dc6e      	bgt.n	8009532 <__ieee754_rem_pio2+0x18a>
 8009454:	f000 fc2c 	bl	8009cb0 <fabs>
 8009458:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800945c:	ed9f 6b64 	vldr	d6, [pc, #400]	; 80095f0 <__ieee754_rem_pio2+0x248>
 8009460:	eea0 7b06 	vfma.f64	d7, d0, d6
 8009464:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8009468:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800946c:	ee17 0a90 	vmov	r0, s15
 8009470:	eeb1 4b45 	vneg.f64	d4, d5
 8009474:	ed9f 7b56 	vldr	d7, [pc, #344]	; 80095d0 <__ieee754_rem_pio2+0x228>
 8009478:	eea5 0b47 	vfms.f64	d0, d5, d7
 800947c:	ed9f 7b56 	vldr	d7, [pc, #344]	; 80095d8 <__ieee754_rem_pio2+0x230>
 8009480:	281f      	cmp	r0, #31
 8009482:	ee25 7b07 	vmul.f64	d7, d5, d7
 8009486:	ee30 6b47 	vsub.f64	d6, d0, d7
 800948a:	dc08      	bgt.n	800949e <__ieee754_rem_pio2+0xf6>
 800948c:	4b63      	ldr	r3, [pc, #396]	; (800961c <__ieee754_rem_pio2+0x274>)
 800948e:	1e42      	subs	r2, r0, #1
 8009490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009494:	42b3      	cmp	r3, r6
 8009496:	d002      	beq.n	800949e <__ieee754_rem_pio2+0xf6>
 8009498:	ed84 6b00 	vstr	d6, [r4]
 800949c:	e024      	b.n	80094e8 <__ieee754_rem_pio2+0x140>
 800949e:	ee16 3a90 	vmov	r3, s13
 80094a2:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80094a6:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 80094aa:	2b10      	cmp	r3, #16
 80094ac:	ea4f 5226 	mov.w	r2, r6, asr #20
 80094b0:	ddf2      	ble.n	8009498 <__ieee754_rem_pio2+0xf0>
 80094b2:	eeb0 6b40 	vmov.f64	d6, d0
 80094b6:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 80095e0 <__ieee754_rem_pio2+0x238>
 80094ba:	eea4 6b03 	vfma.f64	d6, d4, d3
 80094be:	ee30 7b46 	vsub.f64	d7, d0, d6
 80094c2:	eea4 7b03 	vfma.f64	d7, d4, d3
 80094c6:	ed9f 3b48 	vldr	d3, [pc, #288]	; 80095e8 <__ieee754_rem_pio2+0x240>
 80094ca:	ee95 7b03 	vfnms.f64	d7, d5, d3
 80094ce:	ee36 3b47 	vsub.f64	d3, d6, d7
 80094d2:	ee13 3a90 	vmov	r3, s7
 80094d6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80094da:	1ad3      	subs	r3, r2, r3
 80094dc:	2b31      	cmp	r3, #49	; 0x31
 80094de:	dc17      	bgt.n	8009510 <__ieee754_rem_pio2+0x168>
 80094e0:	eeb0 0b46 	vmov.f64	d0, d6
 80094e4:	ed84 3b00 	vstr	d3, [r4]
 80094e8:	ed94 6b00 	vldr	d6, [r4]
 80094ec:	2d00      	cmp	r5, #0
 80094ee:	ee30 0b46 	vsub.f64	d0, d0, d6
 80094f2:	ee30 7b47 	vsub.f64	d7, d0, d7
 80094f6:	ed84 7b02 	vstr	d7, [r4, #8]
 80094fa:	da85      	bge.n	8009408 <__ieee754_rem_pio2+0x60>
 80094fc:	eeb1 6b46 	vneg.f64	d6, d6
 8009500:	ed84 6b00 	vstr	d6, [r4]
 8009504:	eeb1 7b47 	vneg.f64	d7, d7
 8009508:	4240      	negs	r0, r0
 800950a:	ed84 7b02 	vstr	d7, [r4, #8]
 800950e:	e77b      	b.n	8009408 <__ieee754_rem_pio2+0x60>
 8009510:	ed9f 3b39 	vldr	d3, [pc, #228]	; 80095f8 <__ieee754_rem_pio2+0x250>
 8009514:	eeb0 0b46 	vmov.f64	d0, d6
 8009518:	eea4 0b03 	vfma.f64	d0, d4, d3
 800951c:	ee36 7b40 	vsub.f64	d7, d6, d0
 8009520:	ed9f 6b37 	vldr	d6, [pc, #220]	; 8009600 <__ieee754_rem_pio2+0x258>
 8009524:	eea4 7b03 	vfma.f64	d7, d4, d3
 8009528:	ee95 7b06 	vfnms.f64	d7, d5, d6
 800952c:	ee30 6b47 	vsub.f64	d6, d0, d7
 8009530:	e7b2      	b.n	8009498 <__ieee754_rem_pio2+0xf0>
 8009532:	4b3b      	ldr	r3, [pc, #236]	; (8009620 <__ieee754_rem_pio2+0x278>)
 8009534:	429e      	cmp	r6, r3
 8009536:	dd06      	ble.n	8009546 <__ieee754_rem_pio2+0x19e>
 8009538:	ee30 7b40 	vsub.f64	d7, d0, d0
 800953c:	ed80 7b02 	vstr	d7, [r0, #8]
 8009540:	ed80 7b00 	vstr	d7, [r0]
 8009544:	e742      	b.n	80093cc <__ieee754_rem_pio2+0x24>
 8009546:	1532      	asrs	r2, r6, #20
 8009548:	ee10 0a10 	vmov	r0, s0
 800954c:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8009550:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8009554:	ec41 0b17 	vmov	d7, r0, r1
 8009558:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800955c:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8009608 <__ieee754_rem_pio2+0x260>
 8009560:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8009564:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009568:	ed8d 6b02 	vstr	d6, [sp, #8]
 800956c:	ee27 7b05 	vmul.f64	d7, d7, d5
 8009570:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8009574:	a902      	add	r1, sp, #8
 8009576:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800957a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800957e:	ed8d 6b04 	vstr	d6, [sp, #16]
 8009582:	ee27 7b05 	vmul.f64	d7, d7, d5
 8009586:	ed8d 7b06 	vstr	d7, [sp, #24]
 800958a:	2603      	movs	r6, #3
 800958c:	4608      	mov	r0, r1
 800958e:	ed91 7b04 	vldr	d7, [r1, #16]
 8009592:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800959a:	4633      	mov	r3, r6
 800959c:	f1a1 0108 	sub.w	r1, r1, #8
 80095a0:	f106 36ff 	add.w	r6, r6, #4294967295
 80095a4:	d0f3      	beq.n	800958e <__ieee754_rem_pio2+0x1e6>
 80095a6:	491f      	ldr	r1, [pc, #124]	; (8009624 <__ieee754_rem_pio2+0x27c>)
 80095a8:	9101      	str	r1, [sp, #4]
 80095aa:	2102      	movs	r1, #2
 80095ac:	9100      	str	r1, [sp, #0]
 80095ae:	4621      	mov	r1, r4
 80095b0:	f000 f8a6 	bl	8009700 <__kernel_rem_pio2>
 80095b4:	2d00      	cmp	r5, #0
 80095b6:	f6bf af27 	bge.w	8009408 <__ieee754_rem_pio2+0x60>
 80095ba:	ed94 7b00 	vldr	d7, [r4]
 80095be:	eeb1 7b47 	vneg.f64	d7, d7
 80095c2:	ed84 7b00 	vstr	d7, [r4]
 80095c6:	ed94 7b02 	vldr	d7, [r4, #8]
 80095ca:	e79b      	b.n	8009504 <__ieee754_rem_pio2+0x15c>
 80095cc:	f3af 8000 	nop.w
 80095d0:	54400000 	.word	0x54400000
 80095d4:	3ff921fb 	.word	0x3ff921fb
 80095d8:	1a626331 	.word	0x1a626331
 80095dc:	3dd0b461 	.word	0x3dd0b461
 80095e0:	1a600000 	.word	0x1a600000
 80095e4:	3dd0b461 	.word	0x3dd0b461
 80095e8:	2e037073 	.word	0x2e037073
 80095ec:	3ba3198a 	.word	0x3ba3198a
 80095f0:	6dc9c883 	.word	0x6dc9c883
 80095f4:	3fe45f30 	.word	0x3fe45f30
 80095f8:	2e000000 	.word	0x2e000000
 80095fc:	3ba3198a 	.word	0x3ba3198a
 8009600:	252049c1 	.word	0x252049c1
 8009604:	397b839a 	.word	0x397b839a
 8009608:	00000000 	.word	0x00000000
 800960c:	41700000 	.word	0x41700000
 8009610:	3fe921fb 	.word	0x3fe921fb
 8009614:	4002d97b 	.word	0x4002d97b
 8009618:	413921fb 	.word	0x413921fb
 800961c:	0800aaac 	.word	0x0800aaac
 8009620:	7fefffff 	.word	0x7fefffff
 8009624:	0800ab2c 	.word	0x0800ab2c

08009628 <__kernel_cos>:
 8009628:	ee10 1a90 	vmov	r1, s1
 800962c:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8009630:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009634:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8009638:	da05      	bge.n	8009646 <__kernel_cos+0x1e>
 800963a:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800963e:	ee17 3a90 	vmov	r3, s15
 8009642:	2b00      	cmp	r3, #0
 8009644:	d03d      	beq.n	80096c2 <__kernel_cos+0x9a>
 8009646:	ee20 3b00 	vmul.f64	d3, d0, d0
 800964a:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80096c8 <__kernel_cos+0xa0>
 800964e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80096d0 <__kernel_cos+0xa8>
 8009652:	eea3 6b07 	vfma.f64	d6, d3, d7
 8009656:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80096d8 <__kernel_cos+0xb0>
 800965a:	eea6 7b03 	vfma.f64	d7, d6, d3
 800965e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80096e0 <__kernel_cos+0xb8>
 8009662:	eea7 6b03 	vfma.f64	d6, d7, d3
 8009666:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80096e8 <__kernel_cos+0xc0>
 800966a:	4b23      	ldr	r3, [pc, #140]	; (80096f8 <__kernel_cos+0xd0>)
 800966c:	eea6 7b03 	vfma.f64	d7, d6, d3
 8009670:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 80096f0 <__kernel_cos+0xc8>
 8009674:	4299      	cmp	r1, r3
 8009676:	eea7 6b03 	vfma.f64	d6, d7, d3
 800967a:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800967e:	ee26 5b03 	vmul.f64	d5, d6, d3
 8009682:	ee23 7b07 	vmul.f64	d7, d3, d7
 8009686:	ee21 6b40 	vnmul.f64	d6, d1, d0
 800968a:	eea3 6b05 	vfma.f64	d6, d3, d5
 800968e:	dc04      	bgt.n	800969a <__kernel_cos+0x72>
 8009690:	ee37 6b46 	vsub.f64	d6, d7, d6
 8009694:	ee34 0b46 	vsub.f64	d0, d4, d6
 8009698:	4770      	bx	lr
 800969a:	4b18      	ldr	r3, [pc, #96]	; (80096fc <__kernel_cos+0xd4>)
 800969c:	4299      	cmp	r1, r3
 800969e:	dc0d      	bgt.n	80096bc <__kernel_cos+0x94>
 80096a0:	2200      	movs	r2, #0
 80096a2:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 80096a6:	ec43 2b15 	vmov	d5, r2, r3
 80096aa:	ee34 0b45 	vsub.f64	d0, d4, d5
 80096ae:	ee37 7b45 	vsub.f64	d7, d7, d5
 80096b2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80096b6:	ee30 0b47 	vsub.f64	d0, d0, d7
 80096ba:	4770      	bx	lr
 80096bc:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 80096c0:	e7f3      	b.n	80096aa <__kernel_cos+0x82>
 80096c2:	eeb0 0b44 	vmov.f64	d0, d4
 80096c6:	4770      	bx	lr
 80096c8:	be8838d4 	.word	0xbe8838d4
 80096cc:	bda8fae9 	.word	0xbda8fae9
 80096d0:	bdb4b1c4 	.word	0xbdb4b1c4
 80096d4:	3e21ee9e 	.word	0x3e21ee9e
 80096d8:	809c52ad 	.word	0x809c52ad
 80096dc:	be927e4f 	.word	0xbe927e4f
 80096e0:	19cb1590 	.word	0x19cb1590
 80096e4:	3efa01a0 	.word	0x3efa01a0
 80096e8:	16c15177 	.word	0x16c15177
 80096ec:	bf56c16c 	.word	0xbf56c16c
 80096f0:	5555554c 	.word	0x5555554c
 80096f4:	3fa55555 	.word	0x3fa55555
 80096f8:	3fd33332 	.word	0x3fd33332
 80096fc:	3fe90000 	.word	0x3fe90000

08009700 <__kernel_rem_pio2>:
 8009700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009704:	ed2d 8b06 	vpush	{d8-d10}
 8009708:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
 800970c:	469b      	mov	fp, r3
 800970e:	460f      	mov	r7, r1
 8009710:	4bcf      	ldr	r3, [pc, #828]	; (8009a50 <__kernel_rem_pio2+0x350>)
 8009712:	99a0      	ldr	r1, [sp, #640]	; 0x280
 8009714:	f8dd c284 	ldr.w	ip, [sp, #644]	; 0x284
 8009718:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800971c:	9000      	str	r0, [sp, #0]
 800971e:	f112 0f14 	cmn.w	r2, #20
 8009722:	bfa8      	it	ge
 8009724:	2318      	movge	r3, #24
 8009726:	f10b 31ff 	add.w	r1, fp, #4294967295
 800972a:	bfb8      	it	lt
 800972c:	2300      	movlt	r3, #0
 800972e:	f06f 0417 	mvn.w	r4, #23
 8009732:	ed9f 6bc1 	vldr	d6, [pc, #772]	; 8009a38 <__kernel_rem_pio2+0x338>
 8009736:	bfa4      	itt	ge
 8009738:	f1a2 0a03 	subge.w	sl, r2, #3
 800973c:	fb9a f3f3 	sdivge	r3, sl, r3
 8009740:	fb03 4404 	mla	r4, r3, r4, r4
 8009744:	1a5d      	subs	r5, r3, r1
 8009746:	4414      	add	r4, r2
 8009748:	eb09 0601 	add.w	r6, r9, r1
 800974c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
 8009750:	eb0c 0e85 	add.w	lr, ip, r5, lsl #2
 8009754:	2200      	movs	r2, #0
 8009756:	42b2      	cmp	r2, r6
 8009758:	dd12      	ble.n	8009780 <__kernel_rem_pio2+0x80>
 800975a:	aa18      	add	r2, sp, #96	; 0x60
 800975c:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8009760:	460e      	mov	r6, r1
 8009762:	f50d 78d0 	add.w	r8, sp, #416	; 0x1a0
 8009766:	f1cb 0a01 	rsb	sl, fp, #1
 800976a:	eb0a 0006 	add.w	r0, sl, r6
 800976e:	4581      	cmp	r9, r0
 8009770:	db25      	blt.n	80097be <__kernel_rem_pio2+0xbe>
 8009772:	ed9f 7bb1 	vldr	d7, [pc, #708]	; 8009a38 <__kernel_rem_pio2+0x338>
 8009776:	f8dd e000 	ldr.w	lr, [sp]
 800977a:	4615      	mov	r5, r2
 800977c:	2000      	movs	r0, #0
 800977e:	e015      	b.n	80097ac <__kernel_rem_pio2+0xac>
 8009780:	42d5      	cmn	r5, r2
 8009782:	d409      	bmi.n	8009798 <__kernel_rem_pio2+0x98>
 8009784:	f85e 0022 	ldr.w	r0, [lr, r2, lsl #2]
 8009788:	ee07 0a90 	vmov	s15, r0
 800978c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009790:	eca8 7b02 	vstmia	r8!, {d7}
 8009794:	3201      	adds	r2, #1
 8009796:	e7de      	b.n	8009756 <__kernel_rem_pio2+0x56>
 8009798:	eeb0 7b46 	vmov.f64	d7, d6
 800979c:	e7f8      	b.n	8009790 <__kernel_rem_pio2+0x90>
 800979e:	ecbe 5b02 	vldmia	lr!, {d5}
 80097a2:	ed95 6b00 	vldr	d6, [r5]
 80097a6:	3001      	adds	r0, #1
 80097a8:	eea5 7b06 	vfma.f64	d7, d5, d6
 80097ac:	4288      	cmp	r0, r1
 80097ae:	f1a5 0508 	sub.w	r5, r5, #8
 80097b2:	ddf4      	ble.n	800979e <__kernel_rem_pio2+0x9e>
 80097b4:	eca8 7b02 	vstmia	r8!, {d7}
 80097b8:	3208      	adds	r2, #8
 80097ba:	3601      	adds	r6, #1
 80097bc:	e7d5      	b.n	800976a <__kernel_rem_pio2+0x6a>
 80097be:	aa04      	add	r2, sp, #16
 80097c0:	ed9f 9b9f 	vldr	d9, [pc, #636]	; 8009a40 <__kernel_rem_pio2+0x340>
 80097c4:	ed9f aba0 	vldr	d10, [pc, #640]	; 8009a48 <__kernel_rem_pio2+0x348>
 80097c8:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 80097cc:	9201      	str	r2, [sp, #4]
 80097ce:	eb0c 0a83 	add.w	sl, ip, r3, lsl #2
 80097d2:	464e      	mov	r6, r9
 80097d4:	ab90      	add	r3, sp, #576	; 0x240
 80097d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80097da:	ed13 0b28 	vldr	d0, [r3, #-160]	; 0xffffff60
 80097de:	ab04      	add	r3, sp, #16
 80097e0:	4618      	mov	r0, r3
 80097e2:	4632      	mov	r2, r6
 80097e4:	2a00      	cmp	r2, #0
 80097e6:	dc4e      	bgt.n	8009886 <__kernel_rem_pio2+0x186>
 80097e8:	4620      	mov	r0, r4
 80097ea:	e9cd 1302 	strd	r1, r3, [sp, #8]
 80097ee:	f000 fadf 	bl	8009db0 <scalbn>
 80097f2:	eeb0 8b40 	vmov.f64	d8, d0
 80097f6:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 80097fa:	ee28 0b00 	vmul.f64	d0, d8, d0
 80097fe:	f000 fa63 	bl	8009cc8 <floor>
 8009802:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8009806:	eea0 8b47 	vfms.f64	d8, d0, d7
 800980a:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800980e:	2c00      	cmp	r4, #0
 8009810:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8009814:	e9dd 1302 	ldrd	r1, r3, [sp, #8]
 8009818:	ee38 8b40 	vsub.f64	d8, d8, d0
 800981c:	ee17 8a90 	vmov	r8, s15
 8009820:	dd46      	ble.n	80098b0 <__kernel_rem_pio2+0x1b0>
 8009822:	1e70      	subs	r0, r6, #1
 8009824:	aa04      	add	r2, sp, #16
 8009826:	f1c4 0c18 	rsb	ip, r4, #24
 800982a:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
 800982e:	fa45 f20c 	asr.w	r2, r5, ip
 8009832:	4490      	add	r8, r2
 8009834:	fa02 f20c 	lsl.w	r2, r2, ip
 8009838:	1aad      	subs	r5, r5, r2
 800983a:	aa04      	add	r2, sp, #16
 800983c:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 8009840:	f1c4 0217 	rsb	r2, r4, #23
 8009844:	4115      	asrs	r5, r2
 8009846:	2d00      	cmp	r5, #0
 8009848:	dd41      	ble.n	80098ce <__kernel_rem_pio2+0x1ce>
 800984a:	f04f 0c00 	mov.w	ip, #0
 800984e:	f108 0801 	add.w	r8, r8, #1
 8009852:	4660      	mov	r0, ip
 8009854:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8009858:	4566      	cmp	r6, ip
 800985a:	dc69      	bgt.n	8009930 <__kernel_rem_pio2+0x230>
 800985c:	2c00      	cmp	r4, #0
 800985e:	dd03      	ble.n	8009868 <__kernel_rem_pio2+0x168>
 8009860:	2c01      	cmp	r4, #1
 8009862:	d076      	beq.n	8009952 <__kernel_rem_pio2+0x252>
 8009864:	2c02      	cmp	r4, #2
 8009866:	d07f      	beq.n	8009968 <__kernel_rem_pio2+0x268>
 8009868:	2d02      	cmp	r5, #2
 800986a:	d130      	bne.n	80098ce <__kernel_rem_pio2+0x1ce>
 800986c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8009870:	ee30 8b48 	vsub.f64	d8, d0, d8
 8009874:	b358      	cbz	r0, 80098ce <__kernel_rem_pio2+0x1ce>
 8009876:	4620      	mov	r0, r4
 8009878:	9102      	str	r1, [sp, #8]
 800987a:	f000 fa99 	bl	8009db0 <scalbn>
 800987e:	9902      	ldr	r1, [sp, #8]
 8009880:	ee38 8b40 	vsub.f64	d8, d8, d0
 8009884:	e023      	b.n	80098ce <__kernel_rem_pio2+0x1ce>
 8009886:	ee20 7b09 	vmul.f64	d7, d0, d9
 800988a:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800988e:	3a01      	subs	r2, #1
 8009890:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8009894:	ad68      	add	r5, sp, #416	; 0x1a0
 8009896:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800989a:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800989e:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
 80098a2:	eca0 0a01 	vstmia	r0!, {s0}
 80098a6:	ed95 0b00 	vldr	d0, [r5]
 80098aa:	ee37 0b00 	vadd.f64	d0, d7, d0
 80098ae:	e799      	b.n	80097e4 <__kernel_rem_pio2+0xe4>
 80098b0:	d105      	bne.n	80098be <__kernel_rem_pio2+0x1be>
 80098b2:	1e72      	subs	r2, r6, #1
 80098b4:	a804      	add	r0, sp, #16
 80098b6:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 80098ba:	15ed      	asrs	r5, r5, #23
 80098bc:	e7c3      	b.n	8009846 <__kernel_rem_pio2+0x146>
 80098be:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80098c2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80098c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098ca:	da2f      	bge.n	800992c <__kernel_rem_pio2+0x22c>
 80098cc:	2500      	movs	r5, #0
 80098ce:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80098d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098d6:	f040 8087 	bne.w	80099e8 <__kernel_rem_pio2+0x2e8>
 80098da:	1e73      	subs	r3, r6, #1
 80098dc:	4618      	mov	r0, r3
 80098de:	f04f 0c00 	mov.w	ip, #0
 80098e2:	4548      	cmp	r0, r9
 80098e4:	da47      	bge.n	8009976 <__kernel_rem_pio2+0x276>
 80098e6:	f1bc 0f00 	cmp.w	ip, #0
 80098ea:	d070      	beq.n	80099ce <__kernel_rem_pio2+0x2ce>
 80098ec:	aa04      	add	r2, sp, #16
 80098ee:	3c18      	subs	r4, #24
 80098f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80098f4:	2a00      	cmp	r2, #0
 80098f6:	d075      	beq.n	80099e4 <__kernel_rem_pio2+0x2e4>
 80098f8:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80098fc:	4620      	mov	r0, r4
 80098fe:	9300      	str	r3, [sp, #0]
 8009900:	f000 fa56 	bl	8009db0 <scalbn>
 8009904:	9b00      	ldr	r3, [sp, #0]
 8009906:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8009a40 <__kernel_rem_pio2+0x340>
 800990a:	461a      	mov	r2, r3
 800990c:	2a00      	cmp	r2, #0
 800990e:	f280 80ac 	bge.w	8009a6a <__kernel_rem_pio2+0x36a>
 8009912:	4619      	mov	r1, r3
 8009914:	2000      	movs	r0, #0
 8009916:	2900      	cmp	r1, #0
 8009918:	f2c0 80cd 	blt.w	8009ab6 <__kernel_rem_pio2+0x3b6>
 800991c:	aa68      	add	r2, sp, #416	; 0x1a0
 800991e:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
 8009922:	ed9f 7b45 	vldr	d7, [pc, #276]	; 8009a38 <__kernel_rem_pio2+0x338>
 8009926:	4e4b      	ldr	r6, [pc, #300]	; (8009a54 <__kernel_rem_pio2+0x354>)
 8009928:	2200      	movs	r2, #0
 800992a:	e0b8      	b.n	8009a9e <__kernel_rem_pio2+0x39e>
 800992c:	2502      	movs	r5, #2
 800992e:	e78c      	b.n	800984a <__kernel_rem_pio2+0x14a>
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	b948      	cbnz	r0, 8009948 <__kernel_rem_pio2+0x248>
 8009934:	b11a      	cbz	r2, 800993e <__kernel_rem_pio2+0x23e>
 8009936:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 800993a:	601a      	str	r2, [r3, #0]
 800993c:	2201      	movs	r2, #1
 800993e:	f10c 0c01 	add.w	ip, ip, #1
 8009942:	3304      	adds	r3, #4
 8009944:	4610      	mov	r0, r2
 8009946:	e787      	b.n	8009858 <__kernel_rem_pio2+0x158>
 8009948:	ebae 0202 	sub.w	r2, lr, r2
 800994c:	601a      	str	r2, [r3, #0]
 800994e:	4602      	mov	r2, r0
 8009950:	e7f5      	b.n	800993e <__kernel_rem_pio2+0x23e>
 8009952:	1e72      	subs	r2, r6, #1
 8009954:	ab04      	add	r3, sp, #16
 8009956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800995a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800995e:	f10d 0c10 	add.w	ip, sp, #16
 8009962:	f84c 3022 	str.w	r3, [ip, r2, lsl #2]
 8009966:	e77f      	b.n	8009868 <__kernel_rem_pio2+0x168>
 8009968:	1e72      	subs	r2, r6, #1
 800996a:	ab04      	add	r3, sp, #16
 800996c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009970:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009974:	e7f3      	b.n	800995e <__kernel_rem_pio2+0x25e>
 8009976:	aa04      	add	r2, sp, #16
 8009978:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 800997c:	3801      	subs	r0, #1
 800997e:	ea4c 0c02 	orr.w	ip, ip, r2
 8009982:	e7ae      	b.n	80098e2 <__kernel_rem_pio2+0x1e2>
 8009984:	3001      	adds	r0, #1
 8009986:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800998a:	2a00      	cmp	r2, #0
 800998c:	d0fa      	beq.n	8009984 <__kernel_rem_pio2+0x284>
 800998e:	eb06 020b 	add.w	r2, r6, fp
 8009992:	ad18      	add	r5, sp, #96	; 0x60
 8009994:	1c73      	adds	r3, r6, #1
 8009996:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800999a:	4406      	add	r6, r0
 800999c:	429e      	cmp	r6, r3
 800999e:	f6ff af19 	blt.w	80097d4 <__kernel_rem_pio2+0xd4>
 80099a2:	f85a 0023 	ldr.w	r0, [sl, r3, lsl #2]
 80099a6:	9d00      	ldr	r5, [sp, #0]
 80099a8:	ee07 0a90 	vmov	s15, r0
 80099ac:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80099b0:	2000      	movs	r0, #0
 80099b2:	eca2 7b02 	vstmia	r2!, {d7}
 80099b6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8009a38 <__kernel_rem_pio2+0x338>
 80099ba:	4694      	mov	ip, r2
 80099bc:	4288      	cmp	r0, r1
 80099be:	dd09      	ble.n	80099d4 <__kernel_rem_pio2+0x2d4>
 80099c0:	a868      	add	r0, sp, #416	; 0x1a0
 80099c2:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 80099c6:	ed80 7b00 	vstr	d7, [r0]
 80099ca:	3301      	adds	r3, #1
 80099cc:	e7e6      	b.n	800999c <__kernel_rem_pio2+0x29c>
 80099ce:	9b01      	ldr	r3, [sp, #4]
 80099d0:	2001      	movs	r0, #1
 80099d2:	e7d8      	b.n	8009986 <__kernel_rem_pio2+0x286>
 80099d4:	ecb5 5b02 	vldmia	r5!, {d5}
 80099d8:	ed3c 6b02 	vldmdb	ip!, {d6}
 80099dc:	3001      	adds	r0, #1
 80099de:	eea5 7b06 	vfma.f64	d7, d5, d6
 80099e2:	e7eb      	b.n	80099bc <__kernel_rem_pio2+0x2bc>
 80099e4:	3b01      	subs	r3, #1
 80099e6:	e781      	b.n	80098ec <__kernel_rem_pio2+0x1ec>
 80099e8:	4260      	negs	r0, r4
 80099ea:	eeb0 0b48 	vmov.f64	d0, d8
 80099ee:	f000 f9df 	bl	8009db0 <scalbn>
 80099f2:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8009a48 <__kernel_rem_pio2+0x348>
 80099f6:	eeb4 0bc6 	vcmpe.f64	d0, d6
 80099fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099fe:	db2b      	blt.n	8009a58 <__kernel_rem_pio2+0x358>
 8009a00:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8009a40 <__kernel_rem_pio2+0x340>
 8009a04:	ee20 7b07 	vmul.f64	d7, d0, d7
 8009a08:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8009a0c:	aa04      	add	r2, sp, #16
 8009a0e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8009a12:	eea5 0b46 	vfms.f64	d0, d5, d6
 8009a16:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8009a1a:	a904      	add	r1, sp, #16
 8009a1c:	ee10 3a10 	vmov	r3, s0
 8009a20:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8009a24:	ee17 2a10 	vmov	r2, s14
 8009a28:	1c73      	adds	r3, r6, #1
 8009a2a:	3418      	adds	r4, #24
 8009a2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009a30:	e762      	b.n	80098f8 <__kernel_rem_pio2+0x1f8>
 8009a32:	bf00      	nop
 8009a34:	f3af 8000 	nop.w
	...
 8009a44:	3e700000 	.word	0x3e700000
 8009a48:	00000000 	.word	0x00000000
 8009a4c:	41700000 	.word	0x41700000
 8009a50:	0800ac78 	.word	0x0800ac78
 8009a54:	0800ac38 	.word	0x0800ac38
 8009a58:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8009a5c:	aa04      	add	r2, sp, #16
 8009a5e:	ee10 3a10 	vmov	r3, s0
 8009a62:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8009a66:	4633      	mov	r3, r6
 8009a68:	e746      	b.n	80098f8 <__kernel_rem_pio2+0x1f8>
 8009a6a:	a804      	add	r0, sp, #16
 8009a6c:	a968      	add	r1, sp, #416	; 0x1a0
 8009a6e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8009a72:	9000      	str	r0, [sp, #0]
 8009a74:	ee07 0a90 	vmov	s15, r0
 8009a78:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009a7c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009a80:	3a01      	subs	r2, #1
 8009a82:	ee27 7b00 	vmul.f64	d7, d7, d0
 8009a86:	ee20 0b06 	vmul.f64	d0, d0, d6
 8009a8a:	ed81 7b00 	vstr	d7, [r1]
 8009a8e:	e73d      	b.n	800990c <__kernel_rem_pio2+0x20c>
 8009a90:	ecb6 5b02 	vldmia	r6!, {d5}
 8009a94:	ecb4 6b02 	vldmia	r4!, {d6}
 8009a98:	3201      	adds	r2, #1
 8009a9a:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009a9e:	454a      	cmp	r2, r9
 8009aa0:	dc01      	bgt.n	8009aa6 <__kernel_rem_pio2+0x3a6>
 8009aa2:	4290      	cmp	r0, r2
 8009aa4:	daf4      	bge.n	8009a90 <__kernel_rem_pio2+0x390>
 8009aa6:	aa40      	add	r2, sp, #256	; 0x100
 8009aa8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009aac:	ed82 7b00 	vstr	d7, [r2]
 8009ab0:	3901      	subs	r1, #1
 8009ab2:	3001      	adds	r0, #1
 8009ab4:	e72f      	b.n	8009916 <__kernel_rem_pio2+0x216>
 8009ab6:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 8009ab8:	2a02      	cmp	r2, #2
 8009aba:	dc0a      	bgt.n	8009ad2 <__kernel_rem_pio2+0x3d2>
 8009abc:	2a00      	cmp	r2, #0
 8009abe:	dc5a      	bgt.n	8009b76 <__kernel_rem_pio2+0x476>
 8009ac0:	d039      	beq.n	8009b36 <__kernel_rem_pio2+0x436>
 8009ac2:	f008 0007 	and.w	r0, r8, #7
 8009ac6:	f50d 7d11 	add.w	sp, sp, #580	; 0x244
 8009aca:	ecbd 8b06 	vpop	{d8-d10}
 8009ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad2:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 8009ad4:	2a03      	cmp	r2, #3
 8009ad6:	d1f4      	bne.n	8009ac2 <__kernel_rem_pio2+0x3c2>
 8009ad8:	aa40      	add	r2, sp, #256	; 0x100
 8009ada:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009ade:	4611      	mov	r1, r2
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	f1a1 0108 	sub.w	r1, r1, #8
 8009ae8:	dc52      	bgt.n	8009b90 <__kernel_rem_pio2+0x490>
 8009aea:	4619      	mov	r1, r3
 8009aec:	2901      	cmp	r1, #1
 8009aee:	f1a2 0208 	sub.w	r2, r2, #8
 8009af2:	dc5d      	bgt.n	8009bb0 <__kernel_rem_pio2+0x4b0>
 8009af4:	ed9f 7b40 	vldr	d7, [pc, #256]	; 8009bf8 <__kernel_rem_pio2+0x4f8>
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	dc69      	bgt.n	8009bd0 <__kernel_rem_pio2+0x4d0>
 8009afc:	ed9d 5b40 	vldr	d5, [sp, #256]	; 0x100
 8009b00:	ed9d 6b42 	vldr	d6, [sp, #264]	; 0x108
 8009b04:	2d00      	cmp	r5, #0
 8009b06:	d16c      	bne.n	8009be2 <__kernel_rem_pio2+0x4e2>
 8009b08:	ed87 5b00 	vstr	d5, [r7]
 8009b0c:	ed87 6b02 	vstr	d6, [r7, #8]
 8009b10:	ed87 7b04 	vstr	d7, [r7, #16]
 8009b14:	e7d5      	b.n	8009ac2 <__kernel_rem_pio2+0x3c2>
 8009b16:	aa40      	add	r2, sp, #256	; 0x100
 8009b18:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009b1c:	ed92 6b00 	vldr	d6, [r2]
 8009b20:	3b01      	subs	r3, #1
 8009b22:	ee37 7b06 	vadd.f64	d7, d7, d6
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	daf5      	bge.n	8009b16 <__kernel_rem_pio2+0x416>
 8009b2a:	b10d      	cbz	r5, 8009b30 <__kernel_rem_pio2+0x430>
 8009b2c:	eeb1 7b47 	vneg.f64	d7, d7
 8009b30:	ed87 7b00 	vstr	d7, [r7]
 8009b34:	e7c5      	b.n	8009ac2 <__kernel_rem_pio2+0x3c2>
 8009b36:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8009bf8 <__kernel_rem_pio2+0x4f8>
 8009b3a:	e7f4      	b.n	8009b26 <__kernel_rem_pio2+0x426>
 8009b3c:	a940      	add	r1, sp, #256	; 0x100
 8009b3e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009b42:	ed91 7b00 	vldr	d7, [r1]
 8009b46:	3a01      	subs	r2, #1
 8009b48:	ee36 6b07 	vadd.f64	d6, d6, d7
 8009b4c:	2a00      	cmp	r2, #0
 8009b4e:	daf5      	bge.n	8009b3c <__kernel_rem_pio2+0x43c>
 8009b50:	b1ad      	cbz	r5, 8009b7e <__kernel_rem_pio2+0x47e>
 8009b52:	eeb1 7b46 	vneg.f64	d7, d6
 8009b56:	ed87 7b00 	vstr	d7, [r7]
 8009b5a:	ed9d 7b40 	vldr	d7, [sp, #256]	; 0x100
 8009b5e:	a942      	add	r1, sp, #264	; 0x108
 8009b60:	2201      	movs	r2, #1
 8009b62:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009b66:	4293      	cmp	r3, r2
 8009b68:	da0c      	bge.n	8009b84 <__kernel_rem_pio2+0x484>
 8009b6a:	b10d      	cbz	r5, 8009b70 <__kernel_rem_pio2+0x470>
 8009b6c:	eeb1 7b47 	vneg.f64	d7, d7
 8009b70:	ed87 7b02 	vstr	d7, [r7, #8]
 8009b74:	e7a5      	b.n	8009ac2 <__kernel_rem_pio2+0x3c2>
 8009b76:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8009bf8 <__kernel_rem_pio2+0x4f8>
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	e7e6      	b.n	8009b4c <__kernel_rem_pio2+0x44c>
 8009b7e:	eeb0 7b46 	vmov.f64	d7, d6
 8009b82:	e7e8      	b.n	8009b56 <__kernel_rem_pio2+0x456>
 8009b84:	ecb1 6b02 	vldmia	r1!, {d6}
 8009b88:	3201      	adds	r2, #1
 8009b8a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8009b8e:	e7ea      	b.n	8009b66 <__kernel_rem_pio2+0x466>
 8009b90:	ed91 7b00 	vldr	d7, [r1]
 8009b94:	ed91 5b02 	vldr	d5, [r1, #8]
 8009b98:	3801      	subs	r0, #1
 8009b9a:	ee37 6b05 	vadd.f64	d6, d7, d5
 8009b9e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009ba2:	ed81 6b00 	vstr	d6, [r1]
 8009ba6:	ee37 7b05 	vadd.f64	d7, d7, d5
 8009baa:	ed81 7b02 	vstr	d7, [r1, #8]
 8009bae:	e798      	b.n	8009ae2 <__kernel_rem_pio2+0x3e2>
 8009bb0:	ed92 7b00 	vldr	d7, [r2]
 8009bb4:	ed92 5b02 	vldr	d5, [r2, #8]
 8009bb8:	3901      	subs	r1, #1
 8009bba:	ee37 6b05 	vadd.f64	d6, d7, d5
 8009bbe:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009bc2:	ed82 6b00 	vstr	d6, [r2]
 8009bc6:	ee37 7b05 	vadd.f64	d7, d7, d5
 8009bca:	ed82 7b02 	vstr	d7, [r2, #8]
 8009bce:	e78d      	b.n	8009aec <__kernel_rem_pio2+0x3ec>
 8009bd0:	aa40      	add	r2, sp, #256	; 0x100
 8009bd2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009bd6:	ed92 6b00 	vldr	d6, [r2]
 8009bda:	3b01      	subs	r3, #1
 8009bdc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8009be0:	e78a      	b.n	8009af8 <__kernel_rem_pio2+0x3f8>
 8009be2:	eeb1 5b45 	vneg.f64	d5, d5
 8009be6:	eeb1 6b46 	vneg.f64	d6, d6
 8009bea:	ed87 5b00 	vstr	d5, [r7]
 8009bee:	eeb1 7b47 	vneg.f64	d7, d7
 8009bf2:	ed87 6b02 	vstr	d6, [r7, #8]
 8009bf6:	e78b      	b.n	8009b10 <__kernel_rem_pio2+0x410>
	...

08009c00 <__kernel_sin>:
 8009c00:	ee10 3a90 	vmov	r3, s1
 8009c04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009c08:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8009c0c:	da04      	bge.n	8009c18 <__kernel_sin+0x18>
 8009c0e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8009c12:	ee17 3a90 	vmov	r3, s15
 8009c16:	b35b      	cbz	r3, 8009c70 <__kernel_sin+0x70>
 8009c18:	ee20 6b00 	vmul.f64	d6, d0, d0
 8009c1c:	ee20 5b06 	vmul.f64	d5, d0, d6
 8009c20:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8009c78 <__kernel_sin+0x78>
 8009c24:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8009c80 <__kernel_sin+0x80>
 8009c28:	eea6 4b07 	vfma.f64	d4, d6, d7
 8009c2c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8009c88 <__kernel_sin+0x88>
 8009c30:	eea4 7b06 	vfma.f64	d7, d4, d6
 8009c34:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8009c90 <__kernel_sin+0x90>
 8009c38:	eea7 4b06 	vfma.f64	d4, d7, d6
 8009c3c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8009c98 <__kernel_sin+0x98>
 8009c40:	eea4 7b06 	vfma.f64	d7, d4, d6
 8009c44:	b930      	cbnz	r0, 8009c54 <__kernel_sin+0x54>
 8009c46:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8009ca0 <__kernel_sin+0xa0>
 8009c4a:	eea6 4b07 	vfma.f64	d4, d6, d7
 8009c4e:	eea4 0b05 	vfma.f64	d0, d4, d5
 8009c52:	4770      	bx	lr
 8009c54:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8009c58:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8009c5c:	eea1 7b04 	vfma.f64	d7, d1, d4
 8009c60:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8009c64:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8009ca8 <__kernel_sin+0xa8>
 8009c68:	eea5 1b07 	vfma.f64	d1, d5, d7
 8009c6c:	ee30 0b41 	vsub.f64	d0, d0, d1
 8009c70:	4770      	bx	lr
 8009c72:	bf00      	nop
 8009c74:	f3af 8000 	nop.w
 8009c78:	5acfd57c 	.word	0x5acfd57c
 8009c7c:	3de5d93a 	.word	0x3de5d93a
 8009c80:	8a2b9ceb 	.word	0x8a2b9ceb
 8009c84:	be5ae5e6 	.word	0xbe5ae5e6
 8009c88:	57b1fe7d 	.word	0x57b1fe7d
 8009c8c:	3ec71de3 	.word	0x3ec71de3
 8009c90:	19c161d5 	.word	0x19c161d5
 8009c94:	bf2a01a0 	.word	0xbf2a01a0
 8009c98:	1110f8a6 	.word	0x1110f8a6
 8009c9c:	3f811111 	.word	0x3f811111
 8009ca0:	55555549 	.word	0x55555549
 8009ca4:	bfc55555 	.word	0xbfc55555
 8009ca8:	55555549 	.word	0x55555549
 8009cac:	3fc55555 	.word	0x3fc55555

08009cb0 <fabs>:
 8009cb0:	ec51 0b10 	vmov	r0, r1, d0
 8009cb4:	ee10 2a10 	vmov	r2, s0
 8009cb8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009cbc:	ec43 2b10 	vmov	d0, r2, r3
 8009cc0:	4770      	bx	lr
 8009cc2:	0000      	movs	r0, r0
 8009cc4:	0000      	movs	r0, r0
	...

08009cc8 <floor>:
 8009cc8:	ee10 1a90 	vmov	r1, s1
 8009ccc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009cd0:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8009cd4:	2b13      	cmp	r3, #19
 8009cd6:	b530      	push	{r4, r5, lr}
 8009cd8:	ee10 0a10 	vmov	r0, s0
 8009cdc:	ee10 5a10 	vmov	r5, s0
 8009ce0:	dc31      	bgt.n	8009d46 <floor+0x7e>
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	da15      	bge.n	8009d12 <floor+0x4a>
 8009ce6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8009da0 <floor+0xd8>
 8009cea:	ee30 0b07 	vadd.f64	d0, d0, d7
 8009cee:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cf6:	dd07      	ble.n	8009d08 <floor+0x40>
 8009cf8:	2900      	cmp	r1, #0
 8009cfa:	da4e      	bge.n	8009d9a <floor+0xd2>
 8009cfc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009d00:	4318      	orrs	r0, r3
 8009d02:	d001      	beq.n	8009d08 <floor+0x40>
 8009d04:	4928      	ldr	r1, [pc, #160]	; (8009da8 <floor+0xe0>)
 8009d06:	2000      	movs	r0, #0
 8009d08:	460b      	mov	r3, r1
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	ec43 2b10 	vmov	d0, r2, r3
 8009d10:	e020      	b.n	8009d54 <floor+0x8c>
 8009d12:	4a26      	ldr	r2, [pc, #152]	; (8009dac <floor+0xe4>)
 8009d14:	411a      	asrs	r2, r3
 8009d16:	ea01 0402 	and.w	r4, r1, r2
 8009d1a:	4304      	orrs	r4, r0
 8009d1c:	d01a      	beq.n	8009d54 <floor+0x8c>
 8009d1e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8009da0 <floor+0xd8>
 8009d22:	ee30 0b07 	vadd.f64	d0, d0, d7
 8009d26:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d2e:	ddeb      	ble.n	8009d08 <floor+0x40>
 8009d30:	2900      	cmp	r1, #0
 8009d32:	bfbe      	ittt	lt
 8009d34:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8009d38:	fa40 f303 	asrlt.w	r3, r0, r3
 8009d3c:	18c9      	addlt	r1, r1, r3
 8009d3e:	ea21 0102 	bic.w	r1, r1, r2
 8009d42:	2000      	movs	r0, #0
 8009d44:	e7e0      	b.n	8009d08 <floor+0x40>
 8009d46:	2b33      	cmp	r3, #51	; 0x33
 8009d48:	dd05      	ble.n	8009d56 <floor+0x8e>
 8009d4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d4e:	d101      	bne.n	8009d54 <floor+0x8c>
 8009d50:	ee30 0b00 	vadd.f64	d0, d0, d0
 8009d54:	bd30      	pop	{r4, r5, pc}
 8009d56:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8009d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5e:	40e2      	lsrs	r2, r4
 8009d60:	4202      	tst	r2, r0
 8009d62:	d0f7      	beq.n	8009d54 <floor+0x8c>
 8009d64:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8009da0 <floor+0xd8>
 8009d68:	ee30 0b07 	vadd.f64	d0, d0, d7
 8009d6c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d74:	ddc8      	ble.n	8009d08 <floor+0x40>
 8009d76:	2900      	cmp	r1, #0
 8009d78:	da02      	bge.n	8009d80 <floor+0xb8>
 8009d7a:	2b14      	cmp	r3, #20
 8009d7c:	d103      	bne.n	8009d86 <floor+0xbe>
 8009d7e:	3101      	adds	r1, #1
 8009d80:	ea20 0002 	bic.w	r0, r0, r2
 8009d84:	e7c0      	b.n	8009d08 <floor+0x40>
 8009d86:	2401      	movs	r4, #1
 8009d88:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009d8c:	fa04 f303 	lsl.w	r3, r4, r3
 8009d90:	4418      	add	r0, r3
 8009d92:	42a8      	cmp	r0, r5
 8009d94:	bf38      	it	cc
 8009d96:	1909      	addcc	r1, r1, r4
 8009d98:	e7f2      	b.n	8009d80 <floor+0xb8>
 8009d9a:	2000      	movs	r0, #0
 8009d9c:	4601      	mov	r1, r0
 8009d9e:	e7b3      	b.n	8009d08 <floor+0x40>
 8009da0:	8800759c 	.word	0x8800759c
 8009da4:	7e37e43c 	.word	0x7e37e43c
 8009da8:	bff00000 	.word	0xbff00000
 8009dac:	000fffff 	.word	0x000fffff

08009db0 <scalbn>:
 8009db0:	b082      	sub	sp, #8
 8009db2:	ed8d 0b00 	vstr	d0, [sp]
 8009db6:	9b01      	ldr	r3, [sp, #4]
 8009db8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009dbc:	b9a2      	cbnz	r2, 8009de8 <scalbn+0x38>
 8009dbe:	9a00      	ldr	r2, [sp, #0]
 8009dc0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009dc4:	4313      	orrs	r3, r2
 8009dc6:	d03a      	beq.n	8009e3e <scalbn+0x8e>
 8009dc8:	ed9f 7b35 	vldr	d7, [pc, #212]	; 8009ea0 <scalbn+0xf0>
 8009dcc:	4b40      	ldr	r3, [pc, #256]	; (8009ed0 <scalbn+0x120>)
 8009dce:	ee20 7b07 	vmul.f64	d7, d0, d7
 8009dd2:	4298      	cmp	r0, r3
 8009dd4:	ed8d 7b00 	vstr	d7, [sp]
 8009dd8:	da11      	bge.n	8009dfe <scalbn+0x4e>
 8009dda:	ed9f 7b33 	vldr	d7, [pc, #204]	; 8009ea8 <scalbn+0xf8>
 8009dde:	ed9d 6b00 	vldr	d6, [sp]
 8009de2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009de6:	e007      	b.n	8009df8 <scalbn+0x48>
 8009de8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009dec:	428a      	cmp	r2, r1
 8009dee:	d10a      	bne.n	8009e06 <scalbn+0x56>
 8009df0:	ed9d 7b00 	vldr	d7, [sp]
 8009df4:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009df8:	ed8d 7b00 	vstr	d7, [sp]
 8009dfc:	e01f      	b.n	8009e3e <scalbn+0x8e>
 8009dfe:	9b01      	ldr	r3, [sp, #4]
 8009e00:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009e04:	3a36      	subs	r2, #54	; 0x36
 8009e06:	4402      	add	r2, r0
 8009e08:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009e0c:	428a      	cmp	r2, r1
 8009e0e:	dd0a      	ble.n	8009e26 <scalbn+0x76>
 8009e10:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8009eb0 <scalbn+0x100>
 8009e14:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8009eb8 <scalbn+0x108>
 8009e18:	eeb0 6b47 	vmov.f64	d6, d7
 8009e1c:	9b01      	ldr	r3, [sp, #4]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	fe27 7b05 	vselge.f64	d7, d7, d5
 8009e24:	e7dd      	b.n	8009de2 <scalbn+0x32>
 8009e26:	2a00      	cmp	r2, #0
 8009e28:	dd0d      	ble.n	8009e46 <scalbn+0x96>
 8009e2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009e2e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009e32:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009e36:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8009e3a:	e9cd 0100 	strd	r0, r1, [sp]
 8009e3e:	ed9d 0b00 	vldr	d0, [sp]
 8009e42:	b002      	add	sp, #8
 8009e44:	4770      	bx	lr
 8009e46:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009e4a:	da18      	bge.n	8009e7e <scalbn+0xce>
 8009e4c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009e50:	4298      	cmp	r0, r3
 8009e52:	9b01      	ldr	r3, [sp, #4]
 8009e54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e58:	dd09      	ble.n	8009e6e <scalbn+0xbe>
 8009e5a:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8009eb0 <scalbn+0x100>
 8009e5e:	ed9f 5b16 	vldr	d5, [pc, #88]	; 8009eb8 <scalbn+0x108>
 8009e62:	eeb0 6b47 	vmov.f64	d6, d7
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	fe07 7b05 	vseleq.f64	d7, d7, d5
 8009e6c:	e7b9      	b.n	8009de2 <scalbn+0x32>
 8009e6e:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8009ea8 <scalbn+0xf8>
 8009e72:	ed9f 5b13 	vldr	d5, [pc, #76]	; 8009ec0 <scalbn+0x110>
 8009e76:	eeb0 6b47 	vmov.f64	d6, d7
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	e7f4      	b.n	8009e68 <scalbn+0xb8>
 8009e7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009e82:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009e86:	3236      	adds	r2, #54	; 0x36
 8009e88:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009e8c:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8009e90:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8009ec8 <scalbn+0x118>
 8009e94:	ec41 0b17 	vmov	d7, r0, r1
 8009e98:	e7a3      	b.n	8009de2 <scalbn+0x32>
 8009e9a:	bf00      	nop
 8009e9c:	f3af 8000 	nop.w
 8009ea0:	00000000 	.word	0x00000000
 8009ea4:	43500000 	.word	0x43500000
 8009ea8:	c2f8f359 	.word	0xc2f8f359
 8009eac:	01a56e1f 	.word	0x01a56e1f
 8009eb0:	8800759c 	.word	0x8800759c
 8009eb4:	7e37e43c 	.word	0x7e37e43c
 8009eb8:	8800759c 	.word	0x8800759c
 8009ebc:	fe37e43c 	.word	0xfe37e43c
 8009ec0:	c2f8f359 	.word	0xc2f8f359
 8009ec4:	81a56e1f 	.word	0x81a56e1f
 8009ec8:	00000000 	.word	0x00000000
 8009ecc:	3c900000 	.word	0x3c900000
 8009ed0:	ffff3cb0 	.word	0xffff3cb0

08009ed4 <_init>:
 8009ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ed6:	bf00      	nop
 8009ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eda:	bc08      	pop	{r3}
 8009edc:	469e      	mov	lr, r3
 8009ede:	4770      	bx	lr

08009ee0 <_fini>:
 8009ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ee2:	bf00      	nop
 8009ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ee6:	bc08      	pop	{r3}
 8009ee8:	469e      	mov	lr, r3
 8009eea:	4770      	bx	lr
