DECL|ACTIVE|member|__IM uint32_t ACTIVE; /*!< 0x00000008 Active channels */
DECL|CH|member|DMAC_CH_V2_Type CH[8]; /*!< 0x00001000 DMA controller channel */
DECL|CTL|member|__IOM uint32_t CTL; /*!< 0x00000000 Channel control */
DECL|CTL|member|__IOM uint32_t CTL; /*!< 0x00000000 Control */
DECL|CURR|member|__IOM uint32_t CURR; /*!< 0x00000020 Channel current descriptor pointer */
DECL|DESCR_CTL|member|__IM uint32_t DESCR_CTL; /*!< 0x00000060 Channel descriptor control */
DECL|DESCR_DST|member|__IM uint32_t DESCR_DST; /*!< 0x00000068 Channel descriptor destination */
DECL|DESCR_NEXT|member|__IM uint32_t DESCR_NEXT; /*!< 0x0000007C Channel descriptor next pointer */
DECL|DESCR_SRC|member|__IM uint32_t DESCR_SRC; /*!< 0x00000064 Channel descriptor source */
DECL|DESCR_STATUS|member|__IM uint32_t DESCR_STATUS; /*!< 0x00000040 Channel descriptor status */
DECL|DESCR_X_INCR|member|__IM uint32_t DESCR_X_INCR; /*!< 0x00000070 Channel descriptor X increment */
DECL|DESCR_X_SIZE|member|__IM uint32_t DESCR_X_SIZE; /*!< 0x0000006C Channel descriptor X size */
DECL|DESCR_Y_INCR|member|__IM uint32_t DESCR_Y_INCR; /*!< 0x00000078 Channel descriptor Y increment */
DECL|DESCR_Y_SIZE|member|__IM uint32_t DESCR_Y_SIZE; /*!< 0x00000074 Channel descriptor Y size */
DECL|DMAC_CH_V2_CTL_B_Msk|macro|DMAC_CH_V2_CTL_B_Msk
DECL|DMAC_CH_V2_CTL_B_Pos|macro|DMAC_CH_V2_CTL_B_Pos
DECL|DMAC_CH_V2_CTL_ENABLED_Msk|macro|DMAC_CH_V2_CTL_ENABLED_Msk
DECL|DMAC_CH_V2_CTL_ENABLED_Pos|macro|DMAC_CH_V2_CTL_ENABLED_Pos
DECL|DMAC_CH_V2_CTL_NS_Msk|macro|DMAC_CH_V2_CTL_NS_Msk
DECL|DMAC_CH_V2_CTL_NS_Pos|macro|DMAC_CH_V2_CTL_NS_Pos
DECL|DMAC_CH_V2_CTL_PC_Msk|macro|DMAC_CH_V2_CTL_PC_Msk
DECL|DMAC_CH_V2_CTL_PC_Pos|macro|DMAC_CH_V2_CTL_PC_Pos
DECL|DMAC_CH_V2_CTL_PRIO_Msk|macro|DMAC_CH_V2_CTL_PRIO_Msk
DECL|DMAC_CH_V2_CTL_PRIO_Pos|macro|DMAC_CH_V2_CTL_PRIO_Pos
DECL|DMAC_CH_V2_CTL_P_Msk|macro|DMAC_CH_V2_CTL_P_Msk
DECL|DMAC_CH_V2_CTL_P_Pos|macro|DMAC_CH_V2_CTL_P_Pos
DECL|DMAC_CH_V2_CURR_PTR_Msk|macro|DMAC_CH_V2_CURR_PTR_Msk
DECL|DMAC_CH_V2_CURR_PTR_Pos|macro|DMAC_CH_V2_CURR_PTR_Pos
DECL|DMAC_CH_V2_DESCR_CTL_CH_DISABLE_Msk|macro|DMAC_CH_V2_DESCR_CTL_CH_DISABLE_Msk
DECL|DMAC_CH_V2_DESCR_CTL_CH_DISABLE_Pos|macro|DMAC_CH_V2_DESCR_CTL_CH_DISABLE_Pos
DECL|DMAC_CH_V2_DESCR_CTL_DATA_PREFETCH_Msk|macro|DMAC_CH_V2_DESCR_CTL_DATA_PREFETCH_Msk
DECL|DMAC_CH_V2_DESCR_CTL_DATA_PREFETCH_Pos|macro|DMAC_CH_V2_DESCR_CTL_DATA_PREFETCH_Pos
DECL|DMAC_CH_V2_DESCR_CTL_DATA_SIZE_Msk|macro|DMAC_CH_V2_DESCR_CTL_DATA_SIZE_Msk
DECL|DMAC_CH_V2_DESCR_CTL_DATA_SIZE_Pos|macro|DMAC_CH_V2_DESCR_CTL_DATA_SIZE_Pos
DECL|DMAC_CH_V2_DESCR_CTL_DESCR_TYPE_Msk|macro|DMAC_CH_V2_DESCR_CTL_DESCR_TYPE_Msk
DECL|DMAC_CH_V2_DESCR_CTL_DESCR_TYPE_Pos|macro|DMAC_CH_V2_DESCR_CTL_DESCR_TYPE_Pos
DECL|DMAC_CH_V2_DESCR_CTL_DST_TRANSFER_SIZE_Msk|macro|DMAC_CH_V2_DESCR_CTL_DST_TRANSFER_SIZE_Msk
DECL|DMAC_CH_V2_DESCR_CTL_DST_TRANSFER_SIZE_Pos|macro|DMAC_CH_V2_DESCR_CTL_DST_TRANSFER_SIZE_Pos
DECL|DMAC_CH_V2_DESCR_CTL_INTR_TYPE_Msk|macro|DMAC_CH_V2_DESCR_CTL_INTR_TYPE_Msk
DECL|DMAC_CH_V2_DESCR_CTL_INTR_TYPE_Pos|macro|DMAC_CH_V2_DESCR_CTL_INTR_TYPE_Pos
DECL|DMAC_CH_V2_DESCR_CTL_SRC_TRANSFER_SIZE_Msk|macro|DMAC_CH_V2_DESCR_CTL_SRC_TRANSFER_SIZE_Msk
DECL|DMAC_CH_V2_DESCR_CTL_SRC_TRANSFER_SIZE_Pos|macro|DMAC_CH_V2_DESCR_CTL_SRC_TRANSFER_SIZE_Pos
DECL|DMAC_CH_V2_DESCR_CTL_TR_IN_TYPE_Msk|macro|DMAC_CH_V2_DESCR_CTL_TR_IN_TYPE_Msk
DECL|DMAC_CH_V2_DESCR_CTL_TR_IN_TYPE_Pos|macro|DMAC_CH_V2_DESCR_CTL_TR_IN_TYPE_Pos
DECL|DMAC_CH_V2_DESCR_CTL_TR_OUT_TYPE_Msk|macro|DMAC_CH_V2_DESCR_CTL_TR_OUT_TYPE_Msk
DECL|DMAC_CH_V2_DESCR_CTL_TR_OUT_TYPE_Pos|macro|DMAC_CH_V2_DESCR_CTL_TR_OUT_TYPE_Pos
DECL|DMAC_CH_V2_DESCR_CTL_WAIT_FOR_DEACT_Msk|macro|DMAC_CH_V2_DESCR_CTL_WAIT_FOR_DEACT_Msk
DECL|DMAC_CH_V2_DESCR_CTL_WAIT_FOR_DEACT_Pos|macro|DMAC_CH_V2_DESCR_CTL_WAIT_FOR_DEACT_Pos
DECL|DMAC_CH_V2_DESCR_DST_ADDR_Msk|macro|DMAC_CH_V2_DESCR_DST_ADDR_Msk
DECL|DMAC_CH_V2_DESCR_DST_ADDR_Pos|macro|DMAC_CH_V2_DESCR_DST_ADDR_Pos
DECL|DMAC_CH_V2_DESCR_NEXT_PTR_Msk|macro|DMAC_CH_V2_DESCR_NEXT_PTR_Msk
DECL|DMAC_CH_V2_DESCR_NEXT_PTR_Pos|macro|DMAC_CH_V2_DESCR_NEXT_PTR_Pos
DECL|DMAC_CH_V2_DESCR_SRC_ADDR_Msk|macro|DMAC_CH_V2_DESCR_SRC_ADDR_Msk
DECL|DMAC_CH_V2_DESCR_SRC_ADDR_Pos|macro|DMAC_CH_V2_DESCR_SRC_ADDR_Pos
DECL|DMAC_CH_V2_DESCR_STATUS_VALID_Msk|macro|DMAC_CH_V2_DESCR_STATUS_VALID_Msk
DECL|DMAC_CH_V2_DESCR_STATUS_VALID_Pos|macro|DMAC_CH_V2_DESCR_STATUS_VALID_Pos
DECL|DMAC_CH_V2_DESCR_X_INCR_DST_X_Msk|macro|DMAC_CH_V2_DESCR_X_INCR_DST_X_Msk
DECL|DMAC_CH_V2_DESCR_X_INCR_DST_X_Pos|macro|DMAC_CH_V2_DESCR_X_INCR_DST_X_Pos
DECL|DMAC_CH_V2_DESCR_X_INCR_SRC_X_Msk|macro|DMAC_CH_V2_DESCR_X_INCR_SRC_X_Msk
DECL|DMAC_CH_V2_DESCR_X_INCR_SRC_X_Pos|macro|DMAC_CH_V2_DESCR_X_INCR_SRC_X_Pos
DECL|DMAC_CH_V2_DESCR_X_SIZE_X_COUNT_Msk|macro|DMAC_CH_V2_DESCR_X_SIZE_X_COUNT_Msk
DECL|DMAC_CH_V2_DESCR_X_SIZE_X_COUNT_Pos|macro|DMAC_CH_V2_DESCR_X_SIZE_X_COUNT_Pos
DECL|DMAC_CH_V2_DESCR_Y_INCR_DST_Y_Msk|macro|DMAC_CH_V2_DESCR_Y_INCR_DST_Y_Msk
DECL|DMAC_CH_V2_DESCR_Y_INCR_DST_Y_Pos|macro|DMAC_CH_V2_DESCR_Y_INCR_DST_Y_Pos
DECL|DMAC_CH_V2_DESCR_Y_INCR_SRC_Y_Msk|macro|DMAC_CH_V2_DESCR_Y_INCR_SRC_Y_Msk
DECL|DMAC_CH_V2_DESCR_Y_INCR_SRC_Y_Pos|macro|DMAC_CH_V2_DESCR_Y_INCR_SRC_Y_Pos
DECL|DMAC_CH_V2_DESCR_Y_SIZE_Y_COUNT_Msk|macro|DMAC_CH_V2_DESCR_Y_SIZE_Y_COUNT_Msk
DECL|DMAC_CH_V2_DESCR_Y_SIZE_Y_COUNT_Pos|macro|DMAC_CH_V2_DESCR_Y_SIZE_Y_COUNT_Pos
DECL|DMAC_CH_V2_DST_ADDR_Msk|macro|DMAC_CH_V2_DST_ADDR_Msk
DECL|DMAC_CH_V2_DST_ADDR_Pos|macro|DMAC_CH_V2_DST_ADDR_Pos
DECL|DMAC_CH_V2_IDX_X_Msk|macro|DMAC_CH_V2_IDX_X_Msk
DECL|DMAC_CH_V2_IDX_X_Pos|macro|DMAC_CH_V2_IDX_X_Pos
DECL|DMAC_CH_V2_IDX_Y_Msk|macro|DMAC_CH_V2_IDX_Y_Msk
DECL|DMAC_CH_V2_IDX_Y_Pos|macro|DMAC_CH_V2_IDX_Y_Pos
DECL|DMAC_CH_V2_INTR_ACTIVE_CH_DISABLED_Msk|macro|DMAC_CH_V2_INTR_ACTIVE_CH_DISABLED_Msk
DECL|DMAC_CH_V2_INTR_ACTIVE_CH_DISABLED_Pos|macro|DMAC_CH_V2_INTR_ACTIVE_CH_DISABLED_Pos
DECL|DMAC_CH_V2_INTR_COMPLETION_Msk|macro|DMAC_CH_V2_INTR_COMPLETION_Msk
DECL|DMAC_CH_V2_INTR_COMPLETION_Pos|macro|DMAC_CH_V2_INTR_COMPLETION_Pos
DECL|DMAC_CH_V2_INTR_CURR_PTR_NULL_Msk|macro|DMAC_CH_V2_INTR_CURR_PTR_NULL_Msk
DECL|DMAC_CH_V2_INTR_CURR_PTR_NULL_Pos|macro|DMAC_CH_V2_INTR_CURR_PTR_NULL_Pos
DECL|DMAC_CH_V2_INTR_DESCR_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_DESCR_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_DESCR_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_DESCR_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_DST_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_DST_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_DST_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_DST_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_DST_MISAL_Msk|macro|DMAC_CH_V2_INTR_DST_MISAL_Msk
DECL|DMAC_CH_V2_INTR_DST_MISAL_Pos|macro|DMAC_CH_V2_INTR_DST_MISAL_Pos
DECL|DMAC_CH_V2_INTR_MASKED_ACTIVE_CH_DISABLED_Msk|macro|DMAC_CH_V2_INTR_MASKED_ACTIVE_CH_DISABLED_Msk
DECL|DMAC_CH_V2_INTR_MASKED_ACTIVE_CH_DISABLED_Pos|macro|DMAC_CH_V2_INTR_MASKED_ACTIVE_CH_DISABLED_Pos
DECL|DMAC_CH_V2_INTR_MASKED_COMPLETION_Msk|macro|DMAC_CH_V2_INTR_MASKED_COMPLETION_Msk
DECL|DMAC_CH_V2_INTR_MASKED_COMPLETION_Pos|macro|DMAC_CH_V2_INTR_MASKED_COMPLETION_Pos
DECL|DMAC_CH_V2_INTR_MASKED_CURR_PTR_NULL_Msk|macro|DMAC_CH_V2_INTR_MASKED_CURR_PTR_NULL_Msk
DECL|DMAC_CH_V2_INTR_MASKED_CURR_PTR_NULL_Pos|macro|DMAC_CH_V2_INTR_MASKED_CURR_PTR_NULL_Pos
DECL|DMAC_CH_V2_INTR_MASKED_DESCR_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_MASKED_DESCR_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_MASKED_DESCR_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_MASKED_DESCR_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_MASKED_DST_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_MASKED_DST_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_MASKED_DST_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_MASKED_DST_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_MASKED_DST_MISAL_Msk|macro|DMAC_CH_V2_INTR_MASKED_DST_MISAL_Msk
DECL|DMAC_CH_V2_INTR_MASKED_DST_MISAL_Pos|macro|DMAC_CH_V2_INTR_MASKED_DST_MISAL_Pos
DECL|DMAC_CH_V2_INTR_MASKED_SRC_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_MASKED_SRC_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_MASKED_SRC_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_MASKED_SRC_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_MASKED_SRC_MISAL_Msk|macro|DMAC_CH_V2_INTR_MASKED_SRC_MISAL_Msk
DECL|DMAC_CH_V2_INTR_MASKED_SRC_MISAL_Pos|macro|DMAC_CH_V2_INTR_MASKED_SRC_MISAL_Pos
DECL|DMAC_CH_V2_INTR_MASK_ACTIVE_CH_DISABLED_Msk|macro|DMAC_CH_V2_INTR_MASK_ACTIVE_CH_DISABLED_Msk
DECL|DMAC_CH_V2_INTR_MASK_ACTIVE_CH_DISABLED_Pos|macro|DMAC_CH_V2_INTR_MASK_ACTIVE_CH_DISABLED_Pos
DECL|DMAC_CH_V2_INTR_MASK_COMPLETION_Msk|macro|DMAC_CH_V2_INTR_MASK_COMPLETION_Msk
DECL|DMAC_CH_V2_INTR_MASK_COMPLETION_Pos|macro|DMAC_CH_V2_INTR_MASK_COMPLETION_Pos
DECL|DMAC_CH_V2_INTR_MASK_CURR_PTR_NULL_Msk|macro|DMAC_CH_V2_INTR_MASK_CURR_PTR_NULL_Msk
DECL|DMAC_CH_V2_INTR_MASK_CURR_PTR_NULL_Pos|macro|DMAC_CH_V2_INTR_MASK_CURR_PTR_NULL_Pos
DECL|DMAC_CH_V2_INTR_MASK_DESCR_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_MASK_DESCR_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_MASK_DESCR_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_MASK_DESCR_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_MASK_DST_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_MASK_DST_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_MASK_DST_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_MASK_DST_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_MASK_DST_MISAL_Msk|macro|DMAC_CH_V2_INTR_MASK_DST_MISAL_Msk
DECL|DMAC_CH_V2_INTR_MASK_DST_MISAL_Pos|macro|DMAC_CH_V2_INTR_MASK_DST_MISAL_Pos
DECL|DMAC_CH_V2_INTR_MASK_SRC_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_MASK_SRC_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_MASK_SRC_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_MASK_SRC_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_MASK_SRC_MISAL_Msk|macro|DMAC_CH_V2_INTR_MASK_SRC_MISAL_Msk
DECL|DMAC_CH_V2_INTR_MASK_SRC_MISAL_Pos|macro|DMAC_CH_V2_INTR_MASK_SRC_MISAL_Pos
DECL|DMAC_CH_V2_INTR_SET_ACTIVE_CH_DISABLED_Msk|macro|DMAC_CH_V2_INTR_SET_ACTIVE_CH_DISABLED_Msk
DECL|DMAC_CH_V2_INTR_SET_ACTIVE_CH_DISABLED_Pos|macro|DMAC_CH_V2_INTR_SET_ACTIVE_CH_DISABLED_Pos
DECL|DMAC_CH_V2_INTR_SET_COMPLETION_Msk|macro|DMAC_CH_V2_INTR_SET_COMPLETION_Msk
DECL|DMAC_CH_V2_INTR_SET_COMPLETION_Pos|macro|DMAC_CH_V2_INTR_SET_COMPLETION_Pos
DECL|DMAC_CH_V2_INTR_SET_CURR_PTR_NULL_Msk|macro|DMAC_CH_V2_INTR_SET_CURR_PTR_NULL_Msk
DECL|DMAC_CH_V2_INTR_SET_CURR_PTR_NULL_Pos|macro|DMAC_CH_V2_INTR_SET_CURR_PTR_NULL_Pos
DECL|DMAC_CH_V2_INTR_SET_DESCR_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_SET_DESCR_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_SET_DESCR_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_SET_DESCR_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_SET_DST_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_SET_DST_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_SET_DST_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_SET_DST_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_SET_DST_MISAL_Msk|macro|DMAC_CH_V2_INTR_SET_DST_MISAL_Msk
DECL|DMAC_CH_V2_INTR_SET_DST_MISAL_Pos|macro|DMAC_CH_V2_INTR_SET_DST_MISAL_Pos
DECL|DMAC_CH_V2_INTR_SET_SRC_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_SET_SRC_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_SET_SRC_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_SET_SRC_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_SET_SRC_MISAL_Msk|macro|DMAC_CH_V2_INTR_SET_SRC_MISAL_Msk
DECL|DMAC_CH_V2_INTR_SET_SRC_MISAL_Pos|macro|DMAC_CH_V2_INTR_SET_SRC_MISAL_Pos
DECL|DMAC_CH_V2_INTR_SRC_BUS_ERROR_Msk|macro|DMAC_CH_V2_INTR_SRC_BUS_ERROR_Msk
DECL|DMAC_CH_V2_INTR_SRC_BUS_ERROR_Pos|macro|DMAC_CH_V2_INTR_SRC_BUS_ERROR_Pos
DECL|DMAC_CH_V2_INTR_SRC_MISAL_Msk|macro|DMAC_CH_V2_INTR_SRC_MISAL_Msk
DECL|DMAC_CH_V2_INTR_SRC_MISAL_Pos|macro|DMAC_CH_V2_INTR_SRC_MISAL_Pos
DECL|DMAC_CH_V2_SECTION_SIZE|macro|DMAC_CH_V2_SECTION_SIZE
DECL|DMAC_CH_V2_SRC_ADDR_Msk|macro|DMAC_CH_V2_SRC_ADDR_Msk
DECL|DMAC_CH_V2_SRC_ADDR_Pos|macro|DMAC_CH_V2_SRC_ADDR_Pos
DECL|DMAC_CH_V2_Type|typedef|} DMAC_CH_V2_Type; /*!< Size = 256 (0x100) */
DECL|DMAC_V2_ACTIVE_ACTIVE_Msk|macro|DMAC_V2_ACTIVE_ACTIVE_Msk
DECL|DMAC_V2_ACTIVE_ACTIVE_Pos|macro|DMAC_V2_ACTIVE_ACTIVE_Pos
DECL|DMAC_V2_CTL_ENABLED_Msk|macro|DMAC_V2_CTL_ENABLED_Msk
DECL|DMAC_V2_CTL_ENABLED_Pos|macro|DMAC_V2_CTL_ENABLED_Pos
DECL|DMAC_V2_SECTION_SIZE|macro|DMAC_V2_SECTION_SIZE
DECL|DMAC_V2_Type|typedef|} DMAC_V2_Type; /*!< Size = 6144 (0x1800) */
DECL|DST|member|__IM uint32_t DST; /*!< 0x00000018 Channel current destination address */
DECL|IDX|member|__IM uint32_t IDX; /*!< 0x00000010 Channel current indices */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x0000008C Interrupt masked */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000088 Interrupt mask */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000084 Interrupt set */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000080 Interrupt */
DECL|RESERVED1|member|__IM uint32_t RESERVED1;
DECL|RESERVED1|member|__IM uint32_t RESERVED1[1021];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[7];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[7];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[28];
DECL|RESERVED|member|__IM uint32_t RESERVED;
DECL|RESERVED|member|__IM uint32_t RESERVED[3];
DECL|SRC|member|__IM uint32_t SRC; /*!< 0x00000014 Channel current source address */
DECL|_CYIP_DMAC_V2_H_|macro|_CYIP_DMAC_V2_H_
